
#line 1 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
/*
 * Copyright (c) 2011 The Native Client Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#include <assert.h>
#include <stddef.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include "native_client/src/shared/utils/types.h"
#include "native_client/src/trusted/validator_ragel/unreviewed/decoder.h"

#include "native_client/src/trusted/validator_ragel/gen/decoder-x86_32-instruction-consts.c"


#line 77 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"



#line 26 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
static const int x86_32_decoder_start = 343;
static const int x86_32_decoder_first_final = 343;
static const int x86_32_decoder_error = 0;

static const int x86_32_decoder_en_main = 343;


#line 80 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"

#define GET_VEX_PREFIX3() vex_prefix3
#define SET_VEX_PREFIX3(P) vex_prefix3 = (P)
#define SET_DATA16_PREFIX(S) instruction.prefix.data16 = (S)
#define SET_LOCK_PREFIX(S) instruction.prefix.lock = (S)
#define SET_REPZ_PREFIX(S) instruction.prefix.repz = (S)
#define SET_REPNZ_PREFIX(S) instruction.prefix.repnz = (S)
#define SET_BRANCH_TAKEN(S) instruction.prefix.branch_taken = (S)
#define SET_BRANCH_NOT_TAKEN(S) instruction.prefix.branch_not_taken = (S)
#define SET_INSTRUCTION_NAME(N) instruction.name = (N)
#define GET_OPERAND_NAME(N) instruction.operands[(N)].name
#define SET_OPERAND_NAME(N, S) instruction.operands[(N)].name = (S)
#define SET_OPERAND_TYPE(N, S) instruction.operands[(N)].type = (S)
#define SET_OPERANDS_COUNT(N) instruction.operands_count = (N)
#define SET_MODRM_BASE(N) instruction.rm.base = (N)
#define SET_MODRM_INDEX(N) instruction.rm.index = (N)
#define SET_MODRM_SCALE(S) instruction.rm.scale = (S)
#define SET_DISP_TYPE(T) disp_type = (T)
#define SET_DISP_PTR(P) disp = (P)
#define SET_IMM_TYPE(T) imm_operand = (T)
#define SET_IMM_PTR(P) imm = (P)
#define SET_IMM2_TYPE(T) imm2_operand = (T)
#define SET_IMM2_PTR(P) imm2 = (P)

enum {
  REX_B = 1,
  REX_X = 2,
  REX_R = 4,
  REX_W = 8
};

enum disp_mode {
  DISPNONE,
  DISP8,
  DISP16,
  DISP32
};

enum imm_mode {
  IMMNONE,
  IMM2,
  IMM8,
  IMM16,
  IMM32
};

int DecodeChunkIA32(const uint8_t *data, size_t size,
                    process_instruction_func process_instruction,
                    process_decoding_error_func process_error, void *userdata) {
  const uint8_t *p = data;
  const uint8_t *pe = data + size;
  const uint8_t *eof = pe;
  const uint8_t *disp = NULL;
  const uint8_t *imm = NULL;
  const uint8_t *imm2 = NULL;
  const uint8_t *begin = p;
  uint8_t vex_prefix3 = 0x00;
  enum disp_mode disp_type = DISPNONE;
  enum imm_mode imm_operand = IMMNONE;
  enum imm_mode imm2_operand = IMMNONE;
  struct instruction instruction;
  int result = 0;

  int cs;

  /* Not used in ia32_mode.  */
  instruction.prefix.rex = 0;

  
#line 104 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	{
	cs = x86_32_decoder_start;
	}

#line 149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
  /* Ragel-generated code stores a difference between pointers into an "int"
     variable. This produces C4244 warning on Windows x64.  */
#ifdef _MSC_VER
#pragma warning(push)
#pragma warning(disable: 4244) // possible loss of data
#endif
  
#line 117 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	{
	if ( p == pe )
		goto _test_eof;
	switch ( cs )
	{
tr0:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr7:
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr8:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr13:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr14:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr17:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr24:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr25:
#line 82 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM_TYPE(IMM8);
    SET_IMM_PTR(p);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr29:
#line 98 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM_TYPE(IMM32);
    SET_IMM_PTR(p - 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr35:
#line 1611 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2114); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr36:
#line 1053 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 141); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr37:
#line 1614 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2139); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr38:
#line 1239 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5932); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr39:
#line 2028 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5930); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr40:
#line 1621 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2165); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr42:
#line 1153 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 579); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr66:
#line 2029 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5937); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr67:
#line 1546 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1879); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr68:
#line 1544 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1867); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr69:
#line 1545 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1873); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr70:
#line 1612 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2122); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr71:
#line 1613 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2131); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr125:
#line 1122 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 580); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr160:
#line 1532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1795); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr161:
#line 1479 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1644); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr162:
#line 1082 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 266); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr166:
#line 1533 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1806); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr167:
#line 1480 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1655); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr168:
#line 1556 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1905); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr196:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 80); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr239:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr242:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr245:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr248:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr251:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr254:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr281:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr282:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr283:
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr284:
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr285:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr286:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr287:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr290:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr293:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr296:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr299:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr322:
#line 1309 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1317); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 427 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RDX);
  }
#line 469 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 610 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 703 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr323:
#line 1360 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1448); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 424 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RCX);
  }
#line 469 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr324:
#line 2032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5948); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr325:
#line 2040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5969); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr326:
#line 1814 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4099); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr327:
#line 1787 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3872); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr328:
#line 1786 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3865); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr329:
#line 1815 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4105); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr330:
#line 1600 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2089); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr331:
#line 1049 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 122); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr332:
#line 1590 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2057); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr333:
#line 1241 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1047); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr334:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr335:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr336:
#line 1547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1885); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr337:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr340:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr359:
#line 1438 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1626); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr360:
#line 1437 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1620); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr361:
#line 1412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1491); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr362:
#line 1411 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1485); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr363:
#line 1421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1551); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr364:
#line 1422 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1558); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr365:
#line 1416 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1517); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr366:
#line 1419 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1539); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr367:
#line 1423 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1566); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr368:
#line 1427 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1599); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr369:
#line 1428 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1607); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr370:
#line 1414 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1503); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr371:
#line 1417 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1525); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr372:
#line 1418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1533); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr373:
#line 1424 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1572); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr374:
#line 1426 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1590); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr375:
#line 1429 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1613); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr376:
#line 1413 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1497); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr377:
#line 1415 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1509); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr378:
#line 1420 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1545); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr379:
#line 1425 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1581); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr380:
#line 1472 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1632); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr381:
#line 1521 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1783); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr382:
#line 1390 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1477); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr392:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr399:
#line 1319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3928); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr400:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr407:
#line 1322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3953); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr408:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr411:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr414:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr417:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr436:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr443:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr472:
#line 20 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, JMP_TO);
    SET_MODRM_BASE(REG_RIP);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr473:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr480:
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr489:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr492:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr495:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr498:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr501:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr504:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr507:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr510:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr545:
#line 1274 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1174); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr546:
#line 1304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1310); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr547:
#line 1579 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2015); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr580:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr623:
#line 12 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, JMP_TO);
    SET_MODRM_BASE(REG_RIP);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
    SET_DISP_TYPE(DISP16);
    SET_DISP_PTR(p - 1);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr624:
#line 4 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, JMP_TO);
    SET_MODRM_BASE(REG_RIP);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr652:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr653:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr658:
#line 1234 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1284); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr659:
#line 1369 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1466); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr669:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr670:
#line 1045 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 101); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr671:
#line 1107 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 339); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr672:
#line 1536 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1830); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr673:
#line 1484 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1684); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr676:
#line 1336 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 223); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr677:
#line 1074 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 232); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 406 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_DS_RSI);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr679:
#line 1603 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2098); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr680:
#line 1287 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1245); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr681:
#line 1562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1922); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr691:
#line 1232 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr692:
#line 1368 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr699:
#line 90 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM_TYPE(IMM16);
    SET_IMM_PTR(p - 1);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr851:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr852:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr853:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr854:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr861:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1028:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1363 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 384); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1038:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1113 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 377); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1048:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1112 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 370); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1058:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1111 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 363); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1068:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1110 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 356); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1077:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1109 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 349); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1223:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1224:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1231:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1296:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1299:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1302:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1305:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1308:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1311:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1314:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1345:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1346:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1347:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1348:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1349:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1350:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1351:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1352:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1355:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1358:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1361:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1364:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1367:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1370:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1401:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1402:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1403:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1404:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1405:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1406:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1407:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1430:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1433:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1444:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1447:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1468:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1471:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1474:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1477:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1501:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1502:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1503:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1504:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1505:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1506:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1507:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1510:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1513:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1516:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1519:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1542:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1543:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1544:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1545:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1546:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1756:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1763:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1764:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1771:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1772:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1779:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1818:
#line 811 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, p[0] >> 4);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1851:
#line 670 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, p[0] >> 4);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1880:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1883:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1886:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1889:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1892:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1895:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1898:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1929:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1930:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1931:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1932:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1933:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1934:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1935:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1936:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1939:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1950:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1951:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1972:
#line 1285 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1233); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1973:
#line 1592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2069); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1988:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr1995:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2167:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2174:
#line 1794 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3927); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2175:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2182:
#line 1797 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3952); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2335:
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2352:
#line 2027 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5919); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2354:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2357:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2426:
#line 2026 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5910); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2440:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2447:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2466:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2469:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2472:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2487:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2488:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2489:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2556:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2717:
#line 78 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM_TYPE(IMM2);
    SET_IMM_PTR(p);
  }
#line 811 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, p[0] >> 4);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2821:
#line 78 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM_TYPE(IMM2);
    SET_IMM_PTR(p);
  }
#line 670 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, p[0] >> 4);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2879:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2882:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2885:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2888:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2891:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2894:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2897:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2928:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2929:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2930:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2931:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2932:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2933:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2934:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2935:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2938:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2941:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2944:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2947:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2950:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2953:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2984:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2985:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2986:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2987:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2988:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2989:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2990:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2991:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2994:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr2997:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3000:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3003:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3006:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3009:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3040:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3041:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3042:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3043:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3044:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3045:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3046:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3047:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3050:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3053:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3056:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3059:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3062:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3065:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3096:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3097:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3098:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3099:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3100:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3101:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3102:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3103:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3106:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3109:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3112:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3115:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3118:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3121:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3124:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3159:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3160:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3161:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3162:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3163:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3164:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3165:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3166:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3167:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3170:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3173:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3176:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3179:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3182:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3185:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3216:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3217:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1218 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 971); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3218:
#line 1183 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 760); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3219:
#line 1132 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 438); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3220:
#line 1127 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 416); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3221:
#line 1210 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 919); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3222:
#line 1217 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 966); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3223:
#line 1170 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 683); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3224:
#line 1174 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 708); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3225:
#line 1173 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 701); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3226:
#line 1177 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 729); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3227:
#line 1175 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 715); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3228:
#line 1176 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 722); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3229:
#line 1178 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 735); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3230:
#line 1126 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 410); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3231:
#line 1222 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 999); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3232:
#line 1192 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 820); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3233:
#line 1189 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 800); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3234:
#line 1221 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 991); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3235:
#line 1191 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 813); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3236:
#line 1148 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 547); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3237:
#line 1162 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 634); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3238:
#line 1190 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 807); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3239:
#line 1223 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1005); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3240:
#line 1199 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 867); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3241:
#line 1198 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 859); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3242:
#line 1193 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 826); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3243:
#line 1196 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 847); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3244:
#line 1197 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 854); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3245:
#line 1147 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 542); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3246:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3249:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3252:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3255:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3258:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3261:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3264:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3267:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3302:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1134 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 449); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3303:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 464); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3304:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1135 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 456); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3305:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1141 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 504); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3306:
#line 1215 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 952); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3307:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3310:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3313:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3316:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3319:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3322:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3349:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1137 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 471); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3350:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1139 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 488); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3351:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1138 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 479); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3352:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1140 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 496); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3353:
#line 1181 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 746); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 1133 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 443); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3354:
#line 1182 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 753); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 1163 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 642); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3355:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1212 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 930); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3356:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1143 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 516); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3357:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3360:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3363:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3366:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3369:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3372:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3375:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3378:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3413:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3414:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3415:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3416:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3417:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3418:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3419:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3422:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3425:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3428:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3431:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3434:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3437:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3468:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1154 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 585); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3469:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3470:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3471:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1211 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 924); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3472:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1214 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 945); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3473:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3476:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3479:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3482:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3485:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3488:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3491:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3494:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3529:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1129 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 421); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3530:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1180 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 740); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3531:
#line 1146 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 535); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3532:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1207 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 906); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3533:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1209 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 912); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3534:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1150 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 560); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3535:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1152 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 572); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3536:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3539:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3542:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3545:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3548:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3551:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3554:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3557:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3592:
#line 1188 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 793); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 1205 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 900); }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3593:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1213 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 937); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3594:
#line 526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x7);
  }
#line 1144 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 522); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandST);
  }
#line 433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ST);
  }
#line 493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandST);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3640:
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 56 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, GET_OPERAND_NAME(1) | 0x08);
    SET_LOCK_PREFIX(FALSE);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3641:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
#line 52 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, GET_OPERAND_NAME(0) | 0x08);
    SET_LOCK_PREFIX(FALSE);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3642:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3645:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3656:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3659:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3670:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3673:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3684:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3687:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3700:
#line 1074 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 232); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 406 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_DS_RSI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3701:
#line 1074 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 232); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 406 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_DS_RSI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3702:
#line 1562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1922); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3703:
#line 1562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1922); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3735:
#line 1234 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1284); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3736:
#line 1234 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1284); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3737:
#line 1369 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1466); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3738:
#line 1369 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1466); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3739:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1388 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1471); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3740:
#line 1336 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 223); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3741:
#line 1336 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 223); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3742:
#line 1603 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2098); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3743:
#line 1603 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2098); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3744:
#line 1287 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1245); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3745:
#line 1287 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1245); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3746:
#line 1548 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2142); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3779:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3782:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3785:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3788:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3812:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3813:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3814:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3815:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3816:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3817:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3821:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3824:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3827:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3830:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3854:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3855:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3856:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3857:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3858:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3859:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3860:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3861:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3862:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3865:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3868:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3871:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3874:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3897:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3898:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3899:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3900:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3901:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3902:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3905:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3916:
#line 1181 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 746); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3917:
#line 1182 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 753); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3918:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3921:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3932:
#line 1188 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 793); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3984:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3985:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3986:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3987:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3993:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1234 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1284); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3994:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1234 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1284); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3995:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1369 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1466); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr3996:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1369 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1466); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4028:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4029:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4030:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1108 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 344); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4031:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1051 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 131); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4033:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1534 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1817); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4034:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1482 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1673); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4035:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1909); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4036:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1264 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1128); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4041:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1336 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 223); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4042:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1336 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 223); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4043:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1074 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 232); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 406 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_DS_RSI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4044:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1074 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 232); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 406 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_DS_RSI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4047:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1603 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2098); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4048:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1603 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2098); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 409 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_ES_RDI);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4049:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1287 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1245); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4050:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1287 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1245); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 547 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_DS_RSI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4051:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1922); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4052:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1922); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_ES_RDI);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4058:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1548 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2142); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4064:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1272 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1161); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4066:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1291 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1268); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4067:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1238 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1035); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4069:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1242 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1055); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4074:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5955); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 403 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_DS_RBX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4094:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1232 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4095:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1232 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 559 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_PORT_DX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4096:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1368 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4097:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1368 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 418 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_PORT_DX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4099:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1229 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1017); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4102:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1226 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1013); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4103:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1054 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 146); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4106:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1046 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 106); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4107:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1598 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2081); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4108:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1050 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 127); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4109:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2094); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4110:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1047 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 110); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
tr4111:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1599 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2085); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st343;
st343:
	if ( ++p == pe )
		goto _test_eof343;
case 343:
#line 30354 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr3933;
		case 1u: goto tr3934;
		case 2u: goto tr3935;
		case 3u: goto tr3936;
		case 4u: goto tr3937;
		case 5u: goto tr3938;
		case 8u: goto tr3939;
		case 9u: goto tr3940;
		case 10u: goto tr3941;
		case 11u: goto tr3942;
		case 12u: goto tr3943;
		case 13u: goto tr3944;
		case 15u: goto tr3945;
		case 16u: goto tr3946;
		case 17u: goto tr3947;
		case 18u: goto tr3948;
		case 19u: goto tr3949;
		case 20u: goto tr3950;
		case 21u: goto tr3951;
		case 24u: goto tr3952;
		case 25u: goto tr3953;
		case 26u: goto tr3954;
		case 27u: goto tr3955;
		case 28u: goto tr3956;
		case 29u: goto tr3957;
		case 32u: goto tr3958;
		case 33u: goto tr3959;
		case 34u: goto tr3960;
		case 35u: goto tr3961;
		case 36u: goto tr3962;
		case 37u: goto tr3963;
		case 40u: goto tr3964;
		case 41u: goto tr3965;
		case 42u: goto tr3966;
		case 43u: goto tr3967;
		case 44u: goto tr3968;
		case 45u: goto tr3969;
		case 46u: goto tr3970;
		case 48u: goto tr3971;
		case 49u: goto tr3972;
		case 50u: goto tr3973;
		case 51u: goto tr3974;
		case 52u: goto tr3975;
		case 53u: goto tr3976;
		case 56u: goto tr3977;
		case 57u: goto tr3978;
		case 58u: goto tr3979;
		case 59u: goto tr3980;
		case 60u: goto tr3981;
		case 61u: goto tr3982;
		case 62u: goto tr3983;
		case 102u: goto tr3988;
		case 104u: goto tr3989;
		case 105u: goto tr3990;
		case 106u: goto tr3991;
		case 107u: goto tr3992;
		case 108u: goto tr3993;
		case 109u: goto tr3994;
		case 110u: goto tr3995;
		case 111u: goto tr3996;
		case 112u: goto tr3997;
		case 113u: goto tr3998;
		case 114u: goto tr3999;
		case 115u: goto tr4000;
		case 116u: goto tr4001;
		case 117u: goto tr4002;
		case 118u: goto tr4003;
		case 119u: goto tr4004;
		case 120u: goto tr4005;
		case 121u: goto tr4006;
		case 122u: goto tr4007;
		case 123u: goto tr4008;
		case 124u: goto tr4009;
		case 125u: goto tr4010;
		case 126u: goto tr4011;
		case 127u: goto tr4012;
		case 128u: goto tr4013;
		case 129u: goto tr4014;
		case 131u: goto tr4015;
		case 132u: goto tr4016;
		case 133u: goto tr4017;
		case 134u: goto tr4018;
		case 135u: goto tr4019;
		case 136u: goto tr4020;
		case 137u: goto tr4021;
		case 138u: goto tr4022;
		case 139u: goto tr4023;
		case 140u: goto tr4024;
		case 141u: goto tr4025;
		case 142u: goto tr4026;
		case 143u: goto tr4027;
		case 144u: goto tr4028;
		case 152u: goto tr4030;
		case 153u: goto tr4031;
		case 155u: goto tr4032;
		case 156u: goto tr4033;
		case 157u: goto tr4034;
		case 158u: goto tr4035;
		case 159u: goto tr4036;
		case 160u: goto tr4037;
		case 161u: goto tr4038;
		case 162u: goto tr4039;
		case 163u: goto tr4040;
		case 164u: goto tr4041;
		case 165u: goto tr4042;
		case 166u: goto tr4043;
		case 167u: goto tr4044;
		case 168u: goto tr4045;
		case 169u: goto tr4046;
		case 170u: goto tr4047;
		case 171u: goto tr4048;
		case 172u: goto tr4049;
		case 173u: goto tr4050;
		case 174u: goto tr4051;
		case 175u: goto tr4052;
		case 192u: goto tr4055;
		case 193u: goto tr4056;
		case 194u: goto tr4057;
		case 195u: goto tr4058;
		case 196u: goto tr4059;
		case 197u: goto tr4060;
		case 198u: goto tr4061;
		case 199u: goto tr4062;
		case 200u: goto tr4063;
		case 201u: goto tr4064;
		case 202u: goto tr4065;
		case 203u: goto tr4066;
		case 204u: goto tr4067;
		case 205u: goto tr4068;
		case 207u: goto tr4069;
		case 208u: goto tr4070;
		case 209u: goto tr4071;
		case 210u: goto tr4072;
		case 211u: goto tr4073;
		case 215u: goto tr4074;
		case 216u: goto tr4075;
		case 217u: goto tr4076;
		case 218u: goto tr4077;
		case 219u: goto tr4078;
		case 220u: goto tr4079;
		case 221u: goto tr4080;
		case 222u: goto tr4081;
		case 223u: goto tr4082;
		case 224u: goto tr4083;
		case 225u: goto tr4084;
		case 226u: goto tr4085;
		case 227u: goto tr4086;
		case 228u: goto tr4087;
		case 229u: goto tr4088;
		case 230u: goto tr4089;
		case 231u: goto tr4090;
		case 232u: goto tr4091;
		case 233u: goto tr4092;
		case 235u: goto tr4093;
		case 236u: goto tr4094;
		case 237u: goto tr4095;
		case 238u: goto tr4096;
		case 239u: goto tr4097;
		case 240u: goto tr4098;
		case 241u: goto tr4099;
		case 242u: goto tr4100;
		case 243u: goto tr4101;
		case 244u: goto tr4102;
		case 245u: goto tr4103;
		case 246u: goto tr4104;
		case 247u: goto tr4105;
		case 248u: goto tr4106;
		case 249u: goto tr4107;
		case 250u: goto tr4108;
		case 251u: goto tr4109;
		case 252u: goto tr4110;
		case 253u: goto tr4111;
		case 254u: goto tr4112;
		case 255u: goto tr4113;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 72u ) {
			if ( 64u <= (*p) && (*p) <= 71u )
				goto tr3984;
		} else if ( (*p) > 79u ) {
			if ( 80u <= (*p) && (*p) <= 87u )
				goto tr3986;
		} else
			goto tr3985;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 176u ) {
			if ( 145u <= (*p) && (*p) <= 151u )
				goto tr4029;
		} else if ( (*p) > 183u ) {
			if ( 184u <= (*p) && (*p) <= 191u )
				goto tr4054;
		} else
			goto tr4053;
	} else
		goto tr3987;
	goto tr34;
tr45:
#line 1348 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4083); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st1;
tr59:
#line 1313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3889); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr127:
#line 1334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1305); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st1;
tr126:
#line 1314 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st1;
tr163:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr165:
#line 1583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5355); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RCX);
  }
	goto st1;
tr169:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr171:
#line 1585 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2041); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RCX);
  }
	goto st1;
tr174:
#line 1077 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 237); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr175:
#line 1077 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 237); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr177:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr183:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr188:
#line 2030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5943); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr189:
#line 2030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5943); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr625:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr628:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr632:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr635:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr638:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr641:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr645:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr648:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr662:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr663:
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr664:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr705:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1347 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4075); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr714:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1312 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3881); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr781:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1317 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3912); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st1;
tr780:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1314 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr782:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr784:
#line 1583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5355); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RCX);
  }
	goto st1;
tr785:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr787:
#line 1585 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2041); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RCX);
  }
	goto st1;
tr789:
#line 1077 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 237); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr791:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr796:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr800:
#line 2030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5943); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st1;
tr811:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1305); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr2342:
#line 1812 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4082); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr2345:
#line 1789 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3888); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr2369:
#line 1811 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4074); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr2372:
#line 1788 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3880); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr2380:
#line 1792 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3911); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st1;
tr2406:
#line 1793 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3919); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st1;
tr2417:
#line 1812 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4082); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st1;
tr2419:
#line 1789 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3888); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st1;
tr2428:
#line 1811 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4074); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st1;
tr2430:
#line 1788 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3880); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st1;
tr2435:
#line 1790 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3896); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st1;
tr2437:
#line 1806 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4034); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st1;
tr3705:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4041); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st1;
tr3748:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1344 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4068); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st1;
tr3769:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1318 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3780); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st1;
tr3933:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3934:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3939:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3940:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3946:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3947:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3952:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3953:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3958:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3959:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3964:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3965:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3971:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3972:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr3977:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr3978:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr4016:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr4017:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr4018:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr4019:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
tr4020:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st1;
tr4021:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st1;
st1:
	if ( ++p == pe )
		goto _test_eof1;
case 1:
#line 32128 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1;
		case 5u: goto tr2;
		case 12u: goto tr1;
		case 13u: goto tr2;
		case 20u: goto tr1;
		case 21u: goto tr2;
		case 28u: goto tr1;
		case 29u: goto tr2;
		case 36u: goto tr1;
		case 37u: goto tr2;
		case 44u: goto tr1;
		case 45u: goto tr2;
		case 52u: goto tr1;
		case 53u: goto tr2;
		case 60u: goto tr1;
		case 61u: goto tr2;
		case 68u: goto tr4;
		case 76u: goto tr4;
		case 84u: goto tr4;
		case 92u: goto tr4;
		case 100u: goto tr4;
		case 108u: goto tr4;
		case 116u: goto tr4;
		case 124u: goto tr4;
		case 132u: goto tr6;
		case 140u: goto tr6;
		case 148u: goto tr6;
		case 156u: goto tr6;
		case 164u: goto tr6;
		case 172u: goto tr6;
		case 180u: goto tr6;
		case 188u: goto tr6;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr0;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr5;
	} else
		goto tr3;
	goto tr7;
tr1:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st2;
tr18:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr240:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr243:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr246:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st2;
tr249:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st2;
tr252:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr255:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr288:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr291:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr294:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr297:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr300:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr338:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr341:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr393:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr401:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr409:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr412:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr415:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr418:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr437:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr474:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr490:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr493:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr496:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr499:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr502:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr505:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr508:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr511:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr581:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr855:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1225:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1297:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1300:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1303:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1306:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1309:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1312:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1315:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1353:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1356:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1359:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1362:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1365:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1368:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1371:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1431:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1434:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1445:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1448:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1469:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1472:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1475:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1478:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1508:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1511:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1514:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1517:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1520:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1757:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st2;
tr1765:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1773:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr1989:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st2;
tr1881:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1884:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1887:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1890:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1893:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1896:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1899:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1937:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr1940:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr2168:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st2;
tr2176:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st2;
tr2355:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2358:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2441:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st2;
tr2467:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr2470:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr2473:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st2;
tr2557:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
	goto st2;
tr2880:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2883:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2886:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2889:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2892:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2895:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2898:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2936:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2939:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2942:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2945:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2948:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2951:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2954:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2992:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2995:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr2998:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3001:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3004:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3007:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3010:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3048:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3051:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3054:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3057:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3060:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3063:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3066:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3104:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3107:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3110:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3113:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3116:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3119:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3122:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3125:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3168:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3171:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3174:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3177:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3180:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3183:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
	goto st2;
tr3186:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
	goto st2;
tr3247:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3250:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3253:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3256:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3259:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3262:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3265:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3268:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3308:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3311:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3314:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3317:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3320:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3323:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3358:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3361:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3364:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3367:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3370:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3373:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3376:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3379:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3420:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3423:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3426:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3429:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3432:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3435:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
	goto st2;
tr3438:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
	goto st2;
tr3474:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3477:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3480:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3483:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3486:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3489:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3492:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3495:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3537:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3540:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3543:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3546:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3549:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3552:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3555:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3558:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3643:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3646:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3657:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3660:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3671:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3674:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3685:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3688:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3780:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3783:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3786:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3789:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3822:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3825:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3828:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3831:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3863:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3866:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3869:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3872:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3875:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3903:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3906:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3919:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
tr3922:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st2;
st2:
	if ( ++p == pe )
		goto _test_eof2;
case 2:
#line 35652 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr9;
		case 13u: goto tr9;
		case 21u: goto tr9;
		case 29u: goto tr9;
		case 37u: goto tr9;
		case 45u: goto tr9;
		case 53u: goto tr9;
		case 61u: goto tr9;
		case 69u: goto tr9;
		case 77u: goto tr9;
		case 85u: goto tr9;
		case 93u: goto tr9;
		case 101u: goto tr9;
		case 109u: goto tr9;
		case 117u: goto tr9;
		case 125u: goto tr9;
		case 133u: goto tr9;
		case 141u: goto tr9;
		case 149u: goto tr9;
		case 157u: goto tr9;
		case 165u: goto tr9;
		case 173u: goto tr9;
		case 181u: goto tr9;
		case 189u: goto tr9;
		case 197u: goto tr9;
		case 205u: goto tr9;
		case 213u: goto tr9;
		case 221u: goto tr9;
		case 229u: goto tr9;
		case 237u: goto tr9;
		case 245u: goto tr9;
		case 253u: goto tr9;
	}
	goto tr8;
tr2:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr5:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr9:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st3;
tr16:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st3;
tr19:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr22:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr241:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr244:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr247:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st3;
tr250:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st3;
tr253:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr256:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr269:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr271:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr273:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st3;
tr275:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st3;
tr277:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr279:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr289:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr292:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr295:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr298:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr301:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr312:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr314:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr316:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr318:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr320:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr339:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr342:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr347:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr349:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr394:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr397:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr402:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr405:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr410:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr413:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr416:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr419:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr428:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr430:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr432:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr434:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr438:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr441:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr475:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr478:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr491:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr494:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr497:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr500:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr503:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr506:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr509:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr512:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr529:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr531:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr533:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr535:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr537:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr539:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr541:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr543:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr582:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr585:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr674:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 520 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr675:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 379 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
	goto st3;
tr856:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr859:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1226:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1229:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1298:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1301:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1304:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1307:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1310:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1313:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1316:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1331:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1333:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1335:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1337:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1339:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1341:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1343:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1354:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1357:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1360:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1363:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1366:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1369:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1372:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1387:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1389:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1391:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1393:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1395:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1397:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1399:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1432:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1435:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1440:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1442:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1446:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1449:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1454:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1456:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1470:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1473:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1476:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1479:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1492:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1494:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1496:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1498:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1509:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1512:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1515:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1518:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1521:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1532:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1534:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1536:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1538:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1540:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1758:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1761:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1766:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1769:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1774:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1777:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1990:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1993:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1882:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1885:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1888:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1891:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1894:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1897:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1900:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1915:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1917:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1919:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1921:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1923:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1925:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1927:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1938:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1941:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1946:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr1948:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2169:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2172:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2177:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2180:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2356:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2359:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2364:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2366:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2442:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st3;
tr2445:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st3;
tr2468:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2471:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2474:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2481:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2483:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2485:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2558:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2561:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2881:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2884:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2887:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2890:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2893:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2896:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2899:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2914:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2916:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2918:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2920:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2922:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2924:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2926:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2937:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2940:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2943:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2946:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2949:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2952:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2955:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2970:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2972:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2974:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2976:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2978:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2980:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2982:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2993:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2996:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr2999:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3002:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3005:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3008:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3011:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3026:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3028:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3030:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3032:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3034:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3036:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3038:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3049:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3052:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3055:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3058:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3061:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3064:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3067:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3082:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3084:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3086:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3088:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3090:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3092:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3094:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3105:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3108:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3111:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3114:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3117:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3120:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3123:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3126:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3143:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3145:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3147:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3149:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3151:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3153:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3155:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3157:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3169:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3172:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3175:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3178:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3181:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3184:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
	goto st3;
tr3187:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
	goto st3;
tr3202:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3204:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3206:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3208:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3210:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3212:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
	goto st3;
tr3214:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
	goto st3;
tr3248:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3251:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3254:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3257:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3260:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3263:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3266:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3269:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3286:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3288:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3290:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3292:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3294:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3296:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3298:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3300:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3309:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3312:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3315:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3318:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3321:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3324:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3337:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3339:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3341:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3343:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3345:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3347:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3359:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3362:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3365:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3368:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3371:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3374:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3377:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3380:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3397:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3399:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3401:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3403:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3405:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3407:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3409:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3411:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3421:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3424:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3427:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3430:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3433:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3436:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
	goto st3;
tr3439:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
	goto st3;
tr3454:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3456:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3458:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3460:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3462:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3464:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
	goto st3;
tr3466:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
	goto st3;
tr3475:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3478:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3481:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3484:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3487:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3490:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3493:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3496:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3513:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3515:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3517:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3519:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3521:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3523:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3525:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3527:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3538:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3541:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3544:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3547:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3550:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3553:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3556:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3559:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3576:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3578:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3580:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3582:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3584:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3586:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3588:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3590:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3644:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3647:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3652:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3654:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3658:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3661:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3666:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3668:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3672:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3675:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3680:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3682:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3686:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3689:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3694:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3696:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3781:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3784:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3787:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3790:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3803:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3805:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3807:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3809:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3823:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3826:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3829:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3832:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3845:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3847:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3849:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3851:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3864:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3867:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3870:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3873:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3876:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3887:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3889:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3891:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3893:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3895:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3904:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3907:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3912:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3914:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3920:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3923:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3928:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr3930:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr4037:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 520 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr4038:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 520 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st3;
tr4039:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 379 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
	goto st3;
tr4040:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 379 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
	goto st3;
st3:
	if ( ++p == pe )
		goto _test_eof3;
case 3:
#line 45232 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st4;
st4:
	if ( ++p == pe )
		goto _test_eof4;
case 4:
	goto st5;
st5:
	if ( ++p == pe )
		goto _test_eof5;
case 5:
	goto st6;
st6:
	if ( ++p == pe )
		goto _test_eof6;
case 6:
	goto tr13;
tr3:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr15:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st7;
tr20:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr257:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr259:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr261:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st7;
tr263:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st7;
tr265:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr267:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr302:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr304:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr306:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr308:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr310:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr343:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr345:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr395:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr403:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr420:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr422:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr424:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr426:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr439:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr476:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr513:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr515:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr517:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr519:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr521:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr523:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr525:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr527:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr583:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr857:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1227:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1317:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1319:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1321:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1323:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1325:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1327:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1329:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1373:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1375:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1377:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1379:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1381:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1383:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1385:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1436:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1438:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1450:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1452:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1482:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1484:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1486:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1488:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1522:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1524:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1526:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1528:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1530:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1759:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1767:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1775:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1991:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1901:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1903:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1905:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1907:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1909:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1911:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1913:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1942:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr1944:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2170:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2178:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2360:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2362:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2443:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st7;
tr2475:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2477:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2479:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2559:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2900:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2902:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2904:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2906:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2908:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2910:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2912:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2956:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2958:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2960:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2962:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2964:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2966:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr2968:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3012:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3014:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3016:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3018:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3020:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3022:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3024:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3068:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3070:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3072:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3074:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3076:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3078:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3080:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3127:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3129:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3131:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3133:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3135:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3137:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3139:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3141:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3188:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3190:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3192:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3194:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3196:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3198:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
	goto st7;
tr3200:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
	goto st7;
tr3270:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3272:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3274:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3276:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3278:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3280:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3282:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3284:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3325:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3327:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3329:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3331:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3333:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3335:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3381:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3383:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3385:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3387:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3389:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3391:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3393:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3395:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3440:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3442:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3444:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3446:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3448:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3450:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
	goto st7;
tr3452:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
	goto st7;
tr3497:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3499:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3501:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3503:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3505:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3507:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3509:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3511:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3560:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3562:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3564:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3566:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3568:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3570:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3572:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3574:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3648:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3650:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3662:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3664:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3676:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3678:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3690:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3692:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3793:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3795:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3797:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3799:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3835:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3837:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3839:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3841:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3877:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3879:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3881:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3883:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3885:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3908:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3910:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3924:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
tr3926:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st7;
st7:
	if ( ++p == pe )
		goto _test_eof7;
case 7:
#line 49914 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr14;
tr4:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st8;
tr21:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr258:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr260:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr262:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st8;
tr264:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st8;
tr266:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr268:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr303:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr305:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr307:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr309:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr311:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr344:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr346:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr396:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr404:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr421:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr423:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr425:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr427:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr440:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr477:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr514:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr516:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr518:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr520:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr522:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr524:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr526:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr528:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr584:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr858:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1228:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1318:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1320:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1322:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1324:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1326:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1328:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1330:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1374:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1376:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1378:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1380:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1382:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1384:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1386:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1437:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1439:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1451:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1453:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1483:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1485:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1487:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1489:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1523:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1525:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1527:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1529:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1531:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1760:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st8;
tr1768:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1776:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr1992:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st8;
tr1902:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1904:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1906:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1908:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1910:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1912:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1914:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1943:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr1945:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr2171:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st8;
tr2179:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st8;
tr2361:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2363:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2444:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st8;
tr2476:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr2478:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr2480:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st8;
tr2560:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
	goto st8;
tr2901:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2903:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2905:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2907:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2909:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2911:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2913:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2957:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2959:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2961:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2963:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2965:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2967:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr2969:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3013:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3015:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3017:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3019:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3021:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3023:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3025:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3069:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3071:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3073:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3075:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3077:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3079:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3081:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3128:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3130:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3132:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3134:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3136:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3138:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3140:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3142:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3189:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3191:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3193:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3195:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3197:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3199:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
	goto st8;
tr3201:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
	goto st8;
tr3271:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3273:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3275:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3277:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3279:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3281:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3283:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3285:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3326:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3328:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3330:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3332:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3334:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3336:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3382:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3384:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3386:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3388:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3390:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3392:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3394:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3396:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3441:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3443:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3445:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3447:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3449:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3451:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
	goto st8;
tr3453:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
	goto st8;
tr3498:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3500:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3502:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3504:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3506:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3508:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3510:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3512:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3561:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3563:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3565:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3567:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3569:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3571:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3573:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3575:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3649:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3651:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3663:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3665:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3677:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3679:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3691:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3693:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3794:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3796:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3798:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3800:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3836:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3838:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3840:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3842:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3878:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3880:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3882:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3884:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3886:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3909:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3911:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3925:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
tr3927:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st8;
st8:
	if ( ++p == pe )
		goto _test_eof8;
case 8:
#line 53396 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr15;
tr6:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st9;
tr23:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr270:
#line 1591 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2064); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr272:
#line 1604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2103); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr274:
#line 1277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1190); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1284 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1228); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st9;
tr276:
#line 1280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1205); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1294 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1277); }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st9;
tr278:
#line 1679 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr280:
#line 1680 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2664); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr313:
#line 1581 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2027); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr315:
#line 1589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2051); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSelector);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr317:
#line 1593 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2076); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr319:
#line 1286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1240); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr321:
#line 1240 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1040); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr348:
#line 1488 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1712); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr350:
#line 1493 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr398:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr406:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr429:
#line 1489 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1721); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr431:
#line 1490 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1733); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr433:
#line 1491 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1744); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr435:
#line 1492 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1755); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr442:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr479:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr530:
#line 1220 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 984); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr532:
#line 1219 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr534:
#line 1270 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3767); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr536:
#line 1602 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5786); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr538:
#line 2038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 985); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr540:
#line 2037 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 977); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr542:
#line 2039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5960); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87MMXXMMSTATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr544:
#line 1048 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 114); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr586:
#line 1079 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 256); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr860:
#line 1362 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 761); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1230:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1332:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1334:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1336:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1338:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1340:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1342:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1344:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1388:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1390:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1392:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1394:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1396:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1398:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1400:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1441:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1443:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1455:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1457:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1493:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1495:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1497:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1499:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1533:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1044 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1151); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1535:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1268 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1150); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1537:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1255 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1223); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1539:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1222); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1541:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1762:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSegmentRegister);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 538 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st9;
tr1770:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSegmentRegister);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1778:
#line 1478 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1640); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr1994:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st9;
tr1916:
#line 1021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 10); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1918:
#line 1030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 41); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1920:
#line 1025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 36); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1922:
#line 1618 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1924:
#line 1023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 23); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1926:
#line 1032 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 54); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1928:
#line 1615 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2146); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1947:
#line 1024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 29); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr1949:
#line 1022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 18); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr2173:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st9;
tr2181:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st9;
tr2365:
#line 1774 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3766); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2367:
#line 2011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5785); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2446:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st9;
tr2482:
#line 1034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 67); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr2484:
#line 1033 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 60); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr2486:
#line 1031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 49); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st9;
tr2562:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((*p) & 0x38) >> 3);
  }
	goto st9;
tr2915:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2917:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2919:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2921:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2923:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2925:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2927:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2971:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2973:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2975:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2977:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2979:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2981:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr2983:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3027:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3029:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3031:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3033:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3035:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3037:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3039:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3083:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3085:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3087:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3089:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3091:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3093:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3095:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RCX);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3144:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3146:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3148:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3150:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3152:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3154:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3156:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3158:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3203:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3205:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3207:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3209:
#line 1172 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 694); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3211:
#line 1171 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 688); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3213:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1202 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 883); }
	goto st9;
tr3215:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1201 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 877); }
	goto st9;
tr3287:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3289:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3291:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3293:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3295:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3297:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3299:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3301:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3338:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3340:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3342:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3344:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3346:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3348:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize80bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3398:
#line 1128 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1504); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3400:
#line 1179 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1546); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3402:
#line 1142 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 511); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3404:
#line 1145 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 529); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3406:
#line 1206 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1608); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3408:
#line 1208 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1614); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3410:
#line 1149 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 555); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3412:
#line 1151 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 566); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3455:
#line 1169 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 679); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3457:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3459:
#line 1200 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 873); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3461:
#line 1203 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 890); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3463:
#line 1194 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 834); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3465:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1195 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 841); }
	goto st9;
tr3467:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 1204 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 895); }
	goto st9;
tr3514:
#line 1155 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 591); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3516:
#line 1161 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 628); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3518:
#line 1156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 597); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3520:
#line 1157 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 603); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3522:
#line 1167 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 666); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3524:
#line 1168 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 672); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3526:
#line 1158 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 610); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3528:
#line 1159 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 616); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3577:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3579:
#line 1166 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 659); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3581:
#line 1164 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 648); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3583:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3585:
#line 1130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 427); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3587:
#line 1160 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 623); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3589:
#line 1131 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 432); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87BCD);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3591:
#line 1165 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 653); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size64bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3653:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3655:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3667:
#line 1364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1458); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3669:
#line 1361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1454); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3681:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3683:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3695:
#line 1233 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1023); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3697:
#line 1114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2221); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3804:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3806:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3808:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3810:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3846:
#line 1355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 630); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3848:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3850:
#line 1115 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 612); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3852:
#line 1230 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 611); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3888:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3890:
#line 1266 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1137); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3892:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3894:
#line 1281 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1211); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 364 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFarPtr);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3896:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3913:
#line 1186 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 779); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 343 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87ENV);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3915:
#line 1185 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 772); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87Size16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3929:
#line 1184 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 765); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 346 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandX87STATE);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
tr3931:
#line 1187 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 787); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st9;
st9:
	if ( ++p == pe )
		goto _test_eof9;
case 9:
#line 56878 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr16;
tr32:
#line 1265 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1133); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr33:
#line 1292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1273); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr44:
#line 1348 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4083); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr48:
#line 1625 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5887); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr49:
#line 1623 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5867); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr58:
#line 1313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3889); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr60:
#line 1091 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 301); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr62:
#line 1104 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 329); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr63:
#line 1094 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 310); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr64:
#line 1620 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5848); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr65:
#line 1081 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5849); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr72:
#line 1068 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 210); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr73:
#line 1065 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 189); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr74:
#line 1057 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 450); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr75:
#line 1056 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 156); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr76:
#line 1059 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 465); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr77:
#line 1064 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 489); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr78:
#line 1058 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 457); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr79:
#line 1055 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 150); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr80:
#line 1070 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 222); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr81:
#line 1067 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 203); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr82:
#line 1069 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 216); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr83:
#line 1066 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 196); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr84:
#line 1062 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 176); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr85:
#line 1061 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 169); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr86:
#line 1063 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 182); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr87:
#line 1060 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 163); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr89:
#line 1595 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5721); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr90:
#line 1557 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5720); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr91:
#line 1541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5670); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr92:
#line 1019 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2306); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr93:
#line 1017 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2291); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr94:
#line 1367 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5905); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr95:
#line 2036 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5904); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr96:
#line 1003 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3239); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr97:
#line 1357 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4120); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr98:
#line 1093 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2496); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr99:
#line 1086 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2446); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr100:
#line 1607 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr101:
#line 1306 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3845); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr102:
#line 1117 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2627); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr103:
#line 1301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3817); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr104:
#line 1527 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5619); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr105:
#line 1530 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5653); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr106:
#line 1528 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5630); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr107:
#line 1374 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4184); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr108:
#line 1401 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4407); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr109:
#line 1404 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4434); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr110:
#line 1402 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4416); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr111:
#line 1376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4204); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr112:
#line 1523 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5574); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr113:
#line 1526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5608); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr114:
#line 1524 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5585); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr115:
#line 1373 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4174); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr116:
#line 1314 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr117:
#line 1334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1305); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr122:
#line 1395 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4349); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr123:
#line 1398 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4376); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr124:
#line 1396 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4358); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr173:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr180:
#line 1349 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1413); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr181:
#line 1352 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1434); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr184:
#line 1035 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 72); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr185:
#line 1036 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 76); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr186:
#line 1337 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1371); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr187:
#line 1345 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1399); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr197:
#line 1512 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5498); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr198:
#line 1509 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5476); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr199:
#line 1511 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5491); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr200:
#line 1379 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr201:
#line 1476 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5254); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr203:
#line 1518 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr204:
#line 1519 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5551); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr205:
#line 1454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5057); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr206:
#line 1386 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4285); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr207:
#line 1382 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4251); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr208:
#line 1383 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4260); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr209:
#line 1448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5009); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr210:
#line 1387 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4291); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr211:
#line 1389 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4298); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr212:
#line 1508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5469); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr213:
#line 1507 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr214:
#line 1391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4305); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr215:
#line 1473 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5229); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr216:
#line 1474 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5238); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr217:
#line 1516 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5526); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr218:
#line 1517 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5534); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr219:
#line 1453 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5049); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr220:
#line 1487 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5271); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr221:
#line 1380 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4235); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr222:
#line 1381 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4243); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr223:
#line 1447 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5001); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr224:
#line 1539 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5664); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr225:
#line 1506 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5455); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr226:
#line 1503 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5433); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr227:
#line 1505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5448); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr228:
#line 1477 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5262); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr229:
#line 1444 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4976); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr230:
#line 1494 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4092); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr232:
#line 1513 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5505); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr233:
#line 1520 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5560); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr234:
#line 1514 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5512); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr235:
#line 1515 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5519); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr236:
#line 1377 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4214); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr237:
#line 1384 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4269); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr238:
#line 1378 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4221); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr626:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr629:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr633:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr636:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr639:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr642:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr646:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr649:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr665:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr702:
#line 1265 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1133); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr703:
#line 1292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1273); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr704:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1347 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4075); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr708:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1624 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5877); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr709:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1622 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5857); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr713:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1312 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3881); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr715:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1090 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 292); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st10;
tr717:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1102 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 319); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr718:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1088 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 283); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr719:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1619 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5839); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr720:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1080 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5840); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr723:
#line 1068 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 210); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr724:
#line 1065 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 189); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr725:
#line 1057 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 450); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr726:
#line 1056 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 156); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr727:
#line 1059 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 465); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr728:
#line 1064 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 489); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr729:
#line 1058 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 457); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr730:
#line 1055 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 150); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr731:
#line 1070 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 222); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr732:
#line 1067 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 203); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr733:
#line 1069 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 216); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr734:
#line 1066 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 196); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr735:
#line 1062 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 176); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr736:
#line 1061 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 169); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr737:
#line 1063 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 182); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr738:
#line 1060 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 163); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr740:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1594 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5754); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr741:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1018 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2299); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr742:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1016 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2283); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr743:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1366 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5898); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr744:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 2035 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr745:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1002 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3227); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr746:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1356 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4113); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr747:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1089 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2466); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr748:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1092 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2486); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr749:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1606 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2969); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr750:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1305 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3838); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr751:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1116 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2620); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr752:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1300 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3810); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr753:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1527 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5619); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr754:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1530 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5653); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr755:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1528 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5630); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr756:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1374 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4184); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr757:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1401 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4407); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr758:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1404 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4434); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr759:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1402 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4416); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr760:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1376 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4204); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr761:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1523 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5574); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr762:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1526 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5608); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr763:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1524 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5585); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr764:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1373 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4174); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr765:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1529 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5641); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr766:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1525 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5596); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr767:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1314 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr768:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1317 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3912); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr773:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1395 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4349); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr774:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1398 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4376); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr775:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1396 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4358); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr778:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1224 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3706); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr779:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1227 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3722); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr788:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr794:
#line 1351 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1427); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr797:
#line 1035 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 72); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr798:
#line 1036 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 76); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr799:
#line 1339 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1385); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr805:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1006 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2966); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr806:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1512 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5498); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr807:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1509 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5476); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr808:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1511 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5491); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr809:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1379 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr810:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1476 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5254); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr813:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1518 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr814:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1519 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5551); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr815:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5057); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr816:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1386 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4285); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr817:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1382 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4251); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr818:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1383 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4260); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr819:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5009); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr820:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1387 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4291); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr821:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1389 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4298); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr822:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5469); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr823:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1507 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr824:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4305); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr825:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1473 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5229); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr826:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1474 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5238); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr827:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1101 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2576); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr829:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1516 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5526); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr830:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1517 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5534); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr831:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1453 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5049); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr832:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1487 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5271); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr833:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1380 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4235); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr834:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1381 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4243); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr835:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1447 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5001); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr836:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1539 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5664); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr837:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1506 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5455); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr838:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1503 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5433); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr839:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5448); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr840:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1477 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5262); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr841:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1444 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4976); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr842:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1494 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4092); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr844:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1513 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5505); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr845:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1520 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5560); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr846:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1514 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5512); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr847:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1515 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5519); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr848:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1377 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4214); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr849:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1384 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4269); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr850:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1378 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4221); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr862:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1495 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5375); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr863:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1432 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4723); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr864:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4637); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr865:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1431 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4654); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr866:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1443 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4965); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr867:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1436 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4796); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr868:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1434 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4770); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr869:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1435 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4787); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr870:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1500 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5409); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr871:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5425); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr872:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1501 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5417); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr873:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1471 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5219); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr874:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1392 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4312); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 703 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RAX);
  }
	goto st10;
tr875:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1029 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2341); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 703 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RAX);
  }
	goto st10;
tr876:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1028 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2331); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 703 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RAX);
  }
	goto st10;
tr877:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1522 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5567); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr878:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1370 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4153); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr879:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1372 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4167); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr880:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1371 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4160); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr881:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5111); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr882:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1458 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5091); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr883:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1459 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5101); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr884:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1462 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5131); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr885:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5141); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr886:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1461 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5121); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr887:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1470 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5211); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr888:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1397 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4367); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr890:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1375 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4194); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr891:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1466 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5171); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr892:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1464 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5151); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr893:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1465 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5161); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr894:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1468 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5191); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr895:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1469 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5201); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr896:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1467 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5181); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr897:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1403 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4425); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr898:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr899:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1452 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5041); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr900:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1456 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5073); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr901:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1455 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5065); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr902:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4985); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr903:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1446 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4993); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr904:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1450 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5025); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr905:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1449 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5017); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr906:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1475 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5246); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr907:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1433 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4749); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr908:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1012 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2258); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr909:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1010 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2238); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr910:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1011 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2246); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr911:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1008 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2218); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr912:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1009 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2226); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1460:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1084 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 277); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr1462:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1481 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1666); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr1463:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1617 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2153); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr1464:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1297 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1295); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st10;
tr1868:
#line 1949 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5282); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1869:
#line 1952 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5303); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1870:
#line 1950 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5289); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1871:
#line 1951 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5296); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1872:
#line 1958 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5346); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1873:
#line 1961 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5367); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1874:
#line 1959 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5353); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1875:
#line 1960 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5360); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1876:
#line 1954 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5318); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1877:
#line 1957 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5339); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1878:
#line 1955 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5325); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1879:
#line 1956 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5332); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr1953:
#line 1764 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3681); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr1954:
#line 1763 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3673); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr1955:
#line 1766 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3697); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr1956:
#line 1765 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3689); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr1957:
#line 1877 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4627); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1958:
#line 1875 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4609); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1959:
#line 1876 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4618); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1960:
#line 1888 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4730); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1961:
#line 1889 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4739); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1962:
#line 1879 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4644); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1963:
#line 1883 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4682); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1964:
#line 1881 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4662); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1965:
#line 1882 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4672); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1966:
#line 1885 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4702); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1967:
#line 1886 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4712); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1968:
#line 1884 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4692); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1969:
#line 1891 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4760); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1970:
#line 1896 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4803); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1971:
#line 1893 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4777); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr1974:
#line 1764 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3681); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr1975:
#line 1763 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3673); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2152:
#line 2019 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5847); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2153:
#line 1654 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2427); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2154:
#line 2008 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5761); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2188:
#line 2018 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5838); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2189:
#line 1653 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2419); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2190:
#line 2007 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5753); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2302:
#line 2008 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5761); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2317:
#line 2007 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5753); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2341:
#line 1812 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4082); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2344:
#line 1789 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3888); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2348:
#line 2003 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5719); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2349:
#line 1997 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5669); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2350:
#line 1661 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2495); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2351:
#line 1656 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2445); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2368:
#line 1811 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4074); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2371:
#line 1788 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3880); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2375:
#line 1658 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2465); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2376:
#line 1660 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2485); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2377:
#line 1790 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3896); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr2378:
#line 1792 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3911); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr2384:
#line 1669 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2575); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2397:
#line 1809 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4057); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2398:
#line 1808 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4047); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2399:
#line 1672 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2608); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr2400:
#line 1668 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2565); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr2402:
#line 1670 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2586); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2403:
#line 1793 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3919); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr2405:
#line 1806 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4034); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2407:
#line 1655 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2435); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2410:
#line 1791 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3902); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2411:
#line 1671 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2597); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2412:
#line 1663 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2515); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr2414:
#line 1657 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2455); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2416:
#line 1812 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4082); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2418:
#line 1789 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3888); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2422:
#line 2003 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5719); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2423:
#line 1997 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5669); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2424:
#line 1661 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2495); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2425:
#line 1656 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2445); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2427:
#line 1811 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4074); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2429:
#line 1788 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3880); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2433:
#line 1658 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2465); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2434:
#line 1660 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2485); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2438:
#line 1669 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2575); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2448:
#line 1809 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4057); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2449:
#line 1808 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4047); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2450:
#line 1670 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2586); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2452:
#line 1655 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2435); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2453:
#line 1791 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3902); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
	goto st10;
tr2454:
#line 1657 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2455); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2465:
#line 1020 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
	goto st10;
tr2551:
#line 1636 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2257); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr2587:
#line 2017 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5830); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2588:
#line 2016 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5822); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2589:
#line 1659 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2475); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2590:
#line 1987 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5566); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr2592:
#line 1822 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4152); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2593:
#line 1824 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4166); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2594:
#line 1823 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4159); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2595:
#line 1930 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5110); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2596:
#line 1928 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5090); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2597:
#line 1929 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5100); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2598:
#line 1932 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5130); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2599:
#line 1933 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5140); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2600:
#line 1931 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5120); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2602:
#line 1936 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5170); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2603:
#line 1934 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5150); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2604:
#line 1935 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5160); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2605:
#line 1938 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5190); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2606:
#line 1939 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5200); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2607:
#line 1937 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5180); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2608:
#line 1890 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4748); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2609:
#line 2017 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5830); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2610:
#line 2016 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5822); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st10;
tr2611:
#line 1659 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2475); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr2612:
#line 1987 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5566); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
	goto st10;
tr3704:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1340 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4041); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3706:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1315 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3903); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3707:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1097 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2536); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3709:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1105 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2598); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3710:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1095 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2516); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3712:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1596 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5770); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3713:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1004 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3461); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3714:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4127); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3715:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1096 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2526); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3716:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1608 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3657); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3717:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5042); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3718:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1118 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2634); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3719:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1302 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4994); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st10;
tr3723:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1225 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3714); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3724:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1228 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3730); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3726:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1007 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2978); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3728:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1087 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2456); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3730:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1084 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 277); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3731:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1084 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 277); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3747:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1344 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4068); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3749:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1342 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4058); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3750:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1341 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4048); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3751:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1098 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2546); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3753:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1106 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2609); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3754:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1100 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2566); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3755:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1597 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5730); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3756:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1558 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5729); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3757:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1542 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5677); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3758:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1005 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3471); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3759:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1359 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4134); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3760:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1099 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2556); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3761:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1103 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2587); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3762:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1609 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3667); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3763:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1308 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3764:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1119 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2641); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3765:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1303 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3831); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st10;
tr3766:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1318 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3780); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st10;
tr3768:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1334 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1305); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3770:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1481 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1666); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3771:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1617 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2153); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3772:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1297 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1295); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3775:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1085 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2436); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st10;
tr3935:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3936:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3941:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3942:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3948:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3949:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3954:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3955:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3960:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3961:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3966:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3967:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3973:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3974:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr3979:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr3980:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
tr4022:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st10;
tr4023:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st10;
st10:
	if ( ++p == pe )
		goto _test_eof10;
case 10:
#line 65128 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr18;
		case 5u: goto tr19;
		case 12u: goto tr18;
		case 13u: goto tr19;
		case 20u: goto tr18;
		case 21u: goto tr19;
		case 28u: goto tr18;
		case 29u: goto tr19;
		case 36u: goto tr18;
		case 37u: goto tr19;
		case 44u: goto tr18;
		case 45u: goto tr19;
		case 52u: goto tr18;
		case 53u: goto tr19;
		case 60u: goto tr18;
		case 61u: goto tr19;
		case 68u: goto tr21;
		case 76u: goto tr21;
		case 84u: goto tr21;
		case 92u: goto tr21;
		case 100u: goto tr21;
		case 108u: goto tr21;
		case 116u: goto tr21;
		case 124u: goto tr21;
		case 132u: goto tr23;
		case 140u: goto tr23;
		case 148u: goto tr23;
		case 156u: goto tr23;
		case 164u: goto tr23;
		case 172u: goto tr23;
		case 180u: goto tr23;
		case 188u: goto tr23;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr17;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr22;
	} else
		goto tr20;
	goto tr24;
tr452:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st11;
tr444:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr451:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr457:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st11;
tr458:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st11;
tr461:
#line 1512 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5498); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr462:
#line 1508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5469); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr463:
#line 1506 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5455); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr464:
#line 1509 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5476); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr465:
#line 1507 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr466:
#line 1503 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5433); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr467:
#line 1511 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5491); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr468:
#line 1505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5448); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr481:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr488:
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st11;
tr548:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr551:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr554:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr557:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr576:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr577:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr578:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr579:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr687:
#line 1232 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr688:
#line 1368 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
	goto st11;
tr937:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr944:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st11;
tr945:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr952:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st11;
tr953:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr960:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st11;
tr961:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr968:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr969:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1512 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5498); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr970:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1508 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5469); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr971:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1506 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5455); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr972:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1509 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5476); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr973:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1507 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr974:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1503 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5433); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr975:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1511 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5491); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr976:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1510 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5483); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr977:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5448); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr978:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1504 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5440); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr980:
#line 86 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM2_TYPE(IMM8);
    SET_IMM2_PTR(p);
  }
	goto st11;
tr981:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr984:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr987:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr990:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1009:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1010:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1011:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1012:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1013:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1020:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr1159:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1162:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1165:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1168:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1171:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1174:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1177:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1180:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1215:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1216:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1217:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1218:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1219:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1220:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1221:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1222:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1232:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1235:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1238:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1241:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1244:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1247:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1250:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1281:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1282:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1283:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1284:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1285:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1286:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1287:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1564:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1567:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1570:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1573:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1576:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1579:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1582:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1585:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1620:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1621:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1622:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1623:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1624:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1625:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1626:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1627:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1692:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1695:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1698:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1701:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1704:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1707:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1710:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1713:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1748:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1749:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1750:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1751:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1752:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1753:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1754:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1755:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr1828:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr1835:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
	goto st11;
tr2016:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2019:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2022:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2025:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2028:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2031:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2034:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2065:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2066:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2067:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2068:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2069:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2070:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2071:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2072:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2075:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2078:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2081:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2084:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2087:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2090:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2121:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2122:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2123:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2124:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2125:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2126:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2127:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2266:
#line 1978 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5497); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2267:
#line 1974 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5468); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2268:
#line 1972 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5454); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2269:
#line 1975 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5475); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2270:
#line 1973 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5461); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2271:
#line 1969 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5432); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2272:
#line 1977 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5490); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2273:
#line 1976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5482); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2274:
#line 1971 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5447); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2275:
#line 1970 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5439); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st11;
tr2387:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2394:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
	goto st11;
tr2762:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2769:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st11;
tr2770:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2777:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st11;
tr2778:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2785:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
	goto st11;
tr2861:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr2868:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr2878:
#line 94 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_IMM2_TYPE(IMM16);
    SET_IMM2_PTR(p - 1);
  }
	goto st11;
tr3776:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st11;
tr3811:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st11;
tr3937:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3943:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3950:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3956:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3962:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3968:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3975:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3981:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr3991:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
	goto st11;
tr4045:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr4053:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr4068:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1237 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 830); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
	goto st11;
tr4087:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1232 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr4088:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1232 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1542); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st11;
tr4089:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1368 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
	goto st11;
tr4090:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1368 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1462); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 562 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RAX);
  }
	goto st11;
st11:
	if ( ++p == pe )
		goto _test_eof11;
case 11:
#line 70462 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr25;
tr1555:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st12;
tr1547:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1554:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st12;
tr1560:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st12;
tr1561:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st12;
tr1628:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1631:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1634:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1637:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1640:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1643:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1646:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1649:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr1684:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1685:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1686:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1687:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1688:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1689:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1690:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1691:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr1999:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr2002:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr2013:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st12;
tr2014:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st12;
tr2869:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr2876:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr3818:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st12;
tr3853:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st12;
tr3938:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3944:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3951:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3957:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3963:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3969:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3976:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3982:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr3989:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
	goto st12;
tr4046:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
tr4054:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st12;
st12:
	if ( ++p == pe )
		goto _test_eof12;
case 12:
#line 71620 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st13;
st13:
	if ( ++p == pe )
		goto _test_eof13;
case 13:
	goto st14;
st14:
	if ( ++p == pe )
		goto _test_eof14;
case 14:
	goto st15;
st15:
	if ( ++p == pe )
		goto _test_eof15;
case 15:
	goto tr29;
tr34:
#line 72 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ process_error(p, userdata);
        result = 1;
        goto error_detected;
    }
	goto st0;
#line 71644 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
st0:
cs = 0;
	goto _out;
tr3945:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st16;
st16:
	if ( ++p == pe )
		goto _test_eof16;
case 16:
#line 71668 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto st17;
		case 1u: goto st18;
		case 2u: goto tr32;
		case 3u: goto tr33;
		case 5u: goto tr35;
		case 6u: goto tr36;
		case 7u: goto tr37;
		case 8u: goto tr38;
		case 9u: goto tr39;
		case 11u: goto tr40;
		case 13u: goto st19;
		case 14u: goto tr42;
		case 15u: goto st20;
		case 16u: goto tr44;
		case 17u: goto tr45;
		case 18u: goto st30;
		case 19u: goto tr47;
		case 20u: goto tr48;
		case 21u: goto tr49;
		case 22u: goto st32;
		case 23u: goto tr51;
		case 24u: goto st33;
		case 31u: goto st34;
		case 32u: goto tr54;
		case 33u: goto tr55;
		case 34u: goto tr56;
		case 35u: goto tr57;
		case 40u: goto tr58;
		case 41u: goto tr59;
		case 42u: goto tr60;
		case 43u: goto tr61;
		case 44u: goto tr62;
		case 45u: goto tr63;
		case 46u: goto tr64;
		case 47u: goto tr65;
		case 48u: goto tr66;
		case 49u: goto tr67;
		case 50u: goto tr68;
		case 51u: goto tr69;
		case 52u: goto tr70;
		case 53u: goto tr71;
		case 64u: goto tr72;
		case 65u: goto tr73;
		case 66u: goto tr74;
		case 67u: goto tr75;
		case 68u: goto tr76;
		case 69u: goto tr77;
		case 70u: goto tr78;
		case 71u: goto tr79;
		case 72u: goto tr80;
		case 73u: goto tr81;
		case 74u: goto tr82;
		case 75u: goto tr83;
		case 76u: goto tr84;
		case 77u: goto tr85;
		case 78u: goto tr86;
		case 79u: goto tr87;
		case 80u: goto tr88;
		case 81u: goto tr89;
		case 82u: goto tr90;
		case 83u: goto tr91;
		case 84u: goto tr92;
		case 85u: goto tr93;
		case 86u: goto tr94;
		case 87u: goto tr95;
		case 88u: goto tr96;
		case 89u: goto tr97;
		case 90u: goto tr98;
		case 91u: goto tr99;
		case 92u: goto tr100;
		case 93u: goto tr101;
		case 94u: goto tr102;
		case 95u: goto tr103;
		case 96u: goto tr104;
		case 97u: goto tr105;
		case 98u: goto tr106;
		case 99u: goto tr107;
		case 100u: goto tr108;
		case 101u: goto tr109;
		case 102u: goto tr110;
		case 103u: goto tr111;
		case 104u: goto tr112;
		case 105u: goto tr113;
		case 106u: goto tr114;
		case 107u: goto tr115;
		case 110u: goto tr116;
		case 111u: goto tr117;
		case 112u: goto tr118;
		case 113u: goto st46;
		case 114u: goto st47;
		case 115u: goto st48;
		case 116u: goto tr122;
		case 117u: goto tr123;
		case 118u: goto tr124;
		case 119u: goto tr125;
		case 126u: goto tr126;
		case 127u: goto tr127;
		case 128u: goto tr128;
		case 129u: goto tr129;
		case 130u: goto tr130;
		case 131u: goto tr131;
		case 132u: goto tr132;
		case 133u: goto tr133;
		case 134u: goto tr134;
		case 135u: goto tr135;
		case 136u: goto tr136;
		case 137u: goto tr137;
		case 138u: goto tr138;
		case 139u: goto tr139;
		case 140u: goto tr140;
		case 141u: goto tr141;
		case 142u: goto tr142;
		case 143u: goto tr143;
		case 144u: goto tr144;
		case 145u: goto tr145;
		case 146u: goto tr146;
		case 147u: goto tr147;
		case 148u: goto tr148;
		case 149u: goto tr149;
		case 150u: goto tr150;
		case 151u: goto tr151;
		case 152u: goto tr152;
		case 153u: goto tr153;
		case 154u: goto tr154;
		case 155u: goto tr155;
		case 156u: goto tr156;
		case 157u: goto tr157;
		case 158u: goto tr158;
		case 159u: goto tr159;
		case 160u: goto tr160;
		case 161u: goto tr161;
		case 162u: goto tr162;
		case 163u: goto tr163;
		case 164u: goto tr164;
		case 165u: goto tr165;
		case 168u: goto tr166;
		case 169u: goto tr167;
		case 170u: goto tr168;
		case 171u: goto tr169;
		case 172u: goto tr170;
		case 173u: goto tr171;
		case 174u: goto st55;
		case 175u: goto tr173;
		case 176u: goto tr174;
		case 177u: goto tr175;
		case 178u: goto tr176;
		case 179u: goto tr177;
		case 180u: goto tr178;
		case 181u: goto tr179;
		case 182u: goto tr180;
		case 183u: goto tr181;
		case 186u: goto st57;
		case 187u: goto tr183;
		case 188u: goto tr184;
		case 189u: goto tr185;
		case 190u: goto tr186;
		case 191u: goto tr187;
		case 192u: goto tr188;
		case 193u: goto tr189;
		case 194u: goto tr190;
		case 195u: goto tr191;
		case 196u: goto tr192;
		case 197u: goto tr193;
		case 198u: goto tr194;
		case 199u: goto st59;
		case 209u: goto tr197;
		case 210u: goto tr198;
		case 211u: goto tr199;
		case 212u: goto tr200;
		case 213u: goto tr201;
		case 215u: goto tr202;
		case 216u: goto tr203;
		case 217u: goto tr204;
		case 218u: goto tr205;
		case 219u: goto tr206;
		case 220u: goto tr207;
		case 221u: goto tr208;
		case 222u: goto tr209;
		case 223u: goto tr210;
		case 224u: goto tr211;
		case 225u: goto tr212;
		case 226u: goto tr213;
		case 227u: goto tr214;
		case 228u: goto tr215;
		case 229u: goto tr216;
		case 232u: goto tr217;
		case 233u: goto tr218;
		case 234u: goto tr219;
		case 235u: goto tr220;
		case 236u: goto tr221;
		case 237u: goto tr222;
		case 238u: goto tr223;
		case 239u: goto tr224;
		case 241u: goto tr225;
		case 242u: goto tr226;
		case 243u: goto tr227;
		case 244u: goto tr228;
		case 245u: goto tr229;
		case 246u: goto tr230;
		case 247u: goto tr231;
		case 248u: goto tr232;
		case 249u: goto tr233;
		case 250u: goto tr234;
		case 251u: goto tr235;
		case 252u: goto tr236;
		case 253u: goto tr237;
		case 254u: goto tr238;
	}
	if ( 200u <= (*p) && (*p) <= 207u )
		goto tr196;
	goto tr34;
st17:
	if ( ++p == pe )
		goto _test_eof17;
case 17:
	switch( (*p) ) {
		case 4u: goto tr240;
		case 5u: goto tr241;
		case 12u: goto tr243;
		case 13u: goto tr244;
		case 20u: goto tr246;
		case 21u: goto tr247;
		case 28u: goto tr249;
		case 29u: goto tr250;
		case 36u: goto tr252;
		case 37u: goto tr253;
		case 44u: goto tr255;
		case 45u: goto tr256;
		case 68u: goto tr258;
		case 76u: goto tr260;
		case 84u: goto tr262;
		case 92u: goto tr264;
		case 100u: goto tr266;
		case 108u: goto tr268;
		case 132u: goto tr270;
		case 140u: goto tr272;
		case 148u: goto tr274;
		case 156u: goto tr276;
		case 164u: goto tr278;
		case 172u: goto tr280;
	}
	if ( (*p) < 104u ) {
		if ( (*p) < 40u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr242;
				} else
					goto tr239;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr251;
				} else if ( (*p) >= 24u )
					goto tr248;
			} else
				goto tr245;
		} else if ( (*p) > 47u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr259;
				} else if ( (*p) >= 64u )
					goto tr257;
			} else if ( (*p) > 87u ) {
				if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr265;
				} else if ( (*p) >= 88u )
					goto tr263;
			} else
				goto tr261;
		} else
			goto tr254;
	} else if ( (*p) > 111u ) {
		if ( (*p) < 168u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr271;
				} else if ( (*p) >= 128u )
					goto tr269;
			} else if ( (*p) > 151u ) {
				if ( (*p) > 159u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr277;
				} else if ( (*p) >= 152u )
					goto tr275;
			} else
				goto tr273;
		} else if ( (*p) > 175u ) {
			if ( (*p) < 208u ) {
				if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr282;
				} else if ( (*p) >= 192u )
					goto tr281;
			} else if ( (*p) > 215u ) {
				if ( (*p) < 224u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr284;
				} else if ( (*p) > 231u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr286;
				} else
					goto tr285;
			} else
				goto tr283;
		} else
			goto tr279;
	} else
		goto tr267;
	goto tr34;
st18:
	if ( ++p == pe )
		goto _test_eof18;
case 18:
	switch( (*p) ) {
		case 4u: goto tr288;
		case 5u: goto tr289;
		case 12u: goto tr291;
		case 13u: goto tr292;
		case 36u: goto tr294;
		case 37u: goto tr295;
		case 52u: goto tr297;
		case 53u: goto tr298;
		case 60u: goto tr300;
		case 61u: goto tr301;
		case 68u: goto tr303;
		case 76u: goto tr305;
		case 100u: goto tr307;
		case 116u: goto tr309;
		case 124u: goto tr311;
		case 132u: goto tr313;
		case 140u: goto tr315;
		case 164u: goto tr317;
		case 180u: goto tr319;
		case 188u: goto tr321;
		case 200u: goto tr322;
		case 201u: goto tr323;
		case 208u: goto tr324;
		case 209u: goto tr325;
		case 216u: goto tr326;
		case 217u: goto tr327;
		case 218u: goto tr328;
		case 219u: goto tr329;
		case 220u: goto tr330;
		case 221u: goto tr331;
		case 222u: goto tr332;
		case 223u: goto tr333;
		case 249u: goto tr336;
	}
	if ( (*p) < 112u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 8u ) {
				if ( (*p) <= 7u )
					goto tr287;
			} else if ( (*p) > 15u ) {
				if ( 32u <= (*p) && (*p) <= 39u )
					goto tr293;
			} else
				goto tr290;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 64u ) {
				if ( 56u <= (*p) && (*p) <= 63u )
					goto tr299;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr306;
				} else if ( (*p) >= 72u )
					goto tr304;
			} else
				goto tr302;
		} else
			goto tr296;
	} else if ( (*p) > 119u ) {
		if ( (*p) < 160u ) {
			if ( (*p) < 128u ) {
				if ( 120u <= (*p) && (*p) <= 127u )
					goto tr310;
			} else if ( (*p) > 135u ) {
				if ( 136u <= (*p) && (*p) <= 143u )
					goto tr314;
			} else
				goto tr312;
		} else if ( (*p) > 167u ) {
			if ( (*p) < 184u ) {
				if ( 176u <= (*p) && (*p) <= 183u )
					goto tr318;
			} else if ( (*p) > 191u ) {
				if ( (*p) > 231u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr335;
				} else if ( (*p) >= 224u )
					goto tr334;
			} else
				goto tr320;
		} else
			goto tr316;
	} else
		goto tr308;
	goto tr34;
st19:
	if ( ++p == pe )
		goto _test_eof19;
case 19:
	switch( (*p) ) {
		case 4u: goto tr338;
		case 5u: goto tr339;
		case 12u: goto tr341;
		case 13u: goto tr342;
		case 68u: goto tr344;
		case 76u: goto tr346;
		case 132u: goto tr348;
		case 140u: goto tr350;
	}
	if ( (*p) < 64u ) {
		if ( (*p) > 7u ) {
			if ( 8u <= (*p) && (*p) <= 15u )
				goto tr340;
		} else
			goto tr337;
	} else if ( (*p) > 71u ) {
		if ( (*p) < 128u ) {
			if ( 72u <= (*p) && (*p) <= 79u )
				goto tr345;
		} else if ( (*p) > 135u ) {
			if ( 136u <= (*p) && (*p) <= 143u )
				goto tr349;
		} else
			goto tr347;
	} else
		goto tr343;
	goto tr34;
st20:
	if ( ++p == pe )
		goto _test_eof20;
case 20:
	switch( (*p) ) {
		case 4u: goto tr352;
		case 5u: goto tr353;
		case 12u: goto tr352;
		case 13u: goto tr353;
		case 20u: goto tr352;
		case 21u: goto tr353;
		case 28u: goto tr352;
		case 29u: goto tr353;
		case 36u: goto tr352;
		case 37u: goto tr353;
		case 44u: goto tr352;
		case 45u: goto tr353;
		case 52u: goto tr352;
		case 53u: goto tr353;
		case 60u: goto tr352;
		case 61u: goto tr353;
		case 68u: goto tr355;
		case 76u: goto tr355;
		case 84u: goto tr355;
		case 92u: goto tr355;
		case 100u: goto tr355;
		case 108u: goto tr355;
		case 116u: goto tr355;
		case 124u: goto tr355;
		case 132u: goto tr357;
		case 140u: goto tr357;
		case 148u: goto tr357;
		case 156u: goto tr357;
		case 164u: goto tr357;
		case 172u: goto tr357;
		case 180u: goto tr357;
		case 188u: goto tr357;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr351;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr356;
	} else
		goto tr354;
	goto tr358;
tr383:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st21;
tr351:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st21;
tr358:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st21;
tr388:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st21;
tr389:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st21;
st21:
	if ( ++p == pe )
		goto _test_eof21;
case 21:
#line 72206 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 12u: goto tr359;
		case 13u: goto tr360;
		case 28u: goto tr361;
		case 29u: goto tr362;
		case 138u: goto tr363;
		case 142u: goto tr364;
		case 144u: goto tr365;
		case 148u: goto tr366;
		case 150u: goto tr367;
		case 151u: goto tr368;
		case 154u: goto tr369;
		case 158u: goto tr370;
		case 160u: goto tr371;
		case 164u: goto tr372;
		case 166u: goto tr373;
		case 167u: goto tr374;
		case 170u: goto tr375;
		case 174u: goto tr376;
		case 176u: goto tr377;
		case 180u: goto tr378;
		case 182u: goto tr379;
		case 183u: goto tr380;
		case 187u: goto tr381;
		case 191u: goto tr382;
	}
	goto tr34;
tr352:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st22;
st22:
	if ( ++p == pe )
		goto _test_eof22;
case 22:
#line 72248 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr384;
		case 13u: goto tr384;
		case 21u: goto tr384;
		case 29u: goto tr384;
		case 37u: goto tr384;
		case 45u: goto tr384;
		case 53u: goto tr384;
		case 61u: goto tr384;
		case 69u: goto tr384;
		case 77u: goto tr384;
		case 85u: goto tr384;
		case 93u: goto tr384;
		case 101u: goto tr384;
		case 109u: goto tr384;
		case 117u: goto tr384;
		case 125u: goto tr384;
		case 133u: goto tr384;
		case 141u: goto tr384;
		case 149u: goto tr384;
		case 157u: goto tr384;
		case 165u: goto tr384;
		case 173u: goto tr384;
		case 181u: goto tr384;
		case 189u: goto tr384;
		case 197u: goto tr384;
		case 205u: goto tr384;
		case 213u: goto tr384;
		case 221u: goto tr384;
		case 229u: goto tr384;
		case 237u: goto tr384;
		case 245u: goto tr384;
		case 253u: goto tr384;
	}
	goto tr383;
tr384:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st23;
tr391:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st23;
tr353:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st23;
tr356:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st23;
st23:
	if ( ++p == pe )
		goto _test_eof23;
case 23:
#line 72338 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st24;
st24:
	if ( ++p == pe )
		goto _test_eof24;
case 24:
	goto st25;
st25:
	if ( ++p == pe )
		goto _test_eof25;
case 25:
	goto st26;
st26:
	if ( ++p == pe )
		goto _test_eof26;
case 26:
	goto tr388;
tr390:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st27;
tr354:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st27;
st27:
	if ( ++p == pe )
		goto _test_eof27;
case 27:
#line 72384 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr389;
tr355:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st28;
st28:
	if ( ++p == pe )
		goto _test_eof28;
case 28:
#line 72400 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr390;
tr357:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st29;
st29:
	if ( ++p == pe )
		goto _test_eof29;
case 29:
#line 72416 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr391;
st30:
	if ( ++p == pe )
		goto _test_eof30;
case 30:
	switch( (*p) ) {
		case 4u: goto tr393;
		case 5u: goto tr394;
		case 12u: goto tr393;
		case 13u: goto tr394;
		case 20u: goto tr393;
		case 21u: goto tr394;
		case 28u: goto tr393;
		case 29u: goto tr394;
		case 36u: goto tr393;
		case 37u: goto tr394;
		case 44u: goto tr393;
		case 45u: goto tr394;
		case 52u: goto tr393;
		case 53u: goto tr394;
		case 60u: goto tr393;
		case 61u: goto tr394;
		case 68u: goto tr396;
		case 76u: goto tr396;
		case 84u: goto tr396;
		case 92u: goto tr396;
		case 100u: goto tr396;
		case 108u: goto tr396;
		case 116u: goto tr396;
		case 124u: goto tr396;
		case 132u: goto tr398;
		case 140u: goto tr398;
		case 148u: goto tr398;
		case 156u: goto tr398;
		case 164u: goto tr398;
		case 172u: goto tr398;
		case 180u: goto tr398;
		case 188u: goto tr398;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr392;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr397;
	} else
		goto tr395;
	goto tr399;
tr47:
#line 1324 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3970); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr51:
#line 1321 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3945); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr61:
#line 1331 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4026); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr3636:
#line 1077 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 237); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3637:
#line 1077 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 237); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3638:
#line 2030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5943); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3639:
#line 2030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5943); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr191:
#line 1329 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1340); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr1408:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1410:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1413:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1415:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1417:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1419:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1421:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1425:
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr707:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1323 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3962); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st31;
tr711:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1320 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3937); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st31;
tr716:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1330 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4017); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr1428:
#line 1077 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 237); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr1429:
#line 2030 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5943); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st31;
tr828:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1327 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3998); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st31;
tr2151:
#line 1796 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3944); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr2187:
#line 1795 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3936); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr2343:
#line 1799 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3969); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr2346:
#line 1805 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4025); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr2370:
#line 1798 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3961); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st31;
tr2373:
#line 1804 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4016); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st31;
tr2385:
#line 1802 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3997); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st31;
tr2396:
#line 1810 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4067); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st31;
tr2409:
#line 1807 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4040); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st31;
tr2420:
#line 1805 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4025); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st31;
tr2431:
#line 1804 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4016); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st31;
tr2439:
#line 1802 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3997); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
	goto st31;
tr3595:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3596:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3599:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3600:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3604:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3605:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3608:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3609:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3612:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3613:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3616:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3617:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3620:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3621:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3628:
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st31;
tr3629:
#line 2031 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 240); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st31;
tr3708:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1332 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1347); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 307 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st31;
tr3752:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1333 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1355); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st31;
st31:
	if ( ++p == pe )
		goto _test_eof31;
case 31:
#line 73325 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1;
		case 5u: goto tr2;
		case 12u: goto tr1;
		case 13u: goto tr2;
		case 20u: goto tr1;
		case 21u: goto tr2;
		case 28u: goto tr1;
		case 29u: goto tr2;
		case 36u: goto tr1;
		case 37u: goto tr2;
		case 44u: goto tr1;
		case 45u: goto tr2;
		case 52u: goto tr1;
		case 53u: goto tr2;
		case 60u: goto tr1;
		case 61u: goto tr2;
		case 68u: goto tr4;
		case 76u: goto tr4;
		case 84u: goto tr4;
		case 92u: goto tr4;
		case 100u: goto tr4;
		case 108u: goto tr4;
		case 116u: goto tr4;
		case 124u: goto tr4;
		case 132u: goto tr6;
		case 140u: goto tr6;
		case 148u: goto tr6;
		case 156u: goto tr6;
		case 164u: goto tr6;
		case 172u: goto tr6;
		case 180u: goto tr6;
		case 188u: goto tr6;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr0;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr5;
	} else
		goto tr3;
	goto tr34;
st32:
	if ( ++p == pe )
		goto _test_eof32;
case 32:
	switch( (*p) ) {
		case 4u: goto tr401;
		case 5u: goto tr402;
		case 12u: goto tr401;
		case 13u: goto tr402;
		case 20u: goto tr401;
		case 21u: goto tr402;
		case 28u: goto tr401;
		case 29u: goto tr402;
		case 36u: goto tr401;
		case 37u: goto tr402;
		case 44u: goto tr401;
		case 45u: goto tr402;
		case 52u: goto tr401;
		case 53u: goto tr402;
		case 60u: goto tr401;
		case 61u: goto tr402;
		case 68u: goto tr404;
		case 76u: goto tr404;
		case 84u: goto tr404;
		case 92u: goto tr404;
		case 100u: goto tr404;
		case 108u: goto tr404;
		case 116u: goto tr404;
		case 124u: goto tr404;
		case 132u: goto tr406;
		case 140u: goto tr406;
		case 148u: goto tr406;
		case 156u: goto tr406;
		case 164u: goto tr406;
		case 172u: goto tr406;
		case 180u: goto tr406;
		case 188u: goto tr406;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr400;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr405;
	} else
		goto tr403;
	goto tr407;
st33:
	if ( ++p == pe )
		goto _test_eof33;
case 33:
	switch( (*p) ) {
		case 4u: goto tr409;
		case 5u: goto tr410;
		case 12u: goto tr412;
		case 13u: goto tr413;
		case 20u: goto tr415;
		case 21u: goto tr416;
		case 28u: goto tr418;
		case 29u: goto tr419;
		case 68u: goto tr421;
		case 76u: goto tr423;
		case 84u: goto tr425;
		case 92u: goto tr427;
		case 132u: goto tr429;
		case 140u: goto tr431;
		case 148u: goto tr433;
		case 156u: goto tr435;
	}
	if ( (*p) < 72u ) {
		if ( (*p) < 16u ) {
			if ( (*p) > 7u ) {
				if ( 8u <= (*p) && (*p) <= 15u )
					goto tr411;
			} else
				goto tr408;
		} else if ( (*p) > 23u ) {
			if ( (*p) > 31u ) {
				if ( 64u <= (*p) && (*p) <= 71u )
					goto tr420;
			} else if ( (*p) >= 24u )
				goto tr417;
		} else
			goto tr414;
	} else if ( (*p) > 79u ) {
		if ( (*p) < 128u ) {
			if ( (*p) > 87u ) {
				if ( 88u <= (*p) && (*p) <= 95u )
					goto tr426;
			} else if ( (*p) >= 80u )
				goto tr424;
		} else if ( (*p) > 135u ) {
			if ( (*p) < 144u ) {
				if ( 136u <= (*p) && (*p) <= 143u )
					goto tr430;
			} else if ( (*p) > 151u ) {
				if ( 152u <= (*p) && (*p) <= 159u )
					goto tr434;
			} else
				goto tr432;
		} else
			goto tr428;
	} else
		goto tr422;
	goto tr34;
st34:
	if ( ++p == pe )
		goto _test_eof34;
case 34:
	switch( (*p) ) {
		case 4u: goto tr437;
		case 5u: goto tr438;
		case 68u: goto tr440;
		case 132u: goto tr442;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr436;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr443;
		} else if ( (*p) >= 128u )
			goto tr441;
	} else
		goto tr439;
	goto tr34;
tr54:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 511 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandControlRegister);
  }
	goto st35;
tr55:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 514 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandDebugRegister);
  }
	goto st35;
st35:
	if ( ++p == pe )
		goto _test_eof35;
case 35:
#line 73532 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr7;
	goto tr34;
tr56:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 370 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandControlRegister);
  }
#line 469 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st36;
tr57:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 373 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandDebugRegister);
  }
#line 469 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st36;
tr88:
#line 1326 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3988); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr202:
#line 1457 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5081); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st36;
tr231:
#line 1299 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1301); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st36;
tr739:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1325 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3978); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr777:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4595); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr812:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1457 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5081); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st36;
tr843:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3776); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr2347:
#line 1801 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3987); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr2374:
#line 1800 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3977); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr2383:
#line 1927 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5080); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr2386:
#line 1775 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3775); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr2421:
#line 1801 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3987); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st36;
tr2432:
#line 1800 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3977); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
	goto st36;
tr3722:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1236 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1027); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr3727:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1316 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1332); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
	goto st36;
tr3774:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1335 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1363); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
	goto st36;
st36:
	if ( ++p == pe )
		goto _test_eof36;
case 36:
#line 73856 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr24;
	goto tr34;
tr118:
#line 1499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1776); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr190:
#line 1073 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2399); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr192:
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 355 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandMMX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st37;
tr194:
#line 1587 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5746); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr657:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr769:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5383); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr801:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1072 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2392); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr804:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5738); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr913:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5693); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr914:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1552 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5684); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr915:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1555 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5711); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr916:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1554 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5702); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr917:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1027 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2322); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr918:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1026 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2313); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr919:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1393 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4322); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr920:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4276); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr926:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1235 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3750); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st37;
tr927:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1440 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4821); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr928:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1121 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2654); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr929:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2648); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr930:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1354 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4091); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr931:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4331); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr932:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4396); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr933:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1399 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4385); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr934:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1406 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4454); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr935:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1405 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4443); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr936:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1013 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2266); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr1837:
#line 1949 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5282); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr1838:
#line 1952 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5303); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr1839:
#line 1950 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5289); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr1840:
#line 1951 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5296); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2379:
#line 1963 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5382); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2404:
#line 1964 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5390); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2413:
#line 1965 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5399); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2670:
#line 2000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5692); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2671:
#line 1999 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5683); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2708:
#line 1637 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2265); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2728:
#line 2000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5692); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2729:
#line 1999 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5683); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2749:
#line 1870 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4567); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2750:
#line 1869 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4557); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2758:
#line 1851 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4395); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2759:
#line 1850 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4384); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2760:
#line 1857 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4453); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2761:
#line 1856 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4442); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2786:
#line 1870 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4567); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr2787:
#line 1869 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4557); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr3720:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1498 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5400); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr3725:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1075 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2406); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr3767:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1497 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5391); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr3773:
#line 63 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(FALSE);
  }
#line 1076 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2413); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
tr3992:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st37;
st37:
	if ( ++p == pe )
		goto _test_eof37;
case 37:
#line 75238 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr445;
		case 5u: goto tr446;
		case 12u: goto tr445;
		case 13u: goto tr446;
		case 20u: goto tr445;
		case 21u: goto tr446;
		case 28u: goto tr445;
		case 29u: goto tr446;
		case 36u: goto tr445;
		case 37u: goto tr446;
		case 44u: goto tr445;
		case 45u: goto tr446;
		case 52u: goto tr445;
		case 53u: goto tr446;
		case 60u: goto tr445;
		case 61u: goto tr446;
		case 68u: goto tr448;
		case 76u: goto tr448;
		case 84u: goto tr448;
		case 92u: goto tr448;
		case 100u: goto tr448;
		case 108u: goto tr448;
		case 116u: goto tr448;
		case 124u: goto tr448;
		case 132u: goto tr450;
		case 140u: goto tr450;
		case 148u: goto tr450;
		case 156u: goto tr450;
		case 164u: goto tr450;
		case 172u: goto tr450;
		case 180u: goto tr450;
		case 188u: goto tr450;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr444;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr449;
	} else
		goto tr447;
	goto tr451;
tr482:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st38;
tr445:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st38;
tr549:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr552:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr555:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr558:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr938:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st38;
tr946:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st38;
tr954:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st38;
tr962:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st38;
tr982:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr985:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr988:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr991:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1014:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st38;
tr1160:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1163:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1166:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1169:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1172:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1175:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1178:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1181:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1233:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1236:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1239:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1242:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1245:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1248:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1251:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1565:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1568:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1571:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1574:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1577:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1580:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1583:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1586:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1693:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1696:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1699:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1702:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1705:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1708:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1711:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1714:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr1829:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st38;
tr2017:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2020:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2023:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2026:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2029:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2032:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2035:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2073:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2076:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2079:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2082:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2085:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2088:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2091:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr2388:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st38;
tr2763:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st38;
tr2771:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st38;
tr2779:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st38;
tr2862:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
tr3777:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st38;
st38:
	if ( ++p == pe )
		goto _test_eof38;
case 38:
#line 76960 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr453;
		case 13u: goto tr453;
		case 21u: goto tr453;
		case 29u: goto tr453;
		case 37u: goto tr453;
		case 45u: goto tr453;
		case 53u: goto tr453;
		case 61u: goto tr453;
		case 69u: goto tr453;
		case 77u: goto tr453;
		case 85u: goto tr453;
		case 93u: goto tr453;
		case 101u: goto tr453;
		case 109u: goto tr453;
		case 117u: goto tr453;
		case 125u: goto tr453;
		case 133u: goto tr453;
		case 141u: goto tr453;
		case 149u: goto tr453;
		case 157u: goto tr453;
		case 165u: goto tr453;
		case 173u: goto tr453;
		case 181u: goto tr453;
		case 189u: goto tr453;
		case 197u: goto tr453;
		case 205u: goto tr453;
		case 213u: goto tr453;
		case 221u: goto tr453;
		case 229u: goto tr453;
		case 237u: goto tr453;
		case 245u: goto tr453;
		case 253u: goto tr453;
	}
	goto tr452;
tr483:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr486:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr453:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st39;
tr460:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st39;
tr446:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr449:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr550:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr553:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr556:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr559:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr568:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr570:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr572:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr574:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr939:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr942:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr947:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr950:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr955:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr958:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr963:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr966:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr983:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr986:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr989:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr992:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1001:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1003:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1005:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1007:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1015:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1018:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1161:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1164:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1167:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1170:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1173:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1176:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1179:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1182:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1199:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1201:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1203:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1205:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1207:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1209:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1211:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1213:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1234:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1237:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1240:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1243:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1246:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1249:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1252:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1267:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1269:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1271:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1273:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1275:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1277:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1279:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1566:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1569:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1572:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1575:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1578:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1581:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1584:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1587:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1604:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1606:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1608:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1610:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1612:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1614:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1616:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1618:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1694:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1697:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1700:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1703:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1706:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1709:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1712:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1715:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1732:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1734:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1736:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1738:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1740:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1742:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1744:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1746:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1830:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr1833:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2018:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2021:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2024:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2027:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2030:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2033:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2036:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2051:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2053:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2055:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2057:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2059:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2061:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2063:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2074:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2077:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2080:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2083:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2086:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2089:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2092:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2107:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2109:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2111:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2113:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2115:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2117:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2119:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2389:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2392:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2764:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2767:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2772:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2775:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2780:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2783:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2863:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr2866:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr3778:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
tr3801:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st39;
st39:
	if ( ++p == pe )
		goto _test_eof39;
case 39:
#line 81170 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st40;
st40:
	if ( ++p == pe )
		goto _test_eof40;
case 40:
	goto st41;
st41:
	if ( ++p == pe )
		goto _test_eof41;
case 41:
	goto st42;
st42:
	if ( ++p == pe )
		goto _test_eof42;
case 42:
	goto tr457;
tr484:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr459:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st43;
tr447:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr560:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr562:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr564:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr566:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr940:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr948:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr956:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr964:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr993:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr995:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr997:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr999:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1016:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1183:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1185:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1187:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1189:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1191:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1193:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1195:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1197:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1253:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1255:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1257:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1259:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1261:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1263:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1265:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1588:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1590:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1592:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1594:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1596:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1598:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1600:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1602:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1716:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1718:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1720:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1722:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1724:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1726:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1728:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1730:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr1831:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2037:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2039:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2041:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2043:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2045:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2047:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2049:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2093:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2095:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2097:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2099:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2101:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2103:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2105:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2390:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2765:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2773:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2781:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr2864:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
tr3791:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st43;
st43:
	if ( ++p == pe )
		goto _test_eof43;
case 43:
#line 83276 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr458;
tr485:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st44;
tr448:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st44;
tr561:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr563:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr565:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr567:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr941:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st44;
tr949:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st44;
tr957:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st44;
tr965:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st44;
tr994:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr996:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr998:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1000:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1017:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st44;
tr1184:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1186:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1188:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1190:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1192:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1194:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1196:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1198:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1254:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1256:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1258:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1260:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1262:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1264:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1266:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1589:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1591:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1593:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1595:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1597:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1599:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1601:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1603:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1717:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1719:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1721:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1723:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1725:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1727:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1729:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1731:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr1832:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st44;
tr2038:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2040:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2042:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2044:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2046:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2048:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2050:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2094:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2096:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2098:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2100:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2102:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2104:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2106:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr2391:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st44;
tr2766:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st44;
tr2774:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st44;
tr2782:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st44;
tr2865:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
tr3792:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st44;
st44:
	if ( ++p == pe )
		goto _test_eof44;
case 44:
#line 84956 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr459;
tr487:
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st45;
tr450:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st45;
tr569:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr571:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr573:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr575:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr943:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1407 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4578); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st45;
tr951:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st45;
tr959:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1408 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4586); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st45;
tr967:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st45;
tr1002:
#line 1038 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 86); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1004:
#line 1041 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 97); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1006:
#line 1040 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 93); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1008:
#line 1039 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 89); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1019:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st45;
tr1200:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1202:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1204:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1206:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1208:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1210:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1212:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1214:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1268:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1270:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1272:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1274:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1276:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1278:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1280:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1605:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1607:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1609:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1611:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1613:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1615:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1617:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1619:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1733:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1735:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1737:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1739:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1741:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1743:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1745:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1747:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr1834:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st45;
tr2052:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2054:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2056:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2058:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2060:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2062:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2064:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2108:
#line 1550 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1897); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2110:
#line 1551 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1901); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2112:
#line 1540 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1859); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2114:
#line 1543 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1863); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2116:
#line 1582 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2033); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2118:
#line 1584 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2037); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2120:
#line 1560 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1914); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr2393:
#line 1900 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4836); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st45;
tr2768:
#line 1871 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4577); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st45;
tr2776:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 535 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((*p) & 0x38) >> 3);
  }
	goto st45;
tr2784:
#line 1897 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4812); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st45;
tr2867:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
tr3802:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st45;
st45:
	if ( ++p == pe )
		goto _test_eof45;
case 45:
#line 86636 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr460;
st46:
	if ( ++p == pe )
		goto _test_eof46;
case 46:
	if ( (*p) < 224u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr461;
	} else if ( (*p) > 231u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr463;
	} else
		goto tr462;
	goto tr34;
st47:
	if ( ++p == pe )
		goto _test_eof47;
case 47:
	if ( (*p) < 224u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr464;
	} else if ( (*p) > 231u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr466;
	} else
		goto tr465;
	goto tr34;
st48:
	if ( ++p == pe )
		goto _test_eof48;
case 48:
	if ( (*p) > 215u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr468;
	} else if ( (*p) >= 208u )
		goto tr467;
	goto tr34;
tr128:
#line 1260 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1113); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr129:
#line 1257 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1101); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr130:
#line 1245 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1067); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr131:
#line 1244 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1063); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr132:
#line 1247 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1074); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr133:
#line 1256 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1097); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr134:
#line 1246 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1070); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr135:
#line 1243 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1060); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr136:
#line 1263 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1125); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr137:
#line 1259 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1109); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr138:
#line 1261 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1116); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr139:
#line 1258 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1105); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr140:
#line 1251 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1090); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr141:
#line 1250 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1086); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr142:
#line 1252 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1093); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr143:
#line 1249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1083); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr4091:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
tr4092:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
	goto st49;
st49:
	if ( ++p == pe )
		goto _test_eof49;
case 49:
#line 86922 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st50;
st50:
	if ( ++p == pe )
		goto _test_eof50;
case 50:
	goto st51;
st51:
	if ( ++p == pe )
		goto _test_eof51;
case 51:
	goto st52;
st52:
	if ( ++p == pe )
		goto _test_eof52;
case 52:
	goto tr472;
tr144:
#line 1576 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2000); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr145:
#line 1573 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1982); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr146:
#line 1565 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1938); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr147:
#line 1564 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1932); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr148:
#line 1567 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1949); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr149:
#line 1572 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1976); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr150:
#line 1566 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1943); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr151:
#line 1563 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1927); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr152:
#line 1578 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2010); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr153:
#line 1575 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1994); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr154:
#line 1577 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2005); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr155:
#line 1574 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1988); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr156:
#line 1570 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1965); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr157:
#line 1569 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1959); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr158:
#line 1571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1970); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
tr159:
#line 1568 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1954); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st53;
st53:
	if ( ++p == pe )
		goto _test_eof53;
case 53:
#line 87135 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr474;
		case 5u: goto tr475;
		case 12u: goto tr474;
		case 13u: goto tr475;
		case 20u: goto tr474;
		case 21u: goto tr475;
		case 28u: goto tr474;
		case 29u: goto tr475;
		case 36u: goto tr474;
		case 37u: goto tr475;
		case 44u: goto tr474;
		case 45u: goto tr475;
		case 52u: goto tr474;
		case 53u: goto tr475;
		case 60u: goto tr474;
		case 61u: goto tr475;
		case 68u: goto tr477;
		case 76u: goto tr477;
		case 84u: goto tr477;
		case 92u: goto tr477;
		case 100u: goto tr477;
		case 108u: goto tr477;
		case 116u: goto tr477;
		case 124u: goto tr477;
		case 132u: goto tr479;
		case 140u: goto tr479;
		case 148u: goto tr479;
		case 156u: goto tr479;
		case 164u: goto tr479;
		case 172u: goto tr479;
		case 180u: goto tr479;
		case 188u: goto tr479;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr473;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr478;
	} else
		goto tr476;
	goto tr480;
tr164:
#line 1583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5355); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr170:
#line 1585 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2041); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr783:
#line 1583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5355); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr786:
#line 1585 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2041); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr924:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1124 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2683); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr2753:
#line 1872 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4585); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr2755:
#line 1662 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2505); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr2789:
#line 1681 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2669); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
tr2790:
#line 1662 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2505); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st54;
st54:
	if ( ++p == pe )
		goto _test_eof54;
case 54:
#line 87403 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr482;
		case 5u: goto tr483;
		case 12u: goto tr482;
		case 13u: goto tr483;
		case 20u: goto tr482;
		case 21u: goto tr483;
		case 28u: goto tr482;
		case 29u: goto tr483;
		case 36u: goto tr482;
		case 37u: goto tr483;
		case 44u: goto tr482;
		case 45u: goto tr483;
		case 52u: goto tr482;
		case 53u: goto tr483;
		case 60u: goto tr482;
		case 61u: goto tr483;
		case 68u: goto tr485;
		case 76u: goto tr485;
		case 84u: goto tr485;
		case 92u: goto tr485;
		case 100u: goto tr485;
		case 108u: goto tr485;
		case 116u: goto tr485;
		case 124u: goto tr485;
		case 132u: goto tr487;
		case 140u: goto tr487;
		case 148u: goto tr487;
		case 156u: goto tr487;
		case 164u: goto tr487;
		case 172u: goto tr487;
		case 180u: goto tr487;
		case 188u: goto tr487;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr481;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr486;
	} else
		goto tr484;
	goto tr488;
st55:
	if ( ++p == pe )
		goto _test_eof55;
case 55:
	switch( (*p) ) {
		case 4u: goto tr490;
		case 5u: goto tr491;
		case 12u: goto tr493;
		case 13u: goto tr494;
		case 20u: goto tr496;
		case 21u: goto tr497;
		case 28u: goto tr499;
		case 29u: goto tr500;
		case 36u: goto tr502;
		case 37u: goto tr503;
		case 44u: goto tr505;
		case 45u: goto tr506;
		case 52u: goto tr508;
		case 53u: goto tr509;
		case 60u: goto tr511;
		case 61u: goto tr512;
		case 68u: goto tr514;
		case 76u: goto tr516;
		case 84u: goto tr518;
		case 92u: goto tr520;
		case 100u: goto tr522;
		case 108u: goto tr524;
		case 116u: goto tr526;
		case 124u: goto tr528;
		case 132u: goto tr530;
		case 140u: goto tr532;
		case 148u: goto tr534;
		case 156u: goto tr536;
		case 164u: goto tr538;
		case 172u: goto tr540;
		case 180u: goto tr542;
		case 188u: goto tr544;
		case 232u: goto tr545;
		case 240u: goto tr546;
		case 248u: goto tr547;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 40u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr492;
				} else
					goto tr489;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr501;
				} else if ( (*p) >= 24u )
					goto tr498;
			} else
				goto tr495;
		} else if ( (*p) > 47u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 55u ) {
					if ( 56u <= (*p) && (*p) <= 63u )
						goto tr510;
				} else if ( (*p) >= 48u )
					goto tr507;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr517;
				} else if ( (*p) >= 72u )
					goto tr515;
			} else
				goto tr513;
		} else
			goto tr504;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 136u ) {
			if ( (*p) < 112u ) {
				if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr523;
				} else if ( (*p) >= 96u )
					goto tr521;
			} else if ( (*p) > 119u ) {
				if ( (*p) > 127u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr529;
				} else if ( (*p) >= 120u )
					goto tr527;
			} else
				goto tr525;
		} else if ( (*p) > 143u ) {
			if ( (*p) < 160u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr535;
				} else if ( (*p) >= 144u )
					goto tr533;
			} else if ( (*p) > 167u ) {
				if ( (*p) < 176u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr539;
				} else if ( (*p) > 183u ) {
					if ( 184u <= (*p) && (*p) <= 191u )
						goto tr543;
				} else
					goto tr541;
			} else
				goto tr537;
		} else
			goto tr531;
	} else
		goto tr519;
	goto tr34;
tr176:
#line 1293 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4136); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFarPtr);
  }
	goto st56;
tr178:
#line 1275 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1181); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFarPtr);
  }
	goto st56;
tr179:
#line 1278 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1196); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFarPtr);
  }
	goto st56;
tr1409:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr1411:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr1414:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr1416:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr1418:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr1420:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr1422:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr667:
#line 1271 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1157); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
	goto st56;
tr706:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1323 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3962); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
	goto st56;
tr710:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1320 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3937); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
	goto st56;
tr790:
#line 1293 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4136); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFarPtr);
  }
	goto st56;
tr792:
#line 1275 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1181); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFarPtr);
  }
	goto st56;
tr793:
#line 1278 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1196); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 505 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFarPtr);
  }
	goto st56;
tr889:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4007); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st56;
tr2395:
#line 1810 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4067); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr2408:
#line 1807 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4040); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 448 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize64bit);
  }
	goto st56;
tr2415:
#line 1773 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3759); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st56;
tr2455:
#line 1773 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3759); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
	goto st56;
tr2591:
#line 1648 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2378); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st56;
tr2601:
#line 1803 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4006); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st56;
tr2613:
#line 1648 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2378); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
	goto st56;
tr2614:
#line 1647 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2365); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
	goto st56;
tr2615:
#line 1646 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2350); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st56;
tr3597:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3598:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3601:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3602:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3606:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3607:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3610:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3611:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3614:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3615:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3618:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3619:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3622:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
	goto st56;
tr3623:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
tr3729:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1269 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3760); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
	goto st56;
tr4025:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1271 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1157); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st56;
st56:
	if ( ++p == pe )
		goto _test_eof56;
case 56:
#line 88266 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr18;
		case 5u: goto tr19;
		case 12u: goto tr18;
		case 13u: goto tr19;
		case 20u: goto tr18;
		case 21u: goto tr19;
		case 28u: goto tr18;
		case 29u: goto tr19;
		case 36u: goto tr18;
		case 37u: goto tr19;
		case 44u: goto tr18;
		case 45u: goto tr19;
		case 52u: goto tr18;
		case 53u: goto tr19;
		case 60u: goto tr18;
		case 61u: goto tr19;
		case 68u: goto tr21;
		case 76u: goto tr21;
		case 84u: goto tr21;
		case 92u: goto tr21;
		case 100u: goto tr21;
		case 108u: goto tr21;
		case 116u: goto tr21;
		case 124u: goto tr21;
		case 132u: goto tr23;
		case 140u: goto tr23;
		case 148u: goto tr23;
		case 156u: goto tr23;
		case 164u: goto tr23;
		case 172u: goto tr23;
		case 180u: goto tr23;
		case 188u: goto tr23;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr17;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr22;
	} else
		goto tr20;
	goto tr34;
st57:
	if ( ++p == pe )
		goto _test_eof57;
case 57:
	switch( (*p) ) {
		case 36u: goto tr549;
		case 37u: goto tr550;
		case 44u: goto tr552;
		case 45u: goto tr553;
		case 52u: goto tr555;
		case 53u: goto tr556;
		case 60u: goto tr558;
		case 61u: goto tr559;
		case 100u: goto tr561;
		case 108u: goto tr563;
		case 116u: goto tr565;
		case 124u: goto tr567;
		case 164u: goto tr569;
		case 172u: goto tr571;
		case 180u: goto tr573;
		case 188u: goto tr575;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 40u ) {
				if ( 32u <= (*p) && (*p) <= 39u )
					goto tr548;
			} else if ( (*p) > 47u ) {
				if ( 48u <= (*p) && (*p) <= 55u )
					goto tr554;
			} else
				goto tr551;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr560;
			} else if ( (*p) > 111u ) {
				if ( 112u <= (*p) && (*p) <= 119u )
					goto tr564;
			} else
				goto tr562;
		} else
			goto tr557;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 168u ) {
				if ( 160u <= (*p) && (*p) <= 167u )
					goto tr568;
			} else if ( (*p) > 175u ) {
				if ( 176u <= (*p) && (*p) <= 183u )
					goto tr572;
			} else
				goto tr570;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 232u ) {
				if ( 224u <= (*p) && (*p) <= 231u )
					goto tr576;
			} else if ( (*p) > 239u ) {
				if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr579;
				} else if ( (*p) >= 240u )
					goto tr578;
			} else
				goto tr577;
		} else
			goto tr574;
	} else
		goto tr566;
	goto tr34;
tr193:
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 496 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandMMX);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st58;
tr803:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1410 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4602); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st58;
tr2382:
#line 1874 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4601); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st58;
st58:
	if ( ++p == pe )
		goto _test_eof58;
case 58:
#line 88460 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr451;
	goto tr34;
st59:
	if ( ++p == pe )
		goto _test_eof59;
case 59:
	switch( (*p) ) {
		case 12u: goto tr581;
		case 13u: goto tr582;
		case 76u: goto tr584;
		case 140u: goto tr586;
	}
	if ( (*p) < 72u ) {
		if ( 8u <= (*p) && (*p) <= 15u )
			goto tr580;
	} else if ( (*p) > 79u ) {
		if ( 136u <= (*p) && (*p) <= 143u )
			goto tr585;
	} else
		goto tr583;
	goto tr34;
tr3970:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 28 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_BRANCH_NOT_TAKEN(TRUE);
  }
	goto st60;
tr3983:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 31 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_BRANCH_TAKEN(TRUE);
  }
	goto st60;
st60:
	if ( ++p == pe )
		goto _test_eof60;
case 60:
#line 88527 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 15u: goto st61;
		case 102u: goto tr588;
		case 112u: goto tr589;
		case 113u: goto tr590;
		case 114u: goto tr591;
		case 115u: goto tr592;
		case 116u: goto tr593;
		case 117u: goto tr594;
		case 118u: goto tr595;
		case 119u: goto tr596;
		case 120u: goto tr597;
		case 121u: goto tr598;
		case 122u: goto tr599;
		case 123u: goto tr600;
		case 124u: goto tr601;
		case 125u: goto tr602;
		case 126u: goto tr603;
		case 127u: goto tr604;
	}
	goto tr34;
st61:
	if ( ++p == pe )
		goto _test_eof61;
case 61:
	switch( (*p) ) {
		case 128u: goto tr128;
		case 129u: goto tr129;
		case 130u: goto tr130;
		case 131u: goto tr131;
		case 132u: goto tr132;
		case 133u: goto tr133;
		case 134u: goto tr134;
		case 135u: goto tr135;
		case 136u: goto tr136;
		case 137u: goto tr137;
		case 138u: goto tr138;
		case 139u: goto tr139;
		case 140u: goto tr140;
		case 141u: goto tr141;
		case 142u: goto tr142;
		case 143u: goto tr143;
	}
	goto tr34;
tr588:
#line 34 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(TRUE);
  }
	goto st62;
tr651:
#line 31 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_BRANCH_TAKEN(TRUE);
  }
	goto st62;
st62:
	if ( ++p == pe )
		goto _test_eof62;
case 62:
#line 88588 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) == 15u )
		goto st63;
	goto tr34;
st63:
	if ( ++p == pe )
		goto _test_eof63;
case 63:
	switch( (*p) ) {
		case 128u: goto tr606;
		case 129u: goto tr607;
		case 130u: goto tr608;
		case 131u: goto tr609;
		case 132u: goto tr610;
		case 133u: goto tr611;
		case 134u: goto tr612;
		case 135u: goto tr613;
		case 136u: goto tr614;
		case 137u: goto tr615;
		case 138u: goto tr616;
		case 139u: goto tr617;
		case 140u: goto tr618;
		case 141u: goto tr619;
		case 142u: goto tr620;
		case 143u: goto tr621;
	}
	goto tr34;
tr606:
#line 1260 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1113); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr607:
#line 1257 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1101); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr608:
#line 1245 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1067); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr609:
#line 1244 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1063); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr610:
#line 1247 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1074); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr611:
#line 1256 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1097); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr612:
#line 1246 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1070); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr613:
#line 1243 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1060); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr614:
#line 1263 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1125); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr615:
#line 1259 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1109); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr616:
#line 1261 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1116); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr617:
#line 1258 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1105); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr618:
#line 1251 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1090); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr619:
#line 1250 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1086); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr620:
#line 1252 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1093); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr621:
#line 1249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1083); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr689:
#line 1042 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2117); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
tr690:
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
	goto st64;
st64:
	if ( ++p == pe )
		goto _test_eof64;
case 64:
#line 88835 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st65;
st65:
	if ( ++p == pe )
		goto _test_eof65;
case 65:
	goto tr623;
tr589:
#line 1260 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1113); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr590:
#line 1257 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1101); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr591:
#line 1245 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1067); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr592:
#line 1244 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1063); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr593:
#line 1247 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1074); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr594:
#line 1256 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1097); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr595:
#line 1246 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1070); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr596:
#line 1243 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1060); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr597:
#line 1263 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1125); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr598:
#line 1259 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1109); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr599:
#line 1261 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1116); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr600:
#line 1258 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1105); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr601:
#line 1251 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1090); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr602:
#line 1250 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1086); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr603:
#line 1252 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1093); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr604:
#line 1249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1083); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr3997:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1260 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1113); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr3998:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1257 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1101); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr3999:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1245 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1067); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4000:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1244 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1063); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4001:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1247 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1074); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4002:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1256 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1097); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4003:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1246 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1070); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4004:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1243 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1060); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4005:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1263 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1125); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4006:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1259 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1109); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4007:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1261 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1116); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4008:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1258 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1105); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4009:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1251 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1090); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4010:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1250 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1086); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4011:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1252 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1093); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4012:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1083); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4083:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1290 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1261); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4084:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1255); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4085:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1288 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1250); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4086:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1248 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1077); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
tr4093:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1212); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
	goto st66;
st66:
	if ( ++p == pe )
		goto _test_eof66;
case 66:
#line 89584 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr624;
tr3988:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 34 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(TRUE);
  }
	goto st67;
st67:
	if ( ++p == pe )
		goto _test_eof67;
case 67:
#line 89610 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 1u: goto tr625;
		case 3u: goto tr626;
		case 5u: goto tr627;
		case 9u: goto tr628;
		case 11u: goto tr629;
		case 13u: goto tr630;
		case 15u: goto st70;
		case 17u: goto tr632;
		case 19u: goto tr633;
		case 21u: goto tr634;
		case 25u: goto tr635;
		case 27u: goto tr636;
		case 29u: goto tr637;
		case 33u: goto tr638;
		case 35u: goto tr639;
		case 37u: goto tr640;
		case 41u: goto tr641;
		case 43u: goto tr642;
		case 45u: goto tr643;
		case 46u: goto tr644;
		case 49u: goto tr645;
		case 51u: goto tr646;
		case 53u: goto tr647;
		case 57u: goto tr648;
		case 59u: goto tr649;
		case 61u: goto tr650;
		case 62u: goto tr651;
		case 102u: goto st95;
		case 104u: goto tr655;
		case 105u: goto tr656;
		case 107u: goto tr657;
		case 109u: goto tr658;
		case 111u: goto tr659;
		case 129u: goto st149;
		case 131u: goto st150;
		case 133u: goto tr662;
		case 135u: goto tr663;
		case 137u: goto tr664;
		case 139u: goto tr665;
		case 140u: goto st151;
		case 141u: goto tr667;
		case 143u: goto st152;
		case 152u: goto tr670;
		case 153u: goto tr671;
		case 156u: goto tr672;
		case 157u: goto tr673;
		case 161u: goto tr674;
		case 163u: goto tr675;
		case 165u: goto tr676;
		case 167u: goto tr677;
		case 169u: goto tr678;
		case 171u: goto tr679;
		case 173u: goto tr680;
		case 175u: goto tr681;
		case 193u: goto st153;
		case 199u: goto st154;
		case 209u: goto st155;
		case 211u: goto st156;
		case 229u: goto tr687;
		case 231u: goto tr688;
		case 232u: goto tr689;
		case 233u: goto tr690;
		case 237u: goto tr691;
		case 239u: goto tr692;
		case 240u: goto tr693;
		case 242u: goto tr694;
		case 243u: goto tr695;
		case 247u: goto st168;
		case 255u: goto st169;
	}
	if ( (*p) < 72u ) {
		if ( 64u <= (*p) && (*p) <= 71u )
			goto tr652;
	} else if ( (*p) > 79u ) {
		if ( (*p) > 151u ) {
			if ( 184u <= (*p) && (*p) <= 191u )
				goto tr682;
		} else if ( (*p) >= 144u )
			goto tr669;
	} else
		goto tr653;
	goto tr34;
tr1086:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st68;
tr1078:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1085:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st68;
tr1091:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st68;
tr1092:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st68;
tr627:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr630:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr634:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr637:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr640:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr643:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr647:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr650:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr655:
#line 1531 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1790); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
	goto st68;
tr678:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 421 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RAX);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr682:
#line 385 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x7);
  }
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
	goto st68;
tr1095:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1098:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1101:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1104:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1107:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1110:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1113:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1116:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1151:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1152:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1153:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1154:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1155:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1156:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1157:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1158:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1288:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1295:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr1465:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st68;
tr1500:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st68;
tr4057:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1548 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2142); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
	goto st68;
tr4065:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1291 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1268); }
#line 280 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(1);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
	goto st68;
st68:
	if ( ++p == pe )
		goto _test_eof68;
case 68:
#line 90614 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st69;
st69:
	if ( ++p == pe )
		goto _test_eof69;
case 69:
	goto tr699;
st70:
	if ( ++p == pe )
		goto _test_eof70;
case 70:
	switch( (*p) ) {
		case 0u: goto st71;
		case 1u: goto st72;
		case 2u: goto tr702;
		case 3u: goto tr703;
		case 16u: goto tr704;
		case 17u: goto tr705;
		case 18u: goto tr706;
		case 19u: goto tr707;
		case 20u: goto tr708;
		case 21u: goto tr709;
		case 22u: goto tr710;
		case 23u: goto tr711;
		case 31u: goto st73;
		case 40u: goto tr713;
		case 41u: goto tr714;
		case 42u: goto tr715;
		case 43u: goto tr716;
		case 44u: goto tr717;
		case 45u: goto tr718;
		case 46u: goto tr719;
		case 47u: goto tr720;
		case 56u: goto st74;
		case 58u: goto st75;
		case 64u: goto tr723;
		case 65u: goto tr724;
		case 66u: goto tr725;
		case 67u: goto tr726;
		case 68u: goto tr727;
		case 69u: goto tr728;
		case 70u: goto tr729;
		case 71u: goto tr730;
		case 72u: goto tr731;
		case 73u: goto tr732;
		case 74u: goto tr733;
		case 75u: goto tr734;
		case 76u: goto tr735;
		case 77u: goto tr736;
		case 78u: goto tr737;
		case 79u: goto tr738;
		case 80u: goto tr739;
		case 81u: goto tr740;
		case 84u: goto tr741;
		case 85u: goto tr742;
		case 86u: goto tr743;
		case 87u: goto tr744;
		case 88u: goto tr745;
		case 89u: goto tr746;
		case 90u: goto tr747;
		case 91u: goto tr748;
		case 92u: goto tr749;
		case 93u: goto tr750;
		case 94u: goto tr751;
		case 95u: goto tr752;
		case 96u: goto tr753;
		case 97u: goto tr754;
		case 98u: goto tr755;
		case 99u: goto tr756;
		case 100u: goto tr757;
		case 101u: goto tr758;
		case 102u: goto tr759;
		case 103u: goto tr760;
		case 104u: goto tr761;
		case 105u: goto tr762;
		case 106u: goto tr763;
		case 107u: goto tr764;
		case 108u: goto tr765;
		case 109u: goto tr766;
		case 110u: goto tr767;
		case 111u: goto tr768;
		case 112u: goto tr769;
		case 113u: goto st80;
		case 114u: goto st81;
		case 115u: goto st82;
		case 116u: goto tr773;
		case 117u: goto tr774;
		case 118u: goto tr775;
		case 120u: goto st83;
		case 121u: goto tr777;
		case 124u: goto tr778;
		case 125u: goto tr779;
		case 126u: goto tr780;
		case 127u: goto tr781;
		case 128u: goto tr606;
		case 129u: goto tr607;
		case 130u: goto tr608;
		case 131u: goto tr609;
		case 132u: goto tr610;
		case 133u: goto tr611;
		case 134u: goto tr612;
		case 135u: goto tr613;
		case 136u: goto tr614;
		case 137u: goto tr615;
		case 138u: goto tr616;
		case 139u: goto tr617;
		case 140u: goto tr618;
		case 141u: goto tr619;
		case 142u: goto tr620;
		case 143u: goto tr621;
		case 163u: goto tr782;
		case 164u: goto tr783;
		case 165u: goto tr784;
		case 171u: goto tr785;
		case 172u: goto tr786;
		case 173u: goto tr787;
		case 175u: goto tr788;
		case 177u: goto tr789;
		case 178u: goto tr790;
		case 179u: goto tr791;
		case 180u: goto tr792;
		case 181u: goto tr793;
		case 182u: goto tr794;
		case 186u: goto st85;
		case 187u: goto tr796;
		case 188u: goto tr797;
		case 189u: goto tr798;
		case 190u: goto tr799;
		case 193u: goto tr800;
		case 194u: goto tr801;
		case 196u: goto st86;
		case 197u: goto tr803;
		case 198u: goto tr804;
		case 208u: goto tr805;
		case 209u: goto tr806;
		case 210u: goto tr807;
		case 211u: goto tr808;
		case 212u: goto tr809;
		case 213u: goto tr810;
		case 214u: goto tr811;
		case 215u: goto tr812;
		case 216u: goto tr813;
		case 217u: goto tr814;
		case 218u: goto tr815;
		case 219u: goto tr816;
		case 220u: goto tr817;
		case 221u: goto tr818;
		case 222u: goto tr819;
		case 223u: goto tr820;
		case 224u: goto tr821;
		case 225u: goto tr822;
		case 226u: goto tr823;
		case 227u: goto tr824;
		case 228u: goto tr825;
		case 229u: goto tr826;
		case 230u: goto tr827;
		case 231u: goto tr828;
		case 232u: goto tr829;
		case 233u: goto tr830;
		case 234u: goto tr831;
		case 235u: goto tr832;
		case 236u: goto tr833;
		case 237u: goto tr834;
		case 238u: goto tr835;
		case 239u: goto tr836;
		case 241u: goto tr837;
		case 242u: goto tr838;
		case 243u: goto tr839;
		case 244u: goto tr840;
		case 245u: goto tr841;
		case 246u: goto tr842;
		case 247u: goto tr843;
		case 248u: goto tr844;
		case 249u: goto tr845;
		case 250u: goto tr846;
		case 251u: goto tr847;
		case 252u: goto tr848;
		case 253u: goto tr849;
		case 254u: goto tr850;
	}
	goto tr34;
st71:
	if ( ++p == pe )
		goto _test_eof71;
case 71:
	if ( (*p) > 199u ) {
		if ( 200u <= (*p) && (*p) <= 207u )
			goto tr852;
	} else if ( (*p) >= 192u )
		goto tr851;
	goto tr34;
st72:
	if ( ++p == pe )
		goto _test_eof72;
case 72:
	if ( 224u <= (*p) && (*p) <= 231u )
		goto tr853;
	goto tr34;
st73:
	if ( ++p == pe )
		goto _test_eof73;
case 73:
	switch( (*p) ) {
		case 4u: goto tr855;
		case 5u: goto tr856;
		case 68u: goto tr858;
		case 132u: goto tr860;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr854;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr861;
		} else if ( (*p) >= 128u )
			goto tr859;
	} else
		goto tr857;
	goto tr34;
st74:
	if ( ++p == pe )
		goto _test_eof74;
case 74:
	switch( (*p) ) {
		case 0u: goto tr862;
		case 1u: goto tr863;
		case 2u: goto tr864;
		case 3u: goto tr865;
		case 4u: goto tr866;
		case 5u: goto tr867;
		case 6u: goto tr868;
		case 7u: goto tr869;
		case 8u: goto tr870;
		case 9u: goto tr871;
		case 10u: goto tr872;
		case 11u: goto tr873;
		case 16u: goto tr874;
		case 20u: goto tr875;
		case 21u: goto tr876;
		case 23u: goto tr877;
		case 28u: goto tr878;
		case 29u: goto tr879;
		case 30u: goto tr880;
		case 32u: goto tr881;
		case 33u: goto tr882;
		case 34u: goto tr883;
		case 35u: goto tr884;
		case 36u: goto tr885;
		case 37u: goto tr886;
		case 40u: goto tr887;
		case 41u: goto tr888;
		case 42u: goto tr889;
		case 43u: goto tr890;
		case 48u: goto tr891;
		case 49u: goto tr892;
		case 50u: goto tr893;
		case 51u: goto tr894;
		case 52u: goto tr895;
		case 53u: goto tr896;
		case 55u: goto tr897;
		case 56u: goto tr898;
		case 57u: goto tr899;
		case 58u: goto tr900;
		case 59u: goto tr901;
		case 60u: goto tr902;
		case 61u: goto tr903;
		case 62u: goto tr904;
		case 63u: goto tr905;
		case 64u: goto tr906;
		case 65u: goto tr907;
		case 219u: goto tr908;
		case 220u: goto tr909;
		case 221u: goto tr910;
		case 222u: goto tr911;
		case 223u: goto tr912;
	}
	goto tr34;
st75:
	if ( ++p == pe )
		goto _test_eof75;
case 75:
	switch( (*p) ) {
		case 8u: goto tr913;
		case 9u: goto tr914;
		case 10u: goto tr915;
		case 11u: goto tr916;
		case 12u: goto tr917;
		case 13u: goto tr918;
		case 14u: goto tr919;
		case 15u: goto tr920;
		case 20u: goto st76;
		case 21u: goto st77;
		case 22u: goto st78;
		case 23u: goto tr924;
		case 32u: goto st79;
		case 33u: goto tr926;
		case 34u: goto tr927;
		case 64u: goto tr928;
		case 65u: goto tr929;
		case 66u: goto tr930;
		case 68u: goto tr931;
		case 96u: goto tr932;
		case 97u: goto tr933;
		case 98u: goto tr934;
		case 99u: goto tr935;
		case 223u: goto tr936;
	}
	goto tr34;
st76:
	if ( ++p == pe )
		goto _test_eof76;
case 76:
	switch( (*p) ) {
		case 4u: goto tr938;
		case 5u: goto tr939;
		case 12u: goto tr938;
		case 13u: goto tr939;
		case 20u: goto tr938;
		case 21u: goto tr939;
		case 28u: goto tr938;
		case 29u: goto tr939;
		case 36u: goto tr938;
		case 37u: goto tr939;
		case 44u: goto tr938;
		case 45u: goto tr939;
		case 52u: goto tr938;
		case 53u: goto tr939;
		case 60u: goto tr938;
		case 61u: goto tr939;
		case 68u: goto tr941;
		case 76u: goto tr941;
		case 84u: goto tr941;
		case 92u: goto tr941;
		case 100u: goto tr941;
		case 108u: goto tr941;
		case 116u: goto tr941;
		case 124u: goto tr941;
		case 132u: goto tr943;
		case 140u: goto tr943;
		case 148u: goto tr943;
		case 156u: goto tr943;
		case 164u: goto tr943;
		case 172u: goto tr943;
		case 180u: goto tr943;
		case 188u: goto tr943;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr937;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr942;
	} else
		goto tr940;
	goto tr944;
st77:
	if ( ++p == pe )
		goto _test_eof77;
case 77:
	switch( (*p) ) {
		case 4u: goto tr946;
		case 5u: goto tr947;
		case 12u: goto tr946;
		case 13u: goto tr947;
		case 20u: goto tr946;
		case 21u: goto tr947;
		case 28u: goto tr946;
		case 29u: goto tr947;
		case 36u: goto tr946;
		case 37u: goto tr947;
		case 44u: goto tr946;
		case 45u: goto tr947;
		case 52u: goto tr946;
		case 53u: goto tr947;
		case 60u: goto tr946;
		case 61u: goto tr947;
		case 68u: goto tr949;
		case 76u: goto tr949;
		case 84u: goto tr949;
		case 92u: goto tr949;
		case 100u: goto tr949;
		case 108u: goto tr949;
		case 116u: goto tr949;
		case 124u: goto tr949;
		case 132u: goto tr951;
		case 140u: goto tr951;
		case 148u: goto tr951;
		case 156u: goto tr951;
		case 164u: goto tr951;
		case 172u: goto tr951;
		case 180u: goto tr951;
		case 188u: goto tr951;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr945;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr950;
	} else
		goto tr948;
	goto tr952;
st78:
	if ( ++p == pe )
		goto _test_eof78;
case 78:
	switch( (*p) ) {
		case 4u: goto tr954;
		case 5u: goto tr955;
		case 12u: goto tr954;
		case 13u: goto tr955;
		case 20u: goto tr954;
		case 21u: goto tr955;
		case 28u: goto tr954;
		case 29u: goto tr955;
		case 36u: goto tr954;
		case 37u: goto tr955;
		case 44u: goto tr954;
		case 45u: goto tr955;
		case 52u: goto tr954;
		case 53u: goto tr955;
		case 60u: goto tr954;
		case 61u: goto tr955;
		case 68u: goto tr957;
		case 76u: goto tr957;
		case 84u: goto tr957;
		case 92u: goto tr957;
		case 100u: goto tr957;
		case 108u: goto tr957;
		case 116u: goto tr957;
		case 124u: goto tr957;
		case 132u: goto tr959;
		case 140u: goto tr959;
		case 148u: goto tr959;
		case 156u: goto tr959;
		case 164u: goto tr959;
		case 172u: goto tr959;
		case 180u: goto tr959;
		case 188u: goto tr959;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr953;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr958;
	} else
		goto tr956;
	goto tr960;
st79:
	if ( ++p == pe )
		goto _test_eof79;
case 79:
	switch( (*p) ) {
		case 4u: goto tr962;
		case 5u: goto tr963;
		case 12u: goto tr962;
		case 13u: goto tr963;
		case 20u: goto tr962;
		case 21u: goto tr963;
		case 28u: goto tr962;
		case 29u: goto tr963;
		case 36u: goto tr962;
		case 37u: goto tr963;
		case 44u: goto tr962;
		case 45u: goto tr963;
		case 52u: goto tr962;
		case 53u: goto tr963;
		case 60u: goto tr962;
		case 61u: goto tr963;
		case 68u: goto tr965;
		case 76u: goto tr965;
		case 84u: goto tr965;
		case 92u: goto tr965;
		case 100u: goto tr965;
		case 108u: goto tr965;
		case 116u: goto tr965;
		case 124u: goto tr965;
		case 132u: goto tr967;
		case 140u: goto tr967;
		case 148u: goto tr967;
		case 156u: goto tr967;
		case 164u: goto tr967;
		case 172u: goto tr967;
		case 180u: goto tr967;
		case 188u: goto tr967;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr961;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr966;
	} else
		goto tr964;
	goto tr968;
st80:
	if ( ++p == pe )
		goto _test_eof80;
case 80:
	if ( (*p) < 224u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr969;
	} else if ( (*p) > 231u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr971;
	} else
		goto tr970;
	goto tr34;
st81:
	if ( ++p == pe )
		goto _test_eof81;
case 81:
	if ( (*p) < 224u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr972;
	} else if ( (*p) > 231u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr974;
	} else
		goto tr973;
	goto tr34;
st82:
	if ( ++p == pe )
		goto _test_eof82;
case 82:
	if ( (*p) < 216u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr975;
	} else if ( (*p) > 223u ) {
		if ( (*p) > 247u ) {
			if ( 248u <= (*p) )
				goto tr978;
		} else if ( (*p) >= 240u )
			goto tr977;
	} else
		goto tr976;
	goto tr34;
st83:
	if ( ++p == pe )
		goto _test_eof83;
case 83:
	if ( 192u <= (*p) && (*p) <= 199u )
		goto tr979;
	goto tr34;
tr3732:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 532 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, (*p) & 0x07);
  }
	goto st84;
tr979:
#line 49 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(FALSE);
  }
#line 1125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4595); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 439 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize8bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 697 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM2);
  }
#line 391 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, (*p) & 0x07);
  }
	goto st84;
st84:
	if ( ++p == pe )
		goto _test_eof84;
case 84:
#line 91210 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr980;
st85:
	if ( ++p == pe )
		goto _test_eof85;
case 85:
	switch( (*p) ) {
		case 36u: goto tr982;
		case 37u: goto tr983;
		case 44u: goto tr985;
		case 45u: goto tr986;
		case 52u: goto tr988;
		case 53u: goto tr989;
		case 60u: goto tr991;
		case 61u: goto tr992;
		case 100u: goto tr994;
		case 108u: goto tr996;
		case 116u: goto tr998;
		case 124u: goto tr1000;
		case 164u: goto tr1002;
		case 172u: goto tr1004;
		case 180u: goto tr1006;
		case 188u: goto tr1008;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 40u ) {
				if ( 32u <= (*p) && (*p) <= 39u )
					goto tr981;
			} else if ( (*p) > 47u ) {
				if ( 48u <= (*p) && (*p) <= 55u )
					goto tr987;
			} else
				goto tr984;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr993;
			} else if ( (*p) > 111u ) {
				if ( 112u <= (*p) && (*p) <= 119u )
					goto tr997;
			} else
				goto tr995;
		} else
			goto tr990;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 168u ) {
				if ( 160u <= (*p) && (*p) <= 167u )
					goto tr1001;
			} else if ( (*p) > 175u ) {
				if ( 176u <= (*p) && (*p) <= 183u )
					goto tr1005;
			} else
				goto tr1003;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 232u ) {
				if ( 224u <= (*p) && (*p) <= 231u )
					goto tr1009;
			} else if ( (*p) > 239u ) {
				if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1012;
				} else if ( (*p) >= 240u )
					goto tr1011;
			} else
				goto tr1010;
		} else
			goto tr1007;
	} else
		goto tr999;
	goto tr34;
st86:
	if ( ++p == pe )
		goto _test_eof86;
case 86:
	switch( (*p) ) {
		case 4u: goto tr1014;
		case 5u: goto tr1015;
		case 12u: goto tr1014;
		case 13u: goto tr1015;
		case 20u: goto tr1014;
		case 21u: goto tr1015;
		case 28u: goto tr1014;
		case 29u: goto tr1015;
		case 36u: goto tr1014;
		case 37u: goto tr1015;
		case 44u: goto tr1014;
		case 45u: goto tr1015;
		case 52u: goto tr1014;
		case 53u: goto tr1015;
		case 60u: goto tr1014;
		case 61u: goto tr1015;
		case 68u: goto tr1017;
		case 76u: goto tr1017;
		case 84u: goto tr1017;
		case 92u: goto tr1017;
		case 100u: goto tr1017;
		case 108u: goto tr1017;
		case 116u: goto tr1017;
		case 124u: goto tr1017;
		case 132u: goto tr1019;
		case 140u: goto tr1019;
		case 148u: goto tr1019;
		case 156u: goto tr1019;
		case 164u: goto tr1019;
		case 172u: goto tr1019;
		case 180u: goto tr1019;
		case 188u: goto tr1019;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1013;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1018;
	} else
		goto tr1016;
	goto tr1020;
tr644:
#line 28 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_BRANCH_NOT_TAKEN(TRUE);
  }
	goto st87;
st87:
	if ( ++p == pe )
		goto _test_eof87;
case 87:
#line 91339 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) == 15u )
		goto st88;
	goto tr34;
st88:
	if ( ++p == pe )
		goto _test_eof88;
case 88:
	switch( (*p) ) {
		case 31u: goto st89;
		case 128u: goto tr606;
		case 129u: goto tr607;
		case 130u: goto tr608;
		case 131u: goto tr609;
		case 132u: goto tr610;
		case 133u: goto tr611;
		case 134u: goto tr612;
		case 135u: goto tr613;
		case 136u: goto tr614;
		case 137u: goto tr615;
		case 138u: goto tr616;
		case 139u: goto tr617;
		case 140u: goto tr618;
		case 141u: goto tr619;
		case 142u: goto tr620;
		case 143u: goto tr621;
	}
	goto tr34;
st89:
	if ( ++p == pe )
		goto _test_eof89;
case 89:
	if ( (*p) == 132u )
		goto st90;
	goto tr34;
st90:
	if ( ++p == pe )
		goto _test_eof90;
case 90:
	if ( (*p) == 0u )
		goto st91;
	goto tr34;
st91:
	if ( ++p == pe )
		goto _test_eof91;
case 91:
	if ( (*p) == 0u )
		goto st92;
	goto tr34;
st92:
	if ( ++p == pe )
		goto _test_eof92;
case 92:
	if ( (*p) == 0u )
		goto st93;
	goto tr34;
st93:
	if ( ++p == pe )
		goto _test_eof93;
case 93:
	if ( (*p) == 0u )
		goto st94;
	goto tr34;
st94:
	if ( ++p == pe )
		goto _test_eof94;
case 94:
	if ( (*p) == 0u )
		goto tr1028;
	goto tr34;
st95:
	if ( ++p == pe )
		goto _test_eof95;
case 95:
	switch( (*p) ) {
		case 46u: goto st96;
		case 102u: goto st104;
	}
	goto tr34;
st96:
	if ( ++p == pe )
		goto _test_eof96;
case 96:
	if ( (*p) == 15u )
		goto st97;
	goto tr34;
st97:
	if ( ++p == pe )
		goto _test_eof97;
case 97:
	if ( (*p) == 31u )
		goto st98;
	goto tr34;
st98:
	if ( ++p == pe )
		goto _test_eof98;
case 98:
	if ( (*p) == 132u )
		goto st99;
	goto tr34;
st99:
	if ( ++p == pe )
		goto _test_eof99;
case 99:
	if ( (*p) == 0u )
		goto st100;
	goto tr34;
st100:
	if ( ++p == pe )
		goto _test_eof100;
case 100:
	if ( (*p) == 0u )
		goto st101;
	goto tr34;
st101:
	if ( ++p == pe )
		goto _test_eof101;
case 101:
	if ( (*p) == 0u )
		goto st102;
	goto tr34;
st102:
	if ( ++p == pe )
		goto _test_eof102;
case 102:
	if ( (*p) == 0u )
		goto st103;
	goto tr34;
st103:
	if ( ++p == pe )
		goto _test_eof103;
case 103:
	if ( (*p) == 0u )
		goto tr1038;
	goto tr34;
st104:
	if ( ++p == pe )
		goto _test_eof104;
case 104:
	switch( (*p) ) {
		case 46u: goto st105;
		case 102u: goto st113;
	}
	goto tr34;
st105:
	if ( ++p == pe )
		goto _test_eof105;
case 105:
	if ( (*p) == 15u )
		goto st106;
	goto tr34;
st106:
	if ( ++p == pe )
		goto _test_eof106;
case 106:
	if ( (*p) == 31u )
		goto st107;
	goto tr34;
st107:
	if ( ++p == pe )
		goto _test_eof107;
case 107:
	if ( (*p) == 132u )
		goto st108;
	goto tr34;
st108:
	if ( ++p == pe )
		goto _test_eof108;
case 108:
	if ( (*p) == 0u )
		goto st109;
	goto tr34;
st109:
	if ( ++p == pe )
		goto _test_eof109;
case 109:
	if ( (*p) == 0u )
		goto st110;
	goto tr34;
st110:
	if ( ++p == pe )
		goto _test_eof110;
case 110:
	if ( (*p) == 0u )
		goto st111;
	goto tr34;
st111:
	if ( ++p == pe )
		goto _test_eof111;
case 111:
	if ( (*p) == 0u )
		goto st112;
	goto tr34;
st112:
	if ( ++p == pe )
		goto _test_eof112;
case 112:
	if ( (*p) == 0u )
		goto tr1048;
	goto tr34;
st113:
	if ( ++p == pe )
		goto _test_eof113;
case 113:
	switch( (*p) ) {
		case 46u: goto st114;
		case 102u: goto st122;
	}
	goto tr34;
st114:
	if ( ++p == pe )
		goto _test_eof114;
case 114:
	if ( (*p) == 15u )
		goto st115;
	goto tr34;
st115:
	if ( ++p == pe )
		goto _test_eof115;
case 115:
	if ( (*p) == 31u )
		goto st116;
	goto tr34;
st116:
	if ( ++p == pe )
		goto _test_eof116;
case 116:
	if ( (*p) == 132u )
		goto st117;
	goto tr34;
st117:
	if ( ++p == pe )
		goto _test_eof117;
case 117:
	if ( (*p) == 0u )
		goto st118;
	goto tr34;
st118:
	if ( ++p == pe )
		goto _test_eof118;
case 118:
	if ( (*p) == 0u )
		goto st119;
	goto tr34;
st119:
	if ( ++p == pe )
		goto _test_eof119;
case 119:
	if ( (*p) == 0u )
		goto st120;
	goto tr34;
st120:
	if ( ++p == pe )
		goto _test_eof120;
case 120:
	if ( (*p) == 0u )
		goto st121;
	goto tr34;
st121:
	if ( ++p == pe )
		goto _test_eof121;
case 121:
	if ( (*p) == 0u )
		goto tr1058;
	goto tr34;
st122:
	if ( ++p == pe )
		goto _test_eof122;
case 122:
	switch( (*p) ) {
		case 46u: goto st123;
		case 102u: goto st131;
	}
	goto tr34;
st123:
	if ( ++p == pe )
		goto _test_eof123;
case 123:
	if ( (*p) == 15u )
		goto st124;
	goto tr34;
st124:
	if ( ++p == pe )
		goto _test_eof124;
case 124:
	if ( (*p) == 31u )
		goto st125;
	goto tr34;
st125:
	if ( ++p == pe )
		goto _test_eof125;
case 125:
	if ( (*p) == 132u )
		goto st126;
	goto tr34;
st126:
	if ( ++p == pe )
		goto _test_eof126;
case 126:
	if ( (*p) == 0u )
		goto st127;
	goto tr34;
st127:
	if ( ++p == pe )
		goto _test_eof127;
case 127:
	if ( (*p) == 0u )
		goto st128;
	goto tr34;
st128:
	if ( ++p == pe )
		goto _test_eof128;
case 128:
	if ( (*p) == 0u )
		goto st129;
	goto tr34;
st129:
	if ( ++p == pe )
		goto _test_eof129;
case 129:
	if ( (*p) == 0u )
		goto st130;
	goto tr34;
st130:
	if ( ++p == pe )
		goto _test_eof130;
case 130:
	if ( (*p) == 0u )
		goto tr1068;
	goto tr34;
st131:
	if ( ++p == pe )
		goto _test_eof131;
case 131:
	if ( (*p) == 46u )
		goto st132;
	goto tr34;
st132:
	if ( ++p == pe )
		goto _test_eof132;
case 132:
	if ( (*p) == 15u )
		goto st133;
	goto tr34;
st133:
	if ( ++p == pe )
		goto _test_eof133;
case 133:
	if ( (*p) == 31u )
		goto st134;
	goto tr34;
st134:
	if ( ++p == pe )
		goto _test_eof134;
case 134:
	if ( (*p) == 132u )
		goto st135;
	goto tr34;
st135:
	if ( ++p == pe )
		goto _test_eof135;
case 135:
	if ( (*p) == 0u )
		goto st136;
	goto tr34;
st136:
	if ( ++p == pe )
		goto _test_eof136;
case 136:
	if ( (*p) == 0u )
		goto st137;
	goto tr34;
st137:
	if ( ++p == pe )
		goto _test_eof137;
case 137:
	if ( (*p) == 0u )
		goto st138;
	goto tr34;
st138:
	if ( ++p == pe )
		goto _test_eof138;
case 138:
	if ( (*p) == 0u )
		goto st139;
	goto tr34;
st139:
	if ( ++p == pe )
		goto _test_eof139;
case 139:
	if ( (*p) == 0u )
		goto tr1077;
	goto tr34;
tr656:
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 583 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize16bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st140;
st140:
	if ( ++p == pe )
		goto _test_eof140;
case 140:
#line 91760 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1079;
		case 5u: goto tr1080;
		case 12u: goto tr1079;
		case 13u: goto tr1080;
		case 20u: goto tr1079;
		case 21u: goto tr1080;
		case 28u: goto tr1079;
		case 29u: goto tr1080;
		case 36u: goto tr1079;
		case 37u: goto tr1080;
		case 44u: goto tr1079;
		case 45u: goto tr1080;
		case 52u: goto tr1079;
		case 53u: goto tr1080;
		case 60u: goto tr1079;
		case 61u: goto tr1080;
		case 68u: goto tr1082;
		case 76u: goto tr1082;
		case 84u: goto tr1082;
		case 92u: goto tr1082;
		case 100u: goto tr1082;
		case 108u: goto tr1082;
		case 116u: goto tr1082;
		case 124u: goto tr1082;
		case 132u: goto tr1084;
		case 140u: goto tr1084;
		case 148u: goto tr1084;
		case 156u: goto tr1084;
		case 164u: goto tr1084;
		case 172u: goto tr1084;
		case 180u: goto tr1084;
		case 188u: goto tr1084;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1078;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1083;
	} else
		goto tr1081;
	goto tr1085;
tr1079:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st141;
tr1096:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1099:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1102:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1105:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1108:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1111:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1114:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1117:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1289:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
tr1466:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st141;
st141:
	if ( ++p == pe )
		goto _test_eof141;
case 141:
#line 92058 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr1087;
		case 13u: goto tr1087;
		case 21u: goto tr1087;
		case 29u: goto tr1087;
		case 37u: goto tr1087;
		case 45u: goto tr1087;
		case 53u: goto tr1087;
		case 61u: goto tr1087;
		case 69u: goto tr1087;
		case 77u: goto tr1087;
		case 85u: goto tr1087;
		case 93u: goto tr1087;
		case 101u: goto tr1087;
		case 109u: goto tr1087;
		case 117u: goto tr1087;
		case 125u: goto tr1087;
		case 133u: goto tr1087;
		case 141u: goto tr1087;
		case 149u: goto tr1087;
		case 157u: goto tr1087;
		case 165u: goto tr1087;
		case 173u: goto tr1087;
		case 181u: goto tr1087;
		case 189u: goto tr1087;
		case 197u: goto tr1087;
		case 205u: goto tr1087;
		case 213u: goto tr1087;
		case 221u: goto tr1087;
		case 229u: goto tr1087;
		case 237u: goto tr1087;
		case 245u: goto tr1087;
		case 253u: goto tr1087;
	}
	goto tr1086;
tr1087:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st142;
tr1094:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st142;
tr1080:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1083:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1097:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1100:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1103:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1106:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1109:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1112:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1115:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1118:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1135:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1137:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1139:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1141:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1143:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1145:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1147:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1149:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1290:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1293:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1467:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
tr1490:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st142;
st142:
	if ( ++p == pe )
		goto _test_eof142;
case 142:
#line 92748 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st143;
st143:
	if ( ++p == pe )
		goto _test_eof143;
case 143:
	goto st144;
st144:
	if ( ++p == pe )
		goto _test_eof144;
case 144:
	goto st145;
st145:
	if ( ++p == pe )
		goto _test_eof145;
case 145:
	goto tr1091;
tr1093:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st146;
tr1081:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1119:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1121:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1123:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1125:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1127:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1129:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1131:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1133:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1291:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
tr1480:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st146;
st146:
	if ( ++p == pe )
		goto _test_eof146;
case 146:
#line 93094 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1092;
tr1082:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st147;
tr1120:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1122:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1124:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1126:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1128:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1130:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1132:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1134:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1292:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
tr1481:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st147;
st147:
	if ( ++p == pe )
		goto _test_eof147;
case 147:
#line 93350 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1093;
tr1084:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st148;
tr1136:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1138:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1140:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1142:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1144:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1146:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1148:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1150:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1294:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
tr1491:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 301 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize16bit);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st148;
st148:
	if ( ++p == pe )
		goto _test_eof148;
case 148:
#line 93606 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1094;
st149:
	if ( ++p == pe )
		goto _test_eof149;
case 149:
	switch( (*p) ) {
		case 4u: goto tr1096;
		case 5u: goto tr1097;
		case 12u: goto tr1099;
		case 13u: goto tr1100;
		case 20u: goto tr1102;
		case 21u: goto tr1103;
		case 28u: goto tr1105;
		case 29u: goto tr1106;
		case 36u: goto tr1108;
		case 37u: goto tr1109;
		case 44u: goto tr1111;
		case 45u: goto tr1112;
		case 52u: goto tr1114;
		case 53u: goto tr1115;
		case 60u: goto tr1117;
		case 61u: goto tr1118;
		case 68u: goto tr1120;
		case 76u: goto tr1122;
		case 84u: goto tr1124;
		case 92u: goto tr1126;
		case 100u: goto tr1128;
		case 108u: goto tr1130;
		case 116u: goto tr1132;
		case 124u: goto tr1134;
		case 132u: goto tr1136;
		case 140u: goto tr1138;
		case 148u: goto tr1140;
		case 156u: goto tr1142;
		case 164u: goto tr1144;
		case 172u: goto tr1146;
		case 180u: goto tr1148;
		case 188u: goto tr1150;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) < 8u ) {
					if ( (*p) <= 7u )
						goto tr1095;
				} else if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1101;
				} else
					goto tr1098;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1107;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1113;
				} else
					goto tr1110;
			} else
				goto tr1104;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) < 72u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr1119;
				} else if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1123;
				} else
					goto tr1121;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1127;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1131;
				} else
					goto tr1129;
			} else
				goto tr1125;
		} else
			goto tr1116;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1135;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1139;
				} else
					goto tr1137;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1143;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1147;
				} else
					goto tr1145;
			} else
				goto tr1141;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1151;
				} else if ( (*p) > 207u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr1154;
				} else
					goto tr1152;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr1156;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1158;
				} else
					goto tr1157;
			} else
				goto tr1155;
		} else
			goto tr1149;
	} else
		goto tr1133;
	goto tr1153;
st150:
	if ( ++p == pe )
		goto _test_eof150;
case 150:
	switch( (*p) ) {
		case 4u: goto tr1160;
		case 5u: goto tr1161;
		case 12u: goto tr1163;
		case 13u: goto tr1164;
		case 20u: goto tr1166;
		case 21u: goto tr1167;
		case 28u: goto tr1169;
		case 29u: goto tr1170;
		case 36u: goto tr1172;
		case 37u: goto tr1173;
		case 44u: goto tr1175;
		case 45u: goto tr1176;
		case 52u: goto tr1178;
		case 53u: goto tr1179;
		case 60u: goto tr1181;
		case 61u: goto tr1182;
		case 68u: goto tr1184;
		case 76u: goto tr1186;
		case 84u: goto tr1188;
		case 92u: goto tr1190;
		case 100u: goto tr1192;
		case 108u: goto tr1194;
		case 116u: goto tr1196;
		case 124u: goto tr1198;
		case 132u: goto tr1200;
		case 140u: goto tr1202;
		case 148u: goto tr1204;
		case 156u: goto tr1206;
		case 164u: goto tr1208;
		case 172u: goto tr1210;
		case 180u: goto tr1212;
		case 188u: goto tr1214;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) < 8u ) {
					if ( (*p) <= 7u )
						goto tr1159;
				} else if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1165;
				} else
					goto tr1162;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1171;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1177;
				} else
					goto tr1174;
			} else
				goto tr1168;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) < 72u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr1183;
				} else if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1187;
				} else
					goto tr1185;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1191;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1195;
				} else
					goto tr1193;
			} else
				goto tr1189;
		} else
			goto tr1180;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1199;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1203;
				} else
					goto tr1201;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1207;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1211;
				} else
					goto tr1209;
			} else
				goto tr1205;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1215;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr1217;
				} else
					goto tr1216;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr1220;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1222;
				} else
					goto tr1221;
			} else
				goto tr1219;
		} else
			goto tr1213;
	} else
		goto tr1197;
	goto tr1218;
st151:
	if ( ++p == pe )
		goto _test_eof151;
case 151:
	if ( 192u <= (*p) && (*p) <= 239u )
		goto tr1223;
	goto tr34;
st152:
	if ( ++p == pe )
		goto _test_eof152;
case 152:
	switch( (*p) ) {
		case 4u: goto tr1225;
		case 5u: goto tr1226;
		case 68u: goto tr1228;
		case 132u: goto tr1230;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr1224;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr1231;
		} else if ( (*p) >= 128u )
			goto tr1229;
	} else
		goto tr1227;
	goto tr34;
st153:
	if ( ++p == pe )
		goto _test_eof153;
case 153:
	switch( (*p) ) {
		case 4u: goto tr1233;
		case 5u: goto tr1234;
		case 12u: goto tr1236;
		case 13u: goto tr1237;
		case 20u: goto tr1239;
		case 21u: goto tr1240;
		case 28u: goto tr1242;
		case 29u: goto tr1243;
		case 36u: goto tr1245;
		case 37u: goto tr1246;
		case 44u: goto tr1248;
		case 45u: goto tr1249;
		case 60u: goto tr1251;
		case 61u: goto tr1252;
		case 68u: goto tr1254;
		case 76u: goto tr1256;
		case 84u: goto tr1258;
		case 92u: goto tr1260;
		case 100u: goto tr1262;
		case 108u: goto tr1264;
		case 124u: goto tr1266;
		case 132u: goto tr1268;
		case 140u: goto tr1270;
		case 148u: goto tr1272;
		case 156u: goto tr1274;
		case 164u: goto tr1276;
		case 172u: goto tr1278;
		case 188u: goto tr1280;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr1235;
				} else
					goto tr1232;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1241;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr1247;
				} else
					goto tr1244;
			} else
				goto tr1238;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr1255;
				} else if ( (*p) >= 64u )
					goto tr1253;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr1259;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr1263;
				} else
					goto tr1261;
			} else
				goto tr1257;
		} else
			goto tr1250;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr1269;
				} else if ( (*p) >= 128u )
					goto tr1267;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1273;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr1277;
				} else
					goto tr1275;
			} else
				goto tr1271;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1281;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr1283;
				} else
					goto tr1282;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr1285;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr1287;
				} else
					goto tr1286;
			} else
				goto tr1284;
		} else
			goto tr1279;
	} else
		goto tr1265;
	goto tr34;
st154:
	if ( ++p == pe )
		goto _test_eof154;
case 154:
	switch( (*p) ) {
		case 4u: goto tr1289;
		case 5u: goto tr1290;
		case 68u: goto tr1292;
		case 132u: goto tr1294;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr1288;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr1295;
		} else if ( (*p) >= 128u )
			goto tr1293;
	} else
		goto tr1291;
	goto tr34;
st155:
	if ( ++p == pe )
		goto _test_eof155;
case 155:
	switch( (*p) ) {
		case 4u: goto tr1297;
		case 5u: goto tr1298;
		case 12u: goto tr1300;
		case 13u: goto tr1301;
		case 20u: goto tr1303;
		case 21u: goto tr1304;
		case 28u: goto tr1306;
		case 29u: goto tr1307;
		case 36u: goto tr1309;
		case 37u: goto tr1310;
		case 44u: goto tr1312;
		case 45u: goto tr1313;
		case 60u: goto tr1315;
		case 61u: goto tr1316;
		case 68u: goto tr1318;
		case 76u: goto tr1320;
		case 84u: goto tr1322;
		case 92u: goto tr1324;
		case 100u: goto tr1326;
		case 108u: goto tr1328;
		case 124u: goto tr1330;
		case 132u: goto tr1332;
		case 140u: goto tr1334;
		case 148u: goto tr1336;
		case 156u: goto tr1338;
		case 164u: goto tr1340;
		case 172u: goto tr1342;
		case 188u: goto tr1344;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr1299;
				} else
					goto tr1296;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1305;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr1311;
				} else
					goto tr1308;
			} else
				goto tr1302;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr1319;
				} else if ( (*p) >= 64u )
					goto tr1317;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr1323;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr1327;
				} else
					goto tr1325;
			} else
				goto tr1321;
		} else
			goto tr1314;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr1333;
				} else if ( (*p) >= 128u )
					goto tr1331;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1337;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr1341;
				} else
					goto tr1339;
			} else
				goto tr1335;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1345;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr1347;
				} else
					goto tr1346;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr1349;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr1351;
				} else
					goto tr1350;
			} else
				goto tr1348;
		} else
			goto tr1343;
	} else
		goto tr1329;
	goto tr34;
st156:
	if ( ++p == pe )
		goto _test_eof156;
case 156:
	switch( (*p) ) {
		case 4u: goto tr1353;
		case 5u: goto tr1354;
		case 12u: goto tr1356;
		case 13u: goto tr1357;
		case 20u: goto tr1359;
		case 21u: goto tr1360;
		case 28u: goto tr1362;
		case 29u: goto tr1363;
		case 36u: goto tr1365;
		case 37u: goto tr1366;
		case 44u: goto tr1368;
		case 45u: goto tr1369;
		case 60u: goto tr1371;
		case 61u: goto tr1372;
		case 68u: goto tr1374;
		case 76u: goto tr1376;
		case 84u: goto tr1378;
		case 92u: goto tr1380;
		case 100u: goto tr1382;
		case 108u: goto tr1384;
		case 124u: goto tr1386;
		case 132u: goto tr1388;
		case 140u: goto tr1390;
		case 148u: goto tr1392;
		case 156u: goto tr1394;
		case 164u: goto tr1396;
		case 172u: goto tr1398;
		case 188u: goto tr1400;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr1355;
				} else
					goto tr1352;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1361;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr1367;
				} else
					goto tr1364;
			} else
				goto tr1358;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr1375;
				} else if ( (*p) >= 64u )
					goto tr1373;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr1379;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr1383;
				} else
					goto tr1381;
			} else
				goto tr1377;
		} else
			goto tr1370;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr1389;
				} else if ( (*p) >= 128u )
					goto tr1387;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1393;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr1397;
				} else
					goto tr1395;
			} else
				goto tr1391;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1401;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr1403;
				} else
					goto tr1402;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr1405;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr1407;
				} else
					goto tr1406;
			} else
				goto tr1404;
		} else
			goto tr1399;
	} else
		goto tr1385;
	goto tr34;
tr3624:
#line 34 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(TRUE);
  }
	goto st157;
tr693:
#line 37 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_LOCK_PREFIX(TRUE);
  }
	goto st157;
st157:
	if ( ++p == pe )
		goto _test_eof157;
case 157:
#line 94291 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 1u: goto tr1408;
		case 3u: goto tr1409;
		case 9u: goto tr1410;
		case 11u: goto tr1411;
		case 15u: goto st158;
		case 17u: goto tr1413;
		case 19u: goto tr1414;
		case 25u: goto tr1415;
		case 27u: goto tr1416;
		case 33u: goto tr1417;
		case 35u: goto tr1418;
		case 41u: goto tr1419;
		case 43u: goto tr1420;
		case 49u: goto tr1421;
		case 51u: goto tr1422;
		case 129u: goto st159;
		case 131u: goto st160;
		case 135u: goto tr1425;
		case 247u: goto st161;
		case 255u: goto st162;
	}
	goto tr34;
st158:
	if ( ++p == pe )
		goto _test_eof158;
case 158:
	switch( (*p) ) {
		case 177u: goto tr1428;
		case 193u: goto tr1429;
	}
	goto tr34;
st159:
	if ( ++p == pe )
		goto _test_eof159;
case 159:
	switch( (*p) ) {
		case 4u: goto tr1096;
		case 5u: goto tr1097;
		case 12u: goto tr1099;
		case 13u: goto tr1100;
		case 20u: goto tr1102;
		case 21u: goto tr1103;
		case 28u: goto tr1105;
		case 29u: goto tr1106;
		case 36u: goto tr1108;
		case 37u: goto tr1109;
		case 44u: goto tr1111;
		case 45u: goto tr1112;
		case 52u: goto tr1114;
		case 53u: goto tr1115;
		case 68u: goto tr1120;
		case 76u: goto tr1122;
		case 84u: goto tr1124;
		case 92u: goto tr1126;
		case 100u: goto tr1128;
		case 108u: goto tr1130;
		case 116u: goto tr1132;
		case 132u: goto tr1136;
		case 140u: goto tr1138;
		case 148u: goto tr1140;
		case 156u: goto tr1142;
		case 164u: goto tr1144;
		case 172u: goto tr1146;
		case 180u: goto tr1148;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 32u ) {
			if ( (*p) < 8u ) {
				if ( (*p) <= 7u )
					goto tr1095;
			} else if ( (*p) > 15u ) {
				if ( (*p) > 23u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1104;
				} else if ( (*p) >= 16u )
					goto tr1101;
			} else
				goto tr1098;
		} else if ( (*p) > 39u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1113;
				} else if ( (*p) >= 40u )
					goto tr1110;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1123;
				} else if ( (*p) >= 72u )
					goto tr1121;
			} else
				goto tr1119;
		} else
			goto tr1107;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 136u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr1127;
			} else if ( (*p) > 111u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1135;
				} else if ( (*p) >= 112u )
					goto tr1131;
			} else
				goto tr1129;
		} else if ( (*p) > 143u ) {
			if ( (*p) < 160u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1141;
				} else if ( (*p) >= 144u )
					goto tr1139;
			} else if ( (*p) > 167u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1147;
				} else if ( (*p) >= 168u )
					goto tr1145;
			} else
				goto tr1143;
		} else
			goto tr1137;
	} else
		goto tr1125;
	goto tr34;
st160:
	if ( ++p == pe )
		goto _test_eof160;
case 160:
	switch( (*p) ) {
		case 4u: goto tr1160;
		case 5u: goto tr1161;
		case 12u: goto tr1163;
		case 13u: goto tr1164;
		case 20u: goto tr1166;
		case 21u: goto tr1167;
		case 28u: goto tr1169;
		case 29u: goto tr1170;
		case 36u: goto tr1172;
		case 37u: goto tr1173;
		case 44u: goto tr1175;
		case 45u: goto tr1176;
		case 52u: goto tr1178;
		case 53u: goto tr1179;
		case 68u: goto tr1184;
		case 76u: goto tr1186;
		case 84u: goto tr1188;
		case 92u: goto tr1190;
		case 100u: goto tr1192;
		case 108u: goto tr1194;
		case 116u: goto tr1196;
		case 132u: goto tr1200;
		case 140u: goto tr1202;
		case 148u: goto tr1204;
		case 156u: goto tr1206;
		case 164u: goto tr1208;
		case 172u: goto tr1210;
		case 180u: goto tr1212;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 32u ) {
			if ( (*p) < 8u ) {
				if ( (*p) <= 7u )
					goto tr1159;
			} else if ( (*p) > 15u ) {
				if ( (*p) > 23u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1168;
				} else if ( (*p) >= 16u )
					goto tr1165;
			} else
				goto tr1162;
		} else if ( (*p) > 39u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1177;
				} else if ( (*p) >= 40u )
					goto tr1174;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1187;
				} else if ( (*p) >= 72u )
					goto tr1185;
			} else
				goto tr1183;
		} else
			goto tr1171;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 136u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr1191;
			} else if ( (*p) > 111u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1199;
				} else if ( (*p) >= 112u )
					goto tr1195;
			} else
				goto tr1193;
		} else if ( (*p) > 143u ) {
			if ( (*p) < 160u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1205;
				} else if ( (*p) >= 144u )
					goto tr1203;
			} else if ( (*p) > 167u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1211;
				} else if ( (*p) >= 168u )
					goto tr1209;
			} else
				goto tr1207;
		} else
			goto tr1201;
	} else
		goto tr1189;
	goto tr34;
st161:
	if ( ++p == pe )
		goto _test_eof161;
case 161:
	switch( (*p) ) {
		case 20u: goto tr1431;
		case 21u: goto tr1432;
		case 28u: goto tr1434;
		case 29u: goto tr1435;
		case 84u: goto tr1437;
		case 92u: goto tr1439;
		case 148u: goto tr1441;
		case 156u: goto tr1443;
	}
	if ( (*p) < 80u ) {
		if ( (*p) > 23u ) {
			if ( 24u <= (*p) && (*p) <= 31u )
				goto tr1433;
		} else if ( (*p) >= 16u )
			goto tr1430;
	} else if ( (*p) > 87u ) {
		if ( (*p) < 144u ) {
			if ( 88u <= (*p) && (*p) <= 95u )
				goto tr1438;
		} else if ( (*p) > 151u ) {
			if ( 152u <= (*p) && (*p) <= 159u )
				goto tr1442;
		} else
			goto tr1440;
	} else
		goto tr1436;
	goto tr34;
st162:
	if ( ++p == pe )
		goto _test_eof162;
case 162:
	switch( (*p) ) {
		case 4u: goto tr1445;
		case 5u: goto tr1446;
		case 12u: goto tr1448;
		case 13u: goto tr1449;
		case 68u: goto tr1451;
		case 76u: goto tr1453;
		case 132u: goto tr1455;
		case 140u: goto tr1457;
	}
	if ( (*p) < 64u ) {
		if ( (*p) > 7u ) {
			if ( 8u <= (*p) && (*p) <= 15u )
				goto tr1447;
		} else
			goto tr1444;
	} else if ( (*p) > 71u ) {
		if ( (*p) < 128u ) {
			if ( 72u <= (*p) && (*p) <= 79u )
				goto tr1452;
		} else if ( (*p) > 135u ) {
			if ( 136u <= (*p) && (*p) <= 143u )
				goto tr1456;
		} else
			goto tr1454;
	} else
		goto tr1450;
	goto tr34;
tr3699:
#line 34 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(TRUE);
  }
	goto st163;
tr694:
#line 46 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(TRUE);
  }
	goto st163;
st163:
	if ( ++p == pe )
		goto _test_eof163;
case 163:
#line 94598 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 15u: goto st164;
		case 167u: goto tr677;
		case 175u: goto tr681;
	}
	goto tr34;
st164:
	if ( ++p == pe )
		goto _test_eof164;
case 164:
	if ( (*p) == 56u )
		goto st165;
	goto tr34;
st165:
	if ( ++p == pe )
		goto _test_eof165;
case 165:
	if ( (*p) == 241u )
		goto tr1460;
	goto tr34;
tr3734:
#line 34 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DATA16_PREFIX(TRUE);
  }
	goto st166;
tr695:
#line 43 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(TRUE);
  }
#line 40 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(TRUE);
  }
	goto st166;
st166:
	if ( ++p == pe )
		goto _test_eof166;
case 166:
#line 94639 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 15u: goto st167;
		case 109u: goto tr658;
		case 111u: goto tr659;
		case 165u: goto tr676;
		case 167u: goto tr677;
		case 171u: goto tr679;
		case 173u: goto tr680;
		case 175u: goto tr681;
	}
	goto tr34;
st167:
	if ( ++p == pe )
		goto _test_eof167;
case 167:
	switch( (*p) ) {
		case 184u: goto tr1462;
		case 188u: goto tr1463;
		case 189u: goto tr1464;
	}
	goto tr34;
st168:
	if ( ++p == pe )
		goto _test_eof168;
case 168:
	switch( (*p) ) {
		case 4u: goto tr1466;
		case 5u: goto tr1467;
		case 20u: goto tr1431;
		case 21u: goto tr1432;
		case 28u: goto tr1434;
		case 29u: goto tr1435;
		case 36u: goto tr1469;
		case 37u: goto tr1470;
		case 44u: goto tr1472;
		case 45u: goto tr1473;
		case 52u: goto tr1475;
		case 53u: goto tr1476;
		case 60u: goto tr1478;
		case 61u: goto tr1479;
		case 68u: goto tr1481;
		case 84u: goto tr1437;
		case 92u: goto tr1439;
		case 100u: goto tr1483;
		case 108u: goto tr1485;
		case 116u: goto tr1487;
		case 124u: goto tr1489;
		case 132u: goto tr1491;
		case 148u: goto tr1441;
		case 156u: goto tr1443;
		case 164u: goto tr1493;
		case 172u: goto tr1495;
		case 180u: goto tr1497;
		case 188u: goto tr1499;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) > 7u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1430;
				} else
					goto tr1465;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1468;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1474;
				} else
					goto tr1471;
			} else
				goto tr1433;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) > 71u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1436;
				} else if ( (*p) >= 64u )
					goto tr1480;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1482;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1486;
				} else
					goto tr1484;
			} else
				goto tr1438;
		} else
			goto tr1477;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) > 135u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1440;
				} else if ( (*p) >= 128u )
					goto tr1490;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1492;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1496;
				} else
					goto tr1494;
			} else
				goto tr1442;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1500;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr1502;
				} else
					goto tr1501;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr1504;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1506;
				} else
					goto tr1505;
			} else
				goto tr1503;
		} else
			goto tr1498;
	} else
		goto tr1488;
	goto tr34;
st169:
	if ( ++p == pe )
		goto _test_eof169;
case 169:
	switch( (*p) ) {
		case 4u: goto tr1445;
		case 5u: goto tr1446;
		case 12u: goto tr1448;
		case 13u: goto tr1449;
		case 20u: goto tr1508;
		case 21u: goto tr1509;
		case 28u: goto tr1511;
		case 29u: goto tr1512;
		case 36u: goto tr1514;
		case 37u: goto tr1515;
		case 44u: goto tr1517;
		case 45u: goto tr1518;
		case 52u: goto tr1520;
		case 53u: goto tr1521;
		case 68u: goto tr1451;
		case 76u: goto tr1453;
		case 84u: goto tr1523;
		case 92u: goto tr1525;
		case 100u: goto tr1527;
		case 108u: goto tr1529;
		case 116u: goto tr1531;
		case 132u: goto tr1455;
		case 140u: goto tr1457;
		case 148u: goto tr1533;
		case 156u: goto tr1535;
		case 164u: goto tr1537;
		case 172u: goto tr1539;
		case 180u: goto tr1541;
	}
	if ( (*p) < 104u ) {
		if ( (*p) < 40u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr1447;
				} else
					goto tr1444;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1513;
				} else if ( (*p) >= 24u )
					goto tr1510;
			} else
				goto tr1507;
		} else if ( (*p) > 47u ) {
			if ( (*p) < 72u ) {
				if ( (*p) > 55u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr1450;
				} else if ( (*p) >= 48u )
					goto tr1519;
			} else if ( (*p) > 79u ) {
				if ( (*p) < 88u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1522;
				} else if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1526;
				} else
					goto tr1524;
			} else
				goto tr1452;
		} else
			goto tr1516;
	} else if ( (*p) > 111u ) {
		if ( (*p) < 168u ) {
			if ( (*p) < 136u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1454;
				} else if ( (*p) >= 112u )
					goto tr1530;
			} else if ( (*p) > 143u ) {
				if ( (*p) < 152u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1532;
				} else if ( (*p) > 159u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1536;
				} else
					goto tr1534;
			} else
				goto tr1456;
		} else if ( (*p) > 175u ) {
			if ( (*p) < 200u ) {
				if ( (*p) > 183u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1542;
				} else if ( (*p) >= 176u )
					goto tr1540;
			} else if ( (*p) > 207u ) {
				if ( (*p) < 224u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr1544;
				} else if ( (*p) > 231u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr1546;
				} else
					goto tr1545;
			} else
				goto tr1543;
		} else
			goto tr1538;
	} else
		goto tr1528;
	goto tr34;
tr2015:
#line 1020 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st170;
tr3990:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1231 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 629); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st170;
st170:
	if ( ++p == pe )
		goto _test_eof170;
case 170:
#line 94957 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1548;
		case 5u: goto tr1549;
		case 12u: goto tr1548;
		case 13u: goto tr1549;
		case 20u: goto tr1548;
		case 21u: goto tr1549;
		case 28u: goto tr1548;
		case 29u: goto tr1549;
		case 36u: goto tr1548;
		case 37u: goto tr1549;
		case 44u: goto tr1548;
		case 45u: goto tr1549;
		case 52u: goto tr1548;
		case 53u: goto tr1549;
		case 60u: goto tr1548;
		case 61u: goto tr1549;
		case 68u: goto tr1551;
		case 76u: goto tr1551;
		case 84u: goto tr1551;
		case 92u: goto tr1551;
		case 100u: goto tr1551;
		case 108u: goto tr1551;
		case 116u: goto tr1551;
		case 124u: goto tr1551;
		case 132u: goto tr1553;
		case 140u: goto tr1553;
		case 148u: goto tr1553;
		case 156u: goto tr1553;
		case 164u: goto tr1553;
		case 172u: goto tr1553;
		case 180u: goto tr1553;
		case 188u: goto tr1553;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1547;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1552;
	} else
		goto tr1550;
	goto tr1554;
tr1548:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st171;
tr1629:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1632:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1635:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1638:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1641:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1644:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1647:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr1650:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr2000:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st171;
tr2003:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st171;
tr2870:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
tr3819:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st171;
st171:
	if ( ++p == pe )
		goto _test_eof171;
case 171:
#line 95319 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr1556;
		case 13u: goto tr1556;
		case 21u: goto tr1556;
		case 29u: goto tr1556;
		case 37u: goto tr1556;
		case 45u: goto tr1556;
		case 53u: goto tr1556;
		case 61u: goto tr1556;
		case 69u: goto tr1556;
		case 77u: goto tr1556;
		case 85u: goto tr1556;
		case 93u: goto tr1556;
		case 101u: goto tr1556;
		case 109u: goto tr1556;
		case 117u: goto tr1556;
		case 125u: goto tr1556;
		case 133u: goto tr1556;
		case 141u: goto tr1556;
		case 149u: goto tr1556;
		case 157u: goto tr1556;
		case 165u: goto tr1556;
		case 173u: goto tr1556;
		case 181u: goto tr1556;
		case 189u: goto tr1556;
		case 197u: goto tr1556;
		case 205u: goto tr1556;
		case 213u: goto tr1556;
		case 221u: goto tr1556;
		case 229u: goto tr1556;
		case 237u: goto tr1556;
		case 245u: goto tr1556;
		case 253u: goto tr1556;
	}
	goto tr1555;
tr1556:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st172;
tr1563:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st172;
tr1549:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1552:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1630:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1633:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1636:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1639:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1642:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1645:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1648:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1651:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1668:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1670:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1672:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1674:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1676:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1678:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1680:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr1682:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr2001:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr2004:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr2009:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr2011:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr2871:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr2874:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr3820:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
tr3843:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st172;
st172:
	if ( ++p == pe )
		goto _test_eof172;
case 172:
#line 96161 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st173;
st173:
	if ( ++p == pe )
		goto _test_eof173;
case 173:
	goto st174;
st174:
	if ( ++p == pe )
		goto _test_eof174;
case 174:
	goto st175;
st175:
	if ( ++p == pe )
		goto _test_eof175;
case 175:
	goto tr1560;
tr1562:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st176;
tr1550:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1652:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1654:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1656:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1658:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1660:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1662:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1664:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr1666:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr2005:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr2007:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr2872:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
tr3833:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st176;
st176:
	if ( ++p == pe )
		goto _test_eof176;
case 176:
#line 96583 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1561;
tr1551:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st177;
tr1653:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1655:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1657:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1659:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1661:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1663:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1665:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr1667:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr2006:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st177;
tr2008:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st177;
tr2873:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
tr3834:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st177;
st177:
	if ( ++p == pe )
		goto _test_eof177;
case 177:
#line 96903 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1562;
tr1553:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st178;
tr1669:
#line 1001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 593); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1671:
#line 1365 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 981); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1673:
#line 1000 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 0); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1675:
#line 1561 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1918); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1677:
#line 1014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4286); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1679:
#line 1605 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 668); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1681:
#line 2034 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5665); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr1683:
#line 1071 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 228); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr2010:
#line 1295 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st178;
tr2012:
#line 1296 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1288); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 400 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 571 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_RM);
  }
	goto st178;
tr2875:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
tr3844:
#line 1616 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5568); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 553 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM);
  }
#line 430 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_RM);
  }
	goto st178;
st178:
	if ( ++p == pe )
		goto _test_eof178;
case 178:
#line 97223 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1563;
tr4013:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st179;
st179:
	if ( ++p == pe )
		goto _test_eof179;
case 179:
#line 97245 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1565;
		case 5u: goto tr1566;
		case 12u: goto tr1568;
		case 13u: goto tr1569;
		case 20u: goto tr1571;
		case 21u: goto tr1572;
		case 28u: goto tr1574;
		case 29u: goto tr1575;
		case 36u: goto tr1577;
		case 37u: goto tr1578;
		case 44u: goto tr1580;
		case 45u: goto tr1581;
		case 52u: goto tr1583;
		case 53u: goto tr1584;
		case 60u: goto tr1586;
		case 61u: goto tr1587;
		case 68u: goto tr1589;
		case 76u: goto tr1591;
		case 84u: goto tr1593;
		case 92u: goto tr1595;
		case 100u: goto tr1597;
		case 108u: goto tr1599;
		case 116u: goto tr1601;
		case 124u: goto tr1603;
		case 132u: goto tr1605;
		case 140u: goto tr1607;
		case 148u: goto tr1609;
		case 156u: goto tr1611;
		case 164u: goto tr1613;
		case 172u: goto tr1615;
		case 180u: goto tr1617;
		case 188u: goto tr1619;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) < 8u ) {
					if ( (*p) <= 7u )
						goto tr1564;
				} else if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1570;
				} else
					goto tr1567;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1576;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1582;
				} else
					goto tr1579;
			} else
				goto tr1573;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) < 72u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr1588;
				} else if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1592;
				} else
					goto tr1590;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1596;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1600;
				} else
					goto tr1598;
			} else
				goto tr1594;
		} else
			goto tr1585;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1604;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1608;
				} else
					goto tr1606;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1612;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1616;
				} else
					goto tr1614;
			} else
				goto tr1610;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr1621;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr1623;
				} else
					goto tr1622;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr1625;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1627;
				} else
					goto tr1626;
			} else
				goto tr1624;
		} else
			goto tr1618;
	} else
		goto tr1602;
	goto tr1620;
tr4014:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st180;
st180:
	if ( ++p == pe )
		goto _test_eof180;
case 180:
#line 97393 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1629;
		case 5u: goto tr1630;
		case 12u: goto tr1632;
		case 13u: goto tr1633;
		case 20u: goto tr1635;
		case 21u: goto tr1636;
		case 28u: goto tr1638;
		case 29u: goto tr1639;
		case 36u: goto tr1641;
		case 37u: goto tr1642;
		case 44u: goto tr1644;
		case 45u: goto tr1645;
		case 52u: goto tr1647;
		case 53u: goto tr1648;
		case 60u: goto tr1650;
		case 61u: goto tr1651;
		case 68u: goto tr1653;
		case 76u: goto tr1655;
		case 84u: goto tr1657;
		case 92u: goto tr1659;
		case 100u: goto tr1661;
		case 108u: goto tr1663;
		case 116u: goto tr1665;
		case 124u: goto tr1667;
		case 132u: goto tr1669;
		case 140u: goto tr1671;
		case 148u: goto tr1673;
		case 156u: goto tr1675;
		case 164u: goto tr1677;
		case 172u: goto tr1679;
		case 180u: goto tr1681;
		case 188u: goto tr1683;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) < 8u ) {
					if ( (*p) <= 7u )
						goto tr1628;
				} else if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1634;
				} else
					goto tr1631;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1640;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1646;
				} else
					goto tr1643;
			} else
				goto tr1637;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) < 72u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr1652;
				} else if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1656;
				} else
					goto tr1654;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1660;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1664;
				} else
					goto tr1662;
			} else
				goto tr1658;
		} else
			goto tr1649;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1668;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1672;
				} else
					goto tr1670;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1676;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1680;
				} else
					goto tr1678;
			} else
				goto tr1674;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr1684;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr1686;
				} else
					goto tr1685;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr1688;
				} else if ( (*p) > 239u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr1690;
				} else
					goto tr1689;
			} else
				goto tr1687;
		} else
			goto tr1682;
	} else
		goto tr1666;
	goto tr1691;
tr4015:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st181;
st181:
	if ( ++p == pe )
		goto _test_eof181;
case 181:
#line 97541 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1693;
		case 5u: goto tr1694;
		case 12u: goto tr1696;
		case 13u: goto tr1697;
		case 20u: goto tr1699;
		case 21u: goto tr1700;
		case 28u: goto tr1702;
		case 29u: goto tr1703;
		case 36u: goto tr1705;
		case 37u: goto tr1706;
		case 44u: goto tr1708;
		case 45u: goto tr1709;
		case 52u: goto tr1711;
		case 53u: goto tr1712;
		case 60u: goto tr1714;
		case 61u: goto tr1715;
		case 68u: goto tr1717;
		case 76u: goto tr1719;
		case 84u: goto tr1721;
		case 92u: goto tr1723;
		case 100u: goto tr1725;
		case 108u: goto tr1727;
		case 116u: goto tr1729;
		case 124u: goto tr1731;
		case 132u: goto tr1733;
		case 140u: goto tr1735;
		case 148u: goto tr1737;
		case 156u: goto tr1739;
		case 164u: goto tr1741;
		case 172u: goto tr1743;
		case 180u: goto tr1745;
		case 188u: goto tr1747;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) < 8u ) {
					if ( (*p) <= 7u )
						goto tr1692;
				} else if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1698;
				} else
					goto tr1695;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1704;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1710;
				} else
					goto tr1707;
			} else
				goto tr1701;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) < 72u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr1716;
				} else if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1720;
				} else
					goto tr1718;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1724;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1728;
				} else
					goto tr1726;
			} else
				goto tr1722;
		} else
			goto tr1713;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1732;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1736;
				} else
					goto tr1734;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1740;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1744;
				} else
					goto tr1742;
			} else
				goto tr1738;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr1749;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr1751;
				} else
					goto tr1750;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr1753;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1755;
				} else
					goto tr1754;
			} else
				goto tr1752;
		} else
			goto tr1746;
	} else
		goto tr1730;
	goto tr1748;
tr4024:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st182;
st182:
	if ( ++p == pe )
		goto _test_eof182;
case 182:
#line 97689 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1757;
		case 5u: goto tr1758;
		case 12u: goto tr1757;
		case 13u: goto tr1758;
		case 20u: goto tr1757;
		case 21u: goto tr1758;
		case 28u: goto tr1757;
		case 29u: goto tr1758;
		case 36u: goto tr1757;
		case 37u: goto tr1758;
		case 44u: goto tr1757;
		case 45u: goto tr1758;
		case 68u: goto tr1760;
		case 76u: goto tr1760;
		case 84u: goto tr1760;
		case 92u: goto tr1760;
		case 100u: goto tr1760;
		case 108u: goto tr1760;
		case 132u: goto tr1762;
		case 140u: goto tr1762;
		case 148u: goto tr1762;
		case 156u: goto tr1762;
		case 164u: goto tr1762;
		case 172u: goto tr1762;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 47u )
			goto tr1756;
	} else if ( (*p) > 111u ) {
		if ( (*p) > 175u ) {
			if ( 192u <= (*p) && (*p) <= 239u )
				goto tr1763;
		} else if ( (*p) >= 128u )
			goto tr1761;
	} else
		goto tr1759;
	goto tr34;
tr4026:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st183;
st183:
	if ( ++p == pe )
		goto _test_eof183;
case 183:
#line 97748 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1765;
		case 5u: goto tr1766;
		case 12u: goto tr1765;
		case 13u: goto tr1766;
		case 20u: goto tr1765;
		case 21u: goto tr1766;
		case 28u: goto tr1765;
		case 29u: goto tr1766;
		case 36u: goto tr1765;
		case 37u: goto tr1766;
		case 44u: goto tr1765;
		case 45u: goto tr1766;
		case 68u: goto tr1768;
		case 76u: goto tr1768;
		case 84u: goto tr1768;
		case 92u: goto tr1768;
		case 100u: goto tr1768;
		case 108u: goto tr1768;
		case 132u: goto tr1770;
		case 140u: goto tr1770;
		case 148u: goto tr1770;
		case 156u: goto tr1770;
		case 164u: goto tr1770;
		case 172u: goto tr1770;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 47u )
			goto tr1764;
	} else if ( (*p) > 111u ) {
		if ( (*p) > 175u ) {
			if ( 192u <= (*p) && (*p) <= 239u )
				goto tr1771;
		} else if ( (*p) >= 128u )
			goto tr1769;
	} else
		goto tr1767;
	goto tr34;
tr4027:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st184;
st184:
	if ( ++p == pe )
		goto _test_eof184;
case 184:
#line 97807 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1773;
		case 5u: goto tr1774;
		case 68u: goto tr1776;
		case 132u: goto tr1778;
		case 232u: goto st185;
		case 233u: goto st212;
		case 234u: goto st221;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr1772;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr1779;
		} else if ( (*p) >= 128u )
			goto tr1777;
	} else
		goto tr1775;
	goto tr34;
st185:
	if ( ++p == pe )
		goto _test_eof185;
case 185:
	switch( (*p) ) {
		case 64u: goto tr1783;
		case 68u: goto tr1784;
		case 72u: goto tr1783;
		case 76u: goto tr1784;
		case 80u: goto tr1783;
		case 84u: goto tr1784;
		case 88u: goto tr1783;
		case 92u: goto tr1784;
		case 96u: goto tr1783;
		case 100u: goto tr1784;
		case 104u: goto tr1783;
		case 108u: goto tr1784;
		case 112u: goto tr1783;
		case 116u: goto tr1784;
		case 120u: goto tr1785;
		case 124u: goto tr1784;
		case 192u: goto tr1786;
		case 196u: goto tr1787;
		case 200u: goto tr1786;
		case 204u: goto tr1787;
		case 208u: goto tr1786;
		case 212u: goto tr1787;
		case 216u: goto tr1786;
		case 220u: goto tr1787;
		case 224u: goto tr1786;
		case 228u: goto tr1787;
		case 232u: goto tr1786;
		case 236u: goto tr1787;
		case 240u: goto tr1786;
		case 244u: goto tr1787;
		case 248u: goto tr1786;
		case 252u: goto tr1787;
	}
	goto tr34;
tr1783:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st186;
st186:
	if ( ++p == pe )
		goto _test_eof186;
case 186:
#line 97878 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 133u: goto tr1788;
		case 134u: goto tr1789;
		case 135u: goto tr1790;
		case 142u: goto tr1791;
		case 143u: goto tr1792;
		case 149u: goto tr1793;
		case 150u: goto tr1794;
		case 151u: goto tr1795;
		case 158u: goto tr1796;
		case 159u: goto tr1797;
		case 162u: goto tr1798;
		case 163u: goto tr1799;
		case 166u: goto tr1800;
		case 182u: goto tr1801;
		case 204u: goto tr1802;
		case 205u: goto tr1803;
		case 206u: goto tr1804;
		case 207u: goto tr1805;
		case 236u: goto tr1806;
		case 237u: goto tr1807;
		case 238u: goto tr1808;
		case 239u: goto tr1809;
	}
	goto tr34;
tr1788:
#line 1908 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4915); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr1789:
#line 1907 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4905); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1790:
#line 1906 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4894); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1791:
#line 1904 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4873); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr1792:
#line 1905 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4883); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1793:
#line 1910 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4934); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr1794:
#line 1909 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4925); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1795:
#line 1903 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4863); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1796:
#line 1901 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4844); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr1797:
#line 1902 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4853); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1798:
#line 1845 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4341); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1799:
#line 1948 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5275); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr1800:
#line 1911 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4943); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1801:
#line 1912 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4954); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st187;
tr1836:
#line 1845 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4341); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 595 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize256bit);
  }
#line 736 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize256bit);
  }
	goto st187;
tr2685:
#line 1645 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2340); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2686:
#line 1644 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2330); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2687:
#line 1842 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4311); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2688:
#line 1706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2975); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2689:
#line 1705 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2963); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2690:
#line 1726 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3233); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2691:
#line 1725 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3221); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2692:
#line 1696 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2846); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2693:
#line 1695 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2837); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2694:
#line 1698 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2864); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st187;
tr2695:
#line 1697 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2855); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st187;
tr2696:
#line 1728 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3254); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2697:
#line 1727 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3245); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2698:
#line 1730 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3272); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st187;
tr2699:
#line 1729 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3263); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st187;
tr2700:
#line 1744 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3447); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2701:
#line 1743 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3437); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2702:
#line 1746 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3467); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st187;
tr2703:
#line 1745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3457); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st187;
tr2704:
#line 1760 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3643); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2705:
#line 1759 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3633); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st187;
tr2706:
#line 1762 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3663); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st187;
tr2707:
#line 1761 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3653); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st187;
tr2735:
#line 1645 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2340); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2736:
#line 1644 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2330); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2737:
#line 1706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2975); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2738:
#line 1705 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2963); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2739:
#line 1726 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3233); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2740:
#line 1725 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3221); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2741:
#line 1696 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2846); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2742:
#line 1695 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2837); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2743:
#line 1728 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3254); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2744:
#line 1727 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3245); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2745:
#line 1744 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3447); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2746:
#line 1743 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3437); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2747:
#line 1760 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3643); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
tr2748:
#line 1759 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3633); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st187;
st187:
	if ( ++p == pe )
		goto _test_eof187;
case 187:
#line 99364 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1811;
		case 5u: goto tr1812;
		case 12u: goto tr1811;
		case 13u: goto tr1812;
		case 20u: goto tr1811;
		case 21u: goto tr1812;
		case 28u: goto tr1811;
		case 29u: goto tr1812;
		case 36u: goto tr1811;
		case 37u: goto tr1812;
		case 44u: goto tr1811;
		case 45u: goto tr1812;
		case 52u: goto tr1811;
		case 53u: goto tr1812;
		case 60u: goto tr1811;
		case 61u: goto tr1812;
		case 68u: goto tr1814;
		case 76u: goto tr1814;
		case 84u: goto tr1814;
		case 92u: goto tr1814;
		case 100u: goto tr1814;
		case 108u: goto tr1814;
		case 116u: goto tr1814;
		case 124u: goto tr1814;
		case 132u: goto tr1816;
		case 140u: goto tr1816;
		case 148u: goto tr1816;
		case 156u: goto tr1816;
		case 164u: goto tr1816;
		case 172u: goto tr1816;
		case 180u: goto tr1816;
		case 188u: goto tr1816;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1810;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1815;
	} else
		goto tr1813;
	goto tr1817;
tr1819:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st188;
tr1824:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st188;
tr1825:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st188;
tr1810:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st188;
tr1817:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
	goto st188;
st188:
	if ( ++p == pe )
		goto _test_eof188;
case 188:
#line 99462 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr1818;
		case 16u: goto tr1818;
		case 32u: goto tr1818;
		case 48u: goto tr1818;
		case 64u: goto tr1818;
		case 80u: goto tr1818;
		case 96u: goto tr1818;
		case 112u: goto tr1818;
	}
	goto tr34;
tr1811:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st189;
st189:
	if ( ++p == pe )
		goto _test_eof189;
case 189:
#line 99488 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr1820;
		case 13u: goto tr1820;
		case 21u: goto tr1820;
		case 29u: goto tr1820;
		case 37u: goto tr1820;
		case 45u: goto tr1820;
		case 53u: goto tr1820;
		case 61u: goto tr1820;
		case 69u: goto tr1820;
		case 77u: goto tr1820;
		case 85u: goto tr1820;
		case 93u: goto tr1820;
		case 101u: goto tr1820;
		case 109u: goto tr1820;
		case 117u: goto tr1820;
		case 125u: goto tr1820;
		case 133u: goto tr1820;
		case 141u: goto tr1820;
		case 149u: goto tr1820;
		case 157u: goto tr1820;
		case 165u: goto tr1820;
		case 173u: goto tr1820;
		case 181u: goto tr1820;
		case 189u: goto tr1820;
		case 197u: goto tr1820;
		case 205u: goto tr1820;
		case 213u: goto tr1820;
		case 221u: goto tr1820;
		case 229u: goto tr1820;
		case 237u: goto tr1820;
		case 245u: goto tr1820;
		case 253u: goto tr1820;
	}
	goto tr1819;
tr1820:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st190;
tr1827:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st190;
tr1812:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st190;
tr1815:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st190;
st190:
	if ( ++p == pe )
		goto _test_eof190;
case 190:
#line 99578 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st191;
st191:
	if ( ++p == pe )
		goto _test_eof191;
case 191:
	goto st192;
st192:
	if ( ++p == pe )
		goto _test_eof192;
case 192:
	goto st193;
st193:
	if ( ++p == pe )
		goto _test_eof193;
case 193:
	goto tr1824;
tr1826:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st194;
tr1813:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st194;
st194:
	if ( ++p == pe )
		goto _test_eof194;
case 194:
#line 99624 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1825;
tr1814:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st195;
st195:
	if ( ++p == pe )
		goto _test_eof195;
case 195:
#line 99640 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1826;
tr1816:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st196;
st196:
	if ( ++p == pe )
		goto _test_eof196;
case 196:
#line 99656 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1827;
tr1802:
#line 1858 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4464); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1803:
#line 1865 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4517); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1804:
#line 1859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4471); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1805:
#line 1860 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4478); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1806:
#line 1861 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4485); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1807:
#line 1864 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4509); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1808:
#line 1862 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4493); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr1809:
#line 1863 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4501); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2165:
#line 1650 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2398); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2166:
#line 2006 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5745); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2223:
#line 1649 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2391); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2224:
#line 2005 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5737); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2286:
#line 1652 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2412); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2298:
#line 1651 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2405); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2313:
#line 1650 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2398); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2314:
#line 2006 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5745); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2330:
#line 1649 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2391); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2331:
#line 2005 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5737); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2672:
#line 2002 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5710); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2673:
#line 2001 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5701); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2674:
#line 1643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2321); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2675:
#line 1642 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2312); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2676:
#line 1843 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4321); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2677:
#line 1837 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4275); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2678:
#line 1772 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3749); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st197;
tr2679:
#line 1678 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2653); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2680:
#line 1677 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2647); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2681:
#line 1813 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4090); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2682:
#line 1844 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4330); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2727:
#line 1866 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4524); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 595 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize256bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2730:
#line 1643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2321); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2731:
#line 1642 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2312); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2732:
#line 1678 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2653); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2757:
#line 1898 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4820); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
tr2788:
#line 1771 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3737); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM);
  }
	goto st197;
st197:
	if ( ++p == pe )
		goto _test_eof197;
case 197:
#line 100786 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1829;
		case 5u: goto tr1830;
		case 12u: goto tr1829;
		case 13u: goto tr1830;
		case 20u: goto tr1829;
		case 21u: goto tr1830;
		case 28u: goto tr1829;
		case 29u: goto tr1830;
		case 36u: goto tr1829;
		case 37u: goto tr1830;
		case 44u: goto tr1829;
		case 45u: goto tr1830;
		case 52u: goto tr1829;
		case 53u: goto tr1830;
		case 60u: goto tr1829;
		case 61u: goto tr1830;
		case 68u: goto tr1832;
		case 76u: goto tr1832;
		case 84u: goto tr1832;
		case 92u: goto tr1832;
		case 100u: goto tr1832;
		case 108u: goto tr1832;
		case 116u: goto tr1832;
		case 124u: goto tr1832;
		case 132u: goto tr1834;
		case 140u: goto tr1834;
		case 148u: goto tr1834;
		case 156u: goto tr1834;
		case 164u: goto tr1834;
		case 172u: goto tr1834;
		case 180u: goto tr1834;
		case 188u: goto tr1834;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1828;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1833;
	} else
		goto tr1831;
	goto tr1835;
tr1784:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st198;
st198:
	if ( ++p == pe )
		goto _test_eof198;
case 198:
#line 100840 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) == 162u )
		goto tr1836;
	goto tr34;
tr1785:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st199;
st199:
	if ( ++p == pe )
		goto _test_eof199;
case 199:
#line 100854 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 133u: goto tr1788;
		case 134u: goto tr1789;
		case 135u: goto tr1790;
		case 142u: goto tr1791;
		case 143u: goto tr1792;
		case 149u: goto tr1793;
		case 150u: goto tr1794;
		case 151u: goto tr1795;
		case 158u: goto tr1796;
		case 159u: goto tr1797;
		case 162u: goto tr1798;
		case 163u: goto tr1799;
		case 166u: goto tr1800;
		case 182u: goto tr1801;
		case 192u: goto tr1837;
		case 193u: goto tr1838;
		case 194u: goto tr1839;
		case 195u: goto tr1840;
		case 204u: goto tr1802;
		case 205u: goto tr1803;
		case 206u: goto tr1804;
		case 207u: goto tr1805;
		case 236u: goto tr1806;
		case 237u: goto tr1807;
		case 238u: goto tr1808;
		case 239u: goto tr1809;
	}
	goto tr34;
tr1786:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st200;
st200:
	if ( ++p == pe )
		goto _test_eof200;
case 200:
#line 100894 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 162u: goto tr1841;
		case 163u: goto tr1842;
	}
	goto tr34;
tr1841:
#line 1845 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4341); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
#line 733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize128bit);
  }
	goto st201;
tr1842:
#line 1948 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5275); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr1861:
#line 1845 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4341); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 595 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize256bit);
  }
#line 736 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize256bit);
  }
	goto st201;
tr2793:
#line 1706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2975); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2794:
#line 1705 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2963); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2795:
#line 1726 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3233); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2796:
#line 1725 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3221); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2797:
#line 1696 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2846); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2798:
#line 1695 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2837); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2799:
#line 1698 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2864); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st201;
tr2800:
#line 1697 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2855); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st201;
tr2801:
#line 1728 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3254); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2802:
#line 1727 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3245); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2803:
#line 1730 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3272); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st201;
tr2804:
#line 1729 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3263); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st201;
tr2805:
#line 1744 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3447); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2806:
#line 1743 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3437); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2807:
#line 1746 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3467); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st201;
tr2808:
#line 1745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3457); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st201;
tr2809:
#line 1760 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3643); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2810:
#line 1759 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3633); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
	goto st201;
tr2811:
#line 1762 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3663); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
#line 742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize32bit);
  }
	goto st201;
tr2812:
#line 1761 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3653); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
#line 745 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandFloatSize64bit);
  }
	goto st201;
tr2833:
#line 1706 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2975); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2834:
#line 1705 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2963); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2835:
#line 1726 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3233); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2836:
#line 1725 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3221); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2837:
#line 1696 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2846); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2838:
#line 1695 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2837); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2839:
#line 1728 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3254); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2840:
#line 1727 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3245); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2841:
#line 1744 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3447); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2842:
#line 1743 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3437); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2843:
#line 1760 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3643); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
tr2844:
#line 1759 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3633); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
	goto st201;
st201:
	if ( ++p == pe )
		goto _test_eof201;
case 201:
#line 101884 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1844;
		case 5u: goto tr1845;
		case 12u: goto tr1844;
		case 13u: goto tr1845;
		case 20u: goto tr1844;
		case 21u: goto tr1845;
		case 28u: goto tr1844;
		case 29u: goto tr1845;
		case 36u: goto tr1844;
		case 37u: goto tr1845;
		case 44u: goto tr1844;
		case 45u: goto tr1845;
		case 52u: goto tr1844;
		case 53u: goto tr1845;
		case 60u: goto tr1844;
		case 61u: goto tr1845;
		case 68u: goto tr1847;
		case 76u: goto tr1847;
		case 84u: goto tr1847;
		case 92u: goto tr1847;
		case 100u: goto tr1847;
		case 108u: goto tr1847;
		case 116u: goto tr1847;
		case 124u: goto tr1847;
		case 132u: goto tr1849;
		case 140u: goto tr1849;
		case 148u: goto tr1849;
		case 156u: goto tr1849;
		case 164u: goto tr1849;
		case 172u: goto tr1849;
		case 180u: goto tr1849;
		case 188u: goto tr1849;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1843;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1848;
	} else
		goto tr1846;
	goto tr1850;
tr1852:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st202;
tr1857:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st202;
tr1858:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st202;
tr1843:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st202;
tr1850:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 814 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, (*p) & 0x07);
  }
	goto st202;
st202:
	if ( ++p == pe )
		goto _test_eof202;
case 202:
#line 101982 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr1851;
		case 16u: goto tr1851;
		case 32u: goto tr1851;
		case 48u: goto tr1851;
		case 64u: goto tr1851;
		case 80u: goto tr1851;
		case 96u: goto tr1851;
		case 112u: goto tr1851;
	}
	goto tr34;
tr1844:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
	goto st203;
st203:
	if ( ++p == pe )
		goto _test_eof203;
case 203:
#line 102008 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr1853;
		case 13u: goto tr1853;
		case 21u: goto tr1853;
		case 29u: goto tr1853;
		case 37u: goto tr1853;
		case 45u: goto tr1853;
		case 53u: goto tr1853;
		case 61u: goto tr1853;
		case 69u: goto tr1853;
		case 77u: goto tr1853;
		case 85u: goto tr1853;
		case 93u: goto tr1853;
		case 101u: goto tr1853;
		case 109u: goto tr1853;
		case 117u: goto tr1853;
		case 125u: goto tr1853;
		case 133u: goto tr1853;
		case 141u: goto tr1853;
		case 149u: goto tr1853;
		case 157u: goto tr1853;
		case 165u: goto tr1853;
		case 173u: goto tr1853;
		case 181u: goto tr1853;
		case 189u: goto tr1853;
		case 197u: goto tr1853;
		case 205u: goto tr1853;
		case 213u: goto tr1853;
		case 221u: goto tr1853;
		case 229u: goto tr1853;
		case 237u: goto tr1853;
		case 245u: goto tr1853;
		case 253u: goto tr1853;
	}
	goto tr1852;
tr1853:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st204;
tr1860:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st204;
tr1845:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st204;
tr1848:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st204;
st204:
	if ( ++p == pe )
		goto _test_eof204;
case 204:
#line 102098 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st205;
st205:
	if ( ++p == pe )
		goto _test_eof205;
case 205:
	goto st206;
st206:
	if ( ++p == pe )
		goto _test_eof206;
case 206:
	goto st207;
st207:
	if ( ++p == pe )
		goto _test_eof207;
case 207:
	goto tr1857;
tr1859:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st208;
tr1846:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st208;
st208:
	if ( ++p == pe )
		goto _test_eof208;
case 208:
#line 102144 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1858;
tr1847:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
	goto st209;
st209:
	if ( ++p == pe )
		goto _test_eof209;
case 209:
#line 102160 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1859;
tr1849:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
	goto st210;
st210:
	if ( ++p == pe )
		goto _test_eof210;
case 210:
#line 102176 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr1860;
tr1787:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st211;
st211:
	if ( ++p == pe )
		goto _test_eof211;
case 211:
#line 102188 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) == 162u )
		goto tr1861;
	goto tr34;
st212:
	if ( ++p == pe )
		goto _test_eof212;
case 212:
	switch( (*p) ) {
		case 64u: goto tr1862;
		case 72u: goto tr1862;
		case 80u: goto tr1862;
		case 88u: goto tr1862;
		case 96u: goto tr1862;
		case 104u: goto tr1862;
		case 112u: goto tr1862;
		case 120u: goto tr1863;
		case 124u: goto tr1864;
		case 192u: goto tr1865;
		case 200u: goto tr1865;
		case 208u: goto tr1865;
		case 216u: goto tr1865;
		case 224u: goto tr1865;
		case 232u: goto tr1865;
		case 240u: goto tr1865;
		case 248u: goto tr1865;
	}
	goto tr34;
tr1862:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st213;
st213:
	if ( ++p == pe )
		goto _test_eof213;
case 213:
#line 102226 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 1u: goto st214;
		case 2u: goto st215;
		case 144u: goto tr1868;
		case 145u: goto tr1869;
		case 146u: goto tr1870;
		case 147u: goto tr1871;
		case 148u: goto tr1872;
		case 149u: goto tr1873;
		case 150u: goto tr1874;
		case 151u: goto tr1875;
		case 152u: goto tr1876;
		case 153u: goto tr1877;
		case 154u: goto tr1878;
		case 155u: goto tr1879;
	}
	goto tr34;
st214:
	if ( ++p == pe )
		goto _test_eof214;
case 214:
	switch( (*p) ) {
		case 12u: goto tr1881;
		case 13u: goto tr1882;
		case 20u: goto tr1884;
		case 21u: goto tr1885;
		case 28u: goto tr1887;
		case 29u: goto tr1888;
		case 36u: goto tr1890;
		case 37u: goto tr1891;
		case 44u: goto tr1893;
		case 45u: goto tr1894;
		case 52u: goto tr1896;
		case 53u: goto tr1897;
		case 60u: goto tr1899;
		case 61u: goto tr1900;
		case 76u: goto tr1902;
		case 84u: goto tr1904;
		case 92u: goto tr1906;
		case 100u: goto tr1908;
		case 108u: goto tr1910;
		case 116u: goto tr1912;
		case 124u: goto tr1914;
		case 140u: goto tr1916;
		case 148u: goto tr1918;
		case 156u: goto tr1920;
		case 164u: goto tr1922;
		case 172u: goto tr1924;
		case 180u: goto tr1926;
		case 188u: goto tr1928;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr1883;
				} else if ( (*p) >= 8u )
					goto tr1880;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr1889;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1895;
				} else
					goto tr1892;
			} else
				goto tr1886;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1903;
				} else if ( (*p) >= 72u )
					goto tr1901;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr1907;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr1911;
				} else
					goto tr1909;
			} else
				goto tr1905;
		} else
			goto tr1898;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr1917;
				} else if ( (*p) >= 136u )
					goto tr1915;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr1921;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1925;
				} else
					goto tr1923;
			} else
				goto tr1919;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr1929;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr1931;
				} else
					goto tr1930;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr1933;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr1935;
				} else
					goto tr1934;
			} else
				goto tr1932;
		} else
			goto tr1927;
	} else
		goto tr1913;
	goto tr34;
st215:
	if ( ++p == pe )
		goto _test_eof215;
case 215:
	switch( (*p) ) {
		case 12u: goto tr1937;
		case 13u: goto tr1938;
		case 52u: goto tr1940;
		case 53u: goto tr1941;
		case 76u: goto tr1943;
		case 116u: goto tr1945;
		case 140u: goto tr1947;
		case 180u: goto tr1949;
	}
	if ( (*p) < 112u ) {
		if ( (*p) < 48u ) {
			if ( 8u <= (*p) && (*p) <= 15u )
				goto tr1936;
		} else if ( (*p) > 55u ) {
			if ( 72u <= (*p) && (*p) <= 79u )
				goto tr1942;
		} else
			goto tr1939;
	} else if ( (*p) > 119u ) {
		if ( (*p) < 176u ) {
			if ( 136u <= (*p) && (*p) <= 143u )
				goto tr1946;
		} else if ( (*p) > 183u ) {
			if ( (*p) > 207u ) {
				if ( 240u <= (*p) && (*p) <= 247u )
					goto tr1951;
			} else if ( (*p) >= 200u )
				goto tr1950;
		} else
			goto tr1948;
	} else
		goto tr1944;
	goto tr34;
tr1863:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st216;
st216:
	if ( ++p == pe )
		goto _test_eof216;
case 216:
#line 102410 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 1u: goto st214;
		case 2u: goto st215;
		case 18u: goto st217;
		case 128u: goto tr1953;
		case 129u: goto tr1954;
		case 130u: goto tr1955;
		case 131u: goto tr1956;
		case 144u: goto tr1868;
		case 145u: goto tr1869;
		case 146u: goto tr1870;
		case 147u: goto tr1871;
		case 148u: goto tr1872;
		case 149u: goto tr1873;
		case 150u: goto tr1874;
		case 151u: goto tr1875;
		case 152u: goto tr1876;
		case 153u: goto tr1877;
		case 154u: goto tr1878;
		case 155u: goto tr1879;
		case 193u: goto tr1957;
		case 194u: goto tr1958;
		case 195u: goto tr1959;
		case 198u: goto tr1960;
		case 199u: goto tr1961;
		case 203u: goto tr1962;
		case 209u: goto tr1963;
		case 210u: goto tr1964;
		case 211u: goto tr1965;
		case 214u: goto tr1966;
		case 215u: goto tr1967;
		case 219u: goto tr1968;
		case 225u: goto tr1969;
		case 226u: goto tr1970;
		case 227u: goto tr1971;
	}
	goto tr34;
st217:
	if ( ++p == pe )
		goto _test_eof217;
case 217:
	if ( (*p) > 199u ) {
		if ( 200u <= (*p) && (*p) <= 207u )
			goto tr1973;
	} else if ( (*p) >= 192u )
		goto tr1972;
	goto tr34;
tr1864:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st218;
st218:
	if ( ++p == pe )
		goto _test_eof218;
case 218:
#line 102468 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 128u: goto tr1974;
		case 129u: goto tr1975;
	}
	goto tr34;
tr1865:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st219;
st219:
	if ( ++p == pe )
		goto _test_eof219;
case 219:
#line 102484 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 144u: goto tr1976;
		case 145u: goto tr1977;
		case 146u: goto tr1978;
		case 147u: goto tr1979;
		case 148u: goto tr1980;
		case 149u: goto tr1981;
		case 150u: goto tr1982;
		case 151u: goto tr1983;
		case 152u: goto tr1984;
		case 153u: goto tr1985;
		case 154u: goto tr1986;
		case 155u: goto tr1987;
	}
	goto tr34;
tr1976:
#line 1949 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5282); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1977:
#line 1952 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5303); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1978:
#line 1950 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5289); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1979:
#line 1951 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5296); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1980:
#line 1958 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5346); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1981:
#line 1961 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5367); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1982:
#line 1959 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5353); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1983:
#line 1960 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5360); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1984:
#line 1954 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5318); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1985:
#line 1957 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5339); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1986:
#line 1955 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5325); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr1987:
#line 1956 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5332); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2148:
#line 2023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5886); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2149:
#line 2021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5866); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2155:
#line 1641 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2305); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2156:
#line 1639 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2290); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2157:
#line 1821 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4146); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2158:
#line 2025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5903); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2159:
#line 1627 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2176); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2160:
#line 1817 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4119); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2161:
#line 2013 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5801); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2162:
#line 1783 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3844); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2163:
#line 1674 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2626); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2164:
#line 1779 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3816); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2184:
#line 2022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5876); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2185:
#line 2020 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5856); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2191:
#line 1640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2298); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2192:
#line 1638 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2282); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2193:
#line 1820 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4140); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2194:
#line 2024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5896); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2195:
#line 1626 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2169); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2196:
#line 1816 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4112); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2197:
#line 2012 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5794); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2198:
#line 1782 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2199:
#line 1673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2619); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2200:
#line 1778 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3809); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2201:
#line 1992 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5618); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2202:
#line 1995 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5652); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2203:
#line 1993 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5629); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2204:
#line 1826 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4183); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2205:
#line 1852 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4406); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2206:
#line 1855 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4433); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2207:
#line 1853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4415); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2208:
#line 1828 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4203); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2209:
#line 1988 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5573); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2210:
#line 1991 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5607); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2211:
#line 1989 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5584); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2212:
#line 1825 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4173); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2213:
#line 1994 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5640); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2214:
#line 1990 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5595); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2218:
#line 1846 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4348); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2219:
#line 1849 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4375); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2220:
#line 1847 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4357); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2221:
#line 1767 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3705); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2222:
#line 1769 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3721); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2225:
#line 1630 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2197); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2226:
#line 1978 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5497); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2227:
#line 1975 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5475); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2228:
#line 1977 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5490); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2229:
#line 1831 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4227); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2230:
#line 1945 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5253); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2231:
#line 1984 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5541); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2232:
#line 1985 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5550); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2233:
#line 1924 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5056); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2234:
#line 1838 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4284); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2235:
#line 1834 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4250); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2236:
#line 1835 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4259); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2237:
#line 1918 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5008); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2238:
#line 1839 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4290); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2239:
#line 1840 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4297); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2240:
#line 1974 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5468); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2241:
#line 1973 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5461); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2242:
#line 1841 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4304); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2243:
#line 1942 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5228); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2244:
#line 1943 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5237); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2245:
#line 1982 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5525); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2246:
#line 1983 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5533); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2247:
#line 1923 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5048); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2248:
#line 1947 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5270); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2249:
#line 1832 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4234); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2250:
#line 1833 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4242); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2251:
#line 1917 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5000); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2252:
#line 1996 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5663); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2253:
#line 1972 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5454); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2254:
#line 1969 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5432); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2255:
#line 1971 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5447); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2256:
#line 1946 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5261); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2257:
#line 1914 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4975); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2258:
#line 1953 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5310); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2259:
#line 1979 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5504); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2260:
#line 1986 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5559); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2261:
#line 1980 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5511); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2262:
#line 1981 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5518); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2263:
#line 1829 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4213); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2264:
#line 1836 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4268); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2265:
#line 1830 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4220); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2276:
#line 1666 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2545); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
	goto st220;
tr2277:
#line 2010 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5777); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2278:
#line 1998 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5676); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2279:
#line 1629 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2190); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2280:
#line 1819 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4133); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2281:
#line 1667 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2555); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2282:
#line 2015 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5815); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2283:
#line 1785 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3858); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2284:
#line 1676 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2640); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2285:
#line 1781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3830); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2287:
#line 1665 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2535); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
	goto st220;
tr2288:
#line 2009 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5769); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2289:
#line 1628 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2183); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2290:
#line 1818 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4126); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2291:
#line 1664 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2525); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2292:
#line 2014 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5808); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2293:
#line 1784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3851); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2294:
#line 1675 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2633); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2295:
#line 1780 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3823); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2296:
#line 1768 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3713); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2297:
#line 1770 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3729); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2299:
#line 1631 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2207); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2300:
#line 2023 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5886); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2301:
#line 2021 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5866); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2303:
#line 1641 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2305); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2304:
#line 1639 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2290); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2305:
#line 1821 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4146); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2306:
#line 2025 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5903); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2307:
#line 1627 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2176); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2308:
#line 1817 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4119); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2309:
#line 2013 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5801); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2310:
#line 1783 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3844); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2311:
#line 1674 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2626); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2312:
#line 1779 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3816); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2315:
#line 2022 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5876); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2316:
#line 2020 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5856); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2318:
#line 1640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2298); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2319:
#line 1638 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2282); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2320:
#line 1820 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4140); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2321:
#line 2024 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5896); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2322:
#line 1626 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2169); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2323:
#line 1816 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4112); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2324:
#line 2012 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5794); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2325:
#line 1782 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3837); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2326:
#line 1673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2619); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2327:
#line 1778 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3809); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2328:
#line 1767 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3705); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2329:
#line 1769 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3721); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2332:
#line 1630 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2197); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2338:
#line 1768 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3713); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2339:
#line 1770 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3729); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2340:
#line 1631 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2207); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2401:
#line 2004 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5728); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2463:
#line 1015 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4292); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 304 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 445 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 586 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize32bit);
  }
	goto st220;
tr2490:
#line 1962 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5374); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2491:
#line 1887 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4722); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2492:
#line 1878 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4636); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2493:
#line 1880 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4653); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2494:
#line 1913 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4964); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2495:
#line 1895 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4795); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2496:
#line 1892 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4769); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2497:
#line 1894 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4786); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2498:
#line 1966 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5408); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2499:
#line 1968 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5424); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2500:
#line 1967 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5416); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2501:
#line 1941 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5218); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2502:
#line 1870 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4567); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2503:
#line 1869 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4557); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2504:
#line 1940 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5210); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2505:
#line 1848 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4366); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2506:
#line 1827 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4193); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2511:
#line 1854 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4424); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2512:
#line 1921 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5032); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2513:
#line 1922 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5040); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2514:
#line 1926 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5072); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2515:
#line 1925 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5064); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2516:
#line 1915 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4984); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2517:
#line 1916 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4992); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2518:
#line 1920 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5024); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2519:
#line 1919 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5016); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2520:
#line 1944 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 5245); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2521:
#line 1700 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2888); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2522:
#line 1720 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3146); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2523:
#line 1684 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2705); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2524:
#line 1686 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2729); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2525:
#line 1708 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2999); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2526:
#line 1710 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3023); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2527:
#line 1732 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3294); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2528:
#line 1734 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3320); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2529:
#line 1748 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3490); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2530:
#line 1750 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3516); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2531:
#line 1702 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2918); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2532:
#line 1722 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3176); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2533:
#line 1688 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2753); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2534:
#line 1690 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2777); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2535:
#line 1712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3047); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2536:
#line 1714 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3071); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2537:
#line 1736 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3346); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2538:
#line 1738 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3372); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2539:
#line 1752 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3542); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2540:
#line 1754 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3568); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2541:
#line 1704 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2948); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2542:
#line 1724 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3206); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2543:
#line 1692 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2801); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2544:
#line 1694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2825); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2545:
#line 1716 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3095); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2546:
#line 1718 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3119); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2547:
#line 1740 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3398); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2548:
#line 1742 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3424); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2549:
#line 1756 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3594); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2550:
#line 1758 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3620); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st220;
tr2552:
#line 1634 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2237); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2553:
#line 1635 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2245); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2554:
#line 1632 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2217); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2555:
#line 1633 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2225); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 592 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize128bit);
  }
	goto st220;
tr2563:
#line 1870 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4567); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2564:
#line 1869 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4557); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2569:
#line 1700 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2888); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2570:
#line 1720 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3146); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2571:
#line 1684 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2705); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2572:
#line 1708 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2999); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2573:
#line 1732 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3294); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2574:
#line 1748 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3490); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2575:
#line 1702 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2918); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2576:
#line 1722 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3176); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2577:
#line 1688 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2753); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2578:
#line 1712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3047); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2579:
#line 1736 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3346); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2580:
#line 1752 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3542); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2581:
#line 1704 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2948); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2582:
#line 1724 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3206); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2583:
#line 1692 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2801); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2584:
#line 1716 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3095); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2585:
#line 1740 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3398); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2586:
#line 1756 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3594); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2616:
#line 1699 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2873); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2617:
#line 1719 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3131); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2618:
#line 1683 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2693); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2619:
#line 1685 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2717); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2620:
#line 1707 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2987); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2621:
#line 1709 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3011); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2622:
#line 1731 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2623:
#line 1733 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3307); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2624:
#line 1747 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3477); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2625:
#line 1749 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3503); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2626:
#line 1701 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2903); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2627:
#line 1721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3161); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2628:
#line 1687 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2741); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2629:
#line 1689 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2765); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2630:
#line 1711 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3035); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2631:
#line 1713 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3059); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2632:
#line 1735 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3333); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2633:
#line 1737 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3359); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2634:
#line 1751 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3529); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2635:
#line 1753 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3555); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2636:
#line 1703 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2933); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2637:
#line 1723 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3191); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2638:
#line 1691 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2789); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2639:
#line 1693 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2813); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2640:
#line 1715 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3083); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2641:
#line 1717 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3107); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2642:
#line 1739 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3385); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2643:
#line 1741 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3411); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2644:
#line 1755 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3581); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st220;
tr2645:
#line 1757 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3607); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st220;
tr2646:
#line 1699 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2873); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2647:
#line 1719 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3131); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2648:
#line 1683 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2693); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2649:
#line 1707 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2987); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2650:
#line 1731 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3281); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2651:
#line 1747 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3477); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2652:
#line 1701 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2903); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2653:
#line 1721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3161); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2654:
#line 1687 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2741); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2655:
#line 1711 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3035); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2656:
#line 1735 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3333); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2657:
#line 1751 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3529); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2658:
#line 1703 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2933); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2659:
#line 1723 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3191); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2660:
#line 1691 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2789); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2661:
#line 1715 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3083); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2662:
#line 1739 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3385); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
tr2663:
#line 1755 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3581); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st220;
st220:
	if ( ++p == pe )
		goto _test_eof220;
case 220:
#line 109200 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1989;
		case 5u: goto tr1990;
		case 12u: goto tr1989;
		case 13u: goto tr1990;
		case 20u: goto tr1989;
		case 21u: goto tr1990;
		case 28u: goto tr1989;
		case 29u: goto tr1990;
		case 36u: goto tr1989;
		case 37u: goto tr1990;
		case 44u: goto tr1989;
		case 45u: goto tr1990;
		case 52u: goto tr1989;
		case 53u: goto tr1990;
		case 60u: goto tr1989;
		case 61u: goto tr1990;
		case 68u: goto tr1992;
		case 76u: goto tr1992;
		case 84u: goto tr1992;
		case 92u: goto tr1992;
		case 100u: goto tr1992;
		case 108u: goto tr1992;
		case 116u: goto tr1992;
		case 124u: goto tr1992;
		case 132u: goto tr1994;
		case 140u: goto tr1994;
		case 148u: goto tr1994;
		case 156u: goto tr1994;
		case 164u: goto tr1994;
		case 172u: goto tr1994;
		case 180u: goto tr1994;
		case 188u: goto tr1994;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1988;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1993;
	} else
		goto tr1991;
	goto tr1995;
st221:
	if ( ++p == pe )
		goto _test_eof221;
case 221:
	switch( (*p) ) {
		case 64u: goto tr1996;
		case 72u: goto tr1996;
		case 80u: goto tr1996;
		case 88u: goto tr1996;
		case 96u: goto tr1996;
		case 104u: goto tr1996;
		case 112u: goto tr1996;
		case 120u: goto tr1997;
	}
	goto tr34;
tr1996:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st222;
st222:
	if ( ++p == pe )
		goto _test_eof222;
case 222:
#line 109269 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) == 18u )
		goto st223;
	goto tr34;
st223:
	if ( ++p == pe )
		goto _test_eof223;
case 223:
	switch( (*p) ) {
		case 4u: goto tr2000;
		case 5u: goto tr2001;
		case 12u: goto tr2003;
		case 13u: goto tr2004;
		case 68u: goto tr2006;
		case 76u: goto tr2008;
		case 132u: goto tr2010;
		case 140u: goto tr2012;
	}
	if ( (*p) < 72u ) {
		if ( (*p) < 8u ) {
			if ( (*p) <= 7u )
				goto tr1999;
		} else if ( (*p) > 15u ) {
			if ( 64u <= (*p) && (*p) <= 71u )
				goto tr2005;
		} else
			goto tr2002;
	} else if ( (*p) > 79u ) {
		if ( (*p) < 136u ) {
			if ( 128u <= (*p) && (*p) <= 135u )
				goto tr2009;
		} else if ( (*p) > 143u ) {
			if ( (*p) > 199u ) {
				if ( 200u <= (*p) && (*p) <= 207u )
					goto tr2014;
			} else if ( (*p) >= 192u )
				goto tr2013;
		} else
			goto tr2011;
	} else
		goto tr2007;
	goto tr34;
tr1997:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st224;
st224:
	if ( ++p == pe )
		goto _test_eof224;
case 224:
#line 109321 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2015;
		case 18u: goto st223;
	}
	goto tr34;
tr4032:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1216 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 960); }
#line 277 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(0);
  }
#line 38 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        switch (disp_type) {
          case DISPNONE: instruction.rm.offset = 0; break;
          case DISP8: instruction.rm.offset = (uint64_t) *disp; break;
          case DISP16: instruction.rm.offset =
            (uint64_t) (disp[0] + 256U * disp[1]);
            break;
          case DISP32: instruction.rm.offset = (uint64_t)
            (disp[0] + 256U * (disp[1] + 256U * (disp[2] + 256U * (disp[3]))));
            break;
        }
        switch (imm_operand) {
          case IMMNONE: instruction.imm[0] = 0; break;
          case IMM2: instruction.imm[0] = imm[0] & 0x03; break;
          case IMM8: instruction.imm[0] = imm[0]; break;
          case IMM16: instruction.imm[0] = (uint64_t) (*imm + 256U * (imm[1]));
            break;
          case IMM32: instruction.imm[0] = (uint64_t)
            (imm[0] + 256U * (imm[1] + 256U * (imm[2] + 256U * (imm[3]))));
            break;
        }
        switch (imm2_operand) {
          case IMMNONE: instruction.imm[1] = 0; break;
          case IMM2: instruction.imm[1] = imm2[0] & 0x03; break;
          case IMM8: instruction.imm[1] = imm2[0]; break;
          case IMM16: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1]));
            break;
          case IMM32: instruction.imm[1] = (uint64_t)
            (imm2[0] + 256U * (imm2[1] + 256U * (imm2[2] + 256U * (imm2[3]))));
            break;
        }
        process_instruction(begin, p+1, &instruction, userdata);
    }
	goto st344;
st344:
	if ( ++p == pe )
		goto _test_eof344;
case 344:
#line 109388 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr3933;
		case 1u: goto tr3934;
		case 2u: goto tr3935;
		case 3u: goto tr3936;
		case 4u: goto tr3937;
		case 5u: goto tr3938;
		case 8u: goto tr3939;
		case 9u: goto tr3940;
		case 10u: goto tr3941;
		case 11u: goto tr3942;
		case 12u: goto tr3943;
		case 13u: goto tr3944;
		case 15u: goto tr3945;
		case 16u: goto tr3946;
		case 17u: goto tr3947;
		case 18u: goto tr3948;
		case 19u: goto tr3949;
		case 20u: goto tr3950;
		case 21u: goto tr3951;
		case 24u: goto tr3952;
		case 25u: goto tr3953;
		case 26u: goto tr3954;
		case 27u: goto tr3955;
		case 28u: goto tr3956;
		case 29u: goto tr3957;
		case 32u: goto tr3958;
		case 33u: goto tr3959;
		case 34u: goto tr3960;
		case 35u: goto tr3961;
		case 36u: goto tr3962;
		case 37u: goto tr3963;
		case 40u: goto tr3964;
		case 41u: goto tr3965;
		case 42u: goto tr3966;
		case 43u: goto tr3967;
		case 44u: goto tr3968;
		case 45u: goto tr3969;
		case 46u: goto tr3970;
		case 48u: goto tr3971;
		case 49u: goto tr3972;
		case 50u: goto tr3973;
		case 51u: goto tr3974;
		case 52u: goto tr3975;
		case 53u: goto tr3976;
		case 56u: goto tr3977;
		case 57u: goto tr3978;
		case 58u: goto tr3979;
		case 59u: goto tr3980;
		case 60u: goto tr3981;
		case 61u: goto tr3982;
		case 62u: goto tr3983;
		case 102u: goto tr3988;
		case 104u: goto tr3989;
		case 105u: goto tr3990;
		case 106u: goto tr3991;
		case 107u: goto tr3992;
		case 108u: goto tr3993;
		case 109u: goto tr3994;
		case 110u: goto tr3995;
		case 111u: goto tr3996;
		case 112u: goto tr3997;
		case 113u: goto tr3998;
		case 114u: goto tr3999;
		case 115u: goto tr4000;
		case 116u: goto tr4001;
		case 117u: goto tr4002;
		case 118u: goto tr4003;
		case 119u: goto tr4004;
		case 120u: goto tr4005;
		case 121u: goto tr4006;
		case 122u: goto tr4007;
		case 123u: goto tr4008;
		case 124u: goto tr4009;
		case 125u: goto tr4010;
		case 126u: goto tr4011;
		case 127u: goto tr4012;
		case 128u: goto tr4013;
		case 129u: goto tr4014;
		case 131u: goto tr4015;
		case 132u: goto tr4016;
		case 133u: goto tr4017;
		case 134u: goto tr4018;
		case 135u: goto tr4019;
		case 136u: goto tr4020;
		case 137u: goto tr4021;
		case 138u: goto tr4022;
		case 139u: goto tr4023;
		case 140u: goto tr4024;
		case 141u: goto tr4025;
		case 142u: goto tr4026;
		case 143u: goto tr4027;
		case 144u: goto tr4028;
		case 152u: goto tr4030;
		case 153u: goto tr4031;
		case 155u: goto tr4032;
		case 156u: goto tr4033;
		case 157u: goto tr4034;
		case 158u: goto tr4035;
		case 159u: goto tr4036;
		case 160u: goto tr4037;
		case 161u: goto tr4038;
		case 162u: goto tr4039;
		case 163u: goto tr4040;
		case 164u: goto tr4041;
		case 165u: goto tr4042;
		case 166u: goto tr4043;
		case 167u: goto tr4044;
		case 168u: goto tr4045;
		case 169u: goto tr4046;
		case 170u: goto tr4047;
		case 171u: goto tr4048;
		case 172u: goto tr4049;
		case 173u: goto tr4050;
		case 174u: goto tr4051;
		case 175u: goto tr4052;
		case 192u: goto tr4055;
		case 193u: goto tr4056;
		case 194u: goto tr4057;
		case 195u: goto tr4058;
		case 196u: goto tr4059;
		case 197u: goto tr4060;
		case 198u: goto tr4061;
		case 199u: goto tr4062;
		case 200u: goto tr4063;
		case 201u: goto tr4064;
		case 202u: goto tr4065;
		case 203u: goto tr4066;
		case 204u: goto tr4067;
		case 205u: goto tr4068;
		case 207u: goto tr4069;
		case 208u: goto tr4070;
		case 209u: goto tr4071;
		case 210u: goto tr4072;
		case 211u: goto tr4073;
		case 215u: goto tr4074;
		case 216u: goto tr4075;
		case 217u: goto tr4114;
		case 218u: goto tr4077;
		case 219u: goto tr4115;
		case 220u: goto tr4079;
		case 221u: goto tr4116;
		case 222u: goto tr4081;
		case 223u: goto tr4117;
		case 224u: goto tr4083;
		case 225u: goto tr4084;
		case 226u: goto tr4085;
		case 227u: goto tr4086;
		case 228u: goto tr4087;
		case 229u: goto tr4088;
		case 230u: goto tr4089;
		case 231u: goto tr4090;
		case 232u: goto tr4091;
		case 233u: goto tr4092;
		case 235u: goto tr4093;
		case 236u: goto tr4094;
		case 237u: goto tr4095;
		case 238u: goto tr4096;
		case 239u: goto tr4097;
		case 240u: goto tr4098;
		case 241u: goto tr4099;
		case 242u: goto tr4100;
		case 243u: goto tr4101;
		case 244u: goto tr4102;
		case 245u: goto tr4103;
		case 246u: goto tr4104;
		case 247u: goto tr4105;
		case 248u: goto tr4106;
		case 249u: goto tr4107;
		case 250u: goto tr4108;
		case 251u: goto tr4109;
		case 252u: goto tr4110;
		case 253u: goto tr4111;
		case 254u: goto tr4112;
		case 255u: goto tr4113;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 72u ) {
			if ( 64u <= (*p) && (*p) <= 71u )
				goto tr3984;
		} else if ( (*p) > 79u ) {
			if ( 80u <= (*p) && (*p) <= 87u )
				goto tr3986;
		} else
			goto tr3985;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 176u ) {
			if ( 145u <= (*p) && (*p) <= 151u )
				goto tr4029;
		} else if ( (*p) > 183u ) {
			if ( 184u <= (*p) && (*p) <= 191u )
				goto tr4054;
		} else
			goto tr4053;
	} else
		goto tr3987;
	goto tr34;
tr4055:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st225;
st225:
	if ( ++p == pe )
		goto _test_eof225;
case 225:
#line 109606 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2017;
		case 5u: goto tr2018;
		case 12u: goto tr2020;
		case 13u: goto tr2021;
		case 20u: goto tr2023;
		case 21u: goto tr2024;
		case 28u: goto tr2026;
		case 29u: goto tr2027;
		case 36u: goto tr2029;
		case 37u: goto tr2030;
		case 44u: goto tr2032;
		case 45u: goto tr2033;
		case 60u: goto tr2035;
		case 61u: goto tr2036;
		case 68u: goto tr2038;
		case 76u: goto tr2040;
		case 84u: goto tr2042;
		case 92u: goto tr2044;
		case 100u: goto tr2046;
		case 108u: goto tr2048;
		case 124u: goto tr2050;
		case 132u: goto tr2052;
		case 140u: goto tr2054;
		case 148u: goto tr2056;
		case 156u: goto tr2058;
		case 164u: goto tr2060;
		case 172u: goto tr2062;
		case 188u: goto tr2064;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr2019;
				} else
					goto tr2016;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr2025;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr2031;
				} else
					goto tr2028;
			} else
				goto tr2022;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr2039;
				} else if ( (*p) >= 64u )
					goto tr2037;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr2043;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr2047;
				} else
					goto tr2045;
			} else
				goto tr2041;
		} else
			goto tr2034;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr2053;
				} else if ( (*p) >= 128u )
					goto tr2051;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr2057;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr2061;
				} else
					goto tr2059;
			} else
				goto tr2055;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr2065;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr2067;
				} else
					goto tr2066;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr2069;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr2071;
				} else
					goto tr2070;
			} else
				goto tr2068;
		} else
			goto tr2063;
	} else
		goto tr2049;
	goto tr34;
tr4056:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st226;
st226:
	if ( ++p == pe )
		goto _test_eof226;
case 226:
#line 109741 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2073;
		case 5u: goto tr2074;
		case 12u: goto tr2076;
		case 13u: goto tr2077;
		case 20u: goto tr2079;
		case 21u: goto tr2080;
		case 28u: goto tr2082;
		case 29u: goto tr2083;
		case 36u: goto tr2085;
		case 37u: goto tr2086;
		case 44u: goto tr2088;
		case 45u: goto tr2089;
		case 60u: goto tr2091;
		case 61u: goto tr2092;
		case 68u: goto tr2094;
		case 76u: goto tr2096;
		case 84u: goto tr2098;
		case 92u: goto tr2100;
		case 100u: goto tr2102;
		case 108u: goto tr2104;
		case 124u: goto tr2106;
		case 132u: goto tr2108;
		case 140u: goto tr2110;
		case 148u: goto tr2112;
		case 156u: goto tr2114;
		case 164u: goto tr2116;
		case 172u: goto tr2118;
		case 188u: goto tr2120;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr2075;
				} else
					goto tr2072;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr2081;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr2087;
				} else
					goto tr2084;
			} else
				goto tr2078;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr2095;
				} else if ( (*p) >= 64u )
					goto tr2093;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr2099;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr2103;
				} else
					goto tr2101;
			} else
				goto tr2097;
		} else
			goto tr2090;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr2109;
				} else if ( (*p) >= 128u )
					goto tr2107;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr2113;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr2117;
				} else
					goto tr2115;
			} else
				goto tr2111;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr2121;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr2123;
				} else
					goto tr2122;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr2125;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr2127;
				} else
					goto tr2126;
			} else
				goto tr2124;
		} else
			goto tr2119;
	} else
		goto tr2105;
	goto tr34;
tr4059:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st227;
st227:
	if ( ++p == pe )
		goto _test_eof227;
case 227:
#line 109876 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 225u: goto st228;
		case 226u: goto st256;
		case 227u: goto st266;
	}
	goto tr34;
st228:
	if ( ++p == pe )
		goto _test_eof228;
case 228:
	switch( (*p) ) {
		case 65u: goto tr2132;
		case 66u: goto tr2133;
		case 67u: goto tr2134;
		case 68u: goto tr2135;
		case 69u: goto tr2136;
		case 70u: goto tr2137;
		case 71u: goto tr2138;
		case 73u: goto tr2132;
		case 74u: goto tr2133;
		case 75u: goto tr2134;
		case 76u: goto tr2135;
		case 77u: goto tr2136;
		case 78u: goto tr2137;
		case 79u: goto tr2138;
		case 81u: goto tr2132;
		case 82u: goto tr2133;
		case 83u: goto tr2134;
		case 84u: goto tr2135;
		case 85u: goto tr2136;
		case 86u: goto tr2137;
		case 87u: goto tr2138;
		case 89u: goto tr2132;
		case 90u: goto tr2133;
		case 91u: goto tr2134;
		case 92u: goto tr2135;
		case 93u: goto tr2136;
		case 94u: goto tr2137;
		case 95u: goto tr2138;
		case 97u: goto tr2132;
		case 98u: goto tr2133;
		case 99u: goto tr2134;
		case 100u: goto tr2135;
		case 101u: goto tr2136;
		case 102u: goto tr2137;
		case 103u: goto tr2138;
		case 105u: goto tr2132;
		case 106u: goto tr2133;
		case 107u: goto tr2134;
		case 108u: goto tr2135;
		case 109u: goto tr2136;
		case 110u: goto tr2137;
		case 111u: goto tr2138;
		case 113u: goto tr2132;
		case 114u: goto tr2133;
		case 115u: goto tr2134;
		case 116u: goto tr2135;
		case 117u: goto tr2136;
		case 118u: goto tr2137;
		case 119u: goto tr2138;
		case 120u: goto tr2139;
		case 121u: goto tr2140;
		case 122u: goto tr2141;
		case 123u: goto tr2142;
		case 124u: goto tr2143;
		case 125u: goto tr2144;
		case 126u: goto tr2145;
		case 127u: goto tr2146;
	}
	if ( 64u <= (*p) && (*p) <= 112u )
		goto tr2131;
	goto tr34;
tr2131:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st229;
tr2845:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st229;
st229:
	if ( ++p == pe )
		goto _test_eof229;
case 229:
#line 109966 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 18u: goto st230;
		case 20u: goto tr2148;
		case 21u: goto tr2149;
		case 22u: goto st231;
		case 23u: goto tr2151;
		case 46u: goto tr2152;
		case 47u: goto tr2153;
		case 81u: goto tr2154;
		case 84u: goto tr2155;
		case 85u: goto tr2156;
		case 86u: goto tr2157;
		case 87u: goto tr2158;
		case 88u: goto tr2159;
		case 89u: goto tr2160;
		case 92u: goto tr2161;
		case 93u: goto tr2162;
		case 94u: goto tr2163;
		case 95u: goto tr2164;
		case 194u: goto tr2165;
		case 198u: goto tr2166;
	}
	goto tr34;
st230:
	if ( ++p == pe )
		goto _test_eof230;
case 230:
	switch( (*p) ) {
		case 4u: goto tr2168;
		case 5u: goto tr2169;
		case 12u: goto tr2168;
		case 13u: goto tr2169;
		case 20u: goto tr2168;
		case 21u: goto tr2169;
		case 28u: goto tr2168;
		case 29u: goto tr2169;
		case 36u: goto tr2168;
		case 37u: goto tr2169;
		case 44u: goto tr2168;
		case 45u: goto tr2169;
		case 52u: goto tr2168;
		case 53u: goto tr2169;
		case 60u: goto tr2168;
		case 61u: goto tr2169;
		case 68u: goto tr2171;
		case 76u: goto tr2171;
		case 84u: goto tr2171;
		case 92u: goto tr2171;
		case 100u: goto tr2171;
		case 108u: goto tr2171;
		case 116u: goto tr2171;
		case 124u: goto tr2171;
		case 132u: goto tr2173;
		case 140u: goto tr2173;
		case 148u: goto tr2173;
		case 156u: goto tr2173;
		case 164u: goto tr2173;
		case 172u: goto tr2173;
		case 180u: goto tr2173;
		case 188u: goto tr2173;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2167;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2172;
	} else
		goto tr2170;
	goto tr2174;
st231:
	if ( ++p == pe )
		goto _test_eof231;
case 231:
	switch( (*p) ) {
		case 4u: goto tr2176;
		case 5u: goto tr2177;
		case 12u: goto tr2176;
		case 13u: goto tr2177;
		case 20u: goto tr2176;
		case 21u: goto tr2177;
		case 28u: goto tr2176;
		case 29u: goto tr2177;
		case 36u: goto tr2176;
		case 37u: goto tr2177;
		case 44u: goto tr2176;
		case 45u: goto tr2177;
		case 52u: goto tr2176;
		case 53u: goto tr2177;
		case 60u: goto tr2176;
		case 61u: goto tr2177;
		case 68u: goto tr2179;
		case 76u: goto tr2179;
		case 84u: goto tr2179;
		case 92u: goto tr2179;
		case 100u: goto tr2179;
		case 108u: goto tr2179;
		case 116u: goto tr2179;
		case 124u: goto tr2179;
		case 132u: goto tr2181;
		case 140u: goto tr2181;
		case 148u: goto tr2181;
		case 156u: goto tr2181;
		case 164u: goto tr2181;
		case 172u: goto tr2181;
		case 180u: goto tr2181;
		case 188u: goto tr2181;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2175;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2180;
	} else
		goto tr2178;
	goto tr2182;
tr2132:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st232;
tr2846:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st232;
st232:
	if ( ++p == pe )
		goto _test_eof232;
case 232:
#line 110101 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 18u: goto tr2183;
		case 20u: goto tr2184;
		case 21u: goto tr2185;
		case 22u: goto tr2186;
		case 23u: goto tr2187;
		case 46u: goto tr2188;
		case 47u: goto tr2189;
		case 81u: goto tr2190;
		case 84u: goto tr2191;
		case 85u: goto tr2192;
		case 86u: goto tr2193;
		case 87u: goto tr2194;
		case 88u: goto tr2195;
		case 89u: goto tr2196;
		case 92u: goto tr2197;
		case 93u: goto tr2198;
		case 94u: goto tr2199;
		case 95u: goto tr2200;
		case 96u: goto tr2201;
		case 97u: goto tr2202;
		case 98u: goto tr2203;
		case 99u: goto tr2204;
		case 100u: goto tr2205;
		case 101u: goto tr2206;
		case 102u: goto tr2207;
		case 103u: goto tr2208;
		case 104u: goto tr2209;
		case 105u: goto tr2210;
		case 106u: goto tr2211;
		case 107u: goto tr2212;
		case 108u: goto tr2213;
		case 109u: goto tr2214;
		case 113u: goto st234;
		case 114u: goto st235;
		case 115u: goto st236;
		case 116u: goto tr2218;
		case 117u: goto tr2219;
		case 118u: goto tr2220;
		case 124u: goto tr2221;
		case 125u: goto tr2222;
		case 194u: goto tr2223;
		case 198u: goto tr2224;
		case 208u: goto tr2225;
		case 209u: goto tr2226;
		case 210u: goto tr2227;
		case 211u: goto tr2228;
		case 212u: goto tr2229;
		case 213u: goto tr2230;
		case 216u: goto tr2231;
		case 217u: goto tr2232;
		case 218u: goto tr2233;
		case 219u: goto tr2234;
		case 220u: goto tr2235;
		case 221u: goto tr2236;
		case 222u: goto tr2237;
		case 223u: goto tr2238;
		case 224u: goto tr2239;
		case 225u: goto tr2240;
		case 226u: goto tr2241;
		case 227u: goto tr2242;
		case 228u: goto tr2243;
		case 229u: goto tr2244;
		case 232u: goto tr2245;
		case 233u: goto tr2246;
		case 234u: goto tr2247;
		case 235u: goto tr2248;
		case 236u: goto tr2249;
		case 237u: goto tr2250;
		case 238u: goto tr2251;
		case 239u: goto tr2252;
		case 241u: goto tr2253;
		case 242u: goto tr2254;
		case 243u: goto tr2255;
		case 244u: goto tr2256;
		case 245u: goto tr2257;
		case 246u: goto tr2258;
		case 248u: goto tr2259;
		case 249u: goto tr2260;
		case 250u: goto tr2261;
		case 251u: goto tr2262;
		case 252u: goto tr2263;
		case 253u: goto tr2264;
		case 254u: goto tr2265;
	}
	goto tr34;
tr2183:
#line 1798 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3961); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize128bit);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
	goto st233;
tr2186:
#line 1795 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3936); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 589 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize64bit);
  }
	goto st233;
tr2507:
#line 1777 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3798); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st233;
tr2508:
#line 1776 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3787); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st233;
tr2565:
#line 1777 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3798); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st233;
tr2566:
#line 1776 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3787); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st233;
st233:
	if ( ++p == pe )
		goto _test_eof233;
case 233:
#line 110336 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr1989;
		case 5u: goto tr1990;
		case 12u: goto tr1989;
		case 13u: goto tr1990;
		case 20u: goto tr1989;
		case 21u: goto tr1990;
		case 28u: goto tr1989;
		case 29u: goto tr1990;
		case 36u: goto tr1989;
		case 37u: goto tr1990;
		case 44u: goto tr1989;
		case 45u: goto tr1990;
		case 52u: goto tr1989;
		case 53u: goto tr1990;
		case 60u: goto tr1989;
		case 61u: goto tr1990;
		case 68u: goto tr1992;
		case 76u: goto tr1992;
		case 84u: goto tr1992;
		case 92u: goto tr1992;
		case 100u: goto tr1992;
		case 108u: goto tr1992;
		case 116u: goto tr1992;
		case 124u: goto tr1992;
		case 132u: goto tr1994;
		case 140u: goto tr1994;
		case 148u: goto tr1994;
		case 156u: goto tr1994;
		case 164u: goto tr1994;
		case 172u: goto tr1994;
		case 180u: goto tr1994;
		case 188u: goto tr1994;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr1988;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr1993;
	} else
		goto tr1991;
	goto tr34;
st234:
	if ( ++p == pe )
		goto _test_eof234;
case 234:
	if ( (*p) < 224u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr2266;
	} else if ( (*p) > 231u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr2268;
	} else
		goto tr2267;
	goto tr34;
st235:
	if ( ++p == pe )
		goto _test_eof235;
case 235:
	if ( (*p) < 224u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr2269;
	} else if ( (*p) > 231u ) {
		if ( 240u <= (*p) && (*p) <= 247u )
			goto tr2271;
	} else
		goto tr2270;
	goto tr34;
st236:
	if ( ++p == pe )
		goto _test_eof236;
case 236:
	if ( (*p) < 216u ) {
		if ( 208u <= (*p) && (*p) <= 215u )
			goto tr2272;
	} else if ( (*p) > 223u ) {
		if ( (*p) > 247u ) {
			if ( 248u <= (*p) )
				goto tr2275;
		} else if ( (*p) >= 240u )
			goto tr2274;
	} else
		goto tr2273;
	goto tr34;
tr2133:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st237;
st237:
	if ( ++p == pe )
		goto _test_eof237;
case 237:
#line 110432 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 42u: goto tr2276;
		case 81u: goto tr2277;
		case 83u: goto tr2278;
		case 88u: goto tr2279;
		case 89u: goto tr2280;
		case 90u: goto tr2281;
		case 92u: goto tr2282;
		case 93u: goto tr2283;
		case 94u: goto tr2284;
		case 95u: goto tr2285;
		case 194u: goto tr2286;
	}
	goto tr34;
tr2134:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st238;
st238:
	if ( ++p == pe )
		goto _test_eof238;
case 238:
#line 110457 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 42u: goto tr2287;
		case 81u: goto tr2288;
		case 88u: goto tr2289;
		case 89u: goto tr2290;
		case 90u: goto tr2291;
		case 92u: goto tr2292;
		case 93u: goto tr2293;
		case 94u: goto tr2294;
		case 95u: goto tr2295;
		case 124u: goto tr2296;
		case 125u: goto tr2297;
		case 194u: goto tr2298;
		case 208u: goto tr2299;
	}
	goto tr34;
tr2135:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st239;
tr2849:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st239;
st239:
	if ( ++p == pe )
		goto _test_eof239;
case 239:
#line 110491 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 20u: goto tr2300;
		case 21u: goto tr2301;
		case 81u: goto tr2302;
		case 84u: goto tr2303;
		case 85u: goto tr2304;
		case 86u: goto tr2305;
		case 87u: goto tr2306;
		case 88u: goto tr2307;
		case 89u: goto tr2308;
		case 92u: goto tr2309;
		case 93u: goto tr2310;
		case 94u: goto tr2311;
		case 95u: goto tr2312;
		case 194u: goto tr2313;
		case 198u: goto tr2314;
	}
	goto tr34;
tr2136:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st240;
tr2850:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st240;
st240:
	if ( ++p == pe )
		goto _test_eof240;
case 240:
#line 110527 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 20u: goto tr2315;
		case 21u: goto tr2316;
		case 81u: goto tr2317;
		case 84u: goto tr2318;
		case 85u: goto tr2319;
		case 86u: goto tr2320;
		case 87u: goto tr2321;
		case 88u: goto tr2322;
		case 89u: goto tr2323;
		case 92u: goto tr2324;
		case 93u: goto tr2325;
		case 94u: goto tr2326;
		case 95u: goto tr2327;
		case 124u: goto tr2328;
		case 125u: goto tr2329;
		case 194u: goto tr2330;
		case 198u: goto tr2331;
		case 208u: goto tr2332;
	}
	goto tr34;
tr2137:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st241;
tr2851:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st241;
st241:
	if ( ++p == pe )
		goto _test_eof241;
case 241:
#line 110566 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2333;
		case 17u: goto tr2334;
	}
	goto tr34;
tr2333:
#line 1810 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4067); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st242;
tr2336:
#line 1807 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4040); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st242;
st242:
	if ( ++p == pe )
		goto _test_eof242;
case 242:
#line 110624 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr1995;
	goto tr34;
tr2334:
#line 1810 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4067); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 460 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize32bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 601 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize32bit);
  }
	goto st243;
tr2337:
#line 1807 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4040); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 322 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize64bit);
  }
#line 463 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandFloatSize64bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 604 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandFloatSize64bit);
  }
	goto st243;
st243:
	if ( ++p == pe )
		goto _test_eof243;
case 243:
#line 110680 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr2335;
	goto tr34;
tr2138:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st244;
tr2852:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st244;
st244:
	if ( ++p == pe )
		goto _test_eof244;
case 244:
#line 110701 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2336;
		case 17u: goto tr2337;
		case 124u: goto tr2338;
		case 125u: goto tr2339;
		case 208u: goto tr2340;
	}
	goto tr34;
tr2139:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st245;
tr2853:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st245;
st245:
	if ( ++p == pe )
		goto _test_eof245;
case 245:
#line 110727 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2341;
		case 17u: goto tr2342;
		case 18u: goto st230;
		case 19u: goto tr2343;
		case 20u: goto tr2148;
		case 21u: goto tr2149;
		case 22u: goto st231;
		case 23u: goto tr2151;
		case 40u: goto tr2344;
		case 41u: goto tr2345;
		case 43u: goto tr2346;
		case 46u: goto tr2152;
		case 47u: goto tr2153;
		case 80u: goto tr2347;
		case 81u: goto tr2154;
		case 82u: goto tr2348;
		case 83u: goto tr2349;
		case 84u: goto tr2155;
		case 85u: goto tr2156;
		case 86u: goto tr2157;
		case 87u: goto tr2158;
		case 88u: goto tr2159;
		case 89u: goto tr2160;
		case 90u: goto tr2350;
		case 91u: goto tr2351;
		case 92u: goto tr2161;
		case 93u: goto tr2162;
		case 94u: goto tr2163;
		case 95u: goto tr2164;
		case 119u: goto tr2352;
		case 174u: goto st246;
		case 194u: goto tr2165;
		case 198u: goto tr2166;
	}
	goto tr34;
st246:
	if ( ++p == pe )
		goto _test_eof246;
case 246:
	switch( (*p) ) {
		case 20u: goto tr2355;
		case 21u: goto tr2356;
		case 28u: goto tr2358;
		case 29u: goto tr2359;
		case 84u: goto tr2361;
		case 92u: goto tr2363;
		case 148u: goto tr2365;
		case 156u: goto tr2367;
	}
	if ( (*p) < 80u ) {
		if ( (*p) > 23u ) {
			if ( 24u <= (*p) && (*p) <= 31u )
				goto tr2357;
		} else if ( (*p) >= 16u )
			goto tr2354;
	} else if ( (*p) > 87u ) {
		if ( (*p) < 144u ) {
			if ( 88u <= (*p) && (*p) <= 95u )
				goto tr2362;
		} else if ( (*p) > 151u ) {
			if ( 152u <= (*p) && (*p) <= 159u )
				goto tr2366;
		} else
			goto tr2364;
	} else
		goto tr2360;
	goto tr34;
tr2140:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st247;
tr2854:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st247;
st247:
	if ( ++p == pe )
		goto _test_eof247;
case 247:
#line 110813 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2368;
		case 17u: goto tr2369;
		case 18u: goto tr2183;
		case 19u: goto tr2370;
		case 20u: goto tr2184;
		case 21u: goto tr2185;
		case 22u: goto tr2186;
		case 23u: goto tr2187;
		case 40u: goto tr2371;
		case 41u: goto tr2372;
		case 43u: goto tr2373;
		case 46u: goto tr2188;
		case 47u: goto tr2189;
		case 80u: goto tr2374;
		case 81u: goto tr2190;
		case 84u: goto tr2191;
		case 85u: goto tr2192;
		case 86u: goto tr2193;
		case 87u: goto tr2194;
		case 88u: goto tr2195;
		case 89u: goto tr2196;
		case 90u: goto tr2375;
		case 91u: goto tr2376;
		case 92u: goto tr2197;
		case 93u: goto tr2198;
		case 94u: goto tr2199;
		case 95u: goto tr2200;
		case 96u: goto tr2201;
		case 97u: goto tr2202;
		case 98u: goto tr2203;
		case 99u: goto tr2204;
		case 100u: goto tr2205;
		case 101u: goto tr2206;
		case 102u: goto tr2207;
		case 103u: goto tr2208;
		case 104u: goto tr2209;
		case 105u: goto tr2210;
		case 106u: goto tr2211;
		case 107u: goto tr2212;
		case 108u: goto tr2213;
		case 109u: goto tr2214;
		case 110u: goto tr2377;
		case 111u: goto tr2378;
		case 112u: goto tr2379;
		case 113u: goto st234;
		case 114u: goto st235;
		case 115u: goto st236;
		case 116u: goto tr2218;
		case 117u: goto tr2219;
		case 118u: goto tr2220;
		case 124u: goto tr2221;
		case 125u: goto tr2222;
		case 127u: goto tr2380;
		case 194u: goto tr2223;
		case 196u: goto st248;
		case 197u: goto tr2382;
		case 198u: goto tr2224;
		case 208u: goto tr2225;
		case 209u: goto tr2226;
		case 210u: goto tr2227;
		case 211u: goto tr2228;
		case 212u: goto tr2229;
		case 213u: goto tr2230;
		case 215u: goto tr2383;
		case 216u: goto tr2231;
		case 217u: goto tr2232;
		case 218u: goto tr2233;
		case 219u: goto tr2234;
		case 220u: goto tr2235;
		case 221u: goto tr2236;
		case 222u: goto tr2237;
		case 223u: goto tr2238;
		case 224u: goto tr2239;
		case 225u: goto tr2240;
		case 226u: goto tr2241;
		case 227u: goto tr2242;
		case 228u: goto tr2243;
		case 229u: goto tr2244;
		case 230u: goto tr2384;
		case 231u: goto tr2385;
		case 232u: goto tr2245;
		case 233u: goto tr2246;
		case 234u: goto tr2247;
		case 235u: goto tr2248;
		case 236u: goto tr2249;
		case 237u: goto tr2250;
		case 238u: goto tr2251;
		case 239u: goto tr2252;
		case 241u: goto tr2253;
		case 242u: goto tr2254;
		case 243u: goto tr2255;
		case 244u: goto tr2256;
		case 245u: goto tr2257;
		case 246u: goto tr2258;
		case 247u: goto tr2386;
		case 248u: goto tr2259;
		case 249u: goto tr2260;
		case 250u: goto tr2261;
		case 251u: goto tr2262;
		case 252u: goto tr2263;
		case 253u: goto tr2264;
		case 254u: goto tr2265;
	}
	goto tr34;
st248:
	if ( ++p == pe )
		goto _test_eof248;
case 248:
	switch( (*p) ) {
		case 4u: goto tr2388;
		case 5u: goto tr2389;
		case 12u: goto tr2388;
		case 13u: goto tr2389;
		case 20u: goto tr2388;
		case 21u: goto tr2389;
		case 28u: goto tr2388;
		case 29u: goto tr2389;
		case 36u: goto tr2388;
		case 37u: goto tr2389;
		case 44u: goto tr2388;
		case 45u: goto tr2389;
		case 52u: goto tr2388;
		case 53u: goto tr2389;
		case 60u: goto tr2388;
		case 61u: goto tr2389;
		case 68u: goto tr2391;
		case 76u: goto tr2391;
		case 84u: goto tr2391;
		case 92u: goto tr2391;
		case 100u: goto tr2391;
		case 108u: goto tr2391;
		case 116u: goto tr2391;
		case 124u: goto tr2391;
		case 132u: goto tr2393;
		case 140u: goto tr2393;
		case 148u: goto tr2393;
		case 156u: goto tr2393;
		case 164u: goto tr2393;
		case 172u: goto tr2393;
		case 180u: goto tr2393;
		case 188u: goto tr2393;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2387;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2392;
	} else
		goto tr2390;
	goto tr2394;
tr2141:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st249;
st249:
	if ( ++p == pe )
		goto _test_eof249;
case 249:
#line 110976 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2395;
		case 17u: goto tr2396;
		case 18u: goto tr2397;
		case 22u: goto tr2398;
		case 42u: goto tr2276;
		case 44u: goto tr2399;
		case 45u: goto tr2400;
		case 81u: goto tr2277;
		case 82u: goto tr2401;
		case 83u: goto tr2278;
		case 88u: goto tr2279;
		case 89u: goto tr2280;
		case 90u: goto tr2281;
		case 91u: goto tr2402;
		case 92u: goto tr2282;
		case 93u: goto tr2283;
		case 94u: goto tr2284;
		case 95u: goto tr2285;
		case 111u: goto tr2403;
		case 112u: goto tr2404;
		case 126u: goto tr2405;
		case 127u: goto tr2406;
		case 194u: goto tr2286;
		case 230u: goto tr2407;
	}
	goto tr34;
tr2142:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st250;
st250:
	if ( ++p == pe )
		goto _test_eof250;
case 250:
#line 111014 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2408;
		case 17u: goto tr2409;
		case 18u: goto tr2410;
		case 42u: goto tr2287;
		case 44u: goto tr2411;
		case 45u: goto tr2412;
		case 81u: goto tr2288;
		case 88u: goto tr2289;
		case 89u: goto tr2290;
		case 90u: goto tr2291;
		case 92u: goto tr2292;
		case 93u: goto tr2293;
		case 94u: goto tr2294;
		case 95u: goto tr2295;
		case 112u: goto tr2413;
		case 124u: goto tr2296;
		case 125u: goto tr2297;
		case 194u: goto tr2298;
		case 208u: goto tr2299;
		case 230u: goto tr2414;
		case 240u: goto tr2415;
	}
	goto tr34;
tr2143:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st251;
tr2857:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st251;
st251:
	if ( ++p == pe )
		goto _test_eof251;
case 251:
#line 111056 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2416;
		case 17u: goto tr2417;
		case 20u: goto tr2300;
		case 21u: goto tr2301;
		case 40u: goto tr2418;
		case 41u: goto tr2419;
		case 43u: goto tr2420;
		case 80u: goto tr2421;
		case 81u: goto tr2302;
		case 82u: goto tr2422;
		case 83u: goto tr2423;
		case 84u: goto tr2303;
		case 85u: goto tr2304;
		case 86u: goto tr2305;
		case 87u: goto tr2306;
		case 88u: goto tr2307;
		case 89u: goto tr2308;
		case 90u: goto tr2424;
		case 91u: goto tr2425;
		case 92u: goto tr2309;
		case 93u: goto tr2310;
		case 94u: goto tr2311;
		case 95u: goto tr2312;
		case 119u: goto tr2426;
		case 194u: goto tr2313;
		case 198u: goto tr2314;
	}
	goto tr34;
tr2144:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st252;
tr2858:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st252;
st252:
	if ( ++p == pe )
		goto _test_eof252;
case 252:
#line 111103 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2427;
		case 17u: goto tr2428;
		case 20u: goto tr2315;
		case 21u: goto tr2316;
		case 40u: goto tr2429;
		case 41u: goto tr2430;
		case 43u: goto tr2431;
		case 80u: goto tr2432;
		case 81u: goto tr2317;
		case 84u: goto tr2318;
		case 85u: goto tr2319;
		case 86u: goto tr2320;
		case 87u: goto tr2321;
		case 88u: goto tr2322;
		case 89u: goto tr2323;
		case 90u: goto tr2433;
		case 91u: goto tr2434;
		case 92u: goto tr2324;
		case 93u: goto tr2325;
		case 94u: goto tr2326;
		case 95u: goto tr2327;
		case 124u: goto tr2328;
		case 125u: goto tr2329;
		case 126u: goto tr2435;
		case 127u: goto tr2436;
		case 194u: goto tr2330;
		case 198u: goto tr2331;
		case 208u: goto tr2332;
		case 214u: goto tr2437;
		case 230u: goto tr2438;
		case 231u: goto tr2439;
	}
	goto tr34;
tr2436:
#line 1792 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3911); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
	goto st253;
tr2451:
#line 1793 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3919); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 313 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize256bit);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
	goto st253;
st253:
	if ( ++p == pe )
		goto _test_eof253;
case 253:
#line 111174 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2441;
		case 5u: goto tr2442;
		case 12u: goto tr2441;
		case 13u: goto tr2442;
		case 20u: goto tr2441;
		case 21u: goto tr2442;
		case 28u: goto tr2441;
		case 29u: goto tr2442;
		case 36u: goto tr2441;
		case 37u: goto tr2442;
		case 44u: goto tr2441;
		case 45u: goto tr2442;
		case 52u: goto tr2441;
		case 53u: goto tr2442;
		case 60u: goto tr2441;
		case 61u: goto tr2442;
		case 68u: goto tr2444;
		case 76u: goto tr2444;
		case 84u: goto tr2444;
		case 92u: goto tr2444;
		case 100u: goto tr2444;
		case 108u: goto tr2444;
		case 116u: goto tr2444;
		case 124u: goto tr2444;
		case 132u: goto tr2446;
		case 140u: goto tr2446;
		case 148u: goto tr2446;
		case 156u: goto tr2446;
		case 164u: goto tr2446;
		case 172u: goto tr2446;
		case 180u: goto tr2446;
		case 188u: goto tr2446;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2440;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2445;
	} else
		goto tr2443;
	goto tr2447;
tr2145:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st254;
tr2859:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st254;
st254:
	if ( ++p == pe )
		goto _test_eof254;
case 254:
#line 111235 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2333;
		case 17u: goto tr2334;
		case 18u: goto tr2448;
		case 22u: goto tr2449;
		case 91u: goto tr2450;
		case 127u: goto tr2451;
		case 230u: goto tr2452;
	}
	goto tr34;
tr2146:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st255;
tr2860:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st255;
st255:
	if ( ++p == pe )
		goto _test_eof255;
case 255:
#line 111263 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2336;
		case 17u: goto tr2337;
		case 18u: goto tr2453;
		case 124u: goto tr2338;
		case 125u: goto tr2339;
		case 208u: goto tr2340;
		case 230u: goto tr2454;
		case 240u: goto tr2455;
	}
	goto tr34;
st256:
	if ( ++p == pe )
		goto _test_eof256;
case 256:
	switch( (*p) ) {
		case 64u: goto tr2456;
		case 65u: goto tr2457;
		case 69u: goto tr2458;
		case 72u: goto tr2456;
		case 73u: goto tr2457;
		case 77u: goto tr2458;
		case 80u: goto tr2456;
		case 81u: goto tr2457;
		case 85u: goto tr2458;
		case 88u: goto tr2456;
		case 89u: goto tr2457;
		case 93u: goto tr2458;
		case 96u: goto tr2456;
		case 97u: goto tr2457;
		case 101u: goto tr2458;
		case 104u: goto tr2456;
		case 105u: goto tr2457;
		case 109u: goto tr2458;
		case 112u: goto tr2456;
		case 113u: goto tr2457;
		case 117u: goto tr2458;
		case 120u: goto tr2456;
		case 121u: goto tr2459;
		case 125u: goto tr2460;
		case 193u: goto tr2461;
		case 197u: goto tr2462;
		case 201u: goto tr2461;
		case 205u: goto tr2462;
		case 209u: goto tr2461;
		case 213u: goto tr2462;
		case 217u: goto tr2461;
		case 221u: goto tr2462;
		case 225u: goto tr2461;
		case 229u: goto tr2462;
		case 233u: goto tr2461;
		case 237u: goto tr2462;
		case 241u: goto tr2461;
		case 245u: goto tr2462;
		case 249u: goto tr2461;
		case 253u: goto tr2462;
	}
	goto tr34;
tr2456:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st257;
st257:
	if ( ++p == pe )
		goto _test_eof257;
case 257:
#line 111332 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 242u: goto tr2463;
		case 243u: goto st258;
		case 247u: goto tr2465;
	}
	goto tr34;
st258:
	if ( ++p == pe )
		goto _test_eof258;
case 258:
	switch( (*p) ) {
		case 12u: goto tr2467;
		case 13u: goto tr2468;
		case 20u: goto tr2470;
		case 21u: goto tr2471;
		case 28u: goto tr2473;
		case 29u: goto tr2474;
		case 76u: goto tr2476;
		case 84u: goto tr2478;
		case 92u: goto tr2480;
		case 140u: goto tr2482;
		case 148u: goto tr2484;
		case 156u: goto tr2486;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 24u ) {
			if ( (*p) > 15u ) {
				if ( 16u <= (*p) && (*p) <= 23u )
					goto tr2469;
			} else if ( (*p) >= 8u )
				goto tr2466;
		} else if ( (*p) > 31u ) {
			if ( (*p) > 79u ) {
				if ( 80u <= (*p) && (*p) <= 87u )
					goto tr2477;
			} else if ( (*p) >= 72u )
				goto tr2475;
		} else
			goto tr2472;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 152u ) {
			if ( (*p) > 143u ) {
				if ( 144u <= (*p) && (*p) <= 151u )
					goto tr2483;
			} else if ( (*p) >= 136u )
				goto tr2481;
		} else if ( (*p) > 159u ) {
			if ( (*p) < 208u ) {
				if ( 200u <= (*p) && (*p) <= 207u )
					goto tr2487;
			} else if ( (*p) > 215u ) {
				if ( 216u <= (*p) && (*p) <= 223u )
					goto tr2489;
			} else
				goto tr2488;
		} else
			goto tr2485;
	} else
		goto tr2479;
	goto tr34;
tr2457:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st259;
st259:
	if ( ++p == pe )
		goto _test_eof259;
case 259:
#line 111403 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr2490;
		case 1u: goto tr2491;
		case 2u: goto tr2492;
		case 3u: goto tr2493;
		case 4u: goto tr2494;
		case 5u: goto tr2495;
		case 6u: goto tr2496;
		case 7u: goto tr2497;
		case 8u: goto tr2498;
		case 9u: goto tr2499;
		case 10u: goto tr2500;
		case 11u: goto tr2501;
		case 12u: goto tr2502;
		case 13u: goto tr2503;
		case 40u: goto tr2504;
		case 41u: goto tr2505;
		case 43u: goto tr2506;
		case 44u: goto tr2507;
		case 45u: goto tr2508;
		case 46u: goto tr2509;
		case 47u: goto tr2510;
		case 55u: goto tr2511;
		case 56u: goto tr2512;
		case 57u: goto tr2513;
		case 58u: goto tr2514;
		case 59u: goto tr2515;
		case 60u: goto tr2516;
		case 61u: goto tr2517;
		case 62u: goto tr2518;
		case 63u: goto tr2519;
		case 64u: goto tr2520;
		case 150u: goto tr2521;
		case 151u: goto tr2522;
		case 152u: goto tr2523;
		case 153u: goto tr2524;
		case 154u: goto tr2525;
		case 155u: goto tr2526;
		case 156u: goto tr2527;
		case 157u: goto tr2528;
		case 158u: goto tr2529;
		case 159u: goto tr2530;
		case 166u: goto tr2531;
		case 167u: goto tr2532;
		case 168u: goto tr2533;
		case 169u: goto tr2534;
		case 170u: goto tr2535;
		case 171u: goto tr2536;
		case 172u: goto tr2537;
		case 173u: goto tr2538;
		case 174u: goto tr2539;
		case 175u: goto tr2540;
		case 182u: goto tr2541;
		case 183u: goto tr2542;
		case 184u: goto tr2543;
		case 185u: goto tr2544;
		case 186u: goto tr2545;
		case 187u: goto tr2546;
		case 188u: goto tr2547;
		case 189u: goto tr2548;
		case 190u: goto tr2549;
		case 191u: goto tr2550;
		case 219u: goto tr2551;
		case 220u: goto tr2552;
		case 221u: goto tr2553;
		case 222u: goto tr2554;
		case 223u: goto tr2555;
	}
	goto tr34;
tr2509:
#line 1777 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3798); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st260;
tr2510:
#line 1776 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3787); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 451 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize128bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
	goto st260;
tr2567:
#line 1777 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3798); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st260;
tr2568:
#line 1776 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 3787); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 454 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize256bit);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
	goto st260;
st260:
	if ( ++p == pe )
		goto _test_eof260;
case 260:
#line 111573 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2557;
		case 5u: goto tr2558;
		case 12u: goto tr2557;
		case 13u: goto tr2558;
		case 20u: goto tr2557;
		case 21u: goto tr2558;
		case 28u: goto tr2557;
		case 29u: goto tr2558;
		case 36u: goto tr2557;
		case 37u: goto tr2558;
		case 44u: goto tr2557;
		case 45u: goto tr2558;
		case 52u: goto tr2557;
		case 53u: goto tr2558;
		case 60u: goto tr2557;
		case 61u: goto tr2558;
		case 68u: goto tr2560;
		case 76u: goto tr2560;
		case 84u: goto tr2560;
		case 92u: goto tr2560;
		case 100u: goto tr2560;
		case 108u: goto tr2560;
		case 116u: goto tr2560;
		case 124u: goto tr2560;
		case 132u: goto tr2562;
		case 140u: goto tr2562;
		case 148u: goto tr2562;
		case 156u: goto tr2562;
		case 164u: goto tr2562;
		case 172u: goto tr2562;
		case 180u: goto tr2562;
		case 188u: goto tr2562;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2556;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2561;
	} else
		goto tr2559;
	goto tr34;
tr2458:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st261;
st261:
	if ( ++p == pe )
		goto _test_eof261;
case 261:
#line 111627 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 12u: goto tr2563;
		case 13u: goto tr2564;
		case 44u: goto tr2565;
		case 45u: goto tr2566;
		case 46u: goto tr2567;
		case 47u: goto tr2568;
		case 150u: goto tr2569;
		case 151u: goto tr2570;
		case 152u: goto tr2571;
		case 154u: goto tr2572;
		case 156u: goto tr2573;
		case 158u: goto tr2574;
		case 166u: goto tr2575;
		case 167u: goto tr2576;
		case 168u: goto tr2577;
		case 170u: goto tr2578;
		case 172u: goto tr2579;
		case 174u: goto tr2580;
		case 182u: goto tr2581;
		case 183u: goto tr2582;
		case 184u: goto tr2583;
		case 186u: goto tr2584;
		case 188u: goto tr2585;
		case 190u: goto tr2586;
	}
	goto tr34;
tr2459:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st262;
st262:
	if ( ++p == pe )
		goto _test_eof262;
case 262:
#line 111665 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr2490;
		case 1u: goto tr2491;
		case 2u: goto tr2492;
		case 3u: goto tr2493;
		case 4u: goto tr2494;
		case 5u: goto tr2495;
		case 6u: goto tr2496;
		case 7u: goto tr2497;
		case 8u: goto tr2498;
		case 9u: goto tr2499;
		case 10u: goto tr2500;
		case 11u: goto tr2501;
		case 12u: goto tr2502;
		case 13u: goto tr2503;
		case 14u: goto tr2587;
		case 15u: goto tr2588;
		case 19u: goto tr2589;
		case 23u: goto tr2590;
		case 24u: goto tr2591;
		case 28u: goto tr2592;
		case 29u: goto tr2593;
		case 30u: goto tr2594;
		case 32u: goto tr2595;
		case 33u: goto tr2596;
		case 34u: goto tr2597;
		case 35u: goto tr2598;
		case 36u: goto tr2599;
		case 37u: goto tr2600;
		case 40u: goto tr2504;
		case 41u: goto tr2505;
		case 42u: goto tr2601;
		case 43u: goto tr2506;
		case 44u: goto tr2507;
		case 45u: goto tr2508;
		case 46u: goto tr2509;
		case 47u: goto tr2510;
		case 48u: goto tr2602;
		case 49u: goto tr2603;
		case 50u: goto tr2604;
		case 51u: goto tr2605;
		case 52u: goto tr2606;
		case 53u: goto tr2607;
		case 55u: goto tr2511;
		case 56u: goto tr2512;
		case 57u: goto tr2513;
		case 58u: goto tr2514;
		case 59u: goto tr2515;
		case 60u: goto tr2516;
		case 61u: goto tr2517;
		case 62u: goto tr2518;
		case 63u: goto tr2519;
		case 64u: goto tr2520;
		case 65u: goto tr2608;
		case 150u: goto tr2521;
		case 151u: goto tr2522;
		case 152u: goto tr2523;
		case 153u: goto tr2524;
		case 154u: goto tr2525;
		case 155u: goto tr2526;
		case 156u: goto tr2527;
		case 157u: goto tr2528;
		case 158u: goto tr2529;
		case 159u: goto tr2530;
		case 166u: goto tr2531;
		case 167u: goto tr2532;
		case 168u: goto tr2533;
		case 169u: goto tr2534;
		case 170u: goto tr2535;
		case 171u: goto tr2536;
		case 172u: goto tr2537;
		case 173u: goto tr2538;
		case 174u: goto tr2539;
		case 175u: goto tr2540;
		case 182u: goto tr2541;
		case 183u: goto tr2542;
		case 184u: goto tr2543;
		case 185u: goto tr2544;
		case 186u: goto tr2545;
		case 187u: goto tr2546;
		case 188u: goto tr2547;
		case 189u: goto tr2548;
		case 190u: goto tr2549;
		case 191u: goto tr2550;
		case 219u: goto tr2551;
		case 220u: goto tr2552;
		case 221u: goto tr2553;
		case 222u: goto tr2554;
		case 223u: goto tr2555;
	}
	goto tr34;
tr2460:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st263;
st263:
	if ( ++p == pe )
		goto _test_eof263;
case 263:
#line 111767 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 12u: goto tr2563;
		case 13u: goto tr2564;
		case 14u: goto tr2609;
		case 15u: goto tr2610;
		case 19u: goto tr2611;
		case 23u: goto tr2612;
		case 24u: goto tr2613;
		case 25u: goto tr2614;
		case 26u: goto tr2615;
		case 44u: goto tr2565;
		case 45u: goto tr2566;
		case 46u: goto tr2567;
		case 47u: goto tr2568;
		case 150u: goto tr2569;
		case 151u: goto tr2570;
		case 152u: goto tr2571;
		case 154u: goto tr2572;
		case 156u: goto tr2573;
		case 158u: goto tr2574;
		case 166u: goto tr2575;
		case 167u: goto tr2576;
		case 168u: goto tr2577;
		case 170u: goto tr2578;
		case 172u: goto tr2579;
		case 174u: goto tr2580;
		case 182u: goto tr2581;
		case 183u: goto tr2582;
		case 184u: goto tr2583;
		case 186u: goto tr2584;
		case 188u: goto tr2585;
		case 190u: goto tr2586;
	}
	goto tr34;
tr2461:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st264;
st264:
	if ( ++p == pe )
		goto _test_eof264;
case 264:
#line 111812 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 150u: goto tr2616;
		case 151u: goto tr2617;
		case 152u: goto tr2618;
		case 153u: goto tr2619;
		case 154u: goto tr2620;
		case 155u: goto tr2621;
		case 156u: goto tr2622;
		case 157u: goto tr2623;
		case 158u: goto tr2624;
		case 159u: goto tr2625;
		case 166u: goto tr2626;
		case 167u: goto tr2627;
		case 168u: goto tr2628;
		case 169u: goto tr2629;
		case 170u: goto tr2630;
		case 171u: goto tr2631;
		case 172u: goto tr2632;
		case 173u: goto tr2633;
		case 174u: goto tr2634;
		case 175u: goto tr2635;
		case 182u: goto tr2636;
		case 183u: goto tr2637;
		case 184u: goto tr2638;
		case 185u: goto tr2639;
		case 186u: goto tr2640;
		case 187u: goto tr2641;
		case 188u: goto tr2642;
		case 189u: goto tr2643;
		case 190u: goto tr2644;
		case 191u: goto tr2645;
	}
	goto tr34;
tr2462:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st265;
st265:
	if ( ++p == pe )
		goto _test_eof265;
case 265:
#line 111856 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 150u: goto tr2646;
		case 151u: goto tr2647;
		case 152u: goto tr2648;
		case 154u: goto tr2649;
		case 156u: goto tr2650;
		case 158u: goto tr2651;
		case 166u: goto tr2652;
		case 167u: goto tr2653;
		case 168u: goto tr2654;
		case 170u: goto tr2655;
		case 172u: goto tr2656;
		case 174u: goto tr2657;
		case 182u: goto tr2658;
		case 183u: goto tr2659;
		case 184u: goto tr2660;
		case 186u: goto tr2661;
		case 188u: goto tr2662;
		case 190u: goto tr2663;
	}
	goto tr34;
st266:
	if ( ++p == pe )
		goto _test_eof266;
case 266:
	switch( (*p) ) {
		case 65u: goto tr2664;
		case 69u: goto tr2665;
		case 73u: goto tr2664;
		case 77u: goto tr2665;
		case 81u: goto tr2664;
		case 85u: goto tr2665;
		case 89u: goto tr2664;
		case 93u: goto tr2665;
		case 97u: goto tr2664;
		case 101u: goto tr2665;
		case 105u: goto tr2664;
		case 109u: goto tr2665;
		case 113u: goto tr2664;
		case 117u: goto tr2665;
		case 121u: goto tr2666;
		case 125u: goto tr2667;
		case 193u: goto tr2668;
		case 197u: goto tr2669;
		case 201u: goto tr2668;
		case 205u: goto tr2669;
		case 209u: goto tr2668;
		case 213u: goto tr2669;
		case 217u: goto tr2668;
		case 221u: goto tr2669;
		case 225u: goto tr2668;
		case 229u: goto tr2669;
		case 233u: goto tr2668;
		case 237u: goto tr2669;
		case 241u: goto tr2668;
		case 245u: goto tr2669;
		case 249u: goto tr2668;
		case 253u: goto tr2669;
	}
	goto tr34;
tr2664:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st267;
st267:
	if ( ++p == pe )
		goto _test_eof267;
case 267:
#line 111927 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 8u: goto tr2670;
		case 9u: goto tr2671;
		case 10u: goto tr2672;
		case 11u: goto tr2673;
		case 12u: goto tr2674;
		case 13u: goto tr2675;
		case 14u: goto tr2676;
		case 15u: goto tr2677;
		case 33u: goto tr2678;
		case 64u: goto tr2679;
		case 65u: goto tr2680;
		case 66u: goto tr2681;
		case 68u: goto tr2682;
		case 72u: goto tr2683;
		case 73u: goto tr2684;
		case 74u: goto tr2685;
		case 75u: goto tr2686;
		case 76u: goto tr2687;
		case 92u: goto tr2688;
		case 93u: goto tr2689;
		case 94u: goto tr2690;
		case 95u: goto tr2691;
		case 104u: goto tr2692;
		case 105u: goto tr2693;
		case 106u: goto tr2694;
		case 107u: goto tr2695;
		case 108u: goto tr2696;
		case 109u: goto tr2697;
		case 110u: goto tr2698;
		case 111u: goto tr2699;
		case 120u: goto tr2700;
		case 121u: goto tr2701;
		case 122u: goto tr2702;
		case 123u: goto tr2703;
		case 124u: goto tr2704;
		case 125u: goto tr2705;
		case 126u: goto tr2706;
		case 127u: goto tr2707;
		case 223u: goto tr2708;
	}
	goto tr34;
tr2683:
#line 1868 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4546); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st268;
tr2684:
#line 1867 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4535); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st268;
tr2733:
#line 1868 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4546); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st268;
tr2734:
#line 1867 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4535); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st268;
st268:
	if ( ++p == pe )
		goto _test_eof268;
case 268:
#line 112118 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2710;
		case 5u: goto tr2711;
		case 12u: goto tr2710;
		case 13u: goto tr2711;
		case 20u: goto tr2710;
		case 21u: goto tr2711;
		case 28u: goto tr2710;
		case 29u: goto tr2711;
		case 36u: goto tr2710;
		case 37u: goto tr2711;
		case 44u: goto tr2710;
		case 45u: goto tr2711;
		case 52u: goto tr2710;
		case 53u: goto tr2711;
		case 60u: goto tr2710;
		case 61u: goto tr2711;
		case 68u: goto tr2713;
		case 76u: goto tr2713;
		case 84u: goto tr2713;
		case 92u: goto tr2713;
		case 100u: goto tr2713;
		case 108u: goto tr2713;
		case 116u: goto tr2713;
		case 124u: goto tr2713;
		case 132u: goto tr2715;
		case 140u: goto tr2715;
		case 148u: goto tr2715;
		case 156u: goto tr2715;
		case 164u: goto tr2715;
		case 172u: goto tr2715;
		case 180u: goto tr2715;
		case 188u: goto tr2715;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2709;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2714;
	} else
		goto tr2712;
	goto tr2716;
tr2718:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st269;
tr2723:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st269;
tr2724:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st269;
tr2709:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st269;
tr2716:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 673 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, (*p) & 0x07);
  }
	goto st269;
st269:
	if ( ++p == pe )
		goto _test_eof269;
case 269:
#line 112216 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) < 48u ) {
		if ( (*p) < 16u ) {
			if ( (*p) <= 3u )
				goto tr2717;
		} else if ( (*p) > 19u ) {
			if ( 32u <= (*p) && (*p) <= 35u )
				goto tr2717;
		} else
			goto tr2717;
	} else if ( (*p) > 51u ) {
		if ( (*p) < 80u ) {
			if ( 64u <= (*p) && (*p) <= 67u )
				goto tr2717;
		} else if ( (*p) > 83u ) {
			if ( (*p) > 99u ) {
				if ( 112u <= (*p) && (*p) <= 115u )
					goto tr2717;
			} else if ( (*p) >= 96u )
				goto tr2717;
		} else
			goto tr2717;
	} else
		goto tr2717;
	goto tr34;
tr2710:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st270;
st270:
	if ( ++p == pe )
		goto _test_eof270;
case 270:
#line 112255 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr2719;
		case 13u: goto tr2719;
		case 21u: goto tr2719;
		case 29u: goto tr2719;
		case 37u: goto tr2719;
		case 45u: goto tr2719;
		case 53u: goto tr2719;
		case 61u: goto tr2719;
		case 69u: goto tr2719;
		case 77u: goto tr2719;
		case 85u: goto tr2719;
		case 93u: goto tr2719;
		case 101u: goto tr2719;
		case 109u: goto tr2719;
		case 117u: goto tr2719;
		case 125u: goto tr2719;
		case 133u: goto tr2719;
		case 141u: goto tr2719;
		case 149u: goto tr2719;
		case 157u: goto tr2719;
		case 165u: goto tr2719;
		case 173u: goto tr2719;
		case 181u: goto tr2719;
		case 189u: goto tr2719;
		case 197u: goto tr2719;
		case 205u: goto tr2719;
		case 213u: goto tr2719;
		case 221u: goto tr2719;
		case 229u: goto tr2719;
		case 237u: goto tr2719;
		case 245u: goto tr2719;
		case 253u: goto tr2719;
	}
	goto tr2718;
tr2719:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st271;
tr2726:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st271;
tr2711:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st271;
tr2714:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st271;
st271:
	if ( ++p == pe )
		goto _test_eof271;
case 271:
#line 112345 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st272;
st272:
	if ( ++p == pe )
		goto _test_eof272;
case 272:
	goto st273;
st273:
	if ( ++p == pe )
		goto _test_eof273;
case 273:
	goto st274;
st274:
	if ( ++p == pe )
		goto _test_eof274;
case 274:
	goto tr2723;
tr2725:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st275;
tr2712:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st275;
st275:
	if ( ++p == pe )
		goto _test_eof275;
case 275:
#line 112391 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr2724;
tr2713:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st276;
st276:
	if ( ++p == pe )
		goto _test_eof276;
case 276:
#line 112407 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr2725;
tr2715:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 712 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_RM);
  }
	goto st277;
st277:
	if ( ++p == pe )
		goto _test_eof277;
case 277:
#line 112423 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr2726;
tr2665:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st278;
st278:
	if ( ++p == pe )
		goto _test_eof278;
case 278:
#line 112435 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 6u: goto tr2727;
		case 8u: goto tr2728;
		case 9u: goto tr2729;
		case 12u: goto tr2730;
		case 13u: goto tr2731;
		case 64u: goto tr2732;
		case 72u: goto tr2733;
		case 73u: goto tr2734;
		case 74u: goto tr2735;
		case 75u: goto tr2736;
		case 92u: goto tr2737;
		case 93u: goto tr2738;
		case 94u: goto tr2739;
		case 95u: goto tr2740;
		case 104u: goto tr2741;
		case 105u: goto tr2742;
		case 108u: goto tr2743;
		case 109u: goto tr2744;
		case 120u: goto tr2745;
		case 121u: goto tr2746;
		case 124u: goto tr2747;
		case 125u: goto tr2748;
	}
	goto tr34;
tr2666:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st279;
st279:
	if ( ++p == pe )
		goto _test_eof279;
case 279:
#line 112471 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2749;
		case 5u: goto tr2750;
		case 8u: goto tr2670;
		case 9u: goto tr2671;
		case 10u: goto tr2672;
		case 11u: goto tr2673;
		case 12u: goto tr2674;
		case 13u: goto tr2675;
		case 14u: goto tr2676;
		case 15u: goto tr2677;
		case 20u: goto st280;
		case 21u: goto st281;
		case 22u: goto tr2753;
		case 23u: goto tr2754;
		case 29u: goto tr2755;
		case 32u: goto st283;
		case 33u: goto tr2678;
		case 34u: goto tr2757;
		case 64u: goto tr2679;
		case 65u: goto tr2680;
		case 66u: goto tr2681;
		case 68u: goto tr2682;
		case 72u: goto tr2683;
		case 73u: goto tr2684;
		case 74u: goto tr2685;
		case 75u: goto tr2686;
		case 76u: goto tr2687;
		case 92u: goto tr2688;
		case 93u: goto tr2689;
		case 94u: goto tr2690;
		case 95u: goto tr2691;
		case 96u: goto tr2758;
		case 97u: goto tr2759;
		case 98u: goto tr2760;
		case 99u: goto tr2761;
		case 104u: goto tr2692;
		case 105u: goto tr2693;
		case 106u: goto tr2694;
		case 107u: goto tr2695;
		case 108u: goto tr2696;
		case 109u: goto tr2697;
		case 110u: goto tr2698;
		case 111u: goto tr2699;
		case 120u: goto tr2700;
		case 121u: goto tr2701;
		case 122u: goto tr2702;
		case 123u: goto tr2703;
		case 124u: goto tr2704;
		case 125u: goto tr2705;
		case 126u: goto tr2706;
		case 127u: goto tr2707;
		case 223u: goto tr2708;
	}
	goto tr34;
st280:
	if ( ++p == pe )
		goto _test_eof280;
case 280:
	switch( (*p) ) {
		case 4u: goto tr2763;
		case 5u: goto tr2764;
		case 12u: goto tr2763;
		case 13u: goto tr2764;
		case 20u: goto tr2763;
		case 21u: goto tr2764;
		case 28u: goto tr2763;
		case 29u: goto tr2764;
		case 36u: goto tr2763;
		case 37u: goto tr2764;
		case 44u: goto tr2763;
		case 45u: goto tr2764;
		case 52u: goto tr2763;
		case 53u: goto tr2764;
		case 60u: goto tr2763;
		case 61u: goto tr2764;
		case 68u: goto tr2766;
		case 76u: goto tr2766;
		case 84u: goto tr2766;
		case 92u: goto tr2766;
		case 100u: goto tr2766;
		case 108u: goto tr2766;
		case 116u: goto tr2766;
		case 124u: goto tr2766;
		case 132u: goto tr2768;
		case 140u: goto tr2768;
		case 148u: goto tr2768;
		case 156u: goto tr2768;
		case 164u: goto tr2768;
		case 172u: goto tr2768;
		case 180u: goto tr2768;
		case 188u: goto tr2768;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2762;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2767;
	} else
		goto tr2765;
	goto tr2769;
st281:
	if ( ++p == pe )
		goto _test_eof281;
case 281:
	switch( (*p) ) {
		case 4u: goto tr2771;
		case 5u: goto tr2772;
		case 12u: goto tr2771;
		case 13u: goto tr2772;
		case 20u: goto tr2771;
		case 21u: goto tr2772;
		case 28u: goto tr2771;
		case 29u: goto tr2772;
		case 36u: goto tr2771;
		case 37u: goto tr2772;
		case 44u: goto tr2771;
		case 45u: goto tr2772;
		case 52u: goto tr2771;
		case 53u: goto tr2772;
		case 60u: goto tr2771;
		case 61u: goto tr2772;
		case 68u: goto tr2774;
		case 76u: goto tr2774;
		case 84u: goto tr2774;
		case 92u: goto tr2774;
		case 100u: goto tr2774;
		case 108u: goto tr2774;
		case 116u: goto tr2774;
		case 124u: goto tr2774;
		case 132u: goto tr2776;
		case 140u: goto tr2776;
		case 148u: goto tr2776;
		case 156u: goto tr2776;
		case 164u: goto tr2776;
		case 172u: goto tr2776;
		case 180u: goto tr2776;
		case 188u: goto tr2776;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2770;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2775;
	} else
		goto tr2773;
	goto tr2777;
tr2754:
#line 1682 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2682); }
#line 286 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(3);
  }
#line 319 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandFloatSize32bit);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
	goto st282;
st282:
	if ( ++p == pe )
		goto _test_eof282;
case 282:
#line 112649 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr482;
		case 5u: goto tr483;
		case 12u: goto tr482;
		case 13u: goto tr483;
		case 20u: goto tr482;
		case 21u: goto tr483;
		case 28u: goto tr482;
		case 29u: goto tr483;
		case 36u: goto tr482;
		case 37u: goto tr483;
		case 44u: goto tr482;
		case 45u: goto tr483;
		case 52u: goto tr482;
		case 53u: goto tr483;
		case 60u: goto tr482;
		case 61u: goto tr483;
		case 68u: goto tr485;
		case 76u: goto tr485;
		case 84u: goto tr485;
		case 92u: goto tr485;
		case 100u: goto tr485;
		case 108u: goto tr485;
		case 116u: goto tr485;
		case 124u: goto tr485;
		case 132u: goto tr487;
		case 140u: goto tr487;
		case 148u: goto tr487;
		case 156u: goto tr487;
		case 164u: goto tr487;
		case 172u: goto tr487;
		case 180u: goto tr487;
		case 188u: goto tr487;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr481;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr486;
	} else
		goto tr484;
	goto tr34;
st283:
	if ( ++p == pe )
		goto _test_eof283;
case 283:
	switch( (*p) ) {
		case 4u: goto tr2779;
		case 5u: goto tr2780;
		case 12u: goto tr2779;
		case 13u: goto tr2780;
		case 20u: goto tr2779;
		case 21u: goto tr2780;
		case 28u: goto tr2779;
		case 29u: goto tr2780;
		case 36u: goto tr2779;
		case 37u: goto tr2780;
		case 44u: goto tr2779;
		case 45u: goto tr2780;
		case 52u: goto tr2779;
		case 53u: goto tr2780;
		case 60u: goto tr2779;
		case 61u: goto tr2780;
		case 68u: goto tr2782;
		case 76u: goto tr2782;
		case 84u: goto tr2782;
		case 92u: goto tr2782;
		case 100u: goto tr2782;
		case 108u: goto tr2782;
		case 116u: goto tr2782;
		case 124u: goto tr2782;
		case 132u: goto tr2784;
		case 140u: goto tr2784;
		case 148u: goto tr2784;
		case 156u: goto tr2784;
		case 164u: goto tr2784;
		case 172u: goto tr2784;
		case 180u: goto tr2784;
		case 188u: goto tr2784;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2778;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2783;
	} else
		goto tr2781;
	goto tr2785;
tr2667:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st284;
st284:
	if ( ++p == pe )
		goto _test_eof284;
case 284:
#line 112750 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2786;
		case 5u: goto tr2787;
		case 6u: goto tr2727;
		case 8u: goto tr2728;
		case 9u: goto tr2729;
		case 12u: goto tr2730;
		case 13u: goto tr2731;
		case 24u: goto tr2788;
		case 25u: goto tr2789;
		case 29u: goto tr2790;
		case 64u: goto tr2732;
		case 72u: goto tr2733;
		case 73u: goto tr2734;
		case 74u: goto tr2735;
		case 75u: goto tr2736;
		case 92u: goto tr2737;
		case 93u: goto tr2738;
		case 94u: goto tr2739;
		case 95u: goto tr2740;
		case 104u: goto tr2741;
		case 105u: goto tr2742;
		case 108u: goto tr2743;
		case 109u: goto tr2744;
		case 120u: goto tr2745;
		case 121u: goto tr2746;
		case 124u: goto tr2747;
		case 125u: goto tr2748;
	}
	goto tr34;
tr2668:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st285;
st285:
	if ( ++p == pe )
		goto _test_eof285;
case 285:
#line 112791 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 72u: goto tr2791;
		case 73u: goto tr2792;
		case 92u: goto tr2793;
		case 93u: goto tr2794;
		case 94u: goto tr2795;
		case 95u: goto tr2796;
		case 104u: goto tr2797;
		case 105u: goto tr2798;
		case 106u: goto tr2799;
		case 107u: goto tr2800;
		case 108u: goto tr2801;
		case 109u: goto tr2802;
		case 110u: goto tr2803;
		case 111u: goto tr2804;
		case 120u: goto tr2805;
		case 121u: goto tr2806;
		case 122u: goto tr2807;
		case 123u: goto tr2808;
		case 124u: goto tr2809;
		case 125u: goto tr2810;
		case 126u: goto tr2811;
		case 127u: goto tr2812;
	}
	goto tr34;
tr2791:
#line 1868 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4546); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st286;
tr2792:
#line 1867 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4535); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 640 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandXMM);
  }
#line 781 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandXMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st286;
tr2831:
#line 1868 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4546); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st286;
tr2832:
#line 1867 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4535); }
#line 292 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(5);
  }
#line 361 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandYMM);
  }
#line 502 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandYMM);
  }
#line 541 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, ((~GET_VEX_PREFIX3()) & 0x38) >> 3);
  }
#line 643 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandYMM);
  }
#line 784 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandYMM);
  }
#line 859 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(4, OperandSize2bit);
  }
#line 976 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(4, REG_IMM);
  }
	goto st286;
st286:
	if ( ++p == pe )
		goto _test_eof286;
case 286:
#line 112965 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2814;
		case 5u: goto tr2815;
		case 12u: goto tr2814;
		case 13u: goto tr2815;
		case 20u: goto tr2814;
		case 21u: goto tr2815;
		case 28u: goto tr2814;
		case 29u: goto tr2815;
		case 36u: goto tr2814;
		case 37u: goto tr2815;
		case 44u: goto tr2814;
		case 45u: goto tr2815;
		case 52u: goto tr2814;
		case 53u: goto tr2815;
		case 60u: goto tr2814;
		case 61u: goto tr2815;
		case 68u: goto tr2817;
		case 76u: goto tr2817;
		case 84u: goto tr2817;
		case 92u: goto tr2817;
		case 100u: goto tr2817;
		case 108u: goto tr2817;
		case 116u: goto tr2817;
		case 124u: goto tr2817;
		case 132u: goto tr2819;
		case 140u: goto tr2819;
		case 148u: goto tr2819;
		case 156u: goto tr2819;
		case 164u: goto tr2819;
		case 172u: goto tr2819;
		case 180u: goto tr2819;
		case 188u: goto tr2819;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 63u )
			goto tr2813;
	} else if ( (*p) > 127u ) {
		if ( 128u <= (*p) && (*p) <= 191u )
			goto tr2818;
	} else
		goto tr2816;
	goto tr2820;
tr2822:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st287;
tr2827:
#line 70 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP32);
    SET_DISP_PTR(p - 3);
  }
	goto st287;
tr2828:
#line 66 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISP8);
    SET_DISP_PTR(p);
  }
	goto st287;
tr2813:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 114 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st287;
tr2820:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 814 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, (*p) & 0x07);
  }
	goto st287;
st287:
	if ( ++p == pe )
		goto _test_eof287;
case 287:
#line 113063 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( (*p) < 48u ) {
		if ( (*p) < 16u ) {
			if ( (*p) <= 3u )
				goto tr2821;
		} else if ( (*p) > 19u ) {
			if ( 32u <= (*p) && (*p) <= 35u )
				goto tr2821;
		} else
			goto tr2821;
	} else if ( (*p) > 51u ) {
		if ( (*p) < 80u ) {
			if ( 64u <= (*p) && (*p) <= 67u )
				goto tr2821;
		} else if ( (*p) > 83u ) {
			if ( (*p) > 99u ) {
				if ( 112u <= (*p) && (*p) <= 115u )
					goto tr2821;
			} else if ( (*p) >= 96u )
				goto tr2821;
		} else
			goto tr2821;
	} else
		goto tr2821;
	goto tr34;
tr2814:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
	goto st288;
st288:
	if ( ++p == pe )
		goto _test_eof288;
case 288:
#line 113102 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 5u: goto tr2823;
		case 13u: goto tr2823;
		case 21u: goto tr2823;
		case 29u: goto tr2823;
		case 37u: goto tr2823;
		case 45u: goto tr2823;
		case 53u: goto tr2823;
		case 61u: goto tr2823;
		case 69u: goto tr2823;
		case 77u: goto tr2823;
		case 85u: goto tr2823;
		case 93u: goto tr2823;
		case 101u: goto tr2823;
		case 109u: goto tr2823;
		case 117u: goto tr2823;
		case 125u: goto tr2823;
		case 133u: goto tr2823;
		case 141u: goto tr2823;
		case 149u: goto tr2823;
		case 157u: goto tr2823;
		case 165u: goto tr2823;
		case 173u: goto tr2823;
		case 181u: goto tr2823;
		case 189u: goto tr2823;
		case 197u: goto tr2823;
		case 205u: goto tr2823;
		case 213u: goto tr2823;
		case 221u: goto tr2823;
		case 229u: goto tr2823;
		case 237u: goto tr2823;
		case 245u: goto tr2823;
		case 253u: goto tr2823;
	}
	goto tr2822;
tr2823:
#line 130 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st289;
tr2830:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st289;
tr2815:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 125 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE(NO_REG);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st289;
tr2818:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st289;
st289:
	if ( ++p == pe )
		goto _test_eof289;
case 289:
#line 113192 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st290;
st290:
	if ( ++p == pe )
		goto _test_eof290;
case 290:
	goto st291;
st291:
	if ( ++p == pe )
		goto _test_eof291;
case 291:
	goto st292;
st292:
	if ( ++p == pe )
		goto _test_eof292;
case 292:
	goto tr2827;
tr2829:
#line 136 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_DISP_TYPE(DISPNONE);
    SET_MODRM_BASE((*p) & 0x7);
    SET_MODRM_INDEX(index_registers[((*p) & 0x38) >> 3]);
    SET_MODRM_SCALE(((*p) & 0xc0) >> 6);
  }
	goto st293;
tr2816:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
#line 120 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_MODRM_BASE((*p) & 0x07);
    SET_MODRM_INDEX(NO_REG);
    SET_MODRM_SCALE(0);
  }
	goto st293;
st293:
	if ( ++p == pe )
		goto _test_eof293;
case 293:
#line 113238 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr2828;
tr2817:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
	goto st294;
st294:
	if ( ++p == pe )
		goto _test_eof294;
case 294:
#line 113254 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr2829;
tr2819:
#line 394 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, ((*p) & 0x38) >> 3);
  }
#line 853 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_RM);
  }
	goto st295;
st295:
	if ( ++p == pe )
		goto _test_eof295;
case 295:
#line 113270 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto tr2830;
tr2669:
#line 249 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_VEX_PREFIX3(*p);
  }
	goto st296;
st296:
	if ( ++p == pe )
		goto _test_eof296;
case 296:
#line 113282 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 72u: goto tr2831;
		case 73u: goto tr2832;
		case 92u: goto tr2833;
		case 93u: goto tr2834;
		case 94u: goto tr2835;
		case 95u: goto tr2836;
		case 104u: goto tr2837;
		case 105u: goto tr2838;
		case 108u: goto tr2839;
		case 109u: goto tr2840;
		case 120u: goto tr2841;
		case 121u: goto tr2842;
		case 124u: goto tr2843;
		case 125u: goto tr2844;
	}
	goto tr34;
tr4060:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st297;
st297:
	if ( ++p == pe )
		goto _test_eof297;
case 297:
#line 113320 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 193u: goto tr2846;
		case 194u: goto tr2847;
		case 195u: goto tr2848;
		case 196u: goto tr2849;
		case 197u: goto tr2850;
		case 198u: goto tr2851;
		case 199u: goto tr2852;
		case 201u: goto tr2846;
		case 202u: goto tr2847;
		case 203u: goto tr2848;
		case 204u: goto tr2849;
		case 205u: goto tr2850;
		case 206u: goto tr2851;
		case 207u: goto tr2852;
		case 209u: goto tr2846;
		case 210u: goto tr2847;
		case 211u: goto tr2848;
		case 212u: goto tr2849;
		case 213u: goto tr2850;
		case 214u: goto tr2851;
		case 215u: goto tr2852;
		case 217u: goto tr2846;
		case 218u: goto tr2847;
		case 219u: goto tr2848;
		case 220u: goto tr2849;
		case 221u: goto tr2850;
		case 222u: goto tr2851;
		case 223u: goto tr2852;
		case 225u: goto tr2846;
		case 226u: goto tr2847;
		case 227u: goto tr2848;
		case 228u: goto tr2849;
		case 229u: goto tr2850;
		case 230u: goto tr2851;
		case 231u: goto tr2852;
		case 233u: goto tr2846;
		case 234u: goto tr2847;
		case 235u: goto tr2848;
		case 236u: goto tr2849;
		case 237u: goto tr2850;
		case 238u: goto tr2851;
		case 239u: goto tr2852;
		case 241u: goto tr2846;
		case 242u: goto tr2847;
		case 243u: goto tr2848;
		case 244u: goto tr2849;
		case 245u: goto tr2850;
		case 246u: goto tr2851;
		case 247u: goto tr2852;
		case 248u: goto tr2853;
		case 249u: goto tr2854;
		case 250u: goto tr2855;
		case 251u: goto tr2856;
		case 252u: goto tr2857;
		case 253u: goto tr2858;
		case 254u: goto tr2859;
		case 255u: goto tr2860;
	}
	if ( 192u <= (*p) && (*p) <= 240u )
		goto tr2845;
	goto tr34;
tr2847:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st298;
st298:
	if ( ++p == pe )
		goto _test_eof298;
case 298:
#line 113394 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 81u: goto tr2277;
		case 83u: goto tr2278;
		case 88u: goto tr2279;
		case 89u: goto tr2280;
		case 90u: goto tr2281;
		case 92u: goto tr2282;
		case 93u: goto tr2283;
		case 94u: goto tr2284;
		case 95u: goto tr2285;
		case 194u: goto tr2286;
	}
	goto tr34;
tr2848:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st299;
st299:
	if ( ++p == pe )
		goto _test_eof299;
case 299:
#line 113419 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 81u: goto tr2288;
		case 88u: goto tr2289;
		case 89u: goto tr2290;
		case 90u: goto tr2291;
		case 92u: goto tr2292;
		case 93u: goto tr2293;
		case 94u: goto tr2294;
		case 95u: goto tr2295;
		case 124u: goto tr2296;
		case 125u: goto tr2297;
		case 194u: goto tr2298;
		case 208u: goto tr2299;
	}
	goto tr34;
tr2855:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st300;
st300:
	if ( ++p == pe )
		goto _test_eof300;
case 300:
#line 113446 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2395;
		case 17u: goto tr2396;
		case 18u: goto tr2397;
		case 22u: goto tr2398;
		case 81u: goto tr2277;
		case 82u: goto tr2401;
		case 83u: goto tr2278;
		case 88u: goto tr2279;
		case 89u: goto tr2280;
		case 90u: goto tr2281;
		case 91u: goto tr2402;
		case 92u: goto tr2282;
		case 93u: goto tr2283;
		case 94u: goto tr2284;
		case 95u: goto tr2285;
		case 111u: goto tr2403;
		case 112u: goto tr2404;
		case 126u: goto tr2405;
		case 127u: goto tr2406;
		case 194u: goto tr2286;
		case 230u: goto tr2407;
	}
	goto tr34;
tr2856:
#line 253 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    /* VEX.R is not used in ia32 mode.  */
    SET_VEX_PREFIX3(p[0] & 0x7f);
  }
	goto st301;
st301:
	if ( ++p == pe )
		goto _test_eof301;
case 301:
#line 113482 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 16u: goto tr2408;
		case 17u: goto tr2409;
		case 18u: goto tr2410;
		case 81u: goto tr2288;
		case 88u: goto tr2289;
		case 89u: goto tr2290;
		case 90u: goto tr2291;
		case 92u: goto tr2292;
		case 93u: goto tr2293;
		case 94u: goto tr2294;
		case 95u: goto tr2295;
		case 112u: goto tr2413;
		case 124u: goto tr2296;
		case 125u: goto tr2297;
		case 194u: goto tr2298;
		case 208u: goto tr2299;
		case 230u: goto tr2414;
		case 240u: goto tr2415;
	}
	goto tr34;
tr4061:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st302;
st302:
	if ( ++p == pe )
		goto _test_eof302;
case 302:
#line 113524 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2862;
		case 5u: goto tr2863;
		case 68u: goto tr2865;
		case 132u: goto tr2867;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr2861;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr2868;
		} else if ( (*p) >= 128u )
			goto tr2866;
	} else
		goto tr2864;
	goto tr34;
tr4062:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st303;
st303:
	if ( ++p == pe )
		goto _test_eof303;
case 303:
#line 113563 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2870;
		case 5u: goto tr2871;
		case 68u: goto tr2873;
		case 132u: goto tr2875;
	}
	if ( (*p) < 64u ) {
		if ( (*p) <= 7u )
			goto tr2869;
	} else if ( (*p) > 71u ) {
		if ( (*p) > 135u ) {
			if ( 192u <= (*p) && (*p) <= 199u )
				goto tr2876;
		} else if ( (*p) >= 128u )
			goto tr2874;
	} else
		goto tr2872;
	goto tr34;
tr4063:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 1123 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 2125); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 298 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize8bit);
  }
#line 412 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(0, REG_IMM);
  }
#line 442 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize16bit);
  }
#line 556 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(1, REG_IMM2);
  }
	goto st304;
st304:
	if ( ++p == pe )
		goto _test_eof304;
case 304:
#line 113624 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	goto st305;
st305:
	if ( ++p == pe )
		goto _test_eof305;
case 305:
	goto tr2878;
tr4070:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st306;
st306:
	if ( ++p == pe )
		goto _test_eof306;
case 306:
#line 113651 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2880;
		case 5u: goto tr2881;
		case 12u: goto tr2883;
		case 13u: goto tr2884;
		case 20u: goto tr2886;
		case 21u: goto tr2887;
		case 28u: goto tr2889;
		case 29u: goto tr2890;
		case 36u: goto tr2892;
		case 37u: goto tr2893;
		case 44u: goto tr2895;
		case 45u: goto tr2896;
		case 60u: goto tr2898;
		case 61u: goto tr2899;
		case 68u: goto tr2901;
		case 76u: goto tr2903;
		case 84u: goto tr2905;
		case 92u: goto tr2907;
		case 100u: goto tr2909;
		case 108u: goto tr2911;
		case 124u: goto tr2913;
		case 132u: goto tr2915;
		case 140u: goto tr2917;
		case 148u: goto tr2919;
		case 156u: goto tr2921;
		case 164u: goto tr2923;
		case 172u: goto tr2925;
		case 188u: goto tr2927;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr2882;
				} else
					goto tr2879;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr2888;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr2894;
				} else
					goto tr2891;
			} else
				goto tr2885;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr2902;
				} else if ( (*p) >= 64u )
					goto tr2900;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr2906;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr2910;
				} else
					goto tr2908;
			} else
				goto tr2904;
		} else
			goto tr2897;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr2916;
				} else if ( (*p) >= 128u )
					goto tr2914;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr2920;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr2924;
				} else
					goto tr2922;
			} else
				goto tr2918;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr2928;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr2930;
				} else
					goto tr2929;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr2932;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr2934;
				} else
					goto tr2933;
			} else
				goto tr2931;
		} else
			goto tr2926;
	} else
		goto tr2912;
	goto tr34;
tr4071:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st307;
st307:
	if ( ++p == pe )
		goto _test_eof307;
case 307:
#line 113786 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2936;
		case 5u: goto tr2937;
		case 12u: goto tr2939;
		case 13u: goto tr2940;
		case 20u: goto tr2942;
		case 21u: goto tr2943;
		case 28u: goto tr2945;
		case 29u: goto tr2946;
		case 36u: goto tr2948;
		case 37u: goto tr2949;
		case 44u: goto tr2951;
		case 45u: goto tr2952;
		case 60u: goto tr2954;
		case 61u: goto tr2955;
		case 68u: goto tr2957;
		case 76u: goto tr2959;
		case 84u: goto tr2961;
		case 92u: goto tr2963;
		case 100u: goto tr2965;
		case 108u: goto tr2967;
		case 124u: goto tr2969;
		case 132u: goto tr2971;
		case 140u: goto tr2973;
		case 148u: goto tr2975;
		case 156u: goto tr2977;
		case 164u: goto tr2979;
		case 172u: goto tr2981;
		case 188u: goto tr2983;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr2938;
				} else
					goto tr2935;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr2944;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr2950;
				} else
					goto tr2947;
			} else
				goto tr2941;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr2958;
				} else if ( (*p) >= 64u )
					goto tr2956;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr2962;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr2966;
				} else
					goto tr2964;
			} else
				goto tr2960;
		} else
			goto tr2953;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr2972;
				} else if ( (*p) >= 128u )
					goto tr2970;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr2976;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr2980;
				} else
					goto tr2978;
			} else
				goto tr2974;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr2984;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr2986;
				} else
					goto tr2985;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr2988;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr2990;
				} else
					goto tr2989;
			} else
				goto tr2987;
		} else
			goto tr2982;
	} else
		goto tr2968;
	goto tr34;
tr4072:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st308;
st308:
	if ( ++p == pe )
		goto _test_eof308;
case 308:
#line 113921 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr2992;
		case 5u: goto tr2993;
		case 12u: goto tr2995;
		case 13u: goto tr2996;
		case 20u: goto tr2998;
		case 21u: goto tr2999;
		case 28u: goto tr3001;
		case 29u: goto tr3002;
		case 36u: goto tr3004;
		case 37u: goto tr3005;
		case 44u: goto tr3007;
		case 45u: goto tr3008;
		case 60u: goto tr3010;
		case 61u: goto tr3011;
		case 68u: goto tr3013;
		case 76u: goto tr3015;
		case 84u: goto tr3017;
		case 92u: goto tr3019;
		case 100u: goto tr3021;
		case 108u: goto tr3023;
		case 124u: goto tr3025;
		case 132u: goto tr3027;
		case 140u: goto tr3029;
		case 148u: goto tr3031;
		case 156u: goto tr3033;
		case 164u: goto tr3035;
		case 172u: goto tr3037;
		case 188u: goto tr3039;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr2994;
				} else
					goto tr2991;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr3000;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3006;
				} else
					goto tr3003;
			} else
				goto tr2997;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3014;
				} else if ( (*p) >= 64u )
					goto tr3012;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr3018;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr3022;
				} else
					goto tr3020;
			} else
				goto tr3016;
		} else
			goto tr3009;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3028;
				} else if ( (*p) >= 128u )
					goto tr3026;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3032;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3036;
				} else
					goto tr3034;
			} else
				goto tr3030;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3040;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr3042;
				} else
					goto tr3041;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr3044;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr3046;
				} else
					goto tr3045;
			} else
				goto tr3043;
		} else
			goto tr3038;
	} else
		goto tr3024;
	goto tr34;
tr4073:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st309;
st309:
	if ( ++p == pe )
		goto _test_eof309;
case 309:
#line 114056 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3048;
		case 5u: goto tr3049;
		case 12u: goto tr3051;
		case 13u: goto tr3052;
		case 20u: goto tr3054;
		case 21u: goto tr3055;
		case 28u: goto tr3057;
		case 29u: goto tr3058;
		case 36u: goto tr3060;
		case 37u: goto tr3061;
		case 44u: goto tr3063;
		case 45u: goto tr3064;
		case 60u: goto tr3066;
		case 61u: goto tr3067;
		case 68u: goto tr3069;
		case 76u: goto tr3071;
		case 84u: goto tr3073;
		case 92u: goto tr3075;
		case 100u: goto tr3077;
		case 108u: goto tr3079;
		case 124u: goto tr3081;
		case 132u: goto tr3083;
		case 140u: goto tr3085;
		case 148u: goto tr3087;
		case 156u: goto tr3089;
		case 164u: goto tr3091;
		case 172u: goto tr3093;
		case 188u: goto tr3095;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3050;
				} else
					goto tr3047;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr3056;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3062;
				} else
					goto tr3059;
			} else
				goto tr3053;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3070;
				} else if ( (*p) >= 64u )
					goto tr3068;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr3074;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr3078;
				} else
					goto tr3076;
			} else
				goto tr3072;
		} else
			goto tr3065;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3084;
				} else if ( (*p) >= 128u )
					goto tr3082;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3088;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3092;
				} else
					goto tr3090;
			} else
				goto tr3086;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 216u ) {
				if ( (*p) < 200u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3096;
				} else if ( (*p) > 207u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr3098;
				} else
					goto tr3097;
			} else if ( (*p) > 223u ) {
				if ( (*p) < 232u ) {
					if ( 224u <= (*p) && (*p) <= 231u )
						goto tr3100;
				} else if ( (*p) > 239u ) {
					if ( 248u <= (*p) )
						goto tr3102;
				} else
					goto tr3101;
			} else
				goto tr3099;
		} else
			goto tr3094;
	} else
		goto tr3080;
	goto tr34;
tr4075:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st310;
st310:
	if ( ++p == pe )
		goto _test_eof310;
case 310:
#line 114191 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3104;
		case 5u: goto tr3105;
		case 12u: goto tr3107;
		case 13u: goto tr3108;
		case 20u: goto tr3110;
		case 21u: goto tr3111;
		case 28u: goto tr3113;
		case 29u: goto tr3114;
		case 36u: goto tr3116;
		case 37u: goto tr3117;
		case 44u: goto tr3119;
		case 45u: goto tr3120;
		case 52u: goto tr3122;
		case 53u: goto tr3123;
		case 60u: goto tr3125;
		case 61u: goto tr3126;
		case 68u: goto tr3128;
		case 76u: goto tr3130;
		case 84u: goto tr3132;
		case 92u: goto tr3134;
		case 100u: goto tr3136;
		case 108u: goto tr3138;
		case 116u: goto tr3140;
		case 124u: goto tr3142;
		case 132u: goto tr3144;
		case 140u: goto tr3146;
		case 148u: goto tr3148;
		case 156u: goto tr3150;
		case 164u: goto tr3152;
		case 172u: goto tr3154;
		case 180u: goto tr3156;
		case 188u: goto tr3158;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) < 8u ) {
					if ( (*p) <= 7u )
						goto tr3103;
				} else if ( (*p) > 15u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr3109;
				} else
					goto tr3106;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3115;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr3121;
				} else
					goto tr3118;
			} else
				goto tr3112;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) < 72u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3127;
				} else if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3131;
				} else
					goto tr3129;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3135;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr3139;
				} else
					goto tr3137;
			} else
				goto tr3133;
		} else
			goto tr3124;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr3143;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3147;
				} else
					goto tr3145;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr3151;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr3155;
				} else
					goto tr3153;
			} else
				goto tr3149;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3160;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3162;
				} else
					goto tr3161;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3164;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr3166;
				} else
					goto tr3165;
			} else
				goto tr3163;
		} else
			goto tr3157;
	} else
		goto tr3141;
	goto tr3159;
tr4114:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st311;
st311:
	if ( ++p == pe )
		goto _test_eof311;
case 311:
#line 114339 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3168;
		case 5u: goto tr3169;
		case 20u: goto tr3171;
		case 21u: goto tr3172;
		case 28u: goto tr3174;
		case 29u: goto tr3175;
		case 36u: goto tr3177;
		case 37u: goto tr3178;
		case 44u: goto tr3180;
		case 45u: goto tr3181;
		case 52u: goto tr3183;
		case 53u: goto tr3184;
		case 60u: goto tr3186;
		case 61u: goto tr3187;
		case 68u: goto tr3189;
		case 84u: goto tr3191;
		case 92u: goto tr3193;
		case 100u: goto tr3195;
		case 108u: goto tr3197;
		case 116u: goto tr3199;
		case 124u: goto tr3201;
		case 132u: goto tr3203;
		case 148u: goto tr3205;
		case 156u: goto tr3207;
		case 164u: goto tr3209;
		case 172u: goto tr3211;
		case 180u: goto tr3213;
		case 188u: goto tr3215;
		case 208u: goto tr3218;
		case 224u: goto tr3219;
		case 225u: goto tr3220;
		case 228u: goto tr3221;
		case 229u: goto tr3222;
		case 232u: goto tr3223;
		case 233u: goto tr3224;
		case 234u: goto tr3225;
		case 235u: goto tr3226;
		case 236u: goto tr3227;
		case 237u: goto tr3228;
		case 238u: goto tr3229;
		case 240u: goto tr3230;
		case 241u: goto tr3231;
		case 242u: goto tr3232;
		case 243u: goto tr3233;
		case 244u: goto tr3234;
		case 245u: goto tr3235;
		case 246u: goto tr3236;
		case 247u: goto tr3237;
		case 248u: goto tr3238;
		case 249u: goto tr3239;
		case 250u: goto tr3240;
		case 251u: goto tr3241;
		case 252u: goto tr3242;
		case 253u: goto tr3243;
		case 254u: goto tr3244;
		case 255u: goto tr3245;
	}
	if ( (*p) < 104u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 24u ) {
				if ( (*p) > 7u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr3170;
				} else
					goto tr3167;
			} else if ( (*p) > 31u ) {
				if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3179;
				} else if ( (*p) >= 32u )
					goto tr3176;
			} else
				goto tr3173;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 63u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3188;
				} else if ( (*p) >= 56u )
					goto tr3185;
			} else if ( (*p) > 87u ) {
				if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3194;
				} else if ( (*p) >= 88u )
					goto tr3192;
			} else
				goto tr3190;
		} else
			goto tr3182;
	} else if ( (*p) > 111u ) {
		if ( (*p) < 160u ) {
			if ( (*p) < 128u ) {
				if ( (*p) > 119u ) {
					if ( 120u <= (*p) && (*p) <= 127u )
						goto tr3200;
				} else if ( (*p) >= 112u )
					goto tr3198;
			} else if ( (*p) > 135u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3206;
				} else if ( (*p) >= 144u )
					goto tr3204;
			} else
				goto tr3202;
		} else if ( (*p) > 167u ) {
			if ( (*p) < 184u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr3212;
				} else if ( (*p) >= 168u )
					goto tr3210;
			} else if ( (*p) > 191u ) {
				if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3217;
				} else if ( (*p) >= 192u )
					goto tr3216;
			} else
				goto tr3214;
		} else
			goto tr3208;
	} else
		goto tr3196;
	goto tr34;
tr4077:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st312;
st312:
	if ( ++p == pe )
		goto _test_eof312;
case 312:
#line 114487 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3247;
		case 5u: goto tr3248;
		case 12u: goto tr3250;
		case 13u: goto tr3251;
		case 20u: goto tr3253;
		case 21u: goto tr3254;
		case 28u: goto tr3256;
		case 29u: goto tr3257;
		case 36u: goto tr3259;
		case 37u: goto tr3260;
		case 44u: goto tr3262;
		case 45u: goto tr3263;
		case 52u: goto tr3265;
		case 53u: goto tr3266;
		case 60u: goto tr3268;
		case 61u: goto tr3269;
		case 68u: goto tr3271;
		case 76u: goto tr3273;
		case 84u: goto tr3275;
		case 92u: goto tr3277;
		case 100u: goto tr3279;
		case 108u: goto tr3281;
		case 116u: goto tr3283;
		case 124u: goto tr3285;
		case 132u: goto tr3287;
		case 140u: goto tr3289;
		case 148u: goto tr3291;
		case 156u: goto tr3293;
		case 164u: goto tr3295;
		case 172u: goto tr3297;
		case 180u: goto tr3299;
		case 188u: goto tr3301;
		case 233u: goto tr3306;
	}
	if ( (*p) < 104u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3249;
				} else
					goto tr3246;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr3255;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3261;
				} else
					goto tr3258;
			} else
				goto tr3252;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 72u ) {
				if ( (*p) > 63u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3270;
				} else if ( (*p) >= 56u )
					goto tr3267;
			} else if ( (*p) > 79u ) {
				if ( (*p) < 88u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3274;
				} else if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3278;
				} else
					goto tr3276;
			} else
				goto tr3272;
		} else
			goto tr3264;
	} else if ( (*p) > 111u ) {
		if ( (*p) < 160u ) {
			if ( (*p) < 128u ) {
				if ( (*p) > 119u ) {
					if ( 120u <= (*p) && (*p) <= 127u )
						goto tr3284;
				} else if ( (*p) >= 112u )
					goto tr3282;
			} else if ( (*p) > 135u ) {
				if ( (*p) < 144u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3288;
				} else if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3292;
				} else
					goto tr3290;
			} else
				goto tr3286;
		} else if ( (*p) > 167u ) {
			if ( (*p) < 192u ) {
				if ( (*p) < 176u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3296;
				} else if ( (*p) > 183u ) {
					if ( 184u <= (*p) && (*p) <= 191u )
						goto tr3300;
				} else
					goto tr3298;
			} else if ( (*p) > 199u ) {
				if ( (*p) < 208u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3303;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3305;
				} else
					goto tr3304;
			} else
				goto tr3302;
		} else
			goto tr3294;
	} else
		goto tr3280;
	goto tr34;
tr4115:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st313;
st313:
	if ( ++p == pe )
		goto _test_eof313;
case 313:
#line 114627 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3308;
		case 5u: goto tr3309;
		case 12u: goto tr3311;
		case 13u: goto tr3312;
		case 20u: goto tr3314;
		case 21u: goto tr3315;
		case 28u: goto tr3317;
		case 29u: goto tr3318;
		case 44u: goto tr3320;
		case 45u: goto tr3321;
		case 60u: goto tr3323;
		case 61u: goto tr3324;
		case 68u: goto tr3326;
		case 76u: goto tr3328;
		case 84u: goto tr3330;
		case 92u: goto tr3332;
		case 108u: goto tr3334;
		case 124u: goto tr3336;
		case 132u: goto tr3338;
		case 140u: goto tr3340;
		case 148u: goto tr3342;
		case 156u: goto tr3344;
		case 172u: goto tr3346;
		case 188u: goto tr3348;
		case 226u: goto tr3353;
		case 227u: goto tr3354;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3310;
				} else
					goto tr3307;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3319;
				} else if ( (*p) >= 24u )
					goto tr3316;
			} else
				goto tr3313;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3327;
				} else if ( (*p) >= 64u )
					goto tr3325;
			} else if ( (*p) > 87u ) {
				if ( (*p) > 95u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr3333;
				} else if ( (*p) >= 88u )
					goto tr3331;
			} else
				goto tr3329;
		} else
			goto tr3322;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3339;
				} else if ( (*p) >= 128u )
					goto tr3337;
			} else if ( (*p) > 151u ) {
				if ( (*p) > 159u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3345;
				} else if ( (*p) >= 152u )
					goto tr3343;
			} else
				goto tr3341;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 208u ) {
				if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3350;
				} else if ( (*p) >= 192u )
					goto tr3349;
			} else if ( (*p) > 215u ) {
				if ( (*p) < 232u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3352;
				} else if ( (*p) > 239u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr3356;
				} else
					goto tr3355;
			} else
				goto tr3351;
		} else
			goto tr3347;
	} else
		goto tr3335;
	goto tr34;
tr4079:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st314;
st314:
	if ( ++p == pe )
		goto _test_eof314;
case 314:
#line 114748 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3358;
		case 5u: goto tr3359;
		case 12u: goto tr3361;
		case 13u: goto tr3362;
		case 20u: goto tr3364;
		case 21u: goto tr3365;
		case 28u: goto tr3367;
		case 29u: goto tr3368;
		case 36u: goto tr3370;
		case 37u: goto tr3371;
		case 44u: goto tr3373;
		case 45u: goto tr3374;
		case 52u: goto tr3376;
		case 53u: goto tr3377;
		case 60u: goto tr3379;
		case 61u: goto tr3380;
		case 68u: goto tr3382;
		case 76u: goto tr3384;
		case 84u: goto tr3386;
		case 92u: goto tr3388;
		case 100u: goto tr3390;
		case 108u: goto tr3392;
		case 116u: goto tr3394;
		case 124u: goto tr3396;
		case 132u: goto tr3398;
		case 140u: goto tr3400;
		case 148u: goto tr3402;
		case 156u: goto tr3404;
		case 164u: goto tr3406;
		case 172u: goto tr3408;
		case 180u: goto tr3410;
		case 188u: goto tr3412;
	}
	if ( (*p) < 112u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3360;
				} else
					goto tr3357;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr3366;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3372;
				} else
					goto tr3369;
			} else
				goto tr3363;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 80u ) {
				if ( (*p) < 64u ) {
					if ( 56u <= (*p) && (*p) <= 63u )
						goto tr3378;
				} else if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3383;
				} else
					goto tr3381;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr3387;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr3391;
				} else
					goto tr3389;
			} else
				goto tr3385;
		} else
			goto tr3375;
	} else if ( (*p) > 119u ) {
		if ( (*p) < 176u ) {
			if ( (*p) < 144u ) {
				if ( (*p) < 128u ) {
					if ( 120u <= (*p) && (*p) <= 127u )
						goto tr3395;
				} else if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3399;
				} else
					goto tr3397;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3403;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3407;
				} else
					goto tr3405;
			} else
				goto tr3401;
		} else if ( (*p) > 183u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 192u ) {
					if ( 184u <= (*p) && (*p) <= 191u )
						goto tr3411;
				} else if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3414;
				} else
					goto tr3413;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3416;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr3418;
				} else
					goto tr3417;
			} else
				goto tr3415;
		} else
			goto tr3409;
	} else
		goto tr3393;
	goto tr34;
tr4116:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st315;
st315:
	if ( ++p == pe )
		goto _test_eof315;
case 315:
#line 114893 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3420;
		case 5u: goto tr3421;
		case 12u: goto tr3423;
		case 13u: goto tr3424;
		case 20u: goto tr3426;
		case 21u: goto tr3427;
		case 28u: goto tr3429;
		case 29u: goto tr3430;
		case 36u: goto tr3432;
		case 37u: goto tr3433;
		case 52u: goto tr3435;
		case 53u: goto tr3436;
		case 60u: goto tr3438;
		case 61u: goto tr3439;
		case 68u: goto tr3441;
		case 76u: goto tr3443;
		case 84u: goto tr3445;
		case 92u: goto tr3447;
		case 100u: goto tr3449;
		case 116u: goto tr3451;
		case 124u: goto tr3453;
		case 132u: goto tr3455;
		case 140u: goto tr3457;
		case 148u: goto tr3459;
		case 156u: goto tr3461;
		case 164u: goto tr3463;
		case 180u: goto tr3465;
		case 188u: goto tr3467;
	}
	if ( (*p) < 112u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3422;
				} else
					goto tr3419;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3431;
				} else if ( (*p) >= 24u )
					goto tr3428;
			} else
				goto tr3425;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 72u ) {
				if ( (*p) > 63u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3440;
				} else if ( (*p) >= 56u )
					goto tr3437;
			} else if ( (*p) > 79u ) {
				if ( (*p) < 88u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3444;
				} else if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3448;
				} else
					goto tr3446;
			} else
				goto tr3442;
		} else
			goto tr3434;
	} else if ( (*p) > 119u ) {
		if ( (*p) < 176u ) {
			if ( (*p) < 136u ) {
				if ( (*p) > 127u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr3454;
				} else if ( (*p) >= 120u )
					goto tr3452;
			} else if ( (*p) > 143u ) {
				if ( (*p) < 152u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3458;
				} else if ( (*p) > 159u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr3462;
				} else
					goto tr3460;
			} else
				goto tr3456;
		} else if ( (*p) > 183u ) {
			if ( (*p) < 208u ) {
				if ( (*p) > 191u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3468;
				} else if ( (*p) >= 184u )
					goto tr3466;
			} else if ( (*p) > 215u ) {
				if ( (*p) < 224u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3470;
				} else if ( (*p) > 231u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3472;
				} else
					goto tr3471;
			} else
				goto tr3469;
		} else
			goto tr3464;
	} else
		goto tr3450;
	goto tr34;
tr4081:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st316;
st316:
	if ( ++p == pe )
		goto _test_eof316;
case 316:
#line 115022 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3474;
		case 5u: goto tr3475;
		case 12u: goto tr3477;
		case 13u: goto tr3478;
		case 20u: goto tr3480;
		case 21u: goto tr3481;
		case 28u: goto tr3483;
		case 29u: goto tr3484;
		case 36u: goto tr3486;
		case 37u: goto tr3487;
		case 44u: goto tr3489;
		case 45u: goto tr3490;
		case 52u: goto tr3492;
		case 53u: goto tr3493;
		case 60u: goto tr3495;
		case 61u: goto tr3496;
		case 68u: goto tr3498;
		case 76u: goto tr3500;
		case 84u: goto tr3502;
		case 92u: goto tr3504;
		case 100u: goto tr3506;
		case 108u: goto tr3508;
		case 116u: goto tr3510;
		case 124u: goto tr3512;
		case 132u: goto tr3514;
		case 140u: goto tr3516;
		case 148u: goto tr3518;
		case 156u: goto tr3520;
		case 164u: goto tr3522;
		case 172u: goto tr3524;
		case 180u: goto tr3526;
		case 188u: goto tr3528;
		case 217u: goto tr3531;
	}
	if ( (*p) < 112u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3476;
				} else
					goto tr3473;
			} else if ( (*p) > 23u ) {
				if ( (*p) < 32u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr3482;
				} else if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3488;
				} else
					goto tr3485;
			} else
				goto tr3479;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 80u ) {
				if ( (*p) < 64u ) {
					if ( 56u <= (*p) && (*p) <= 63u )
						goto tr3494;
				} else if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3499;
				} else
					goto tr3497;
			} else if ( (*p) > 87u ) {
				if ( (*p) < 96u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr3503;
				} else if ( (*p) > 103u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr3507;
				} else
					goto tr3505;
			} else
				goto tr3501;
		} else
			goto tr3491;
	} else if ( (*p) > 119u ) {
		if ( (*p) < 176u ) {
			if ( (*p) < 144u ) {
				if ( (*p) < 128u ) {
					if ( 120u <= (*p) && (*p) <= 127u )
						goto tr3511;
				} else if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3515;
				} else
					goto tr3513;
			} else if ( (*p) > 151u ) {
				if ( (*p) < 160u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3519;
				} else if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3523;
				} else
					goto tr3521;
			} else
				goto tr3517;
		} else if ( (*p) > 183u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 192u ) {
					if ( 184u <= (*p) && (*p) <= 191u )
						goto tr3527;
				} else if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3530;
				} else
					goto tr3529;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3533;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr3535;
				} else
					goto tr3534;
			} else
				goto tr3532;
		} else
			goto tr3525;
	} else
		goto tr3509;
	goto tr34;
tr4117:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st317;
st317:
	if ( ++p == pe )
		goto _test_eof317;
case 317:
#line 115168 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3537;
		case 5u: goto tr3538;
		case 12u: goto tr3540;
		case 13u: goto tr3541;
		case 20u: goto tr3543;
		case 21u: goto tr3544;
		case 28u: goto tr3546;
		case 29u: goto tr3547;
		case 36u: goto tr3549;
		case 37u: goto tr3550;
		case 44u: goto tr3552;
		case 45u: goto tr3553;
		case 52u: goto tr3555;
		case 53u: goto tr3556;
		case 60u: goto tr3558;
		case 61u: goto tr3559;
		case 68u: goto tr3561;
		case 76u: goto tr3563;
		case 84u: goto tr3565;
		case 92u: goto tr3567;
		case 100u: goto tr3569;
		case 108u: goto tr3571;
		case 116u: goto tr3573;
		case 124u: goto tr3575;
		case 132u: goto tr3577;
		case 140u: goto tr3579;
		case 148u: goto tr3581;
		case 156u: goto tr3583;
		case 164u: goto tr3585;
		case 172u: goto tr3587;
		case 180u: goto tr3589;
		case 188u: goto tr3591;
		case 224u: goto tr3592;
	}
	if ( (*p) < 96u ) {
		if ( (*p) < 40u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3539;
				} else
					goto tr3536;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3548;
				} else if ( (*p) >= 24u )
					goto tr3545;
			} else
				goto tr3542;
		} else if ( (*p) > 47u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 55u ) {
					if ( 56u <= (*p) && (*p) <= 63u )
						goto tr3557;
				} else if ( (*p) >= 48u )
					goto tr3554;
			} else if ( (*p) > 71u ) {
				if ( (*p) < 80u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3562;
				} else if ( (*p) > 87u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr3566;
				} else
					goto tr3564;
			} else
				goto tr3560;
		} else
			goto tr3551;
	} else if ( (*p) > 103u ) {
		if ( (*p) < 152u ) {
			if ( (*p) < 120u ) {
				if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr3572;
				} else if ( (*p) >= 104u )
					goto tr3570;
			} else if ( (*p) > 127u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr3576;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3580;
				} else
					goto tr3578;
			} else
				goto tr3574;
		} else if ( (*p) > 159u ) {
			if ( (*p) < 176u ) {
				if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3586;
				} else if ( (*p) >= 160u )
					goto tr3584;
			} else if ( (*p) > 183u ) {
				if ( (*p) < 232u ) {
					if ( 184u <= (*p) && (*p) <= 191u )
						goto tr3590;
				} else if ( (*p) > 239u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr3594;
				} else
					goto tr3593;
			} else
				goto tr3588;
		} else
			goto tr3582;
	} else
		goto tr3568;
	goto tr34;
tr4098:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 37 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_LOCK_PREFIX(TRUE);
  }
	goto st318;
st318:
	if ( ++p == pe )
		goto _test_eof318;
case 318:
#line 115306 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 0u: goto tr3595;
		case 1u: goto tr3596;
		case 2u: goto tr3597;
		case 3u: goto tr3598;
		case 8u: goto tr3599;
		case 9u: goto tr3600;
		case 10u: goto tr3601;
		case 11u: goto tr3602;
		case 15u: goto st319;
		case 16u: goto tr3604;
		case 17u: goto tr3605;
		case 18u: goto tr3606;
		case 19u: goto tr3607;
		case 24u: goto tr3608;
		case 25u: goto tr3609;
		case 26u: goto tr3610;
		case 27u: goto tr3611;
		case 32u: goto tr3612;
		case 33u: goto tr3613;
		case 34u: goto tr3614;
		case 35u: goto tr3615;
		case 40u: goto tr3616;
		case 41u: goto tr3617;
		case 42u: goto tr3618;
		case 43u: goto tr3619;
		case 48u: goto tr3620;
		case 49u: goto tr3621;
		case 50u: goto tr3622;
		case 51u: goto tr3623;
		case 102u: goto tr3624;
		case 128u: goto st322;
		case 129u: goto st323;
		case 131u: goto st324;
		case 134u: goto tr3628;
		case 135u: goto tr3629;
		case 246u: goto st325;
		case 247u: goto st326;
		case 254u: goto st327;
		case 255u: goto st328;
	}
	goto tr34;
st319:
	if ( ++p == pe )
		goto _test_eof319;
case 319:
	switch( (*p) ) {
		case 32u: goto tr3634;
		case 34u: goto tr3635;
		case 176u: goto tr3636;
		case 177u: goto tr3637;
		case 192u: goto tr3638;
		case 193u: goto tr3639;
		case 199u: goto st59;
	}
	goto tr34;
tr3634:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 328 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandSize32bit);
  }
#line 511 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandControlRegister);
  }
	goto st320;
st320:
	if ( ++p == pe )
		goto _test_eof320;
case 320:
#line 115383 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr3640;
	goto tr34;
tr3635:
#line 1310 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 4344); }
#line 283 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(2);
  }
#line 370 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandControlRegister);
  }
#line 469 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandSize32bit);
  }
	goto st321;
st321:
	if ( ++p == pe )
		goto _test_eof321;
case 321:
#line 115407 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr3641;
	goto tr34;
st322:
	if ( ++p == pe )
		goto _test_eof322;
case 322:
	switch( (*p) ) {
		case 4u: goto tr1565;
		case 5u: goto tr1566;
		case 12u: goto tr1568;
		case 13u: goto tr1569;
		case 20u: goto tr1571;
		case 21u: goto tr1572;
		case 28u: goto tr1574;
		case 29u: goto tr1575;
		case 36u: goto tr1577;
		case 37u: goto tr1578;
		case 44u: goto tr1580;
		case 45u: goto tr1581;
		case 52u: goto tr1583;
		case 53u: goto tr1584;
		case 68u: goto tr1589;
		case 76u: goto tr1591;
		case 84u: goto tr1593;
		case 92u: goto tr1595;
		case 100u: goto tr1597;
		case 108u: goto tr1599;
		case 116u: goto tr1601;
		case 132u: goto tr1605;
		case 140u: goto tr1607;
		case 148u: goto tr1609;
		case 156u: goto tr1611;
		case 164u: goto tr1613;
		case 172u: goto tr1615;
		case 180u: goto tr1617;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 32u ) {
			if ( (*p) < 8u ) {
				if ( (*p) <= 7u )
					goto tr1564;
			} else if ( (*p) > 15u ) {
				if ( (*p) > 23u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1573;
				} else if ( (*p) >= 16u )
					goto tr1570;
			} else
				goto tr1567;
		} else if ( (*p) > 39u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1582;
				} else if ( (*p) >= 40u )
					goto tr1579;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1592;
				} else if ( (*p) >= 72u )
					goto tr1590;
			} else
				goto tr1588;
		} else
			goto tr1576;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 136u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr1596;
			} else if ( (*p) > 111u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1604;
				} else if ( (*p) >= 112u )
					goto tr1600;
			} else
				goto tr1598;
		} else if ( (*p) > 143u ) {
			if ( (*p) < 160u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1610;
				} else if ( (*p) >= 144u )
					goto tr1608;
			} else if ( (*p) > 167u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1616;
				} else if ( (*p) >= 168u )
					goto tr1614;
			} else
				goto tr1612;
		} else
			goto tr1606;
	} else
		goto tr1594;
	goto tr34;
st323:
	if ( ++p == pe )
		goto _test_eof323;
case 323:
	switch( (*p) ) {
		case 4u: goto tr1629;
		case 5u: goto tr1630;
		case 12u: goto tr1632;
		case 13u: goto tr1633;
		case 20u: goto tr1635;
		case 21u: goto tr1636;
		case 28u: goto tr1638;
		case 29u: goto tr1639;
		case 36u: goto tr1641;
		case 37u: goto tr1642;
		case 44u: goto tr1644;
		case 45u: goto tr1645;
		case 52u: goto tr1647;
		case 53u: goto tr1648;
		case 68u: goto tr1653;
		case 76u: goto tr1655;
		case 84u: goto tr1657;
		case 92u: goto tr1659;
		case 100u: goto tr1661;
		case 108u: goto tr1663;
		case 116u: goto tr1665;
		case 132u: goto tr1669;
		case 140u: goto tr1671;
		case 148u: goto tr1673;
		case 156u: goto tr1675;
		case 164u: goto tr1677;
		case 172u: goto tr1679;
		case 180u: goto tr1681;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 32u ) {
			if ( (*p) < 8u ) {
				if ( (*p) <= 7u )
					goto tr1628;
			} else if ( (*p) > 15u ) {
				if ( (*p) > 23u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1637;
				} else if ( (*p) >= 16u )
					goto tr1634;
			} else
				goto tr1631;
		} else if ( (*p) > 39u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1646;
				} else if ( (*p) >= 40u )
					goto tr1643;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1656;
				} else if ( (*p) >= 72u )
					goto tr1654;
			} else
				goto tr1652;
		} else
			goto tr1640;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 136u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr1660;
			} else if ( (*p) > 111u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1668;
				} else if ( (*p) >= 112u )
					goto tr1664;
			} else
				goto tr1662;
		} else if ( (*p) > 143u ) {
			if ( (*p) < 160u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1674;
				} else if ( (*p) >= 144u )
					goto tr1672;
			} else if ( (*p) > 167u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1680;
				} else if ( (*p) >= 168u )
					goto tr1678;
			} else
				goto tr1676;
		} else
			goto tr1670;
	} else
		goto tr1658;
	goto tr34;
st324:
	if ( ++p == pe )
		goto _test_eof324;
case 324:
	switch( (*p) ) {
		case 4u: goto tr1693;
		case 5u: goto tr1694;
		case 12u: goto tr1696;
		case 13u: goto tr1697;
		case 20u: goto tr1699;
		case 21u: goto tr1700;
		case 28u: goto tr1702;
		case 29u: goto tr1703;
		case 36u: goto tr1705;
		case 37u: goto tr1706;
		case 44u: goto tr1708;
		case 45u: goto tr1709;
		case 52u: goto tr1711;
		case 53u: goto tr1712;
		case 68u: goto tr1717;
		case 76u: goto tr1719;
		case 84u: goto tr1721;
		case 92u: goto tr1723;
		case 100u: goto tr1725;
		case 108u: goto tr1727;
		case 116u: goto tr1729;
		case 132u: goto tr1733;
		case 140u: goto tr1735;
		case 148u: goto tr1737;
		case 156u: goto tr1739;
		case 164u: goto tr1741;
		case 172u: goto tr1743;
		case 180u: goto tr1745;
	}
	if ( (*p) < 88u ) {
		if ( (*p) < 32u ) {
			if ( (*p) < 8u ) {
				if ( (*p) <= 7u )
					goto tr1692;
			} else if ( (*p) > 15u ) {
				if ( (*p) > 23u ) {
					if ( 24u <= (*p) && (*p) <= 31u )
						goto tr1701;
				} else if ( (*p) >= 16u )
					goto tr1698;
			} else
				goto tr1695;
		} else if ( (*p) > 39u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr1710;
				} else if ( (*p) >= 40u )
					goto tr1707;
			} else if ( (*p) > 71u ) {
				if ( (*p) > 79u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr1720;
				} else if ( (*p) >= 72u )
					goto tr1718;
			} else
				goto tr1716;
		} else
			goto tr1704;
	} else if ( (*p) > 95u ) {
		if ( (*p) < 136u ) {
			if ( (*p) < 104u ) {
				if ( 96u <= (*p) && (*p) <= 103u )
					goto tr1724;
			} else if ( (*p) > 111u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr1732;
				} else if ( (*p) >= 112u )
					goto tr1728;
			} else
				goto tr1726;
		} else if ( (*p) > 143u ) {
			if ( (*p) < 160u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr1738;
				} else if ( (*p) >= 144u )
					goto tr1736;
			} else if ( (*p) > 167u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr1744;
				} else if ( (*p) >= 168u )
					goto tr1742;
			} else
				goto tr1740;
		} else
			goto tr1734;
	} else
		goto tr1722;
	goto tr34;
st325:
	if ( ++p == pe )
		goto _test_eof325;
case 325:
	switch( (*p) ) {
		case 20u: goto tr3643;
		case 21u: goto tr3644;
		case 28u: goto tr3646;
		case 29u: goto tr3647;
		case 84u: goto tr3649;
		case 92u: goto tr3651;
		case 148u: goto tr3653;
		case 156u: goto tr3655;
	}
	if ( (*p) < 80u ) {
		if ( (*p) > 23u ) {
			if ( 24u <= (*p) && (*p) <= 31u )
				goto tr3645;
		} else if ( (*p) >= 16u )
			goto tr3642;
	} else if ( (*p) > 87u ) {
		if ( (*p) < 144u ) {
			if ( 88u <= (*p) && (*p) <= 95u )
				goto tr3650;
		} else if ( (*p) > 151u ) {
			if ( 152u <= (*p) && (*p) <= 159u )
				goto tr3654;
		} else
			goto tr3652;
	} else
		goto tr3648;
	goto tr34;
st326:
	if ( ++p == pe )
		goto _test_eof326;
case 326:
	switch( (*p) ) {
		case 20u: goto tr3657;
		case 21u: goto tr3658;
		case 28u: goto tr3660;
		case 29u: goto tr3661;
		case 84u: goto tr3663;
		case 92u: goto tr3665;
		case 148u: goto tr3667;
		case 156u: goto tr3669;
	}
	if ( (*p) < 80u ) {
		if ( (*p) > 23u ) {
			if ( 24u <= (*p) && (*p) <= 31u )
				goto tr3659;
		} else if ( (*p) >= 16u )
			goto tr3656;
	} else if ( (*p) > 87u ) {
		if ( (*p) < 144u ) {
			if ( 88u <= (*p) && (*p) <= 95u )
				goto tr3664;
		} else if ( (*p) > 151u ) {
			if ( 152u <= (*p) && (*p) <= 159u )
				goto tr3668;
		} else
			goto tr3666;
	} else
		goto tr3662;
	goto tr34;
st327:
	if ( ++p == pe )
		goto _test_eof327;
case 327:
	switch( (*p) ) {
		case 4u: goto tr3671;
		case 5u: goto tr3672;
		case 12u: goto tr3674;
		case 13u: goto tr3675;
		case 68u: goto tr3677;
		case 76u: goto tr3679;
		case 132u: goto tr3681;
		case 140u: goto tr3683;
	}
	if ( (*p) < 64u ) {
		if ( (*p) > 7u ) {
			if ( 8u <= (*p) && (*p) <= 15u )
				goto tr3673;
		} else
			goto tr3670;
	} else if ( (*p) > 71u ) {
		if ( (*p) < 128u ) {
			if ( 72u <= (*p) && (*p) <= 79u )
				goto tr3678;
		} else if ( (*p) > 135u ) {
			if ( 136u <= (*p) && (*p) <= 143u )
				goto tr3682;
		} else
			goto tr3680;
	} else
		goto tr3676;
	goto tr34;
st328:
	if ( ++p == pe )
		goto _test_eof328;
case 328:
	switch( (*p) ) {
		case 4u: goto tr3685;
		case 5u: goto tr3686;
		case 12u: goto tr3688;
		case 13u: goto tr3689;
		case 68u: goto tr3691;
		case 76u: goto tr3693;
		case 132u: goto tr3695;
		case 140u: goto tr3697;
	}
	if ( (*p) < 64u ) {
		if ( (*p) > 7u ) {
			if ( 8u <= (*p) && (*p) <= 15u )
				goto tr3687;
		} else
			goto tr3684;
	} else if ( (*p) > 71u ) {
		if ( (*p) < 128u ) {
			if ( 72u <= (*p) && (*p) <= 79u )
				goto tr3692;
		} else if ( (*p) > 135u ) {
			if ( 136u <= (*p) && (*p) <= 143u )
				goto tr3696;
		} else
			goto tr3694;
	} else
		goto tr3690;
	goto tr34;
tr4100:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 46 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(TRUE);
  }
	goto st329;
st329:
	if ( ++p == pe )
		goto _test_eof329;
case 329:
#line 115854 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 15u: goto st330;
		case 102u: goto tr3699;
		case 166u: goto tr3700;
		case 167u: goto tr3701;
		case 174u: goto tr3702;
		case 175u: goto tr3703;
	}
	goto tr34;
st330:
	if ( ++p == pe )
		goto _test_eof330;
case 330:
	switch( (*p) ) {
		case 16u: goto tr3704;
		case 17u: goto tr3705;
		case 18u: goto tr3706;
		case 42u: goto tr3707;
		case 43u: goto tr3708;
		case 44u: goto tr3709;
		case 45u: goto tr3710;
		case 56u: goto st331;
		case 81u: goto tr3712;
		case 88u: goto tr3713;
		case 89u: goto tr3714;
		case 90u: goto tr3715;
		case 92u: goto tr3716;
		case 93u: goto tr3717;
		case 94u: goto tr3718;
		case 95u: goto tr3719;
		case 112u: goto tr3720;
		case 120u: goto tr3721;
		case 121u: goto tr3722;
		case 124u: goto tr3723;
		case 125u: goto tr3724;
		case 194u: goto tr3725;
		case 208u: goto tr3726;
		case 214u: goto tr3727;
		case 230u: goto tr3728;
		case 240u: goto tr3729;
	}
	goto tr34;
st331:
	if ( ++p == pe )
		goto _test_eof331;
case 331:
	switch( (*p) ) {
		case 240u: goto tr3730;
		case 241u: goto tr3731;
	}
	goto tr34;
tr3721:
#line 60 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPNZ_PREFIX(FALSE);
  }
#line 1236 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ SET_INSTRUCTION_NAME(instruction_names + 1027); }
#line 289 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERANDS_COUNT(4);
  }
#line 358 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(0, OperandXMM);
  }
#line 499 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(1, OperandXMM);
  }
#line 580 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(2, OperandSize8bit);
  }
#line 694 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(2, REG_IMM);
  }
#line 721 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_TYPE(3, OperandSize8bit);
  }
#line 838 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_OPERAND_NAME(3, REG_IMM2);
  }
	goto st332;
st332:
	if ( ++p == pe )
		goto _test_eof332;
case 332:
#line 115946 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	if ( 192u <= (*p) )
		goto tr3732;
	goto tr34;
tr4101:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
#line 43 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(TRUE);
  }
#line 40 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
    SET_REPZ_PREFIX(TRUE);
  }
	goto st333;
st333:
	if ( ++p == pe )
		goto _test_eof333;
case 333:
#line 115978 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 15u: goto st334;
		case 102u: goto tr3734;
		case 108u: goto tr3735;
		case 109u: goto tr3736;
		case 110u: goto tr3737;
		case 111u: goto tr3738;
		case 144u: goto tr3739;
		case 164u: goto tr3740;
		case 165u: goto tr3741;
		case 166u: goto tr3700;
		case 167u: goto tr3701;
		case 170u: goto tr3742;
		case 171u: goto tr3743;
		case 172u: goto tr3744;
		case 173u: goto tr3745;
		case 174u: goto tr3702;
		case 175u: goto tr3703;
		case 195u: goto tr3746;
	}
	goto tr34;
st334:
	if ( ++p == pe )
		goto _test_eof334;
case 334:
	switch( (*p) ) {
		case 16u: goto tr3747;
		case 17u: goto tr3748;
		case 18u: goto tr3749;
		case 22u: goto tr3750;
		case 42u: goto tr3751;
		case 43u: goto tr3752;
		case 44u: goto tr3753;
		case 45u: goto tr3754;
		case 81u: goto tr3755;
		case 82u: goto tr3756;
		case 83u: goto tr3757;
		case 88u: goto tr3758;
		case 89u: goto tr3759;
		case 90u: goto tr3760;
		case 91u: goto tr3761;
		case 92u: goto tr3762;
		case 93u: goto tr3763;
		case 94u: goto tr3764;
		case 95u: goto tr3765;
		case 111u: goto tr3766;
		case 112u: goto tr3767;
		case 126u: goto tr3768;
		case 127u: goto tr3769;
		case 184u: goto tr3770;
		case 188u: goto tr3771;
		case 189u: goto tr3772;
		case 194u: goto tr3773;
		case 214u: goto tr3774;
		case 230u: goto tr3775;
	}
	goto tr34;
tr4104:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st335;
st335:
	if ( ++p == pe )
		goto _test_eof335;
case 335:
#line 116056 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3777;
		case 5u: goto tr3778;
		case 20u: goto tr3643;
		case 21u: goto tr3644;
		case 28u: goto tr3646;
		case 29u: goto tr3647;
		case 36u: goto tr3780;
		case 37u: goto tr3781;
		case 44u: goto tr3783;
		case 45u: goto tr3784;
		case 52u: goto tr3786;
		case 53u: goto tr3787;
		case 60u: goto tr3789;
		case 61u: goto tr3790;
		case 68u: goto tr3792;
		case 84u: goto tr3649;
		case 92u: goto tr3651;
		case 100u: goto tr3794;
		case 108u: goto tr3796;
		case 116u: goto tr3798;
		case 124u: goto tr3800;
		case 132u: goto tr3802;
		case 148u: goto tr3653;
		case 156u: goto tr3655;
		case 164u: goto tr3804;
		case 172u: goto tr3806;
		case 180u: goto tr3808;
		case 188u: goto tr3810;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) > 7u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr3642;
				} else
					goto tr3776;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3779;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr3785;
				} else
					goto tr3782;
			} else
				goto tr3645;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) > 71u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3648;
				} else if ( (*p) >= 64u )
					goto tr3791;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3793;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr3797;
				} else
					goto tr3795;
			} else
				goto tr3650;
		} else
			goto tr3788;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) > 135u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3652;
				} else if ( (*p) >= 128u )
					goto tr3801;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr3803;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr3807;
				} else
					goto tr3805;
			} else
				goto tr3654;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3811;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3813;
				} else
					goto tr3812;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3815;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr3817;
				} else
					goto tr3816;
			} else
				goto tr3814;
		} else
			goto tr3809;
	} else
		goto tr3799;
	goto tr34;
tr4105:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st336;
st336:
	if ( ++p == pe )
		goto _test_eof336;
case 336:
#line 116191 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3819;
		case 5u: goto tr3820;
		case 20u: goto tr3657;
		case 21u: goto tr3658;
		case 28u: goto tr3660;
		case 29u: goto tr3661;
		case 36u: goto tr3822;
		case 37u: goto tr3823;
		case 44u: goto tr3825;
		case 45u: goto tr3826;
		case 52u: goto tr3828;
		case 53u: goto tr3829;
		case 60u: goto tr3831;
		case 61u: goto tr3832;
		case 68u: goto tr3834;
		case 84u: goto tr3663;
		case 92u: goto tr3665;
		case 100u: goto tr3836;
		case 108u: goto tr3838;
		case 116u: goto tr3840;
		case 124u: goto tr3842;
		case 132u: goto tr3844;
		case 148u: goto tr3667;
		case 156u: goto tr3669;
		case 164u: goto tr3846;
		case 172u: goto tr3848;
		case 180u: goto tr3850;
		case 188u: goto tr3852;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 24u ) {
				if ( (*p) > 7u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr3656;
				} else
					goto tr3818;
			} else if ( (*p) > 31u ) {
				if ( (*p) < 40u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3821;
				} else if ( (*p) > 47u ) {
					if ( 48u <= (*p) && (*p) <= 55u )
						goto tr3827;
				} else
					goto tr3824;
			} else
				goto tr3659;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 88u ) {
				if ( (*p) > 71u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3662;
				} else if ( (*p) >= 64u )
					goto tr3833;
			} else if ( (*p) > 95u ) {
				if ( (*p) < 104u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3835;
				} else if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr3839;
				} else
					goto tr3837;
			} else
				goto tr3664;
		} else
			goto tr3830;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 152u ) {
				if ( (*p) > 135u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3666;
				} else if ( (*p) >= 128u )
					goto tr3843;
			} else if ( (*p) > 159u ) {
				if ( (*p) < 168u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr3845;
				} else if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr3849;
				} else
					goto tr3847;
			} else
				goto tr3668;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 224u ) {
				if ( (*p) < 208u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3853;
				} else if ( (*p) > 215u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3855;
				} else
					goto tr3854;
			} else if ( (*p) > 231u ) {
				if ( (*p) < 240u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3857;
				} else if ( (*p) > 247u ) {
					if ( 248u <= (*p) )
						goto tr3859;
				} else
					goto tr3858;
			} else
				goto tr3856;
		} else
			goto tr3851;
	} else
		goto tr3841;
	goto tr34;
tr4112:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st337;
st337:
	if ( ++p == pe )
		goto _test_eof337;
case 337:
#line 116326 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3671;
		case 5u: goto tr3672;
		case 12u: goto tr3674;
		case 13u: goto tr3675;
		case 68u: goto tr3677;
		case 76u: goto tr3679;
		case 132u: goto tr3681;
		case 140u: goto tr3683;
	}
	if ( (*p) < 72u ) {
		if ( (*p) < 8u ) {
			if ( (*p) <= 7u )
				goto tr3670;
		} else if ( (*p) > 15u ) {
			if ( 64u <= (*p) && (*p) <= 71u )
				goto tr3676;
		} else
			goto tr3673;
	} else if ( (*p) > 79u ) {
		if ( (*p) < 136u ) {
			if ( 128u <= (*p) && (*p) <= 135u )
				goto tr3680;
		} else if ( (*p) > 143u ) {
			if ( (*p) > 199u ) {
				if ( 200u <= (*p) && (*p) <= 207u )
					goto tr3861;
			} else if ( (*p) >= 192u )
				goto tr3860;
		} else
			goto tr3682;
	} else
		goto tr3678;
	goto tr34;
tr4113:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st338;
st338:
	if ( ++p == pe )
		goto _test_eof338;
case 338:
#line 116381 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3685;
		case 5u: goto tr3686;
		case 12u: goto tr3688;
		case 13u: goto tr3689;
		case 20u: goto tr3863;
		case 21u: goto tr3864;
		case 28u: goto tr3866;
		case 29u: goto tr3867;
		case 36u: goto tr3869;
		case 37u: goto tr3870;
		case 44u: goto tr3872;
		case 45u: goto tr3873;
		case 52u: goto tr3875;
		case 53u: goto tr3876;
		case 68u: goto tr3691;
		case 76u: goto tr3693;
		case 84u: goto tr3878;
		case 92u: goto tr3880;
		case 100u: goto tr3882;
		case 108u: goto tr3884;
		case 116u: goto tr3886;
		case 132u: goto tr3695;
		case 140u: goto tr3697;
		case 148u: goto tr3888;
		case 156u: goto tr3890;
		case 164u: goto tr3892;
		case 172u: goto tr3894;
		case 180u: goto tr3896;
	}
	if ( (*p) < 104u ) {
		if ( (*p) < 40u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3687;
				} else
					goto tr3684;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3868;
				} else if ( (*p) >= 24u )
					goto tr3865;
			} else
				goto tr3862;
		} else if ( (*p) > 47u ) {
			if ( (*p) < 72u ) {
				if ( (*p) > 55u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3690;
				} else if ( (*p) >= 48u )
					goto tr3874;
			} else if ( (*p) > 79u ) {
				if ( (*p) < 88u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3877;
				} else if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3881;
				} else
					goto tr3879;
			} else
				goto tr3692;
		} else
			goto tr3871;
	} else if ( (*p) > 111u ) {
		if ( (*p) < 168u ) {
			if ( (*p) < 136u ) {
				if ( (*p) > 119u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr3694;
				} else if ( (*p) >= 112u )
					goto tr3885;
			} else if ( (*p) > 143u ) {
				if ( (*p) < 152u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3887;
				} else if ( (*p) > 159u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr3891;
				} else
					goto tr3889;
			} else
				goto tr3696;
		} else if ( (*p) > 175u ) {
			if ( (*p) < 200u ) {
				if ( (*p) > 183u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3897;
				} else if ( (*p) >= 176u )
					goto tr3895;
			} else if ( (*p) > 207u ) {
				if ( (*p) < 224u ) {
					if ( 208u <= (*p) && (*p) <= 215u )
						goto tr3899;
				} else if ( (*p) > 231u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr3901;
				} else
					goto tr3900;
			} else
				goto tr3898;
		} else
			goto tr3893;
	} else
		goto tr3883;
	goto tr34;
tr4076:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st339;
st339:
	if ( ++p == pe )
		goto _test_eof339;
case 339:
#line 116510 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3168;
		case 5u: goto tr3169;
		case 20u: goto tr3171;
		case 21u: goto tr3172;
		case 28u: goto tr3174;
		case 29u: goto tr3175;
		case 36u: goto tr3177;
		case 37u: goto tr3178;
		case 44u: goto tr3180;
		case 45u: goto tr3181;
		case 52u: goto tr3903;
		case 53u: goto tr3904;
		case 60u: goto tr3906;
		case 61u: goto tr3907;
		case 68u: goto tr3189;
		case 84u: goto tr3191;
		case 92u: goto tr3193;
		case 100u: goto tr3195;
		case 108u: goto tr3197;
		case 116u: goto tr3909;
		case 124u: goto tr3911;
		case 132u: goto tr3203;
		case 148u: goto tr3205;
		case 156u: goto tr3207;
		case 164u: goto tr3209;
		case 172u: goto tr3211;
		case 180u: goto tr3913;
		case 188u: goto tr3915;
		case 208u: goto tr3218;
		case 224u: goto tr3219;
		case 225u: goto tr3220;
		case 228u: goto tr3221;
		case 229u: goto tr3222;
		case 232u: goto tr3223;
		case 233u: goto tr3224;
		case 234u: goto tr3225;
		case 235u: goto tr3226;
		case 236u: goto tr3227;
		case 237u: goto tr3228;
		case 238u: goto tr3229;
		case 240u: goto tr3230;
		case 241u: goto tr3231;
		case 242u: goto tr3232;
		case 243u: goto tr3233;
		case 244u: goto tr3234;
		case 245u: goto tr3235;
		case 246u: goto tr3236;
		case 247u: goto tr3237;
		case 248u: goto tr3238;
		case 249u: goto tr3239;
		case 250u: goto tr3240;
		case 251u: goto tr3241;
		case 252u: goto tr3242;
		case 253u: goto tr3243;
		case 254u: goto tr3244;
		case 255u: goto tr3245;
	}
	if ( (*p) < 104u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 24u ) {
				if ( (*p) > 7u ) {
					if ( 16u <= (*p) && (*p) <= 23u )
						goto tr3170;
				} else
					goto tr3167;
			} else if ( (*p) > 31u ) {
				if ( (*p) > 39u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3179;
				} else if ( (*p) >= 32u )
					goto tr3176;
			} else
				goto tr3173;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 63u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3188;
				} else if ( (*p) >= 56u )
					goto tr3905;
			} else if ( (*p) > 87u ) {
				if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3194;
				} else if ( (*p) >= 88u )
					goto tr3192;
			} else
				goto tr3190;
		} else
			goto tr3902;
	} else if ( (*p) > 111u ) {
		if ( (*p) < 160u ) {
			if ( (*p) < 128u ) {
				if ( (*p) > 119u ) {
					if ( 120u <= (*p) && (*p) <= 127u )
						goto tr3910;
				} else if ( (*p) >= 112u )
					goto tr3908;
			} else if ( (*p) > 135u ) {
				if ( (*p) > 151u ) {
					if ( 152u <= (*p) && (*p) <= 159u )
						goto tr3206;
				} else if ( (*p) >= 144u )
					goto tr3204;
			} else
				goto tr3202;
		} else if ( (*p) > 167u ) {
			if ( (*p) < 184u ) {
				if ( (*p) > 175u ) {
					if ( 176u <= (*p) && (*p) <= 183u )
						goto tr3912;
				} else if ( (*p) >= 168u )
					goto tr3210;
			} else if ( (*p) > 191u ) {
				if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3217;
				} else if ( (*p) >= 192u )
					goto tr3216;
			} else
				goto tr3914;
		} else
			goto tr3208;
	} else
		goto tr3196;
	goto tr34;
tr4078:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st340;
st340:
	if ( ++p == pe )
		goto _test_eof340;
case 340:
#line 116658 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3308;
		case 5u: goto tr3309;
		case 12u: goto tr3311;
		case 13u: goto tr3312;
		case 20u: goto tr3314;
		case 21u: goto tr3315;
		case 28u: goto tr3317;
		case 29u: goto tr3318;
		case 44u: goto tr3320;
		case 45u: goto tr3321;
		case 60u: goto tr3323;
		case 61u: goto tr3324;
		case 68u: goto tr3326;
		case 76u: goto tr3328;
		case 84u: goto tr3330;
		case 92u: goto tr3332;
		case 108u: goto tr3334;
		case 124u: goto tr3336;
		case 132u: goto tr3338;
		case 140u: goto tr3340;
		case 148u: goto tr3342;
		case 156u: goto tr3344;
		case 172u: goto tr3346;
		case 188u: goto tr3348;
		case 226u: goto tr3916;
		case 227u: goto tr3917;
	}
	if ( (*p) < 120u ) {
		if ( (*p) < 56u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3310;
				} else
					goto tr3307;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 40u <= (*p) && (*p) <= 47u )
						goto tr3319;
				} else if ( (*p) >= 24u )
					goto tr3316;
			} else
				goto tr3313;
		} else if ( (*p) > 63u ) {
			if ( (*p) < 80u ) {
				if ( (*p) > 71u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3327;
				} else if ( (*p) >= 64u )
					goto tr3325;
			} else if ( (*p) > 87u ) {
				if ( (*p) > 95u ) {
					if ( 104u <= (*p) && (*p) <= 111u )
						goto tr3333;
				} else if ( (*p) >= 88u )
					goto tr3331;
			} else
				goto tr3329;
		} else
			goto tr3322;
	} else if ( (*p) > 127u ) {
		if ( (*p) < 184u ) {
			if ( (*p) < 144u ) {
				if ( (*p) > 135u ) {
					if ( 136u <= (*p) && (*p) <= 143u )
						goto tr3339;
				} else if ( (*p) >= 128u )
					goto tr3337;
			} else if ( (*p) > 151u ) {
				if ( (*p) > 159u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3345;
				} else if ( (*p) >= 152u )
					goto tr3343;
			} else
				goto tr3341;
		} else if ( (*p) > 191u ) {
			if ( (*p) < 208u ) {
				if ( (*p) > 199u ) {
					if ( 200u <= (*p) && (*p) <= 207u )
						goto tr3350;
				} else if ( (*p) >= 192u )
					goto tr3349;
			} else if ( (*p) > 215u ) {
				if ( (*p) < 232u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3352;
				} else if ( (*p) > 239u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr3356;
				} else
					goto tr3355;
			} else
				goto tr3351;
		} else
			goto tr3347;
	} else
		goto tr3335;
	goto tr34;
tr4080:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st341;
st341:
	if ( ++p == pe )
		goto _test_eof341;
case 341:
#line 116779 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3420;
		case 5u: goto tr3421;
		case 12u: goto tr3423;
		case 13u: goto tr3424;
		case 20u: goto tr3426;
		case 21u: goto tr3427;
		case 28u: goto tr3429;
		case 29u: goto tr3430;
		case 36u: goto tr3432;
		case 37u: goto tr3433;
		case 52u: goto tr3919;
		case 53u: goto tr3920;
		case 60u: goto tr3922;
		case 61u: goto tr3923;
		case 68u: goto tr3441;
		case 76u: goto tr3443;
		case 84u: goto tr3445;
		case 92u: goto tr3447;
		case 100u: goto tr3449;
		case 116u: goto tr3925;
		case 124u: goto tr3927;
		case 132u: goto tr3455;
		case 140u: goto tr3457;
		case 148u: goto tr3459;
		case 156u: goto tr3461;
		case 164u: goto tr3463;
		case 180u: goto tr3929;
		case 188u: goto tr3931;
	}
	if ( (*p) < 112u ) {
		if ( (*p) < 48u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3422;
				} else
					goto tr3419;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3431;
				} else if ( (*p) >= 24u )
					goto tr3428;
			} else
				goto tr3425;
		} else if ( (*p) > 55u ) {
			if ( (*p) < 72u ) {
				if ( (*p) > 63u ) {
					if ( 64u <= (*p) && (*p) <= 71u )
						goto tr3440;
				} else if ( (*p) >= 56u )
					goto tr3921;
			} else if ( (*p) > 79u ) {
				if ( (*p) < 88u ) {
					if ( 80u <= (*p) && (*p) <= 87u )
						goto tr3444;
				} else if ( (*p) > 95u ) {
					if ( 96u <= (*p) && (*p) <= 103u )
						goto tr3448;
				} else
					goto tr3446;
			} else
				goto tr3442;
		} else
			goto tr3918;
	} else if ( (*p) > 119u ) {
		if ( (*p) < 176u ) {
			if ( (*p) < 136u ) {
				if ( (*p) > 127u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr3454;
				} else if ( (*p) >= 120u )
					goto tr3926;
			} else if ( (*p) > 143u ) {
				if ( (*p) < 152u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3458;
				} else if ( (*p) > 159u ) {
					if ( 160u <= (*p) && (*p) <= 167u )
						goto tr3462;
				} else
					goto tr3460;
			} else
				goto tr3456;
		} else if ( (*p) > 183u ) {
			if ( (*p) < 208u ) {
				if ( (*p) > 191u ) {
					if ( 192u <= (*p) && (*p) <= 199u )
						goto tr3468;
				} else if ( (*p) >= 184u )
					goto tr3930;
			} else if ( (*p) > 215u ) {
				if ( (*p) < 224u ) {
					if ( 216u <= (*p) && (*p) <= 223u )
						goto tr3470;
				} else if ( (*p) > 231u ) {
					if ( 232u <= (*p) && (*p) <= 239u )
						goto tr3472;
				} else
					goto tr3471;
			} else
				goto tr3469;
		} else
			goto tr3928;
	} else
		goto tr3924;
	goto tr34;
tr4082:
#line 25 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{
        begin = p;
        SET_DISP_TYPE(DISPNONE);
        SET_IMM_TYPE(IMMNONE);
        SET_IMM2_TYPE(IMMNONE);
        SET_DATA16_PREFIX(FALSE);
        SET_LOCK_PREFIX(FALSE);
        SET_REPNZ_PREFIX(FALSE);
        SET_REPZ_PREFIX(FALSE);
        SET_BRANCH_NOT_TAKEN(FALSE);
        SET_BRANCH_TAKEN(FALSE);
        SET_VEX_PREFIX3(0x00);
    }
	goto st342;
st342:
	if ( ++p == pe )
		goto _test_eof342;
case 342:
#line 116908 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	switch( (*p) ) {
		case 4u: goto tr3537;
		case 5u: goto tr3538;
		case 12u: goto tr3540;
		case 13u: goto tr3541;
		case 20u: goto tr3543;
		case 21u: goto tr3544;
		case 28u: goto tr3546;
		case 29u: goto tr3547;
		case 36u: goto tr3549;
		case 37u: goto tr3550;
		case 44u: goto tr3552;
		case 45u: goto tr3553;
		case 52u: goto tr3555;
		case 53u: goto tr3556;
		case 60u: goto tr3558;
		case 61u: goto tr3559;
		case 68u: goto tr3561;
		case 76u: goto tr3563;
		case 84u: goto tr3565;
		case 92u: goto tr3567;
		case 100u: goto tr3569;
		case 108u: goto tr3571;
		case 116u: goto tr3573;
		case 124u: goto tr3575;
		case 132u: goto tr3577;
		case 140u: goto tr3579;
		case 148u: goto tr3581;
		case 156u: goto tr3583;
		case 164u: goto tr3585;
		case 172u: goto tr3587;
		case 180u: goto tr3589;
		case 188u: goto tr3591;
		case 224u: goto tr3932;
	}
	if ( (*p) < 96u ) {
		if ( (*p) < 40u ) {
			if ( (*p) < 16u ) {
				if ( (*p) > 7u ) {
					if ( 8u <= (*p) && (*p) <= 15u )
						goto tr3539;
				} else
					goto tr3536;
			} else if ( (*p) > 23u ) {
				if ( (*p) > 31u ) {
					if ( 32u <= (*p) && (*p) <= 39u )
						goto tr3548;
				} else if ( (*p) >= 24u )
					goto tr3545;
			} else
				goto tr3542;
		} else if ( (*p) > 47u ) {
			if ( (*p) < 64u ) {
				if ( (*p) > 55u ) {
					if ( 56u <= (*p) && (*p) <= 63u )
						goto tr3557;
				} else if ( (*p) >= 48u )
					goto tr3554;
			} else if ( (*p) > 71u ) {
				if ( (*p) < 80u ) {
					if ( 72u <= (*p) && (*p) <= 79u )
						goto tr3562;
				} else if ( (*p) > 87u ) {
					if ( 88u <= (*p) && (*p) <= 95u )
						goto tr3566;
				} else
					goto tr3564;
			} else
				goto tr3560;
		} else
			goto tr3551;
	} else if ( (*p) > 103u ) {
		if ( (*p) < 152u ) {
			if ( (*p) < 120u ) {
				if ( (*p) > 111u ) {
					if ( 112u <= (*p) && (*p) <= 119u )
						goto tr3572;
				} else if ( (*p) >= 104u )
					goto tr3570;
			} else if ( (*p) > 127u ) {
				if ( (*p) < 136u ) {
					if ( 128u <= (*p) && (*p) <= 135u )
						goto tr3576;
				} else if ( (*p) > 143u ) {
					if ( 144u <= (*p) && (*p) <= 151u )
						goto tr3580;
				} else
					goto tr3578;
			} else
				goto tr3574;
		} else if ( (*p) > 159u ) {
			if ( (*p) < 176u ) {
				if ( (*p) > 167u ) {
					if ( 168u <= (*p) && (*p) <= 175u )
						goto tr3586;
				} else if ( (*p) >= 160u )
					goto tr3584;
			} else if ( (*p) > 183u ) {
				if ( (*p) < 232u ) {
					if ( 184u <= (*p) && (*p) <= 191u )
						goto tr3590;
				} else if ( (*p) > 239u ) {
					if ( 240u <= (*p) && (*p) <= 247u )
						goto tr3594;
				} else
					goto tr3593;
			} else
				goto tr3588;
		} else
			goto tr3582;
	} else
		goto tr3568;
	goto tr34;
	}
	_test_eof343: cs = 343; goto _test_eof; 
	_test_eof1: cs = 1; goto _test_eof; 
	_test_eof2: cs = 2; goto _test_eof; 
	_test_eof3: cs = 3; goto _test_eof; 
	_test_eof4: cs = 4; goto _test_eof; 
	_test_eof5: cs = 5; goto _test_eof; 
	_test_eof6: cs = 6; goto _test_eof; 
	_test_eof7: cs = 7; goto _test_eof; 
	_test_eof8: cs = 8; goto _test_eof; 
	_test_eof9: cs = 9; goto _test_eof; 
	_test_eof10: cs = 10; goto _test_eof; 
	_test_eof11: cs = 11; goto _test_eof; 
	_test_eof12: cs = 12; goto _test_eof; 
	_test_eof13: cs = 13; goto _test_eof; 
	_test_eof14: cs = 14; goto _test_eof; 
	_test_eof15: cs = 15; goto _test_eof; 
	_test_eof16: cs = 16; goto _test_eof; 
	_test_eof17: cs = 17; goto _test_eof; 
	_test_eof18: cs = 18; goto _test_eof; 
	_test_eof19: cs = 19; goto _test_eof; 
	_test_eof20: cs = 20; goto _test_eof; 
	_test_eof21: cs = 21; goto _test_eof; 
	_test_eof22: cs = 22; goto _test_eof; 
	_test_eof23: cs = 23; goto _test_eof; 
	_test_eof24: cs = 24; goto _test_eof; 
	_test_eof25: cs = 25; goto _test_eof; 
	_test_eof26: cs = 26; goto _test_eof; 
	_test_eof27: cs = 27; goto _test_eof; 
	_test_eof28: cs = 28; goto _test_eof; 
	_test_eof29: cs = 29; goto _test_eof; 
	_test_eof30: cs = 30; goto _test_eof; 
	_test_eof31: cs = 31; goto _test_eof; 
	_test_eof32: cs = 32; goto _test_eof; 
	_test_eof33: cs = 33; goto _test_eof; 
	_test_eof34: cs = 34; goto _test_eof; 
	_test_eof35: cs = 35; goto _test_eof; 
	_test_eof36: cs = 36; goto _test_eof; 
	_test_eof37: cs = 37; goto _test_eof; 
	_test_eof38: cs = 38; goto _test_eof; 
	_test_eof39: cs = 39; goto _test_eof; 
	_test_eof40: cs = 40; goto _test_eof; 
	_test_eof41: cs = 41; goto _test_eof; 
	_test_eof42: cs = 42; goto _test_eof; 
	_test_eof43: cs = 43; goto _test_eof; 
	_test_eof44: cs = 44; goto _test_eof; 
	_test_eof45: cs = 45; goto _test_eof; 
	_test_eof46: cs = 46; goto _test_eof; 
	_test_eof47: cs = 47; goto _test_eof; 
	_test_eof48: cs = 48; goto _test_eof; 
	_test_eof49: cs = 49; goto _test_eof; 
	_test_eof50: cs = 50; goto _test_eof; 
	_test_eof51: cs = 51; goto _test_eof; 
	_test_eof52: cs = 52; goto _test_eof; 
	_test_eof53: cs = 53; goto _test_eof; 
	_test_eof54: cs = 54; goto _test_eof; 
	_test_eof55: cs = 55; goto _test_eof; 
	_test_eof56: cs = 56; goto _test_eof; 
	_test_eof57: cs = 57; goto _test_eof; 
	_test_eof58: cs = 58; goto _test_eof; 
	_test_eof59: cs = 59; goto _test_eof; 
	_test_eof60: cs = 60; goto _test_eof; 
	_test_eof61: cs = 61; goto _test_eof; 
	_test_eof62: cs = 62; goto _test_eof; 
	_test_eof63: cs = 63; goto _test_eof; 
	_test_eof64: cs = 64; goto _test_eof; 
	_test_eof65: cs = 65; goto _test_eof; 
	_test_eof66: cs = 66; goto _test_eof; 
	_test_eof67: cs = 67; goto _test_eof; 
	_test_eof68: cs = 68; goto _test_eof; 
	_test_eof69: cs = 69; goto _test_eof; 
	_test_eof70: cs = 70; goto _test_eof; 
	_test_eof71: cs = 71; goto _test_eof; 
	_test_eof72: cs = 72; goto _test_eof; 
	_test_eof73: cs = 73; goto _test_eof; 
	_test_eof74: cs = 74; goto _test_eof; 
	_test_eof75: cs = 75; goto _test_eof; 
	_test_eof76: cs = 76; goto _test_eof; 
	_test_eof77: cs = 77; goto _test_eof; 
	_test_eof78: cs = 78; goto _test_eof; 
	_test_eof79: cs = 79; goto _test_eof; 
	_test_eof80: cs = 80; goto _test_eof; 
	_test_eof81: cs = 81; goto _test_eof; 
	_test_eof82: cs = 82; goto _test_eof; 
	_test_eof83: cs = 83; goto _test_eof; 
	_test_eof84: cs = 84; goto _test_eof; 
	_test_eof85: cs = 85; goto _test_eof; 
	_test_eof86: cs = 86; goto _test_eof; 
	_test_eof87: cs = 87; goto _test_eof; 
	_test_eof88: cs = 88; goto _test_eof; 
	_test_eof89: cs = 89; goto _test_eof; 
	_test_eof90: cs = 90; goto _test_eof; 
	_test_eof91: cs = 91; goto _test_eof; 
	_test_eof92: cs = 92; goto _test_eof; 
	_test_eof93: cs = 93; goto _test_eof; 
	_test_eof94: cs = 94; goto _test_eof; 
	_test_eof95: cs = 95; goto _test_eof; 
	_test_eof96: cs = 96; goto _test_eof; 
	_test_eof97: cs = 97; goto _test_eof; 
	_test_eof98: cs = 98; goto _test_eof; 
	_test_eof99: cs = 99; goto _test_eof; 
	_test_eof100: cs = 100; goto _test_eof; 
	_test_eof101: cs = 101; goto _test_eof; 
	_test_eof102: cs = 102; goto _test_eof; 
	_test_eof103: cs = 103; goto _test_eof; 
	_test_eof104: cs = 104; goto _test_eof; 
	_test_eof105: cs = 105; goto _test_eof; 
	_test_eof106: cs = 106; goto _test_eof; 
	_test_eof107: cs = 107; goto _test_eof; 
	_test_eof108: cs = 108; goto _test_eof; 
	_test_eof109: cs = 109; goto _test_eof; 
	_test_eof110: cs = 110; goto _test_eof; 
	_test_eof111: cs = 111; goto _test_eof; 
	_test_eof112: cs = 112; goto _test_eof; 
	_test_eof113: cs = 113; goto _test_eof; 
	_test_eof114: cs = 114; goto _test_eof; 
	_test_eof115: cs = 115; goto _test_eof; 
	_test_eof116: cs = 116; goto _test_eof; 
	_test_eof117: cs = 117; goto _test_eof; 
	_test_eof118: cs = 118; goto _test_eof; 
	_test_eof119: cs = 119; goto _test_eof; 
	_test_eof120: cs = 120; goto _test_eof; 
	_test_eof121: cs = 121; goto _test_eof; 
	_test_eof122: cs = 122; goto _test_eof; 
	_test_eof123: cs = 123; goto _test_eof; 
	_test_eof124: cs = 124; goto _test_eof; 
	_test_eof125: cs = 125; goto _test_eof; 
	_test_eof126: cs = 126; goto _test_eof; 
	_test_eof127: cs = 127; goto _test_eof; 
	_test_eof128: cs = 128; goto _test_eof; 
	_test_eof129: cs = 129; goto _test_eof; 
	_test_eof130: cs = 130; goto _test_eof; 
	_test_eof131: cs = 131; goto _test_eof; 
	_test_eof132: cs = 132; goto _test_eof; 
	_test_eof133: cs = 133; goto _test_eof; 
	_test_eof134: cs = 134; goto _test_eof; 
	_test_eof135: cs = 135; goto _test_eof; 
	_test_eof136: cs = 136; goto _test_eof; 
	_test_eof137: cs = 137; goto _test_eof; 
	_test_eof138: cs = 138; goto _test_eof; 
	_test_eof139: cs = 139; goto _test_eof; 
	_test_eof140: cs = 140; goto _test_eof; 
	_test_eof141: cs = 141; goto _test_eof; 
	_test_eof142: cs = 142; goto _test_eof; 
	_test_eof143: cs = 143; goto _test_eof; 
	_test_eof144: cs = 144; goto _test_eof; 
	_test_eof145: cs = 145; goto _test_eof; 
	_test_eof146: cs = 146; goto _test_eof; 
	_test_eof147: cs = 147; goto _test_eof; 
	_test_eof148: cs = 148; goto _test_eof; 
	_test_eof149: cs = 149; goto _test_eof; 
	_test_eof150: cs = 150; goto _test_eof; 
	_test_eof151: cs = 151; goto _test_eof; 
	_test_eof152: cs = 152; goto _test_eof; 
	_test_eof153: cs = 153; goto _test_eof; 
	_test_eof154: cs = 154; goto _test_eof; 
	_test_eof155: cs = 155; goto _test_eof; 
	_test_eof156: cs = 156; goto _test_eof; 
	_test_eof157: cs = 157; goto _test_eof; 
	_test_eof158: cs = 158; goto _test_eof; 
	_test_eof159: cs = 159; goto _test_eof; 
	_test_eof160: cs = 160; goto _test_eof; 
	_test_eof161: cs = 161; goto _test_eof; 
	_test_eof162: cs = 162; goto _test_eof; 
	_test_eof163: cs = 163; goto _test_eof; 
	_test_eof164: cs = 164; goto _test_eof; 
	_test_eof165: cs = 165; goto _test_eof; 
	_test_eof166: cs = 166; goto _test_eof; 
	_test_eof167: cs = 167; goto _test_eof; 
	_test_eof168: cs = 168; goto _test_eof; 
	_test_eof169: cs = 169; goto _test_eof; 
	_test_eof170: cs = 170; goto _test_eof; 
	_test_eof171: cs = 171; goto _test_eof; 
	_test_eof172: cs = 172; goto _test_eof; 
	_test_eof173: cs = 173; goto _test_eof; 
	_test_eof174: cs = 174; goto _test_eof; 
	_test_eof175: cs = 175; goto _test_eof; 
	_test_eof176: cs = 176; goto _test_eof; 
	_test_eof177: cs = 177; goto _test_eof; 
	_test_eof178: cs = 178; goto _test_eof; 
	_test_eof179: cs = 179; goto _test_eof; 
	_test_eof180: cs = 180; goto _test_eof; 
	_test_eof181: cs = 181; goto _test_eof; 
	_test_eof182: cs = 182; goto _test_eof; 
	_test_eof183: cs = 183; goto _test_eof; 
	_test_eof184: cs = 184; goto _test_eof; 
	_test_eof185: cs = 185; goto _test_eof; 
	_test_eof186: cs = 186; goto _test_eof; 
	_test_eof187: cs = 187; goto _test_eof; 
	_test_eof188: cs = 188; goto _test_eof; 
	_test_eof189: cs = 189; goto _test_eof; 
	_test_eof190: cs = 190; goto _test_eof; 
	_test_eof191: cs = 191; goto _test_eof; 
	_test_eof192: cs = 192; goto _test_eof; 
	_test_eof193: cs = 193; goto _test_eof; 
	_test_eof194: cs = 194; goto _test_eof; 
	_test_eof195: cs = 195; goto _test_eof; 
	_test_eof196: cs = 196; goto _test_eof; 
	_test_eof197: cs = 197; goto _test_eof; 
	_test_eof198: cs = 198; goto _test_eof; 
	_test_eof199: cs = 199; goto _test_eof; 
	_test_eof200: cs = 200; goto _test_eof; 
	_test_eof201: cs = 201; goto _test_eof; 
	_test_eof202: cs = 202; goto _test_eof; 
	_test_eof203: cs = 203; goto _test_eof; 
	_test_eof204: cs = 204; goto _test_eof; 
	_test_eof205: cs = 205; goto _test_eof; 
	_test_eof206: cs = 206; goto _test_eof; 
	_test_eof207: cs = 207; goto _test_eof; 
	_test_eof208: cs = 208; goto _test_eof; 
	_test_eof209: cs = 209; goto _test_eof; 
	_test_eof210: cs = 210; goto _test_eof; 
	_test_eof211: cs = 211; goto _test_eof; 
	_test_eof212: cs = 212; goto _test_eof; 
	_test_eof213: cs = 213; goto _test_eof; 
	_test_eof214: cs = 214; goto _test_eof; 
	_test_eof215: cs = 215; goto _test_eof; 
	_test_eof216: cs = 216; goto _test_eof; 
	_test_eof217: cs = 217; goto _test_eof; 
	_test_eof218: cs = 218; goto _test_eof; 
	_test_eof219: cs = 219; goto _test_eof; 
	_test_eof220: cs = 220; goto _test_eof; 
	_test_eof221: cs = 221; goto _test_eof; 
	_test_eof222: cs = 222; goto _test_eof; 
	_test_eof223: cs = 223; goto _test_eof; 
	_test_eof224: cs = 224; goto _test_eof; 
	_test_eof344: cs = 344; goto _test_eof; 
	_test_eof225: cs = 225; goto _test_eof; 
	_test_eof226: cs = 226; goto _test_eof; 
	_test_eof227: cs = 227; goto _test_eof; 
	_test_eof228: cs = 228; goto _test_eof; 
	_test_eof229: cs = 229; goto _test_eof; 
	_test_eof230: cs = 230; goto _test_eof; 
	_test_eof231: cs = 231; goto _test_eof; 
	_test_eof232: cs = 232; goto _test_eof; 
	_test_eof233: cs = 233; goto _test_eof; 
	_test_eof234: cs = 234; goto _test_eof; 
	_test_eof235: cs = 235; goto _test_eof; 
	_test_eof236: cs = 236; goto _test_eof; 
	_test_eof237: cs = 237; goto _test_eof; 
	_test_eof238: cs = 238; goto _test_eof; 
	_test_eof239: cs = 239; goto _test_eof; 
	_test_eof240: cs = 240; goto _test_eof; 
	_test_eof241: cs = 241; goto _test_eof; 
	_test_eof242: cs = 242; goto _test_eof; 
	_test_eof243: cs = 243; goto _test_eof; 
	_test_eof244: cs = 244; goto _test_eof; 
	_test_eof245: cs = 245; goto _test_eof; 
	_test_eof246: cs = 246; goto _test_eof; 
	_test_eof247: cs = 247; goto _test_eof; 
	_test_eof248: cs = 248; goto _test_eof; 
	_test_eof249: cs = 249; goto _test_eof; 
	_test_eof250: cs = 250; goto _test_eof; 
	_test_eof251: cs = 251; goto _test_eof; 
	_test_eof252: cs = 252; goto _test_eof; 
	_test_eof253: cs = 253; goto _test_eof; 
	_test_eof254: cs = 254; goto _test_eof; 
	_test_eof255: cs = 255; goto _test_eof; 
	_test_eof256: cs = 256; goto _test_eof; 
	_test_eof257: cs = 257; goto _test_eof; 
	_test_eof258: cs = 258; goto _test_eof; 
	_test_eof259: cs = 259; goto _test_eof; 
	_test_eof260: cs = 260; goto _test_eof; 
	_test_eof261: cs = 261; goto _test_eof; 
	_test_eof262: cs = 262; goto _test_eof; 
	_test_eof263: cs = 263; goto _test_eof; 
	_test_eof264: cs = 264; goto _test_eof; 
	_test_eof265: cs = 265; goto _test_eof; 
	_test_eof266: cs = 266; goto _test_eof; 
	_test_eof267: cs = 267; goto _test_eof; 
	_test_eof268: cs = 268; goto _test_eof; 
	_test_eof269: cs = 269; goto _test_eof; 
	_test_eof270: cs = 270; goto _test_eof; 
	_test_eof271: cs = 271; goto _test_eof; 
	_test_eof272: cs = 272; goto _test_eof; 
	_test_eof273: cs = 273; goto _test_eof; 
	_test_eof274: cs = 274; goto _test_eof; 
	_test_eof275: cs = 275; goto _test_eof; 
	_test_eof276: cs = 276; goto _test_eof; 
	_test_eof277: cs = 277; goto _test_eof; 
	_test_eof278: cs = 278; goto _test_eof; 
	_test_eof279: cs = 279; goto _test_eof; 
	_test_eof280: cs = 280; goto _test_eof; 
	_test_eof281: cs = 281; goto _test_eof; 
	_test_eof282: cs = 282; goto _test_eof; 
	_test_eof283: cs = 283; goto _test_eof; 
	_test_eof284: cs = 284; goto _test_eof; 
	_test_eof285: cs = 285; goto _test_eof; 
	_test_eof286: cs = 286; goto _test_eof; 
	_test_eof287: cs = 287; goto _test_eof; 
	_test_eof288: cs = 288; goto _test_eof; 
	_test_eof289: cs = 289; goto _test_eof; 
	_test_eof290: cs = 290; goto _test_eof; 
	_test_eof291: cs = 291; goto _test_eof; 
	_test_eof292: cs = 292; goto _test_eof; 
	_test_eof293: cs = 293; goto _test_eof; 
	_test_eof294: cs = 294; goto _test_eof; 
	_test_eof295: cs = 295; goto _test_eof; 
	_test_eof296: cs = 296; goto _test_eof; 
	_test_eof297: cs = 297; goto _test_eof; 
	_test_eof298: cs = 298; goto _test_eof; 
	_test_eof299: cs = 299; goto _test_eof; 
	_test_eof300: cs = 300; goto _test_eof; 
	_test_eof301: cs = 301; goto _test_eof; 
	_test_eof302: cs = 302; goto _test_eof; 
	_test_eof303: cs = 303; goto _test_eof; 
	_test_eof304: cs = 304; goto _test_eof; 
	_test_eof305: cs = 305; goto _test_eof; 
	_test_eof306: cs = 306; goto _test_eof; 
	_test_eof307: cs = 307; goto _test_eof; 
	_test_eof308: cs = 308; goto _test_eof; 
	_test_eof309: cs = 309; goto _test_eof; 
	_test_eof310: cs = 310; goto _test_eof; 
	_test_eof311: cs = 311; goto _test_eof; 
	_test_eof312: cs = 312; goto _test_eof; 
	_test_eof313: cs = 313; goto _test_eof; 
	_test_eof314: cs = 314; goto _test_eof; 
	_test_eof315: cs = 315; goto _test_eof; 
	_test_eof316: cs = 316; goto _test_eof; 
	_test_eof317: cs = 317; goto _test_eof; 
	_test_eof318: cs = 318; goto _test_eof; 
	_test_eof319: cs = 319; goto _test_eof; 
	_test_eof320: cs = 320; goto _test_eof; 
	_test_eof321: cs = 321; goto _test_eof; 
	_test_eof322: cs = 322; goto _test_eof; 
	_test_eof323: cs = 323; goto _test_eof; 
	_test_eof324: cs = 324; goto _test_eof; 
	_test_eof325: cs = 325; goto _test_eof; 
	_test_eof326: cs = 326; goto _test_eof; 
	_test_eof327: cs = 327; goto _test_eof; 
	_test_eof328: cs = 328; goto _test_eof; 
	_test_eof329: cs = 329; goto _test_eof; 
	_test_eof330: cs = 330; goto _test_eof; 
	_test_eof331: cs = 331; goto _test_eof; 
	_test_eof332: cs = 332; goto _test_eof; 
	_test_eof333: cs = 333; goto _test_eof; 
	_test_eof334: cs = 334; goto _test_eof; 
	_test_eof335: cs = 335; goto _test_eof; 
	_test_eof336: cs = 336; goto _test_eof; 
	_test_eof337: cs = 337; goto _test_eof; 
	_test_eof338: cs = 338; goto _test_eof; 
	_test_eof339: cs = 339; goto _test_eof; 
	_test_eof340: cs = 340; goto _test_eof; 
	_test_eof341: cs = 341; goto _test_eof; 
	_test_eof342: cs = 342; goto _test_eof; 

	_test_eof: {}
	if ( p == eof )
	{
	switch ( cs ) {
	case 1: 
	case 2: 
	case 3: 
	case 4: 
	case 5: 
	case 6: 
	case 7: 
	case 8: 
	case 9: 
	case 10: 
	case 11: 
	case 12: 
	case 13: 
	case 14: 
	case 15: 
	case 16: 
	case 17: 
	case 18: 
	case 19: 
	case 20: 
	case 21: 
	case 22: 
	case 23: 
	case 24: 
	case 25: 
	case 26: 
	case 27: 
	case 28: 
	case 29: 
	case 30: 
	case 31: 
	case 32: 
	case 33: 
	case 34: 
	case 35: 
	case 36: 
	case 37: 
	case 38: 
	case 39: 
	case 40: 
	case 41: 
	case 42: 
	case 43: 
	case 44: 
	case 45: 
	case 46: 
	case 47: 
	case 48: 
	case 49: 
	case 50: 
	case 51: 
	case 52: 
	case 53: 
	case 54: 
	case 55: 
	case 56: 
	case 57: 
	case 58: 
	case 59: 
	case 60: 
	case 61: 
	case 62: 
	case 63: 
	case 64: 
	case 65: 
	case 66: 
	case 67: 
	case 68: 
	case 69: 
	case 70: 
	case 71: 
	case 72: 
	case 73: 
	case 74: 
	case 75: 
	case 76: 
	case 77: 
	case 78: 
	case 79: 
	case 80: 
	case 81: 
	case 82: 
	case 83: 
	case 84: 
	case 85: 
	case 86: 
	case 87: 
	case 88: 
	case 89: 
	case 90: 
	case 91: 
	case 92: 
	case 93: 
	case 94: 
	case 95: 
	case 96: 
	case 97: 
	case 98: 
	case 99: 
	case 100: 
	case 101: 
	case 102: 
	case 103: 
	case 104: 
	case 105: 
	case 106: 
	case 107: 
	case 108: 
	case 109: 
	case 110: 
	case 111: 
	case 112: 
	case 113: 
	case 114: 
	case 115: 
	case 116: 
	case 117: 
	case 118: 
	case 119: 
	case 120: 
	case 121: 
	case 122: 
	case 123: 
	case 124: 
	case 125: 
	case 126: 
	case 127: 
	case 128: 
	case 129: 
	case 130: 
	case 131: 
	case 132: 
	case 133: 
	case 134: 
	case 135: 
	case 136: 
	case 137: 
	case 138: 
	case 139: 
	case 140: 
	case 141: 
	case 142: 
	case 143: 
	case 144: 
	case 145: 
	case 146: 
	case 147: 
	case 148: 
	case 149: 
	case 150: 
	case 151: 
	case 152: 
	case 153: 
	case 154: 
	case 155: 
	case 156: 
	case 157: 
	case 158: 
	case 159: 
	case 160: 
	case 161: 
	case 162: 
	case 163: 
	case 164: 
	case 165: 
	case 166: 
	case 167: 
	case 168: 
	case 169: 
	case 170: 
	case 171: 
	case 172: 
	case 173: 
	case 174: 
	case 175: 
	case 176: 
	case 177: 
	case 178: 
	case 179: 
	case 180: 
	case 181: 
	case 182: 
	case 183: 
	case 184: 
	case 185: 
	case 186: 
	case 187: 
	case 188: 
	case 189: 
	case 190: 
	case 191: 
	case 192: 
	case 193: 
	case 194: 
	case 195: 
	case 196: 
	case 197: 
	case 198: 
	case 199: 
	case 200: 
	case 201: 
	case 202: 
	case 203: 
	case 204: 
	case 205: 
	case 206: 
	case 207: 
	case 208: 
	case 209: 
	case 210: 
	case 211: 
	case 212: 
	case 213: 
	case 214: 
	case 215: 
	case 216: 
	case 217: 
	case 218: 
	case 219: 
	case 220: 
	case 221: 
	case 222: 
	case 223: 
	case 224: 
	case 225: 
	case 226: 
	case 227: 
	case 228: 
	case 229: 
	case 230: 
	case 231: 
	case 232: 
	case 233: 
	case 234: 
	case 235: 
	case 236: 
	case 237: 
	case 238: 
	case 239: 
	case 240: 
	case 241: 
	case 242: 
	case 243: 
	case 244: 
	case 245: 
	case 246: 
	case 247: 
	case 248: 
	case 249: 
	case 250: 
	case 251: 
	case 252: 
	case 253: 
	case 254: 
	case 255: 
	case 256: 
	case 257: 
	case 258: 
	case 259: 
	case 260: 
	case 261: 
	case 262: 
	case 263: 
	case 264: 
	case 265: 
	case 266: 
	case 267: 
	case 268: 
	case 269: 
	case 270: 
	case 271: 
	case 272: 
	case 273: 
	case 274: 
	case 275: 
	case 276: 
	case 277: 
	case 278: 
	case 279: 
	case 280: 
	case 281: 
	case 282: 
	case 283: 
	case 284: 
	case 285: 
	case 286: 
	case 287: 
	case 288: 
	case 289: 
	case 290: 
	case 291: 
	case 292: 
	case 293: 
	case 294: 
	case 295: 
	case 296: 
	case 297: 
	case 298: 
	case 299: 
	case 300: 
	case 301: 
	case 302: 
	case 303: 
	case 304: 
	case 305: 
	case 306: 
	case 307: 
	case 308: 
	case 309: 
	case 310: 
	case 311: 
	case 312: 
	case 313: 
	case 314: 
	case 315: 
	case 316: 
	case 317: 
	case 318: 
	case 319: 
	case 320: 
	case 321: 
	case 322: 
	case 323: 
	case 324: 
	case 325: 
	case 326: 
	case 327: 
	case 328: 
	case 329: 
	case 330: 
	case 331: 
	case 332: 
	case 333: 
	case 334: 
	case 335: 
	case 336: 
	case 337: 
	case 338: 
	case 339: 
	case 340: 
	case 341: 
	case 342: 
#line 72 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
	{ process_error(p, userdata);
        result = 1;
        goto error_detected;
    }
	break;
#line 117720 "src/trusted/validator_ragel/gen/decoder-x86_32.c"
	}
	}

	_out: {}
	}

#line 156 "src/trusted/validator_ragel/unreviewed/decoder-x86_32.rl"
#ifdef _MSC_VER
#pragma warning(pop)
#endif

error_detected:
  return result;
}
