#  Simulation Model Generator
#  Xilinx EDK 13.3 EDK_O.76xd
#  Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
#
#  File     top_level_ports_wave.tcl (Mon Mar 07 16:24:29 2016)
#
if { [info exists PathSeparator] } { set ps $PathSeparator } else { set ps "/" }
if { ![info exists tbpath] } { set tbpath "mb_system_tb${ps}dut" }

wave add $tbpath${ps}zio -into $id 
wave add $tbpath${ps}rzq -into $id 
wave add $tbpath${ps}mcbx_dram_we_n -into $id 
wave add $tbpath${ps}mcbx_dram_udqs_n -into $id 
wave add $tbpath${ps}mcbx_dram_udqs -into $id 
wave add $tbpath${ps}mcbx_dram_udm -into $id 
wave add $tbpath${ps}mcbx_dram_ras_n -into $id 
wave add $tbpath${ps}mcbx_dram_odt -into $id 
wave add $tbpath${ps}mcbx_dram_ldm -into $id 
wave add $tbpath${ps}mcbx_dram_dqs_n -into $id 
wave add $tbpath${ps}mcbx_dram_dqs -into $id 
wave add $tbpath${ps}mcbx_dram_dq -into $id 
wave add $tbpath${ps}mcbx_dram_ddr3_rst -into $id 
wave add $tbpath${ps}mcbx_dram_clk_n -into $id 
wave add $tbpath${ps}mcbx_dram_clk -into $id 
wave add $tbpath${ps}mcbx_dram_cke -into $id 
wave add $tbpath${ps}mcbx_dram_cas_n -into $id 
wave add $tbpath${ps}mcbx_dram_ba -into $id 
wave add $tbpath${ps}mcbx_dram_addr -into $id 
wave add $tbpath${ps}RS232_sout -into $id 
wave add $tbpath${ps}RS232_sin -into $id 
wave add $tbpath${ps}RS232_USB_sout -into $id 
wave add $tbpath${ps}RS232_USB_sin -into $id 
wave add $tbpath${ps}RESET -into $id 
wave add $tbpath${ps}Push_Buttons_3Bits_TRI_I -into $id 
wave add $tbpath${ps}Linear_Flash_we_n -into $id 
wave add $tbpath${ps}Linear_Flash_reset -into $id 
wave add $tbpath${ps}Linear_Flash_oe_n -into $id 
wave add $tbpath${ps}Linear_Flash_data -into $id 
wave add $tbpath${ps}Linear_Flash_ce_n -into $id 
wave add $tbpath${ps}Linear_Flash_address -into $id 
wave add $tbpath${ps}LEDs_8Bits_TRI_O -into $id 
wave add $tbpath${ps}Ethernet_Lite_TX_EN -into $id 
wave add $tbpath${ps}Ethernet_Lite_TX_CLK -into $id 
wave add $tbpath${ps}Ethernet_Lite_TXD -into $id 
wave add $tbpath${ps}Ethernet_Lite_RX_ER -into $id 
wave add $tbpath${ps}Ethernet_Lite_RX_DV -into $id 
wave add $tbpath${ps}Ethernet_Lite_RX_CLK -into $id 
wave add $tbpath${ps}Ethernet_Lite_RXD -into $id 
wave add $tbpath${ps}Ethernet_Lite_PHY_RST_N -into $id 
wave add $tbpath${ps}Ethernet_Lite_MDIO -into $id 
wave add $tbpath${ps}Ethernet_Lite_MDC -into $id 
wave add $tbpath${ps}Ethernet_Lite_CRS -into $id 
wave add $tbpath${ps}Ethernet_Lite_COL -into $id 
wave add $tbpath${ps}DIP_Switches_8Bits_TRI_I -into $id 
wave add $tbpath${ps}CLK -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_Rst_A_pin -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_Clk_A_pin -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_WrData_A_pin -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_Addr_A_pin -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_RdData_A_pin -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_En_A_pin -into $id 
wave add $tbpath${ps}axi_bram_ctrl_0_BRAM_WE_A_pin -into $id 

