$date
   Wed Dec  4 19:47:13 2024
$end
$version
  2019.2
$end
$timescale
  1ps
$end
$scope module RegFile_sim $end
$var reg 1 ! CLK $end
$var reg 1 " RegDst $end
$var reg 1 # RegWre $end
$var reg 1 $ DBDataSrc $end
$var reg 5 % rs [4:0] $end
$var reg 5 & rt [4:0] $end
$var reg 5 ' rd [4:0] $end
$var reg 32 ( dataFromALU [31:0] $end
$var reg 32 ) dataFromRW [31:0] $end
$var wire 32 * Data1 [31:0] $end
$var wire 32 + Data2 [31:0] $end
$scope module uut $end
$var wire 1 , CLK $end
$var wire 1 - RegDst $end
$var wire 1 . RegWre $end
$var wire 1 / DBDataSrc $end
$var wire 5 0 rs [4:0] $end
$var wire 5 1 rt [4:0] $end
$var wire 5 2 rd [4:0] $end
$var wire 32 3 dataFromALU [31:0] $end
$var wire 32 4 dataFromRW [31:0] $end
$var wire 32 * Data1 [31:0] $end
$var wire 32 + Data2 [31:0] $end
$var wire 32 5 writeData [31:0] $end
$var wire 5 6 writeReg [4:0] $end
$var integer 32 7 i $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
b0 %
b0 &
b0 '
b0 (
b0 )
b0 *
b0 +
0,
0-
0.
0/
b0 0
b0 1
b0 2
b0 3
b0 4
b0 5
b0 6
b100000 7
$end
#10000
1"
1#
b0 %
b1 &
b10 '
b1 (
b10 )
1-
1.
b1 1
b10 2
b1 3
b10 4
b1 5
b10 6
#15000
1!
1,
#30000
0!
0,
#40000
0"
0#
1$
b11 %
b100 &
b101 '
b11 (
b100 )
0-
0.
1/
b11 0
b100 1
b101 2
b11 3
b100 4
b100 5
b100 6
#45000
1!
1,
#60000
0!
0,
