[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F030C8T6 production of GEEHY from the text: www.geehy.com Page \n  \nAPM32F030x4x6x8  \nArm® Cortex®-M0+ based  32-bit MCU  \n \n \nVersion: V1.6   \nDatasheet  \n www.geehy.com Page \n Product characteristics  \n\uf06e System Architecture  \n 32-bit Arm® Cortex®-M0+core  \n Up to 48MHz working \nfrequency  \n\uf06e Memor y \n Flash: 16~64Kbytes  \n SRAM：4~8Kbytes  \n\uf06e Clock, reset and power \nmanagement  \n External supply voltage: V DD \n=2.0~3.6V  \n Analog power supply: V DDA = \nVDD ~3.6V  \n Power -on/power -down reset \n(POR/PDR)  \n 4~32MHz crystal oscillator  \n RTC 32KHz oscillator with \ncalibration  \n Internal 40 KHz RC oscillator  \n\uf06e Low power consumption \nmode  \n Sleep, halt and standby  \n\uf06e Up to 55 fast I/O pins  \n Supports all mappable external \ninterrupt vectors  \n Almost all I/O pins are \ncomp atible with 5V input  \n\uf06e 5-channel DMA controller  \uf06e Analog peripherals  \n 1 12-bit ADC; up to 16 external \nchannels supported, conversion \nrange: 0 ~ 3.6V, independent \nanalog power supply: 2.4~3.6V  \n\uf06e Real -time clock RTC  \n Support calendar function  \n It can be used for alar m and \nperiodic wake -up in halt and \nstandby mode  \n\uf06e 10 timers  \n 1 16-bit advanced control timer \nwith 7 -channel PWM output  \n Up to 5 general -purpose 16 -bit \ntimers  \n 1 16-bit basic timer  \n Independent watchdog and \nsystem window watchdog timer  \n System tick timer  \n\uf06e Communication \ninterface s \n Up to 2 I2C interfaces  \n Up to 2 USART interfaces  \n Up to 2 SPI interfaces  \n\uf06e CRC calculation unit  \n\uf06e Serial wire debugging \n(SWD)  \n\uf06e 96-bit UID  \n  \n www.geehy.com Page \nContents  \n Product characteristics  ................................ ................................ ................................ ..... 1 \n Brief introduction  ................................ ................................ ................................ ...............  5 \n Function description  ................................ ................................ ................................ .........  6 \n System block diagram ................................ ................................ ................................ ...............  8 \n Core  ................................ ................................ ................................ ................................ .............  9 \n Memory  ................................ ................................ ................................ ................................ .......  9 \n Address mapping  ................................ ................................ ................................ .....................  10 \n Power management  ................................ ................................ ................................ ................  11 \n Power supply scheme  ................................ ................................ ................................ .............  11 \n Voltage regulator  ................................ ................................ ................................ ......................  11 \n Power supply monitor  ................................ ................................ ................................ .............  11 \n Clock tree  ................................ ................................ ................................ ................................ .. 13 \n Clock and startup  ................................ ................................ ................................ .....................  14 \n Real time clock (RTC)  ................................ ................................ ................................ .............  14 \n Startup mode  ................................ ................................ ................................ ............................  14 \n CRC calculation unit  ................................ ................................ ................................ ................  15 \n Interrupt controller  ................................ ................................ ................................ ...................  15 \n Nested Vector Interrupt Controller (NVIC)  ................................ ................................ ...........  15 \n External Interrupt/Event Controller (EINT)  ................................ ................................ ...........  15 \n DMA  ................................ ................................ ................................ ................................ ...........  15 \n Timer  ................................ ................................ ................................ ................................ ..........  16 \n System tick timer  ................................ ................................ ................................ .....................  18 \n General purpose input/output interface (GPIO)  ................................ ................................ .. 18 \n Communication interface  ................................ ................................ ................................ ........  18 \n I2C bus  ................................ ................................ ................................ ................................ ...... 18 \n Universal synchronous/asynchronous transceiver (USART)  ................................ ............  19 \n SPI ................................ ................................ ................................ ................................ .............  20 \n Analog interface  ................................ ................................ ................................ .......................  20 \n ADC (analog/digital converter)  ................................ ................................ ..............................  20 \n Pin characteristics  ................................ ................................ ................................ ...........  22 \n Pin definition  ................................ ................................ ................................ .............................  22 \n Pin function description ................................ ................................ ................................ ...........  25 \n www.geehy.com Page \n Electrical specification  ................................ ................................ ................................ .... 36 \n Test condition  ................................ ................................ ................................ ...........................  36 \n Maximum and minimum value  ................................ ................................ ...............................  36 \n Typical value  ................................ ................................ ................................ .............................  36 \n Typical curve  ................................ ................................ ................................ ............................  36 \n Load capacitance  ................................ ................................ ................................ ....................  36 \n Absolute maximum rating  ................................ ................................ ................................ .......  38 \n Maximum rated voltage characteristics  ................................ ................................ ................  38 \n Maximum Rated Current Features  ................................ ................................ ........................  38 \n Maximum electrostatic characteristics  ................................ ................................ ..................  39 \n Static latch  ................................ ................................ ................................ ................................  40 \n Maximum temperature characteristics  ................................ ................................ .................  40 \n Testing under general working conditions  ................................ ................................ ............  40 \n Embedded reset and power control module characteristic test  ................................ ........  40 \n Built-in reference voltage characteristic test  ................................ ................................ ........  41 \n Power consumption  ................................ ................................ ................................ .................  41 \n External clock source characteristics  ................................ ................................ ...................  45 \n Internal clock source characteristics  ................................ ................................ .....................  45 \n Wake -up time in low power mode  ................................ ................................ .........................  46 \n PLL characteristics  ................................ ................................ ................................ ..................  47 \n Memory characteristics  ................................ ................................ ................................ ...........  47 \n I/O port characteristics  ................................ ................................ ................................ ............  47 \n NRST pin characteristics  ................................ ................................ ................................ ........  49 \n communication interface  ................................ ................................ ................................ .........  50 \n 12-bit ADC features  ................................ ................................ ................................ .................  53 \n Package Characteristics  ................................ ................................ ................................ . 54 \n LQFP64 package information  ................................ ................................ ................................  54 \n LQFP48 package information  ................................ ................................ ................................  57 \n LQFP32 package information  ................................ ................................ ................................  60 \n QFN48 package informa tion ................................ ................................ ................................ .. 62 \n QFN32 Package information ................................ ................................ ................................ .. 64 \n QFN28 Package information ................................ ................................ ................................ .. 66 \n TSSOP20 Package information  ................................ ................................ ............................  68 \n Ordering information  ................................ ................................ ................................ .......  69 \n www.geehy.com Page \n Packaging information  ................................ ................................ ................................ .... 71 \n Reel packaging  ................................ ................................ ................................ ........................  71 \n Tray packaging  ................................ ................................ ................................ .........................  73 \n Material tube  ................................ ................................ ................................ .............................  74 \n Naming of common functional modules  ................................ ................................ ...... 75 \n Version\n  ................................ ................................ ................................ .................  76 \n \n  \n www.geehy.com Page \n Brief introduction  \nThe APM32F030x4x6x8  series chips are 32 -bit high -performance \nmicrocontrollers based on Arm® Cortex®-M0+core, and the working frequency \ncan reach 48MHz. Built -in high -speed memory (up to 64 kbytes of flash memory \nand 8 kbytes of SRAM), the chip pins are multipl exed with a large number of \nenhanced peripherals and I/O. All chips provide standard communication \ninterfaces: I2C interface, SPI interface and USART interface.  \nThe working temperature range of APM32F030x4x6x8  microcontroller is -40℃\n~+105℃, and the voltage  range is 2.0~3.6V Many power -saving modes  ensure \nthe requirements of low -power applications.  \nThe APM32F030x4x6x8  microcontroller includes many different packages with  \n20, 28,  32, 48 and 64 pins, and different package forms make the peripheral \nconfiguration of the device different.  \nFor information about the Arm® Cortex®-M0+core, please refer to the Arm® \nCortex®-M0+technical reference manual, which can be downloaded from A rm’s \nwebsite.  \n \n www.geehy.com Page \n Function description  \nSee the following table for specific APM32F030x4x6x8  product functions and peripheral configuration.  \n The functions and peripherals of APM32F030x4x6x8  series chips  \nProducts  APM32F030  \nModel  F4P6  F6P6  F8P6  G4U6  G6U6  G8U6  K6U6  K6T6  K8T6  C6U6  C8U6  C6T6  C8T6  R8T6  \nEncapsulation  TSSOP20  QFN28  QFN32  LQFP32  QFN48  LQFP48  LQFP64  \nFlash memory (KB)  16 32 64 16 32 64 32 64 32 64 32 64 \nSRAM(KB)  8 \nTimer  16-bit universal  4 5 \n16-bit advanced  1 \n16-bit Basic  0 1 \n24-bit down counter  1 \nWatchdog (WDT)  2 \nReal-time clock  1 \ncommunication interface  USART  1 2 1 2 1 2 \nSPI 1 2 1 2 1 2 \nI2C 0 1 2 1 2 1 2 \n12-bit ADC  Unit 1 \nExternal channel  9 10 16 \nInternal channel  2 \nGPIOs  15 23 27 25 39 55 \n www.geehy.com Page \nProducts  APM32F030  \nMaximum CPU frequency  M0+@48MHz  \nAmbient temperature  Ambient temperature: -40℃至85℃/-40℃至105℃ \nJunction temperature: -40℃至105℃/-40℃至125℃ \nWorking voltage  2.0~3.6V  \n \n www.geehy.com Page \n System block diagram  \n System block diagram  \nBus matrixFlash\nSRAM\nDMA\nAHB2 busAHB1 bus\nDMA bus\nSystem bus\nAHB1/APB \nbridgeGPIOs\n(A-F)Flash interface\nAPB busTMR1/3/6/7/1\n4/15/16/17\nRTC\nWWDT\nIWDT\nSPI1/2\nUSART1/2\nI2C1/2PMU\nSYSCFG\nEINT\nADC\nDBGMCUArm® Cortex ®-M0+\n(Fmax:48MHz)\nSWD\nCRCRCMNVIC SCB STK\n \n  \n www.geehy.com Page \n Core  \nThe Arm® Cortex®-M0+core is the latest generation of embedded A rm core. It is \na low -cost platform, and APM32 is developed based on this platform, which has \nmade a lot of optimization for system power consumption, while APM32 \nprovides excellent computing performanc e and advanced system interrupt \nresponse.  \nThe APM32F0xx ser ies is based on the embedded A rm core, so it is compatible \nwith all A rm tools and software.  \nThe functional block diagram of APM32F030x4x6x8  series products is shown in \nfigure 1.  \n Memory  \nSee the following table for memory details:  \n Memory description  \nMemory  Max bytes  Function  \nEmbedded flash \nmemory  64Kbytes  Used to store programs and data  \nSRAM  8Kbytes  Used to store temporary data  \nOption byte  16bytes  Used to write protect memory and to protect the  \nwhole memory  \n www.geehy.com Page \n Address mapping  \n APM32F030x4x6x8  memory map  \nSystem memory area0x4000 0000\n0x2000 00000x4800 00000x4800 1800\nAPBAHB1AHB2\nSRAM\n0x0800 0000FlashOption byte\n0x0801 FFFF0x1FFF EC000x1FFF F8000x1FFF FC00Reserved\nReserved\nMapping area\n0x0000 0000ReservedReserved\n0x4002 0000Reserved\nGPIOF\nReserved\nGPIOD\nGPIOC\nGPIOB\nGPIOA\nCRC\nReserved\nFlash Interface\nReserved\nRCM\nReserved\nDMA\nReserved\nReserved\nDBGMCU\nReserved\nTMR17\nTMR16\nTMR15\nReserved\nUSART1\nReserved\nSPI1\nTMR1\nReserved\nADC\nReserved\nEINT\nSYSCFG\nPMU\nReserved\nI2C2\nI2C1\nUSART2\nReserved\nSPI2\nReserved\nIWDT\nWWDT\nRTC\nReserved\nTMR14\nReserved\nTMR6\nReserved\nTMR3Reserved\n0x4000 1400\n0x4000 1000\n0x4000 0800\n0x4000 0400\n0x4000 00000x4000 20000x4000 24000x4000 28000x4000 2C000x4000 4400\n0x4000 3C00\n0x4000 3800\n0x4000 3400\n0x4000 30000x4000 48000x4000 54000x4000 58000x4000 5C000x4000 7400\n0x4000 70000x4001 00000x4001 04000x4001 08000x4001 24000x4001 3800\n0x4001 3400\n0x4001 3000\n0x4001 2C00\n0x4001 28000x4001 3C000x4001 40000x4001 44000x4001 48000x4002 0000\n0x4001 8000\n0x4001 5C00\n0x4001 5800\n0x4001 4C000x4002 04000x4002 10000x4002 14000x4002 20000x4800 0400\n0x4800 0000\n0x4002 3400\n0x4002 3000\n0x4002 24000x4800 08000x4800 0C000x4800 10000x4800 1400\nReserved\nReservedReserved0x4800 1800\nReserved\n0x0004 0000 Peripheral\n0xE000 0000Reserved\n0xE010 00000xFFFF FFFF\n \n  \n www.geehy.com Page \n Power management  \n Power supply scheme  \n Power supply scheme  \nName  Voltage \nrange  description  \nVDD 2.0~3.6V  VDD directly supplies power to IO port, and V DD supplies power to  core \ncircuit through voltage regulator  \nVDDA VDD~3.6V  VDDA supplies power to ADC, reset module, RC oscillator and PLL. The \nVDDA voltage level must always be greater than or equal to the V DD voltage \nlevel, and it should be given priority  \nNote: See Figure 9 (Power Supply Scheme) for more details on how to connect power supply pins.  \n Voltage regulator  \nThere are three main modes of voltage regulator. The working mode of MCU \ncan be adjusted by voltage regulator to reduce power consumption. See the \nfollowing tab le for details of the three modes.  \n Operation mode of voltage regulator  \nName  description  \nMaster mode (MR)  Used in normal operation mode.  \nLow power mode (LPR)  It can be used in halt mode when power demand decreases.  \nPower -down mode  Used in power standby mode, the output of the voltage regulator is high \nimpedance, the power supply of the core circuit is cut off, the voltage \nregulator is in zero consumption state, and all the data of registers and \nSRAM will be lost.  \nNote: The voltage regulator is always in  working state after reset, and outputs with high impedance in \npower -down mode.  \n Power supply monitor  \nTwo circuits of power -on reset (POR) and power -down reset (PDR), are \nintegrated inside the product. These two circuits are always in working \ncondition. When the power -down reset circuit monitors that the power supply \nvoltage is lower than the specified threshold V POR/PDR , the system enters the \nreset state, so it does not need to use an external reset circuit.  \nFor details of V POR/PDR , please refer to 5. Te st Conditions, Low Power \nConsumption Mode.  \n www.geehy.com Page \nThe APM32F0xx series supports the following three low power consumption \nmodes, which can be configured by users to meet the best application \nrequirements.  \n Low power consumption mode  \nMode type  description  \nSleep mode  In sleep mode, the CPU stops working, all peripherals are in working state, and \ninterrupts/events can wake up the CPU.  \nhalt mode  halt mode can achieve the lowest power consumption mode without losing SRAM \nand register data.  \nAt this time, the internal 1.5V power supply is stopped, which causes the clocks of \nHSECLK , HSICLK  and PLL to turn off, and the voltage regulator is placed in \nnormal mode or low power consumption mode.  \nInterrupt and event wake -up configured as EINT can wak e up CPU from halt \nmode. EINT signal includes one of 16 external I/O ports, RTC alarm clock.  \nStandby mode  Standby mode is the lowest power consumption mode used by the chip. At this \ntime, the internal voltage regulator is turned off, which causes the power supply of \nthe internal 1.5V part to be cut off, and the clocks of HSECLK , HSICLK  and PLL \nare turned off; SRAM and register data will also disappear. However, the contents \nof the backup register remain, and the standby circuit still works.  \nThe external reset signal on NRST, IWDT reset, a rising edge on WKUP pin or \nRTC alarm clock will terminate the chip standb y mode.  \nNote: RTC, IWDT and corresponding clocks still work normally in halt or standby mode.  \n www.geehy.com Page \n Clock tree  \n Clock tree of APM32F030x4x6x8  \nClock outputPLLCLK\nHSICLK\nHSICLK14HSECLKSYSCLK\nLSICLK\nLSECLKHSICLK\n8MHz\nHSECLK \nOSC\n4-32MHz\nHSICLK14 \nRC\n14MHzLSECLK \nOSC\n32.768kHz\nLSICLK \n40kHz/1,2\n 16PLLMUL\n×2,×3\n ×16/1,2 \n/512/8\n/1,/2,\n/4,/8,\n/16APB \nperipheral\nTMR1/3/6/\n14/15/16/\n17\nADCSystem TimerAHB/Core/\nMemory/DMAI2C1/2Flash programming \ninterface\nSYSCLK HCLK\nAPB_CLK\n×1,×2HSICLK\nRTC/32HSECLK\nLSECLK\nLSICLK\nIWDTLSECLK\nLSICLK\nLSICLKHSICLK14\nMCOHSICLK\n  \n  \nOSC_OUT\nOSC_IN\nOSC32_OUT\nOSC32_INHSICLK\nPLLCLK\nHSECLK\nUSART1SYSCLK\nHSICLK\nLSECLK/2AHBPSC\nAPBPSCSW\nCSSHSICLK\n/2,/4 \n \n  \n www.geehy.com Page \n Clock and startup  \nUsers can use 4~32MHz external high -speed clock with "failure monitoring" \nfunction through configuration. When the system clock does not detect that the \nexternal clock is configured, the system will automatically switch to the internal \nRC oscillator.  \n Real time clock (RTC)  \nRTC is an independent BCD timer/counter, whic h can not only support calendar \nfunction, but also have alarm clock interrupt and periodic interrupt function. \nBesides sub -second, second, minute, hour (12 or 24 -hour format), week, date, \nmonth and year, the calendar clock existing in BCD (binary coded dec imal \nsystem) format, the calendar function can also automatically adjust one month \nto 28, 29(leap year), 30 and 31 days.  \nUsers can dynamically adjust RTC clock pulses from 1 to 32767. By adjusting \nRTC clock pulse to synchronize RTC and master clock, it can  compensate the \ninaccuracy of quartz crystal, and the resolution of its digital calibration circuit is \n1ppm. RTC has two programmable filter anti -tampering detection pins, which \ncan wake up MCU in halt and standby modes when tampering events are \ndetected. In addition, RTC has time stamp function, which can be used to save \ncalendar contents. The timestamp function of RTC can be triggered by events \non pins or tampering events. The MCU can wake up from the halt and standby \nmodes when detecting a time event. Th e reference clock detection can use a \nmore accurate second source clock (50 or 60Hz) to improve the accuracy of the \ncalendar. Its clock source can be an external crystal oscillator, resonator or \noscillator with 32.768kHz, an internal RC oscillator with low  power consumption \n(typical frequency is 40KHz) or a high -speed external clock with 32 frequency \ndivision.  \n Startup mode  \nAt startup, the user can select one of the following three startup modes by \nsetting the high and low levels of the Boot pin:  \n\uf06c Startup from user Flash  \n\uf06c Startup from system memory  \n\uf06c Startup from embedded SRAM  \n www.geehy.com Page \nUsers can use USART to reprogram user Flash (ISP) when startup from system \nmemory.  \n CRC calculation unit  \nA CRC (Cyclic Redundancy Check) calculation unit obtains a CRC code through \na gene rator polynomial algorithm.  \n Interrupt controller  \n Nested Vector Interrupt Controller (NVIC)  \nThe APM32F030x4x6x8  product has a nested vector interrupt controller, and \nNVIC can handle up to 32 maskable interrupt channels (excluding 16 interrupt \nlines of Corte x®-M0+) and 4 priorities.  \nNested Vector Interrupt Controller (NVIC) has a tightly coupled NVIC interface, \nwhich directly transmits the interrupt vector entry address to the kernel, thus \nachieving low -latency interrupt response processing. In addition, it c an give \npriority to late arriving higher priority interrupts  \n External Interrupt/Event Controller (EINT)  \nThe external interrupt/event controller consists of 32 edge detectors that \ngenerate event/interrupt requests. Its trigger events (rising edge or falling  edge \nor double edge) can be independently configured or shielded; There is a \nregister that holds the status of all interrupt requests. Up to 55 general -purpose \nI/OS can be connected to 16 external interrupt lines. EINT can detect pulses \nwhose width is sma ller than the internal clock period.  \n DMA  \nFive flexible general -purpose DMA can transfer data from memory to memory, \nfrom peripheral to memory and from memory to peripheral. The DMA controller \nsupports the management of the ring buffer, and when the control ler reaches \nthe end of the buffer, there is no need for user code intervention.  \nEach channel has special hardware DMA request logic, and each channel can \nbe triggered by software, and the address and target address can also be set \nindependently by software . \n www.geehy.com Page \nDMA can be used for major peripherals: SPI, I2C, USART, all TMRx timers \n(except TMR14) and ADC.  \n Timer  \nThe APM32F030x4x6x8  product includes up to five general timers, a basic timer \nand an advanced control timer.  \n Advanced control timer  \nTimer type  Advanced control timer  \nTimer  TMR1  \nCounter resolution  16 bits  \nCounter type  Up, down, up/down  \nPrescaler coefficient  Any integer between 1 and 65536  \nDMA request \ngeneration  Yes \nAcquisition/comparis\non channel  4 \nComplementary \noutput  Yes \nFunction description  It has complementary PWM output with dead band insertion, and can also be \nregarded as a complete general timer.  \nWhen configured as a 16 -bit standard timer, it has the same function as the \nTMRx timer.  \nWhen configured as a 16 -bit PWM generator, it has full modu lation capability \n(0~100%).  \nIn debug mode, the timer can be frozen.  \nProvides synchronization or event linking.  \n Basic timer  \nTimer type  Basic timer  \nTimer  TMR6  \nCounter resolution  16 bits  \nCounter type  Up \nPrescaler coefficient  Any integer between 1 and 65536  \nDMA request generation  Yes \nAcquisition/comparison channel  0 \nComplementary output  - \nFunction description  It can be used as a universal 16 -bit time base clock  \n  \n www.geehy.com Page \n General timer  \nTimer type  General timer  \nTimer  TMR3  TMR14  TMR15  TMR16  TMR17  \nCounter \nresolution  16 bits  16 bits  16 bits  16 bits  \nCounter type  Up, down,  \nUp, down  Up Up Up \nPrescaler  Any integer between 1 \nand 65536  Any integer \nbetween 1 \nand 65536  Any integer \nbetween 1 \nand 65536  Any integer \nbetween 1 and \n65536  \nDMA request \ngeneration  Yes No Yes Yes \nCapture/ \nComparison \nChannels  4 1 2 1 \nFunction \ndescription  There are 4 independent \nchannels, each for input \ncapture/output \ncomparison, PWM or \nsingle pulse mode output.  \nUp to 12 input capture, \noutput comparison or \nPWM channels can be \nprovided in the largest \npackage configuration.  \nIt has an independent \nDMA request generation.  Single \nchannel, \nPWM or \nsingle pulse \nmode output \nfunction for \ninput \ncapture/output \ncomparison.  \n It has complementary output \nfunction with dead zone \ngeneration and independent D MA \nrequest generation.  \nThese three timers can work \ntogether, and TMR15 operates \nwith TMR1 through link function, \nwhich can realize synchronization \nor event link function.  \nTMR15 has two independent \nchannels, while TMR16 and \nTMR17 are synchronized.  \nTMR15 can  be synchronized with \nTMR16 and TMR17.  \n Comparison between independent watchdog and window watchdog  \nName  Counter  \nResolution  Counter \ntype Prescaler  coefficient  Function description  \nIndependent \nwatchdog \n(IWDT)  12 bits  down  Between 1 and 256  \nArbitrary integer  The clock is provided by an \ninternally independent RC oscillator \nof 40KHz, which is independent of \nthe master clock, so it can run in \nhalt and standby modes.  \nThe whole system can be reset in \ncase of problems.  \nYou can provide timeout \nmanagement for applications.  \nIt can be configured as a software \nor hardware startup watchdog.  \n www.geehy.com Page \nName  Counter  \nResolution  Counter \ntype Prescaler  coefficient  Function description  \nIn debug mode, the counter can be \npaused for convenience of \ndebugging.  \nWindow \nwatchdog  \n（WWDT） 7 bits  down  - It can be set to run freely.  \nThe whole system can be reset in \ncase of problems.  \nDriven by the master clock, it has \nearly interrupt warning function.  \nTimers in debug mode can be \nfrozen.  \n System tick timer  \nSystem tick timer is a standard 24 -bit down counter with automatic reloading \nfunction. When the counter is 0, it can generate a masked system interrupt and \ncan program the clock source (HCLK or HCLK/8).  \n General purpose input/output interface (GPIO)  \nEach GPIO pin can be configured as an output (push -pull or open drain), an \ninput (with or without pull -down) or a multiplexe d peripheral function port by \nsoftware. Most GPIO pins can be shared with digital or analog multiplexed \nperipherals.  \nThe peripheral functions of I/O pins can be locked by a specific operation \nsequence to avoid accidental writing to I/O registers.  \n Communica tion interface  \n I2C bus  \nI2C1/2 can work in master mode and slave mode, and supports 7 -bit and 10 -bit \naddressing modes. I2C1/2 supports standard mode (up to 100kbit/s) or fast \nmode (up to 400kbit/s). In addition, I2C1 has built -in programmable analog and \ndigital noise filters, and also supports ultra -fast mode (up to 1 Mbit/s).  \nIn addition, I2C1 also provides hardware support for SMBUS 2.0 and PMBUS \n1.1: ARP function, host notification protocol, hardware CRC(PEC) \ngeneration/verification, timeout verification and alarm protocol management.  \nI2C supports DMA function.  \n www.geehy.com Page \nSee table 10 for the differences between I2C1 and I2C2.  \n APM32F030x4x6x8 I2C function  \nI2C function  I2C1  I2C2（2） \n7-bit addressing mode  √（1） √ \n10-bit addressing mode  √ √ \nStandard mode (up to 100kbit/s)  √ √ \nFast mode (up to 400kbit/s)  √ √ \nUltra -fast mode (up to 1Mbit/s), I/O port supports 20mA output current drive  √ - \nIndependent clock  √ - \nSM bus  √ - \nWake up from halt  - - \nNote:  \n √ = support  \n Available only on APM32F030x8 chip.  \n Universal synchronous/asynchronous transceiver (USART)  \nUp to two universal synchronous/asynchronous transceivers are built in the \nchip, and the communication rate can reach 6Mbit/s at the highest. All USART \ninterfaces can be provided by DMA controller, and the funct ions that USART \ninterfaces can realize are shown in the following table.  \n APM32F0x6/8 USART function  \nUSART mode/function  APM32F030x6  APM32F030x8  \nUSART1  USART1  USART2  \nHardware flow control of modem  √ √ √ \nContinuous communication using DMA  √ √ √ \nMultiprocessor communication  √ √ √ \nSynchronization mode  √ √ √ \nSmart card mode  - - - \nSingle wire half duplex communication  √ √ √ \nIrDA SIR codec module  - - - \nLIN mode  - - - \nDual clock domain and wake -up from halt mode  - - - \nReceiver timeout interrupt  √ √ - \nMODBUS communication  - - - \nAuto baud rate detection (supported mode)  2 2 - \nUSART data length  8 bits and 9 bits  \nNote: √ = support.  \n www.geehy.com Page \n SPI \nTwo SPI interfaces are embedded in APM32F0xx series, which enables the chip \nto communicate with external devices  in half/full duplex serial mode. The \ninterface can be configured as master mode or slave mode. Eight master mode \nfrequencies can be generated by a 3 -bit prescaler, with 4~16 bits per frame and \na communication rate of 18 Mbit/s.  \nThe functions of SPI1 and S PI2 are similar, see the table below for details.  \n APM32F030x4x6x8  SPI function  \nSPI function  SPI SPI2(2) \nCalculation of hardware cyclic redundancy check  √（1） √ \nReceive/Send first in first out (FIFO)  √ √ \nNSS pulse mode  √ √ \nTI mode  √ √ \nNote:  \n √ = supported.  \n Available only on APM32F030x8 chip.  \n Analog interface  \n ADC (analog/digital converter)  \nThe 12 -bit A/D converter has up to 16 external channels and 2 internal channels \n(temperature sensor, voltage reference), which can perform single or scanning \nconversion.  \nThe analog watchdog function can monitor multiple channels very accurately, \nand when the monitored signal exceeds the threshold value, an interrupt will be \ngenerated.  \nADC supports DMA function.  \n3.17.1.1.  Internal reference voltage (V REFINT ) \nThe internal reference voltage (V REFINT ) provides a stable (band gap) voltage \noutput for the ADC. V REFINT  is internally connected to the ADC_IN17 input \nchannel.  \n Internal reference voltage calibration value  \n www.geehy.com Page \nCalibration value name  description  Memory address  \nVREFINT_CAL  Original data collected at 30°C(± 5 °C) \nand V DDA = 3.3v (10mv)  0x1FFF F7BA - 0x1FFF F7BB  \n3.17.1.2.  Serial wire debug port (SW -DP) \nThe product provides A rm SW-DP interface, through which MCU can be \nconnected with serial line debugging tool.  \n  \n www.geehy.com Page \n Pin characteristics  \n Pin definition  \n Pin definition diagram of APM32F030x4x6x8  series LQFP64  \nLQFP646463626160595857\n48\n47\n46\n45\n44\n43\n42\n411\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n17181920212223242526272840\n39\n38\n3756555453\n13\n14\n15\n1652515049\n36\n35\n34\n33\n29303132PA8PA9PA10PA11PA12PA13PF6PF7\nPC7PC8PC9\nPC6\nPB13PB14PB15\nPB12PA3\nPF4\nPA4\nPA5\nPA6\nPA7\nPC4\nPB1PF5\nPB0PC5\nPB2\nVSSPB10\nPB11\nVDDVDD\nPF0-OSC_IN\nPF1-OSC_OUT\nNRST\nPA0VSSA\nPA1\nPA2PC14-OSC32_IN\nPC15-OSC32_OUT\nVDDAPC13\nPC0\nPC1\nPC2\nPC3\nVDD\nVSS\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPD2PB9\nPB3PB4\nPC12\nPA15PC11\nPC10\nPA14\n \n www.geehy.com Page \n Pin configuration diagram of APM32F030x4x6x8  series LQFP48  \nLQFP481VDD\n2 PC13\n3 PC14-OSC32_IN\n4\n PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7 NRST\n8 VSSA\n9 VDDA\n10PA0\n11PA1\n12PA2PF7 36\nPF6 35\nPA1334\nPA1233\nPA1131\nPA1030\nPA929\nPA828\nPB15 27\nPB14 26\nPB13 25\nPB12 2447\nVSS\n46\nPB9\n45\nPB8\n44\nBOOT0\n43\nPB7\n42\nPB6\n41\nPB5\n40\nPB4\n39\nPB3\n38\nPA15\n48\nVDD PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSSPB10\nPB11PB2\nVDD37\nPA14\n14151617181920212223 13 24\n \n Pin configuration diagram of APM32F030x4x6x8  series LQFP32  \nLQFP323231302928272625VSS\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nVDDPA8PA9PA10PA11PA12PA13PA14PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSS9101112141516 13VDD\nPF0-OSC_IN\nPF1-OSC_OUT\nNRST\nPA0VDDA\nPA1\nPA21\n2\n3\n4\n5\n6\n7\n823\n22\n21\n20\n19\n18\n1724\n \n www.geehy.com Page \n Pin configuration diagram of APM32F030x4x6x8 series QFN48  \n1 VBAT\n2 PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7 NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nPF747\nPF646\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS19\nVDD20PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25QFN48\nExposed pad0VSS\n \n Pin configuration diagram of APM32F030x4x6x8 series QFN32  \n \n \nQFN3232\n31\n30\n29\n28\n27\n26\n25PB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nVDDPA8PA9PA10PA11PA12PA13PA14PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB29\n10\n11\n12\n14\n15\n1613VDD\nPF0-OSC_IN\nPF1-OSC_OUT\nNRST\nPA0VDDA\nPA1\nPA21\n2\n3\n4\n5\n6\n7\n823\n22\n21\n20\n19\n18\n17240VSS\n www.geehy.com Page \n Pin configuration diagram of APM32F030x4x6x8 series QFN28  \n1 BOOT0\n2 OSCIN/PF0\n3 OSCOUT/PF1\n4 NRST\n5 VDDA\n6PA0\n7PA1\n8\n9\n10\n11\n12PB7\nPB6\nPB5\nPB4\nPB3\nPA15\nPA14\nPA13\nPA10\nPA9\nPA8\nVDD\nVSS\nPB117PA2181920PA321PA4\n22PA5\n23PA6 24\n13\n14PA715PB01628\n27\n26\n25\nQFN280VSS\n \n Pin configuration diagram of APM32F030x4x6x8 series TSSOP20\nBOOT0\nPF0-OSC_IN1\n2\nPF1-OSC_OUT\nNRST3\n4\nVDDA\nPA05\n6\nPA1\nPA27\n8\nPA3\nPA49\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11PA14\nPA13\nPA10\nPA9\nVDD\nVSS\nPB1\nPA7\nPA6\nPA5TSSOP20\n \n Pin function description  \n Legend/abbreviation used in output pin table  \nName  Abbreviations  Definition  \nPin name  Unless otherwise specified in parentheses below the pin name, the pin \nfunctions during and after reset are the same as  the actual pin name  \nPin type  S Power supply pin  \nI Input pins only  \nI/O I/O pins  \nI/O structure  FT I/O with 5V tolerance  \nFTf I/O with 5 V tolerance, FM+ function  \nTTa I/O with 3.3 V tolerance is directly connected to ADC  \nTC Standard 3.3VI/O  \nB Dedicated BOOT0 pin  \nRST Bidirectional reset pin with built -in weak pull -up resistor  \npay attention to  Unless otherwise specified in the notes, all I/O is set as floating input during \nand after reset  \n www.geehy.com Page \nPin \nfunction  Multiplexing \nfunction  The function selected by GPIOx_AFR register  \nAdditional \nfunction  Functions directly selected/enabled through peripheral registers  \n \n www.geehy.com Page \n Functional description of APM32F030x4x6x8  pin \nPin name  \n(Function after \nreset)  Pin coding  Pin \nType  I/O \nStructure  Notes  Pin function  \nLQFP64  LQFP48  \n/QFN48  LQFP32  QFN32  QFN28  TSSOP20  Multiplexing function  Additional function  \nVDD  1 1 - - - - S - - Complementary power supply  \nPC13  2 2 - - - - I/O TC (1) - RTC_TAMP1,  \nRTC_TS,  \nRTC_OUT,  \nWKUP2  \nPC14 -OSC32_IN  \n(PC14)  3 3 - - - - I/O TC (1) - OSC32_IN  \nPC15 -OSC32_OUT  \n(PC15)  4 4 - - - - I/O TC (1) - OSC32_OUT  \nPF0-OSC_IN  \n(PF0)  5 5 2 2 2 2 I/O FT - - OSC_IN  \nPF1-OSC_OUT  \n(PF1)  6 6 3 3 3 3 I/O FT - - OSC_OUT  \nNRST  7 7 4 4 4 4 I/O RST - Chip reset input/internal reset output  \n(active low) \nPC0 8 - - - - - I/O TTa - EVENTOUT  ADC_IN10  \nPC1 9 - - - - - I/O TTa - EVENTOUT,  ADC_IN11  \nPC2 10 - - - - - I/O TTa - EVENTOUT  ADC_IN12  \nPC3 11 - - - - - I/O TTa - EVENTOUT  ADC_IN13  \nVSSA  12 8 - 0 - - S - - Analog ground  \nVDDA  13 9 5 5 5 5 S - - Analog power supply  \n www.geehy.com Page \nPin name  \n(Function after \nreset)  Pin coding  Pin \nType  I/O \nStructure  Notes  Pin function  \nLQFP64  LQFP48  \n/QFN48  LQFP32  QFN32  QFN28  TSSOP20  Multiplexing function  Additional function  \nPA0 14 10 6 6 6 6 I/O TTa - USART2_CTS  ADC_IN0,  \nRTC_TAMP2,  \nWKUP1  \nPA1 15 11 7 7 7 7 I/O TTa - USART2_RTS,  \nEVENTOUT  ADC_IN1  \nPA2 16 12 8 8 8 8 I/O TTa - USART2_TX,  \nTMR15_CH1  ADC_IN2  \nPA3 17 13 9 9 9 9 I/O TTa - USART2_RX,  \nTMR15_CH2  ADC_IN3  \nPF4 18 - - - - - I/O FT - EVENTOUT  - \nPF5 19 - - - - - I/O FT - EVENTOUT  - \nPA4 20 14 10 10 10 10 I/O TTa - SPI1_NSS,  \nUSART2_CK,  \nTMR14_CH1  ADC_IN4  \nPA5 21 15 11 11 11 11 I/O TTa - SPI1_SCK  ADC_IN5  \nPA6 22 16 12 12 12 12 I/O TTa - SPI1_MISO,  \nTMR3_CH1,  \nTMR1_BKIN,  \nTMR16_CH1,  \nEVENTOUT  ADC_IN6  \n www.geehy.com Page \nPin name  \n(Function after \nreset)  Pin coding  Pin \nType  I/O \nStructure  Notes  Pin function  \nLQFP64  LQFP48  \n/QFN48  LQFP32  QFN32  QFN28  TSSOP20  Multiplexing function  Additional function  \nPA7 23 17 13 13 13 13 I/O TTa - SPI1_MOSI,  \nTMR3_CH2,  \nTMR14_CH1,  \nTMR1_CH1N,  \nTMR17_CH1,  \nEVENTOUT  ADC_IN7  \nPC4 24 - - - - - I/O TTa - EVENTOUT  ADC_IN14  \nPC5 25 - - - - - I/O TTa - - ADC_IN15  \nPB0 26 18 14 14 14 - I/O TTa - TMR3_CH3,  \nTMR1_CH2N,  \nEVENTOUT  ADC_IN8  \nPB1 27 19 15 15 15 14 I/O TTa - TMR3_CH4,  \nTMR14_CH1,  \nTMR1_CH3N  ADC_IN9  \nPB2 28 20 - 16 - - I/O FT - - - \nPB10  29 21 - - - - I/O FT - I2C2_SCL  - \nPB11  30 22 - - - - I/O FT - I2C2_SDA,  \nEVENTOUT  - \nVSS 31 23 16 0 16 - S - - ground  \nVDD  32 24 17 17 17 16 S - - Digital power supply  \nPB12  33 25 - - - - I/O FT - SPI2_NSS,  \nTMR1_BKIN,  \nEVENTOUT  - \n www.geehy.com Page \nPin name  \n(Function after \nreset)  Pin coding  Pin \nType  I/O \nStructure  Notes  Pin function  \nLQFP64  LQFP48  \n/QFN48  LQFP32  QFN32  QFN28  TSSOP20  Multiplexing function  Additional function  \nPB13  34 26 - - - - I/O FT - SPI2_SCK,  \nTMR1_CH1N  - \nPB14  35 27 - - - - I/O FT - SPI2_MISO,  \nTMR1_CH2N,  \nTMR15_CH1  - \nPB15  36 28 - - - - I/O FT - SPI2_MOSI,  \nTMR1_CH3N,  \nTMR15_CH1N,  \nTMR15_CH2  RTC_REFIN  \nPC6 37 - - - - - I/O FT - TMR3_CH1  - \nPC7 38 - - - - - I/O FT - TMR3_CH2  - \nPC8 39 - - - - -- I/O FT - TMR3_CH3  - \nPC9 40 - - - -  I/O FT - TMR3_CH4  - \nPA8 41 29 18 18 18 - I/O FT - USART1_CK,  \nTMR1_CH1,  \nEVENTOUT,  \nMCO  - \nPA9 42 30 19 19 19 17 I/O FT - USART1_TX,  \nTMR1_CH2,  \nTMR15_BKIN  - \nPA10  43 31 20 20 20 18 I/O FT - USART1_RX,  \nTMR1_CH3,  \nTMR17_BKIN  - \n www.geehy.com Page \nPin name  \n(Function after \nreset)  Pin coding  Pin \nType  I/O \nStructure  Notes  Pin function  \nLQFP64  LQFP48  \n/QFN48  LQFP32  QFN32  QFN28  TSSOP20  Multiplexing function  Additional function  \nPA11  44 32 21 21 - - I/O FT - USART1_CTS,  \nTMR1_CH4,  \nEVENTOUT  - \nPA12  45 33 22 22 - - I/O FT - USART1_RTS,  \nTMR1_ETR,  \nEVENTOUT  - \nPA13  \n(SWDIO)  46 34 23 23 21 19 I/O FT (2) IR_OUT,SWDIO  - \nPF6 47 35 - - - - I/O FT - I2C2_SCL  - \nPF7 48 36 - - - - I/O FT - I2C2_SDA  - \nPA14  \n(SWCLK)  49 37 24 24 22 20 I/O FT (2) USART2_TX,  \nSWCLK  - \nPA15  50 38 25 25 23 - I/O FT - SPI1_NSS,  \nUSART2_RX,  \nEVENTOUT  - \nPC10  51 - - - - - I/O FT - - - \nPC11  52 - - - - - I/O FT - - - \nPC12  53 - - - - - I/O FT - - - \nPD2 54 - - - - - I/O FT - TMR3_ETR  - \nPB3 55 39 26 26 24 - I/O FT - SPI1_SCK,  \nEVENTOUT  - \n www.geehy.com Page \nPin name  \n(Function after \nreset)  Pin coding  Pin \nType  I/O \nStructure  Notes  Pin function  \nLQFP64  LQFP48  \n/QFN48  LQFP32  QFN32  QFN28  TSSOP20  Multiplexing function  Additional function  \nPB4 56 40 27 27 25 - I/O FT - SPI1_MISO,  \nTMR3_CH1,  \nEVENTOUT  - \nPB5 57 41 28 28 26 - I/O FT - SPI1_MOSI,  \nI2C1_SMBA,  \nTMR16_BKIN,  \nTMR3_CH2  - \nPB6 58 42 29 29 27 - I/O FT - I2C1_SCL,  \nUSART1_TX,  \nTMR16_CH1N  - \nPB7 59 43 30 30 28 - I/O FT - I2C1_SDA,  \nUSART1_RX,  \nTMR17_CH1N  - \nBOOT0  60 44 31 31 1 1 I B - Memory startup selection  \nPB8 61 45 - 32 - - I/O FTf - I2C1_SCL,  \nTMR16_CH1  - \nPB9 62 46 - - - - I/O FTf - I2C1_SDA,  \nIR_OUT,  \nTMR17_CH1,  \nEVENTOUT  - \nVSS 63 47/0 32 0 0 15 S - - ground  \nVDD  64 48 1 1 - 16 S - - Digital power supply  \n \n www.geehy.com Page \nNote:  \n If PF0 and P F1 need to be configured as GPIO,  HSEEN  must be disabled first.  \n PC13, PC14 and PC15 are powered by the power switch. Because the switch only absorbs limited current (3 mA), the use of PC13 to PC15 of GPIO is limited in output \nmode: when the large load is 30 pF, the speed should not exceed 2 MHz; It is not used as a current source (for example, driving lig ht emitting diodes).  \n Upon reset, these pins are configured as SWDIO and SWCLK multiplexing functions, and the internal pull -up of S WDIO pin and the internal pull -down of SWCLK pin are \nactivated.  \n \n www.geehy.com Page \n Select multiplexing function for port A through GPIOA_AFR register  \nPin name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 \nPA0 - USART2_CTS  - -  - - \nPA1 EVENTOUT  USART2_RTS  - -   - \nPA2 TMR15_CH1  USART2_TX  - - - - - \nPA3 TMR15_CH2  USART2_RX  - - - - - \nPA4 SPI1_NSS  USART2_CK  - - TMR14_CH1   - \nPA5 SPI1_SCK  - - - -  - \nPA6 SPI1_MISO  TMR3_CH1  TMR1_BKIN  -  TMR16_CH1  EVENTOUT  \nPA7 SPI1_MOSI  TMR3_CH2  TMR1_CH1N  - TMR14_CH1  TMR17_CH1  EVENTOUT  \nPA8 MCO  USART1_CK  TMR1_CH1  EVENTOUT  - - - \nPA9 TMR15_BKIN  USART1_TX  TMR1_CH2  -   - \nPA10  TMR17_BKIN  USART1_RX  TMR1_CH3  -  - - \nPA11  EVENTOUT  USART1_CTS  TMR1_CH4  - - SCL - \nPA12  EVENTOUT  USART1_RTS  TMR1_ETR  - - SDA - \nPA13  SWDIO  IR_OUT  - - - - - \nPA14  SWCLK  USART2_TX  - - - - - \nPA15  SPI1_NSS  USART2_RX  - EVENTOUT   - - \n Select multiplexing function for port B through GPIOB_AFR register  \nPin name  AF0 AF1 AF2 AF3 AF4 AF5 \nPB0 EVENTOUT  TMR3_CH3  TMR1_CH2N  -  - \nPB1 TMR14_CH1  TMR3_CH4  TMR1_CH3N  -  - \nPB2 - - - - - - \nPB3 SPI1_SCK  EVENTOUT  - -  - \nPB4 SPI1_MISO  TMR3_CH1  EVENTOUT  -  TMR17_BKIN  \nPB5 SPI1_MOSI  TMR3_CH2  TMR16_BKIN  -  - \nPB6 USART1_TX  I2C1_SCL  TMR16_CH1N  - - - \nPB7 USART1_RX  I2C1_SDA  TMR17_CH1N  -  - \nPB8 - I2C1_SCL  TMR16_CH1  - - - \nPB9 IR_OUT  I2C1_SDA  TMR17_CH1  EVENTOUT  - - \nPB10  - I2C2_SCL  - -  - \nPB11  EVENTOUT  I2C2_SDA  - -  - \nPB12  SPI2_NSS  EVENTOUT  TMR1_BKIN  -  - \nPB13  SPI2_SCK  - TMR1_CH1N  -   \nPB14  SPI2_MISO  TMR15_CH1  TMR1_CH2N  -   \nPB15  SPI2_MOSI  TMR15_CH2  TMR1_CH3N  TMR15_CH1N  - - \n  \n www.geehy.com Page \n Select multiplexing function for port C through GPIOC_AFR register  \nPin name  AF0 \nPC0 EVENTOUT  \nPC1 EVENTOUT  \nPC2 EVENTOUT  \nPC3 EVENTOUT  \nPC4 EVENTOUT  \nPC5 - \nPC6 TMR3_CH1  \nPC7 TMR3_CH2  \nPC8 TMR3_CH3  \nPC9 TMR3_CH4  \nPC10   \nPC11   \nPC12   \nPC13  - \nPC14  - \nPC15  - \n Select multiplexing function for port D through GPIOD_AFR register  \nPin name  AF0 \nPD2 TMR3_ETR  \n Select multiplexing function for port F through GPIOF_AFR register  \nPin name  AF0 \nPF0 - \nPF1 - \n  \n www.geehy.com Page \n Electrical specification  \n Test condition  \nAll voltage parameters (unless otherwise specified) refer to V SS. \n Maximum and minimum value  \nUnless otherwise specified, all products are tested on the production line at \nTA=25°C. Its maximum and minimum values can support the worst \nenvironmental temperature, power supply voltage  and clock frequency.  \nIn the notes at the bottom of each table, it is stated that the data obtained \nthrough comprehensive evaluation, design simulation or process characteristics \nare not tested on the production line; On the basis of comprehensive evaluati on, \nafter passing the sample test, take the average value and add and subtract \nthree times the standard deviation (average ±3 ∑) to get the maximum and \nminimum values.  \n Typical value  \nUnless otherwise specified, typical data are based on T A=25°C and V DD= \nVDDA=3.3V; These data are for design guidance only.  \n Typical curve  \nUnless otherwise specified, typical curves will not be tested on the production \nline, and will only be used for design guidance.  \n Load capacitance  \n Load conditions when measuring pin parameters  \nAPM32F030 PIN\nc=50p\n \n www.geehy.com Page \n Pin input voltage measurement scheme  \nAPM32F030 PIN\nVVIN\n \n Current consumption measurement scheme  \nA\nAVDDAIDDAVDD\nAPM32F030 PINIDD\n \n  \n www.geehy.com Page \n Absolute maximum rating  \nIf the load on the device exceeds the absolute maximum rating, it may cause \npermanent damage to the device. Only the maximum load that can be borne is  \ngiven here, and there is no guarantee that the device functions normally under \nthis condition.  \n Maximum rated voltage characteristics  \n Maximum rated voltage characteristics  \nSymbol  description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD-VSS External main supply voltage (V DD) (1) -0.3 4.0 \nV External analog supply voltage (V DDA) -0.3 4.0 \nVDD-VDDA Voltage difference allowed by V DD>VDDA - 0.4 \nVIN（2） Input voltage on FT and FTf pins (2) VSS-0.3 VDD+4.0 \nInput voltage on TTa pin (2) VSS-0.3 4.0 \nBOOT0  0 VDD+4.0 \nInput voltage on any other pin  VSS-0.3 4.0 \n|ΔV DDx| Voltage difference between different power supply \npins - 50 \nmV \n|VSSx-VSS| Voltage difference between different grounding \npins - 50 \nNote:  \n All power supply (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the power \nsupply within the external limited range.  \n If V IN is within the maximum range, I INJ(PIN)  will not exceed its limit. If V IN exceeds the maximum \nvalue, the value of I INJ(PIN)  must be externally limited to ensure that  its maximum value is not \nexceeded. The forward injection current appears when V IN is greater than V DD, while the reverse \ninjection current appears when V IN is less than V SS. \n Maximum Rated Current Features  \n Maximum Rated Current Features  \nSymbol  Description  Maximum  Unit \nΣIVDD Total current into sum of all V DD power lines (source)(1) 120 \nmA ΣIVSS Total current out of sum of all V SS ground lines (sink)(1) -120 \nIVDD (PIN) Maximum current into each V DD power pin (source) (1) 100 \nIVSS(PIN) Maximum current out  of each V SS ground pin (sink)(1) -100 \nIIO(PIN) Output current sunk by any I/O and control pin  25 \n www.geehy.com Page \nOutput current source by any I/O and control pin  -25 \nΣIIO(PIN)  Total output current sunk by sum of all I/Os and \ncontrol pins(2) 80 \nTotal output current sourced by sum of all I/Os and \ncontrol pins(2) -80 \nIINJ(PIN) (3) Injected current on FT and FTf pins  -5/+0(4) \nInjected current on TC and RST pins  ±5 \nInjected current on TTa pins(5) ±5 \nΣIINJ(PIN)(2) Total injected current (sum of all I/O and control \npins)(6) ± 25 \nNote:  \n(1) All power (V DD，VDDA) and ground (V SS，VSSA) pins must always be \nconnected to a power supply within the external allowable range.  \n(2) If V IN does not exceed the maximum value, I INJ(PIN)  will not exceed its limit. \nIf VIN exceeds the maximum value, I INJ(PIN)  must be externally limited to \nnot exceed its maximum value. When V IN > V DD, there is a forward injection \ncurrent; when V IN < V SS, there is a reverse injection current.  \n(3) Reverse injection current can interfere with the analog p erformance of the \nADC.  \n(4) When several I/O ports have injection current at the same Time, the \nmaximum value of  ΣIINJ(PIN)  is the sum of the instantaneous absolute values \nof the forward injection current and the reverse injection current. These \nresults are bas ed on the calculation of the maximum value of ΣIINJ(PIN)  on \nthe four I/O port pins of the device.  \n(5) On these I/Os, a positive injection is induced by V IN > V DDA. Negative \ninjection disturbs the analog performance of the device.  \n(6) When several inputs are submit ted to a current injection, the maximum \nΣIINJ(PIN) is the absolute sum of the positive and negative injected currents \n(instantaneous values).  \n Maximum electrostatic characteristics  \n Electrostatic discharge (ESD)  \n www.geehy.com Page \nSymbol  Parameter  Condition  Maximum \nvalue  Unit \nVESD(HBM)  Electrostatic discharge voltage \n(manikin)  TA=+25°C  3000 \nV \nVESD(CDM)  Electrostatic discharge voltage \n(charging equipment model)  TA=+25°C  2000  \nNote: The samples are measured by a third -party testing organization and are not tested in \nproduction.  \n Static latch  \n Static latch  \nSymbol  Parameter  Condition  Type  \nLU Static latch class  TA=+25° C/105° C  class ⅡA \n Maximum temperature characteristics  \n Temperature characteristics  \nSymbol  description  Numerical value  Unit \nTSTG Storage temperature range  –65~ +150  °C \nTJ Maximum junction temperature  150 °C \n Testing under general working conditions  \n General working conditions  \nSymbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \nFHCLK Internal AHB clock \nfrequency  - 0 48 \nMHz \nfPCLK Internal APB clock \nfrequency  - 0 48 \nVDD Standard operating \nvoltage  - 2 3.6 V \nVDDA Analog partial operating \nvoltage  VDDA must not be less \nthan V DD 2.4 3.6 V \nVIN I/O input voltage  TC and RSTI/O  -0.3 VDD+0.3 \nV TTa I/O  -0.3 VDDA+0.3 \nFT and FTf I/O  -0.3 5.5 \nBOOT0  0 5.5 \n Embedded reset and power control module characteristic test  \nThe parameters given in Table 27 are derived from the test results under the \n www.geehy.com Page \nconditions of ambient temperature and power supply voltage summarized in \nTable 26.  \n Embedded reset and power control module features  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVPOR/PDR(1) Power -on/power -\ndown reset threshold  Falling edge (2) - 1.87 - V \nRising edge  - 1.92 - V \nVPDRhyst(3) PDR hysteresis  - - 50 - mV \nTRSTTEMPO(3) Reset duration  - 1.70 2.51 3.32 ms \nNote:  \n PDR detector monitors V DD and V DDA (if enabled in option byte), POR detector monitors V DD only.  \n Product characteristics are guaranteed by design to the minimum V POR/PDR  value  \n Guaranteed by design and not tested in production.  \n Built -in reference voltage characteristic test  \nThe parameters given in Table 28 are derived from the test results under the \nconditions of ambient temperature and power supply voltage summarized in \nTable 26.  \n Built -in reference voltage  \nSymbol  Parameter  Condition  Minimu\nm value  Typical \nvalue  Maximum \nvalue  Unit \nVREFINT  Built-in reference \nvoltage  -40° C < T A < +105° C  1.19 1.23 1.24 V \ntSTART  ADC_IN17 buffer \nstartup time  - - - 10 μs \nTS_vrefint  Sampling time of \nADC when \nreading out \ninternal reference \nvoltage  - 4 - - μs \n∆VREFINT  Built-in reference \nvoltage extends \nto temperature \nrange  VDDA=3.3V  - - 10 mV \n Power consumption  \nPower consumption test environment:  \n Execute Dhrystone2.1, the compiling environment is KeilV5 and the \ncompiling optimization level is L0.  \n www.geehy.com Page \n All I/O pins are configured as analog inputs and are connected to a static \nlevel of V DD or V SS (non-loaded).  \n Unless otherwise specified, all peripherals are turned off.  \n The relationship between Flash waiting period setting and f HCMU: \n0~24MHz —0 waiting period, 24~48MHz —1 waiting period.  \n When it is greater than 24MHz, the instruction prefetch function is enabled \n(Note: this bit must be set before clock setting and bus frequency division).  \n When the peripheral is turned on: f PCLK=fHCLK. \n The program is ex ecuted in Flash, and the running mode consumes \npower  \nParameter  Condition  fHCMU Typical value (1) Maximum value (1) \nTA=25°C，VDD=3.3V  TA=105°C，\nVDD=3.6V  \nIDDA\n（μA） IDD(mA） IDDA(μA) IDD(mA)  \nRunning \nmode  External clock (2), enabling \nall peripherals  48MHz  105.69  10.0 125.76  10.39  \n24MHz  59.64  5.67 74.78  5.88 \n8MHz  1.44 2.31 7.7 2.43 \nExternal clock (2), turn off all \nperipherals  48MHz  105.73  6.94 125.99  7.18 \n24MHz  59.7 4.17 75.09  4.29 \n8MHz  3.3 1.80 7.15 1.90 \nInternal clock to enable all \nperipherals  48MHz  178.5  9.6 198.3  10.04  \n24MHz  136.8  5.24 153.3  5.45 \n8MHz  81.4 1.88 91.7 1.97 \nInternal clock, turn off all \nperipherals  48MHz  178.4  6.51 198.1  6.82 \n24MHz  136.8  3.66 153.1  3.85 \n8MHz  81.4 1.33 91.7 1.40 \nNote:  \n Data based on comprehensive evaluation will not be tested in production unless otherwise \nspecified.  \n The external clock is 8MHz. when f HCMU>8MHz, PLL is started.  \n The program is executed in SRAM, and the running mode consumes \npower  \nParameter  Condition  fHCMU Typical value (1) Maximum value (1) \nTA=25°C，\nVDD=3.3V  TA=105°C，\nVDD=3.6V  \nIDDA(μA) IDD(mA)  IDDA(μA) IDD(mA)  \nRunning \nmode  External clock (2), enabling \nall peripherals  48MHz  105.73  7.48 125.63  8.0 \n24MHz  59.67  4.1 74.76  4.7 \n www.geehy.com Page \nParameter  Condition  fHCMU Typical value (1) Maximum value (1) \nTA=25°C，\nVDD=3.3V  TA=105°C，\nVDD=3.6V  \nIDDA(μA) IDD(mA)  IDDA(μA) IDD(mA)  \n8MHz  3.3 1.9 7.20 2.2 \nExternal clock (2), turn off all \nperipherals  48MHz  105.78  4.4 125.98  4.60 \n24MHz  59.71  2.6 74.96  2.7 \n8MHz  3.3 1.4 7.11 1.5 \nInternal clock to enable all \nperipherals  48MHz  178.5  7.06 198.2  7.39 \n24MHz  139.8  3.65 153.3  4.0 \n8MHz  81.4 1.37 91.7 1.43 \nInternal clock, turn off all \nperipherals  48MHz  178.5  3.94 198.1  4.14 \n24MHz  136.8  2.07 153.2  2.23 \n8MHz  81.4 0.79 91.7 0.86 \nNote:  \n According to the comprehensive evaluation, it is not tested in production.  \n The external clock is 8MHz. when f HCMU>8MHz, PLL is started.  \n Program is executed in SRAM or Flash, power consumption in sleep \nmode  \nParameter  Condition  fHCMU Typical value (1) Maximum value (1) \nTA=25°C，\nVDD=3.3V  TA=105°C，\nVDD=3.6V  \nIDDA(μA) IDD(mA)  IDDA(μA) IDD(mA)  \nSleep \nmode  External clock (2), enabling all \nperipherals  48MHz  105.77  5.41 125.88  5.54 \n24MHz  59.70  3.03 74.91  3.16 \n8MHz  1.45 1.42 7.12 1.50 \nExternal clock (2), turn off all \nperipherals  48MHz  105.86  2.0 125.9  2.13 \n24MHz  59.8 1.35 75.08  1.47 \n8MHz  1.44 0.84 7.14 0.94 \nInternal clock to enable all \nperipherals  48MHz  161.55  4.93 187.25  5.14 \n24MHz  115.48  2.60 136.87  2.72 \n8MHz  58.0 0.99 72.41  1.05 \nInternal clock, turn off all \nperipherals  48MHz  161.71  1.52 187.85  1.69 \n24MHz  115.54  0.86 137.13  0.99 \n8MHz  58.0 0.37 72.35  0.46 \nNote:  \n According to the comprehensive evaluation, it is not tested in production.  \n The external clock is 8MHz. when f HCMU>8MHz, PLL is started.  \n Power consumption in halt and standby mode  \n www.geehy.com Page \nParameter  Condition  Typical value  \n(TA=25°C)  Maximum \nvalue (1) \n(TA=105°C)  \nVDD=2.4 V  VDD= 3.3V  VDD=3.6 V  \nIDDA  \n(μA) IDD \n(μA) IDDA  \n(μA) IDD \n(μA) IDDA  \n(μA) IDD \n(μA) \nhalt mode  \nVDDA \nmonitoring \nON The voltage regulator is in \nrunning mode, and the \nlow-speed and high -speed \ninternal RC oscillators and \nhigh-speed oscillators are \noff 2.43 21.1 2.98 21.9 7.0 62.6 \nThe voltage regulator is in \nlow power consumption \nmode, and the low -speed \nand high -speed internal \nRC oscillators and high -\nspeed oscillators are off  2.43 6.47 2.98 7.42 7.0 44.9 \nStandby \nmode  Low-speed internal RC \noscillator and independent \nwatchdog are on  2.62 2.42 3.33 3.72 6.63 22.2 \nThe low -speed internal RC \noscillator and the \nindependent watchdog are \noff 2.28 1.96 2.83 3.08 6.11 21.5 \nhalt mode  \nVDDA \nmonitoring \nOFF The voltage regulator is in \nrun mode, and the low -\nspeed and high -speed \ninternal RC oscillators and \nhigh-speed oscillators are \noff 1.3 17.7 1.5 18.0 3.4 56.4 \nThe voltage regulator is in \nlow power consumption \nmode, and the low -speed \nand high -speed internal \nRC oscillators and high-\nspeed oscillators are off  1.3 6.33 1.5 7.38 3.3 44.9 \nStandby \nmode  Low-speed internal RC \noscillator and independent \nwatchdog are on  1.6 2.36 1.9 3.7 3.8 22.2 \nThe low -speed internal RC \noscillator and the \nindependent watchdog are \noff 1.2 1.93 1.31 3.05 3.0 21.5 \nNote: According to the comprehensive evaluation, it is not tested in production.  \n www.geehy.com Page \n External clock source characteristics  \nHigh Speed External Clock Generated by Crystal Resonator ( HSECLK  osc) \nFor detailed parameters (frequency, package, precision, etc.) of crystal \nresonator, please consult the corresponding manufacturer.  \n Characteristics of HSECLK  4~32MHz Oscillator (1) \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfOSC_IN  Oscillator \nfrequency  - 4 8 32 MHz \nRF Feedback \nresistance  - - 200 - kΩ \nIDD HSECLK  \ncurrent \nconsumption  VDD = 3.3 V,  \nRm = 45 Ω,  \nCL = 10 pF@8 MHz  - 660 - μA \ntSU(HSECLK ) Startup time  VDD is stable   1.7  ms \nNote: It is guaranteed by design and has not been tested in production.  \nLow Speed External Clock ( LSECLK  osc) Generated by Crystal Resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal \nresonator, please consult the corresponding manufacturer.  \n LSECLK  oscillator characteristics (f LSECLK =32.768KHz) (1) \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nIDD LSECLK  \ncurrent \nconsumption  High driving ability   1.5  μA \ntSU(LSECLK )(2) Startup time  VDDIOx is stable  - 2 - s \nNote:  \n Guaranteed by design and not tested in production.  \n tSU(LSECLK ) is the starting time, which is measured from the time when LSECLK  is enabled by \nsoftware to the time when stable oscillation at 32.768KHz is obtained. This value is measured using \na standard crystal resonator, which may vary greatly due to different crystal manufacturers.  \n Internal clock source characteristics  \nTest of hi gh speed internal ( HSICLK )RC oscillator  \n HSICLK  oscillator characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK  Frequency  - - 8 - MHz \n www.geehy.com Page \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nACCHSICLK  Accuracy of \nHSICLK  oscillator  Factory \ncalibration  VDD=3.3V \nTA=25° C  -1 - 1 % \nVDD=2-\n3.6V T A=-\n40~105° C  -5 - 5 % \ntSU(HSICLK ) HSICLK  oscillator \nstart-up time  VDD=3.3V  \nTA=-40~105° C  - - 2 μs \nIDDA( HSICLK ) HSICLK  oscillator \npower \nconsumption  - - 60 - μA \nNote: According to the comprehensive evaluation, it is not tested in production.  \n Characteristics of HSICLK 14 oscillator  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK 14 Frequency  - - 14 - MHz \nACCHSICLK 14 Accuracy of \nHSICLK 14 \noscillator  Factory \ncalibration  VDD=3.3V \nTA=25° C  -1 - 1 % \nVDD=2-\n3.6V T A=-\n40~105° C  -5 - 5 % \ntSU(HSICLK 14) Starting time of \nHSICLK 14 \noscillator  VDD=3.3V  \nTA=-40~105° C  - - 2 μs \nIDDA( HSICLK 14) Power \nconsumption of \nHSICLK 14 \noscillator  - - 72 - μA \nNote: According to the comprehensive evaluation, it is not tested in production.  \nLow speed internal ( LSICLK )RC oscillator test  \n LSICLK  oscillator characteristics  \nSymbol  Parameter  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfLSICLK  Frequency (V DD =2-3.6V, T A =-40 ~ 105 C)  30 45 55 KHz \ntSU(LSICLK ) Startup time of LSICLK  oscillator  \n（VDD=3.3V，TA=-40~105° C ） - 30 - μs \nIDD(LSICLK ) LSICLK  oscillator power consumption  - 0.5 - μA \nNote: According to the comprehensive evaluation, it is not tested in production.  \n Wake -up time in low power mode  \n Awakening clock source parameters  \n www.geehy.com Page \nSymbol  Parameter  Typical value  Unit \ntWUSLEEP   Wake up from sleep mode  0.52 \nμs tWUSTOP   Wake up from halt mode  24 \ntWUSTDBY   Wake up from standby mode  80 \nNote: The wake -up time is measured from the start of the wake -up event to the first instruction \nread by the user program.  \n PLL characteristics  \n PLL characteristics  \nSymbol  Parameter  Numerical value (1) \nUnit Minimum \nvalue  Typical \nvalue  Maximum \nvalue  \nfPLL_IN  PLL input clock  1 8 24 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL frequency doubling output clock  \n(VDD=3.3V，TA=-40~105° C ） 16 - 48 MHz \ntLOCK PLL phase locking time  - - 90 μs \nNote: According to the comprehensive evaluation, it is not tested in production.  \n Memory characteristics  \nflash memory  \n FLASH memory characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \ntprog 16-bit \nprogramming \ntime TA =-40~105° C  \nVDD=2.0~3.6V  - 3.5 - μs \ntERASE  Page (1Kbytes) \nerase time  TA=-40~105° C  \nVDD=2.0~3.6V  - 39 - ms \ntME Whole erase \ntime TA=25° C  \nVDD=3.3V  - 7.2 - ms \nVprog Programming \nvoltage  TA=-40~105° C  2.0 3.3 3.6 V \ntRET Data saving time  TA=55℃ 20 - - years  \nNRW Erase cycle  TA=25° C  10K - - cycles  \nNote: According to the comprehensive evaluation, it is not tested in production.  \n I/O port characteristics  \n Dc characteristics (T A =-40℃-105℃, VDD = 2 ~ 3.6 v)  \n www.geehy.com Page \nSymbol  Parameter  Condition  Minimum value  Typical \nvalue  Maximum \nvalue  Unit \nVIL Input low \nlevel \nvoltage  TC and TTa I/O  - - 0.3V DD+0.1 \nV FT and FTf I/O  - - 0.476V DD-0.4 \nI/O pins except \nBOOT0 pin  - - 0.3V DD \nVIH Input high \nlevel \nvoltage  TC and TTa I/O  0.447V DD+0.402  - - \nV FT and FTf I/O  0.5V DD+0.2 - - \nI/O pins except \nBOOT0 pin  0.7V DD - - \nVhys Schmidt \ntrigger \nhysteresis  TC and TTa I/O   200  \nmV \nFT and FTf I/O   300  \nIlkg Input \nleakage \ncurrent  VSS≤VIN≤VDDIOx  \nStandard I / O \nport - - ±0.1 \nμA \nVIN=5V, \nFT I/O - - 70 \nRPU Weak pull -\nup \nequivalent \nresistance  VIN=VSS 30 40 50 kΩ \nRPD Weak pull -\ndown \nequivalent \nresistance  VIN=VDDIOx 30 40 50 kΩ \n Ac characteristics (T A = 25 c) \nMODEx[1:0]  \nConfiguration \nof Symbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \n10 (2MHz)  fmax(IO)out  Maximum \nfrequency  CL=50 pF,  \nVDD=2.4~3.6V  - 2 MHz \ntf(IO)out  Output high to low \nfall time  \nCL=50 pF,  \nVDD=2.4~3.6V  - 125 \nns \ntr (IO)out  Output rise time \nfrom low to high \nlevel - 125 \n01 (10MHz)  fmax(IO)out  Maximum \nfrequency  CL=50 pF,  \nVDD=2.4~3.6V  - 10 MHz \ntf(IO)out  Output high to low \nfall time  \nCL=50 pF,  \nVDD=2.4~3.6V  - 25 \nns \ntr (IO)out  Output rise time \nfrom low to high \nlevel - 25 \n www.geehy.com Page \nMODEx[1:0]  \nConfiguration \nof Symbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \n11 (50MHz)  fmax(IO)out  Maximum \nfrequency  CL=30 pF,  \nVDD=2.7~3.6V  - 50 MHz \ntf(IO)out  Output high to low \nfall time  \nCL=30 pF,  \nVDD=2.7~3.6V  - 5 \nns \ntr (IO)out  Output rise time \nfrom low to high \nlevel - 5 \nFM+ \nconfiguration  fmax(IO)out  Maximum \nfrequency (3) CL=50pF，\nVDDIOx \n=2.4~3.6V  - 2 MHz \ntf(IO)out  Output falling time  - 34 \nns \ntr(IO)out  Output rise time  - 34 \n Definition of input and output AC characteristics  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTThe external \noutput load \nis 50pF\nIf (tr+tf) is less than or equal to (2/3) T and the \nduty cycle is (45~55%)\nWhen the load is 50P, it reaches the maximum \nfrequency\n \n Output drive current characteristics (T A=25°C)  \nSymbol  Parameter  Condition  Min Max Unit \nVOL I/O pin outputs low voltage  |IIO|=8 mA  \nVDDIOx≥2.7V  - 0.4 \nV \nVOH I/O pin outputs high voltage  VDDIOx-0.4 - \nVOL I/O pin outputs low voltage  |IIO|=20 mA  \nVDDIOx≥2.7V  - 1.3 \nV \nVOH I/O pin outputs high voltage  VDDIOx-1.3 - \n NRST pin characteristics  \nThe NRST pin input drive adopts CMOS process, which is connected with a \npermanent pull -up resistor R PU. \n NRST pin characteristics (T A =-40 ~ 105 C, V CC = 2 ~ 3.6 V)  \nSymbol  Parameter  Condition  Min Typ Max Unit \nVIL(NRST)  NRST input low \nvoltage  - - - 0.31V DD+0.065  V \n www.geehy.com Page \nSymbol  Parameter  Condition  Min Typ Max Unit \nVIH(NRST)  NRST input high \nvoltage  - 0.446V DD+0.405    \nVhys(NRST)  Voltage hysteresis of \nNRST Schmitt trigger  - - 300 - mV \nRPU Weak pull -up \nequivalent resistance  VIN=VSS 30 40 50 kΩ \n communication interface  \nI2C interface characteristics  \n\uf06c Standard mode (Sm): bit rate up to 100kbit/s  \n\uf06c Fast mode (Fm): bit rate up to 400 kbit/s  \n\uf06c Ultra fast mode (Fm+): bit rate up to 1Mbit/s  \n I2C interface characteristics (T A = 25°C, V DD = 3.3 V)  \nSymbol  Parameter  Standard \nI2C Fast I2C  Ultrafast \nI2C Unit \nMin Max Min Max Min Max \ntw(SCLL)  SCL clock low time  4.84 - 1.21 - 0.52 - \nμs \ntw(SCLH)  SCL clock high time  5.09 - 1.14 - 0.46 - \ntsu(SDA)  SDA setup time  4460  - 860 - 321 - \nns th(SDA)  SDA data holding time  103 181 0 252 0 145 \ntr(SDA)  \ntr(SCL)  SDA and SCL rise time  - 500 - 300 - 120 \ntf(SDA) \n/tf(SCL)  SDA and SCL fall time  - 9.86 - 8.12 - 4 \nth(STA)  Start condition holding time  4.96 - 1  0.33 - \nμs \ntsu(STA)  Repeated start condition setup time  5.16 - 1.21 - 0.64 - \ntsu(STO)  Setup time of stop condition  4.50 - 1.21 - 0.54 - μs \ntw(STO:STA)  Time from stop condition to start \ncondition (bus idle)  4.67 - 1.37 - 0.77 - μs \n www.geehy.com Page \n Bus AC waveform and measurement circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \nSPI interface characteristics  \n SPI characteristics (T A = 25°C, V DD = 3.3 V)  \nSymbol  Parameter  Condition  Min Max Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  holotype  - 18 \nMHz \nSlave mode  - 18 \ntr(SCK) \ntf(SCK) SPI clock rise and fall time  Load capacitance: C \n= 15pF  - 6 ns \ntsu(NSS)  NSS setup time  Slave mode  223 - ns \nth(NSS)  NSS holding time  Slave mode  65 - ns \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Main mode, f PCMU = \n36MHz,  \nPrescaler \ncoefficient  =4 54 57 ns \ntsu(MI) \ntsu(SI) Data input setup time holotype  12 - \nns \nSlave mode  20 - \nth(MI) \nth(SI) Data input holding time  holotype  34 - \nns \nSlave mode  22 - \nta(SO) Data output access time  In slave mode, f PCLK \n= 20MHz  - 17 ns \ntdis(SO)  Data output prohibition \ntime Slave mode  - 18 ns \n www.geehy.com Page \nSymbol  Parameter  Condition  Min Max Unit \ntv(SO) Effective time of data \noutput  Slave mode (after \nenable edge)  - 16 ns \ntv(MO) Effective time of data \noutput  Master mode (after \nenable edge)  - 6 ns \nth(SO) \nData output holding time  Slave mode (after \nenable edge)  11.5 - \nns \nth(MO) Master mode (after \nenable edge)  2 - \n SPI timing diagram —slave mode and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\n \n SPI timing diagram —slave mode and CPHA=1  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n www.geehy.com Page \n SPI timing diagram —main mode  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n 12-bit ADC features  \n 12-bit ADC features  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVDDA Service voltage  - 2.4 - 3.6 V \nfADC ADC frequency  - 0.6 - 14 MHz \nCADC Internal sampling  \nand holding \ncapacitance  - - 8 - pF \nRADC Sampling resistance  - - - 1000  Ω \ntS Sampling time  fADC = 14 MHz  0.107  - 17.1 μs \nTCONV Sampling and \nconversion  \nTime  fADC = 14 MHz,  \n12-bit \nconversion  1 - 18 μs \n 12-bit ADC accuracy  \nSymbol  Parameter  Condition  Typical \nvalue  Maximum \nvalue  Unit \n|ET| Composite error  \nfPCLK=48M,  \nfADC=14M,  \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ 2.18 4.0 \nLSB |EO| offset error  0.7 3 \n|EG| Gain error  0.32 1.3 \n|ED| Differential linear error  1.0 1.3 \n|EL| Integral linearity error  1.62 2.3 \n www.geehy.com Page \n Package Characteristics  \n LQFP64 package information  \n LQFP64 package outline  \n \nNote: The Figure is not drawn to scale.  \n\n www.geehy.com Page \n Package dimensions of LQFP64  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 12.000±0.200  LEAD TIP TO TIP  \n4 D1 10.000±0.100  PKG LENGTH  \n5 E 12.000±0.200  LEAD TIP TO TIP  \n6 E1 10.000±0.100  PKG WIDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF.  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H(REF.)  (7.500)  GUM.LEAD PITCH  \n11 b 0.220±0.050  LEAD WIDTH  \nNote: The value in inches is converted from mm to 4 decimal places.  \n LQFP64 welding Layout suggestion  \n16\n1.2\n7.8\n12.711732\n0.30\n0.5\n10.3\n12.7\n644948 33\n10.3\n \nNote: Dimensions are in millimeters.  \n www.geehy.com Page \n LQFP64 coding specification  \nF030R8T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n www.geehy.com Page \n LQFP48  package information  \n LQFP48 package outline  \n \nNote: The Figure is not drawn to scale.  \n\n www.geehy.com Page \n  Package dimensions of LQFP48  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.60  OVERALL HEIGHT  \n2 A2 1.40±0.05  PKG THICKNESS  \n3 D 9.00±0.20  LEAD TIP TO TIP  \n4 D1 7.00±0.10  PKG LENGTH  \n5 E 9.00±0.20  LEAD TIP TO TIP  \n6 E1 7.00±0.10  PKG WIDTH  \n7 L 0.60±0.15  FOOT LENGTH  \n8 L1 1.00 REF.  LEAD LENGTH  \n9 e 0.50 BASE  LEAD PITCH  \n10 H(REF.)  （ 5.50 ） GUM.LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \nNote: The value in inches is converted from mm  to 4 decimal places.  \n LQFP48 welding Layout suggestion  \n12\n1.20\n5.80\n9.701\n0.20\n1324\n 0.30\n1.20\n0.50\n5.80\n 9.70\n483736 25\n7.30\n7.30\n \nNote: Dimensions are in millimeters.  \n www.geehy.com Page \n LQFP48 coding specification\nF030C6T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n \n  \n www.geehy.com Page \n LQFP32 package information  \n LQFP32 package outline  \n \nNote: The Figure is not drawn to scale.  \n\n www.geehy.com Page \n Package dimensions of LQFP32  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.6  OVERALL HEIGHT  \n2 A2 1.40±0.05  PKG THICKNESS  \n3 D 9.00±0.20  LEAD TIP TO TIP  \n4 D1 7.00±0.10  PKG LENGTH  \n5 E 9.00±0.20  LEAD TIP TO TIP  \n6 E1 7.00±0.10  PKG WIDTH  \n7 L 0.60±0.15  FOOT LENGTH  \n8 L1 1.00 REF.  LEAD LENGTH  \n9 e 0.80 BASE  LEAD PITCH  \n10 H(REF.)  （ 5.60 ） GUM.LEAD PITCH  \n11 b 0.370±0.080/0.070  LEAD WIDTH  \nNote: The value in inches is converted from mm to 4 decimal places.  \n LQFP32 welding Layout suggestion  \n8\n1.20\n6.10\n9.7010.30\n916 0.501.200.80\n6.10\n9.70\n322524 17\n7.30\n7.30\n \nNote: Dimensions are in millimeters.  \n www.geehy.com Page \n LQFP32 coding specification  \nF030K6T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n QFN48 package information  \n QFN48 package outline  \n \nNote: The Figure is not drawn to scale.  \n Package dimensions of QFN48  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.7 0.75 0.8 \nA1 - 0.02 0.05 \n\n www.geehy.com Page \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nb 0.15 0.20 0.25 \nc 0.18 0.20 0.23 \nD 5.90 6.00 6.10 \nD2 4.10 4.20 4.30 \ne 0.40BSC  \nE 5.90 6.00 6.10 \nE2 4.10 4.20 4.30 \nL 0.35 0.40 0.45 \nNote: The value in inches is converted from mm to 4 decimal places.  \n QFN48 welding Layout suggestion  \n \n4.2\n4.25.16.3\n4.65\n0.834.650.46.3\n5.1\n0.25\n0.60.15148\n www.geehy.com Page \n QFN48 coding specification\nF030C6U6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n \n QFN32 Package information  \n QFN32 package outline  \n \n QFN32 Package dimensions  \nSYMBOL  MILLIMETER  \n MIN NOM  MAX  \nA 0.5 0.55 0.6 \n\n www.geehy.com Page \nSYMBOL  MILLIMETER  \nA1 0 0.02 0.05 \nb 0.19 0.24 0.29 \nD 4.9 5 5.1 \nD2 3.4 3.5 3.6 \ne 0.50BSC  \nNd 3.50BSC  \nE 4.9 5 5.1 \nE2 3.4 3.5 3.6 \nNe 3.50BSC  \nL 0.35 0.4 0.45 \n QFN 32 welding Layout suggestion  \n24\n1732 25\n8\n9 165.30\n5.30\n0.30\n3.803.80\n3.453.450.600.50\n1\n0.75\n \n QFN32 Code specification  \nF030K6U6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n www.geehy.com Page \n QFN28 Package information  \n QFN28  package outline  \n \nNote: The Figure is not drawn to scale.  \n QFN 28 Package dimensions  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.70 0.75 0.80 \nA1 0 0.02 0.05 \nb 0.15 0.20 0.25 \nc 0.18 0.20 0.25 \nD 3.90 4.00 4.10 \nD2 2.70 2.80 2.90 \ne 0.40BSC  \nE 3.90 4.00 4.10 \nE2 2.70 2.80 2.90 \nL 0.30 0.35 0.40 \nNote: The value in inches is converted from mm to 4 decimal places.  \n\n www.geehy.com Page \n QFN28 welding Layout suggestion  \n \n QFN28 Code specification  \nF030G6U6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n2.8\n2.83.24.2\n2.65\n0.78\n2.650.44.2\n3.2 0.25\n0.50.15 128\n www.geehy.com Page \n TSSOP20 Package information  \n TSSOP20 Package information  \nPIN 1E1eb\nE\nA\nAA2\nD\nΘ\n DETAILA\nA1HLC\n \n TSSOP20 Package dimensions  \nSYMBOL  Dimensions  IN Millimeters  Dimensions IN Inches  \nMIN MAX  MIN MAX  \nD 6.400  6.600  0.252  0.259  \nE 4.300  4.500  0.169  0.177  \nb 0.190  0.300  0.007  0.012  \nc 0.090  0.200  0.004  0.008  \nE1 6.250  6.550  0.246  0.258  \nA - 1.200  - 0.047  \nA2 0.800  1.000  0.031  0.039  \nA1 0.050  0.150  0.002  0.006  \ne 0.65(BSC)  0.026(BSC)  \nL 0.500  0.700  0.020  0.028  \nH 0.25(TYP)  0.01(TYP)  \nθ 1。 7。 1。 7。 \n TSSOP20 Code specification  \nNK295XX\nXXXX32F030F8P6 Product model\nLOT batch\nPinRevision Code\nDate Code\nArm authorization \nmarkGeehy Logo\n  \n www.geehy.com Page \n Ordering information  \nAPM32 F030R8TXXXX\nProduct series\n  APM32=ARM-based 32-bit MCU  \nProduct type\nF=Foundation\nProduct subseries \n030=Entry-level\nNumber of pins\nF=20 pins\nG=28 pins\nK=32 pins\nC=48 pins\nR=64 pins\nFlash memory capacity\n4 =16 Kbytes\n6 =32 Kbytes\n8 =64 Kbytes\nPackage\nP=TSSOP\nT=LQFP\nU=QFN\nTemperature range\n6=Industrial -grade temperature \nrange;-40 ~85 \n7= Industrial -grade temperature \nrange；-40 ~105 \nOption \nXXX=Programmed device code\nR=Reel package\n   Blank=Tray package\n   T=Tube package\n  \n www.geehy.com Page \n Order information list  \nOrder code  FLASH(KB)  SRAM(KB)  Package  SPQ  Temperature range  \nAPM32F030F4P6 -T 16 8 TSSOP20  14720  Industrial grade -40℃~85℃ \nAPM32F030F6P6 -T 32 8 TSSOP20  14720  Industrial grade -40℃~85℃ \nAPM32F030F8P6 -T 64 8 TSSOP20  14720  Industrial grade -40℃~85℃ \nAPM32F030F4P6 -R 16 8 TSSOP20  4000 Industrial grade -40℃~85℃ \nAPM32F030F6P6 -R 32 8 TSSOP20  4000 Industrial grade -40℃~85℃ \nAPM32F030F8P6 -R 64 8 TSSOP20  4000 Industrial grade -40℃~85℃ \nAPM32F030G4U6  16 8 QFN28  4900  Industrial grade -40℃~85℃ \nAPM32F030G6U6  32 8 QFN28  4900  Industrial grade -40℃~85℃ \nAPM32F030G8U6  64 8 QFN28  4900  Industrial grade -40℃~85℃ \nAPM32F030K6U6 -R 32 4 QFN32  5000  Industrial grade -40℃~85℃ \nAPM32F030K6U6  32 4 QFN32  4900  Industrial grade -40℃~85℃ \nAPM32F030C6U6  32 8 QFN48  4900  Industrial grade -40℃~85℃ \nAPM32F030C8U6  64 8 QFN48  4900  Industrial grade -40℃~85℃ \nAPM32F030K6T6 -R 32 4 LQFP32  2000  Industrial grade -40℃~85℃ \nAPM32F030K6T6  32 4 LQFP32  2500  Industrial grade -40℃~85℃ \nAPM32F030K8T6 -R 64 8 LQFP32  2000  Industrial grade -40℃~85℃ \nAPM32F030K8T6  64 8 LQFP32  2500  Industrial grade -40℃~85℃ \nAPM32F030C6T6 -R 32 4 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM32F030C6T6  32 4 LQFP48  2500  Industrial grade -40℃~85℃ \nAPM32F030C8T6 -R 64 8 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM32F030C8T6  64 8 LQFP48  2500  Industrial grade -40℃~85℃ \nAPM32F030R8T6 -R 64 8 LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F030R8T6  64 8 LQFP64  1600  Industrial grade -40℃~85℃ \nNote :SPQ= Minimum number of packages   \n www.geehy.com Page \n Packaging information  \n Reel packaging  \n Reel  dimensions  \n \nA0 Dimension designed to accommodate the component width  \nB0 Dimension designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nW Overall width of the carrier tape  \nQuadrant Assignments for PIN1 Orientation in Tape  \n \n  \n\n www.geehy.com Page \nReel Dimensions  \n \n  Reel  packaging parameter specification table  \nDevice  Package  \nType  Pins  SPQ  Reel \nDiameter  \n(mm)  A0 \n(mm)  B0 \n(mm)  K0 \n(mm)  W \n(mm)  Pin1  \nQuadrant  \nAPM32F030R8T6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F030C6T6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F030C8T6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F030K6T6  LQFP  32 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F030K8T6  LQFP  32 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F030K6U6  QFN  32 5000  330 5.3 5.3 0.8 12 Q1 \nAPM32F030F4P6  TSSOP  20 4000  330 6.7 6.9 1.3 16 Q1 \nAPM32F030F6P6  TSSOP  20 4000  330 6.7 6.9 1.3 16 Q1 \nAPM32F030F8P6  TSSOP  20 4000  330 6.7 6.9 1.3 16 Q1 \n \n\n www.geehy.com Page \n Tray packaging  \n Tray packaging diagram   \n \nTray Dimensions  \n \n \n \n Tray packaging parameter specification table  \nDevice  Packag\ne Type  Pins  SPQ  X-\nDimension  \n(mm)  Y-\nDimension  \n(mm)  X-\nPitch  \n(mm)  Y-\nPitch  \n(mm)  Tray \nLengt\nh \n(mm)  Tray \nWidth  \n(mm)  \n\n www.geehy.com Page \nAPM32F030R8T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F030C6T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F030C8T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F030K6T6  LQFP  32 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F030K8T6  LQFP  32 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F030C6U6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F030C8U6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F030K6U6  QFN  32 4900  5.2 5.2 8.7 9.0 322.6  135.9  \nAPM32F030G4U6  QFN 28 4900 4.2 4.2 8.8 9.2 322.6  135.9  \nAPM32F030G6U6  QFN 28 4900 4.2 4.2 8.8 9.2 322.6  135.9  \nAPM32F030G8U6  QFN 28 4900 4.2 4.2 8.8 9.2 322.6  135.9  \n Material tube  \n Package drawing of material tube  \nleft right\n \n Specification table of material tube packaging parameters  \nDevice  Package \nType  Pins  Qty Per \nTube  SPQ  L \n(mm)  W \n(mm)  H \n(mm)  \nAPM32F030F8P6  TSSOP  20 46 14720  327 8.5 3.2 \nAPM32F030F6P6  TSSOP  20 46 14720  327 8.5 3.2 \nAPM32F030F4P6  TSSOP  20 46 14720  327 8.5 3.2 \n  \n www.geehy.com Page \n Naming of common functional modules  \n Naming of common functional modules  \nNaming of common functional modules  \nDescription in Chinese  Abbreviations  \nReset management unit  RMU  \nClock management unit  CMU  \nReset and clock management unit  RCM  \nExternal interrupt  EINT  \nUniversal IO  GPIO  \nMultiplex IO  AFIO  \nWake up controller  WUP T \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC controller  CRC  \nPower management unit  PMU  \nDMA controller  DMA  \nDigital analogue converter  ADC  \nReal-time clock  RTC \nExternal memory controller  EMMC  \nController area network  CAN  \nI2C interface  I2C \nserial peripheral interface  SPI \nUniversal asynchronous transceiver  UART  \nUniversal asynchronous synchronous transceiver  USART  \nFlash interface control unit  FMC  \n  \n www.geehy.com Page \n Version\n Document Version  History  \nDate  Version Change  History  \n2020.07.1  V1.0.0  New folder  \n2020.07.06  V1.0.1  Modify the cover page and directory format  \n2020.9.9  V1.1 (1) Modify the font \n(2) Modify the naming rules of Order Information *(Chapter \n7), modify the order code in the order Information list table \nand add a column of the minimum number of packages  \n(3) Modify the error in the Functional Description of \nAPM32F030x4x6x8  Pin table  \n(4) Modify the Figure 27 Code Specification in the package \ninformation (Chapter 6)  \n2021.6.4  V1.2 (1) Modify HXT -HSECLK  \nLXT-LSECLK  \nHIRC -HSICLK  \nLIRC -LSICLK  \n(2) modified LSECLK osc for crystal  resonator to produce \nlow speed.  \n(3) Modify the title of the recommended Layout diagram \ncorresponding to QFN32 . \n(4) Delete the temperature  sensor module  \n2021.6.30  V1.3 Increase the maximum rated current characteristic  \n2022.3.9  V1.4 (1) Modify the last number of model 6 to X  \n(2) Delete the description of I2S in the DMA module  \n(3) Added pin function description note 1  \n2022. 5.7 V1.5 Modify some parameters  \n2022.6.22  V1.6 (1) Modify Arm trademark  \n(2) Add the statement  \n(3) Modify product naming rules figure  \n \n  \n www.geehy.com Page \nStatement  \n \nThis document  is formulated  and published by Geehy  Semiconductor Co., Ltd. \n(hereinafter referred to as “Geehy ”). The contents in this document  are protected by \nlaws and regulations of trademark, copyright and software copyright. Geehy  reserves \nthe right to make correct ions and modif ications  to this document  at any time. Please \nread this document  carefully before using Geehy products . Once you use the Geehy \nproduct, it means that you (hereinafter referred to as the “users”) have know n and \naccept ed all the contents of this document . Users shall  use the Geehy product  in \naccordance with relevant laws and regulations and the requirements of this document . \n1. Ownership  \nThis document  can only be used in connection  with the corresponding chip \nproducts or software products provided by Geehy . Without the prior permission of \nGeehy , no unit or individual may copy, transcri be, modify, edit or disseminate all or part \nof the contents of this document  for any reason or in any form . \nThe “\n ” or “Geehy ” words or graphics  with “®” or “TM” in this document a re \ntrademarks of Geehy . Other product or service names displayed on Geehy products are \nthe property of their respective owners.  \n2. No Intellectual Property License  \nGeehy owns all rights, ownership and intellectual property rights involved in this \ndocument . \nGeehy shall n ot be deemed to grant the license or right of any intellectual property \nto users explicitly or implicitly due to the sale or distribution of Geehy products or this \ndocument . \nIf any third party ’s products, services or intellectual property are involved in t his \ndocument , it shall not be deemed that Geehy authorizes users to use the aforesaid third \nparty ’s products, services or intellectual property, unless otherwise agreed in sales order \nor sales contract.  \n3. Version Update  \nUsers can obtain the latest documen t of the corresponding model s when ordering \n www.geehy.com Page \nGeehy products . \nIf the contents in this document  are inconsistent with Geehy  products, the \nagreement in thesales order or the sales contract shall prevail.  \n4. Information Reliability  \nThe relevant data in this document  are obtained from  batch test  by Geehy  \nLaborator y or cooperative third -party testing organization. However , clerical errors in \ncorrection or errors caused by differences in testing environment  may occur inevitably . \nTherefore, users should understand t hat Geehy does not bear any responsibility for such \nerrors that may occur in this document . The relevant data in this document  are only used \nto guide users as performa nce parameter  reference and do  not constitute Geehy ’s \nguarantee for any product performan ce. \nUsers shall select appropriate Geehy products according to their own needs, and \neffectively verify and test the applicability of Geehy products  to confirm that Geehy \nproducts meet  their own needs, corresponding standards, safety or  other reliability \nrequirements . If loses are caused to users  due to the user ’s failure to fully verify and test \nGeehy products, Geehy will not bear any responsibility.  \n5. Legality  \n   USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND \nREGULATIONS WHEN USING THIS DOCUMENT AND THE MATCHING GEEHY \nPRODUCTS. USERS SHALL UNDERSTAND THAT THE PRODUCTS MAY BE \nRESTRICTED BY THE EXPORT, RE -EXPORT OR OTHER LAWS OF THE \nCOUNTIRIES OF THE PRODUCTS SUPPLIERS, GEEHY , GEEHY \nDISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, SUBSIDIARIES \nAND AFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE BY \nALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND RE -\nEXPORT OF GEEHY PRODUCTS AND/OR TECHNOLOGIES A ND DIRECT \nPRODUCTS.  \n6. Disclaimer  of Warranty  \nTHIS DOCUMENT  IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO \nWARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, \nBUT NOT LIMITED TO, THE W ARRANTIES OF MERCHANTABILITY AND \n www.geehy.com Page \nFITNESS FOR A PARTICULAR PURPO SE, TO THE EXTENT PERMITTED BY \nAPPLICABLE LAW.  \nGEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING \nFROM THE SUBSEQUENT DESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO \nIN WRITING WILL GEE HY OR ANY OTHER PARTY WHO PROVIDE THE \nDOCUMENT  "AS IS", BE LIABLE FOR DAMAGES, INCLUDING ANY \nGENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES \nARISING OUT OF THE USE OR INABILITY TO USE THE DOCUMENT  \n(INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR  DATA BEING \nRENDERED INACCURATE OR LOSSES SUSTAINED BY USERS  OR THIRD \nPARTIES).  \n8. Scope of Application  \nThe information in this document  replaces the information provided in all previous \nversions of the document . \n© 2020 -2022 Geehy  Semiconductor Co., Ltd. - All Rights Reserved  \n'}]
!==============================================================================!
### Component Summary: APM32F030C8T6

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (VDD): 2.0V to 3.6V
  - Analog Power Supply (VDDA): VDD to 3.6V
- **Current Ratings**: 
  - Maximum current into each VDD power pin: 100 mA
  - Maximum current out of each VSS ground pin: -100 mA
  - Output current sunk by any I/O pin: 25 mA
  - Total output current sunk by all I/Os: 80 mA
- **Power Consumption**: 
  - Typical running current at 48 MHz: 10 mA (with all peripherals enabled)
  - Sleep mode current: 1.45 μA (with all peripherals off)
- **Operating Temperature Range**: 
  - -40°C to +105°C
- **Package Type**: 
  - LQFP48 (48 pins)
- **Special Features**: 
  - 12-bit ADC with up to 16 external channels
  - Multiple communication interfaces (I2C, USART, SPI)
  - Low power consumption modes (Sleep, Halt, Standby)
  - Integrated real-time clock (RTC)
  - 5-channel DMA controller
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The APM32F030C8T6 is a 32-bit microcontroller based on the Arm® Cortex®-M0+ core, designed for high-performance applications. It operates at a maximum frequency of 48 MHz and features a built-in flash memory of 64 KB and SRAM of 8 KB. The microcontroller is equipped with various peripherals, including timers, communication interfaces, and an analog-to-digital converter (ADC), making it suitable for a wide range of applications.

#### Typical Applications:
The APM32F030C8T6 microcontroller is typically used in:
- **Embedded Systems**: Ideal for applications requiring efficient processing and control.
- **Consumer Electronics**: Suitable for devices that require low power consumption and high performance.
- **Industrial Automation**: Used in control systems and monitoring applications.
- **IoT Devices**: Supports connectivity and data processing for Internet of Things applications.
- **Sensor Applications**: The integrated ADC allows for precise sensor data acquisition.

This microcontroller's combination of performance, low power consumption, and versatile peripherals makes it a strong candidate for various embedded applications.