Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ad9ed20f9dde4620ad145c114fa7ba45 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot multiplier_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "multiplier_tb_time_impl.sdf", for root module "multiplier_tb/mult".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "multiplier_tb_time_impl.sdf", for root module "multiplier_tb/mult".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.k40
Compiling module xil_defaultlib.k41_6
Compiling module xil_defaultlib.k41_7
Compiling module xil_defaultlib.k81
Compiling module xil_defaultlib.k41_3
Compiling module xil_defaultlib.k41_4
Compiling module xil_defaultlib.k41_5
Compiling module xil_defaultlib.k82
Compiling module xil_defaultlib.k41
Compiling module xil_defaultlib.k41_1
Compiling module xil_defaultlib.k41_2
Compiling module xil_defaultlib.k82_0
Compiling module xil_defaultlib.k163
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_time_impl
