INFO-FLOW: Workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1 opened at Tue Jul 16 08:50:39 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.28 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.38 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.55 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 20% 
Execute     get_clock_period -default -name=default 
Execute     config_clock -quiet -name default -uncertainty 2 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'yolo_conv_fp_2019_64/src/yolo_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling yolo_conv_fp_2019_64/src/yolo_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted yolo_conv_fp_2019_64/src/yolo_conv.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "yolo_conv_fp_2019_64/src/yolo_conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot" -I "/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E yolo_conv_fp_2019_64/src/yolo_conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot -I /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp
Command       clang done; 2.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.15 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot" -I "/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp"  -o "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot -I /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/useless.bc
Command       clang done; 5.94 sec.
INFO-FLOW: Done: GCC PP time: 15.3 seconds per iteration
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++98 -directive=/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.2 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++98 -directive=/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/xilinx-dataflow-lawyer.yolo_conv.pp.0.cpp.diag.yml /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/xilinx-dataflow-lawyer.yolo_conv.pp.0.cpp.out.log 2> /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/xilinx-dataflow-lawyer.yolo_conv.pp.0.cpp.err.log 
Command       ap_eval done; 5.09 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/tidy-3.1.yolo_conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/tidy-3.1.yolo_conv.pp.0.cpp.out.log 2> /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/tidy-3.1.yolo_conv.pp.0.cpp.err.log 
Command         ap_eval done; 12.23 sec.
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/xilinx-legacy-rewriter.yolo_conv.pp.0.cpp.out.log 2> /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/xilinx-legacy-rewriter.yolo_conv.pp.0.cpp.err.log 
Command         ap_eval done; 5.03 sec.
Command       tidy_31 done; 18.02 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 29.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 9.54 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot" -I "/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.bc" 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot -I /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.bc
Command       clang done; 6.3 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv.g.bc -hls-opt -except-internalize yolo_conv_top -L/opt/Xilinx_2019_1/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.6 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 828.023 ; gain = 128.000 ; free physical = 1812 ; free virtual = 12412
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 828.023 ; gain = 128.000 ; free physical = 1812 ; free virtual = 12412
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.pp.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.2 sec.
Execute         llvm-ld /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx_2019_1/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.4 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top yolo_conv_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.0.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::shift_pixels_up' into 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::shift_up' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::shift_up' into 'yolo_line_buffer' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:258).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::insert_bottom_row' into 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::insert_top' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::insert_top' into 'yolo_line_buffer' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:259).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::getval' into 'slide_window' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:271).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0> >::insert_pixel' into 'hls::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0> >::insert' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0> >::insert' into 'slide_window' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:272).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0> >::getval' into 'window_macc' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:287).
Command         transform done; 1.61 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 894.547 ; gain = 194.523 ; free physical = 1754 ; free virtual = 12353
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.1.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'write_output' into 'yolo_conv_top' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:187) automatically.
Command         transform done; 0.76 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 894.547 ; gain = 194.523 ; free physical = 1725 ; free virtual = 12330
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.g.1.bc to /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.1.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'outStream.V.data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inStream.V.data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7.1.1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:98) in function 'yolo_conv_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'window_macc' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:279).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'slide_window' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:265).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'yolo_line_buffer' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:255).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'out_stream_merge' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:299).
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.1.1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.2' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.2.1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.3' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.3.1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.4' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.4.1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:49) in function 'yolo_conv_top' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.5' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:155) in function 'yolo_conv_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:283) in function 'window_macc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:285) in function 'window_macc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:267) in function 'slide_window' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:269) in function 'slide_window' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'yolo_line_buffer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:305) in function 'out_stream_merge' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'window.val.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.val.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.val.V.2' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_stream_group.V.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:24) .
INFO: [XFORM 203-101] Partitioning array 'out_stream_group.V.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buff_group_0.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buff_group_1.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buff_group_2.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buff_group_3.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:31) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'val_output.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_mem_group.data.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:47) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'kernel_bias_fp.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:51) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_0.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_1.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_2.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_3.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_mem_group.data.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:47) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_0.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_1.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_2.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_window_3.val.V' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:146) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'yolo_line_buffer' into 'yolo_conv_top' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'write_output' into 'yolo_conv_top' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:187) automatically.
Command         transform done; 10.74 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_conv_fp_2019_64/src/yolo_conv.cpp:204:13) to (yolo_conv_fp_2019_64/src/yolo_conv.cpp:209:5) in function 'yolo_conv_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_conv_fp_2019_64/src/yolo_conv.cpp:288:32) to (yolo_conv_fp_2019_64/src/yolo_conv.cpp:291:2) in function 'window_macc'... converting 39 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yolo_conv_fp_2019_64/src/yolo_conv.cpp:219:18) to (yolo_conv_fp_2019_64/src/yolo_conv.cpp:253:1) in function 'post_process'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'yolo_conv_top' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:4)...3 expression(s) balanced.
Command         transform done; 7.56 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 1020.023 ; gain = 320.000 ; free physical = 1646 ; free virtual = 12258
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.2.bc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:59:26) in function 'yolo_conv_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:56:27) in function 'yolo_conv_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:95:27) in function 'yolo_conv_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:91:35) in function 'yolo_conv_top'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:31).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.va' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:31).
Command         transform done; 16.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 1022.609 ; gain = 322.586 ; free physical = 1584 ; free virtual = 12199
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 39.34 sec.
Command     elaborate done; 108.39 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'yolo_conv_top' ...
Execute       ap_set_top_model yolo_conv_top 
Execute       get_model_list yolo_conv_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model yolo_conv_top 
Execute       preproc_iomode -model out_stream_merge 
Execute       preproc_iomode -model post_process 
Execute       preproc_iomode -model window_macc 
Execute       preproc_iomode -model slide_window 
Execute       get_model_list yolo_conv_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: slide_window window_macc post_process out_stream_merge yolo_conv_top
INFO-FLOW: Configuring Module : slide_window ...
Execute       set_default_model slide_window 
Execute       apply_spec_resource_limit slide_window 
INFO-FLOW: Configuring Module : window_macc ...
Execute       set_default_model window_macc 
Execute       apply_spec_resource_limit window_macc 
INFO-FLOW: Configuring Module : post_process ...
Execute       set_default_model post_process 
Execute       apply_spec_resource_limit post_process 
INFO-FLOW: Configuring Module : out_stream_merge ...
Execute       set_default_model out_stream_merge 
Execute       apply_spec_resource_limit out_stream_merge 
INFO-FLOW: Configuring Module : yolo_conv_top ...
Execute       set_default_model yolo_conv_top 
Execute       apply_spec_resource_limit yolo_conv_top 
INFO-FLOW: Model list for preprocess: slide_window window_macc post_process out_stream_merge yolo_conv_top
INFO-FLOW: Preprocessing Module: slide_window ...
Execute       set_default_model slide_window 
Execute       cdfg_preprocess -model slide_window 
Execute       rtl_gen_preprocess slide_window 
INFO-FLOW: Preprocessing Module: window_macc ...
Execute       set_default_model window_macc 
Execute       cdfg_preprocess -model window_macc 
Execute       rtl_gen_preprocess window_macc 
INFO-FLOW: Preprocessing Module: post_process ...
Execute       set_default_model post_process 
Execute       cdfg_preprocess -model post_process 
Execute       rtl_gen_preprocess post_process 
INFO-FLOW: Preprocessing Module: out_stream_merge ...
Execute       set_default_model out_stream_merge 
Execute       cdfg_preprocess -model out_stream_merge 
Execute       rtl_gen_preprocess out_stream_merge 
INFO-FLOW: Preprocessing Module: yolo_conv_top ...
Execute       set_default_model yolo_conv_top 
Execute       cdfg_preprocess -model yolo_conv_top 
Command       cdfg_preprocess done; 1.31 sec.
Execute       rtl_gen_preprocess yolo_conv_top 
INFO-FLOW: Model list for synthesis: slide_window window_macc post_process out_stream_merge yolo_conv_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slide_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model slide_window 
Execute       schedule -model slide_window 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'slide_window'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('Window<3, 3, ap_fixed<16, 8, 4, 0, 0> >.val[0].V[0]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:271) on array 'line_buff_val_0_V' within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Window<3, 3, ap_fixed<16, 8, 4, 0, 0> >.val[0].V[0]', yolo_conv_fp_2019_64/src/yolo_conv.cpp:271) on array 'line_buff_val_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buff_val_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.74 seconds; current allocated memory: 318.724 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.verbose.sched.rpt 
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.sched.adb -f 
INFO-FLOW: Finish scheduling slide_window.
Execute       set_default_model slide_window 
Execute       bind -model slide_window 
BIND OPTION: model=slide_window
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 318.921 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.verbose.bind.rpt 
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.bind.adb -f 
INFO-FLOW: Finish binding slide_window.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model window_macc 
Execute       schedule -model window_macc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'window_macc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 319.486 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.verbose.sched.rpt 
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.sched.adb -f 
INFO-FLOW: Finish scheduling window_macc.
Execute       set_default_model window_macc 
Execute       bind -model window_macc 
BIND OPTION: model=window_macc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 320.247 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.verbose.bind.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.bind.adb -f 
INFO-FLOW: Finish binding window_macc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'post_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model post_process 
Execute       schedule -model post_process 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'post_process'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 320.670 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.verbose.sched.rpt 
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.sched.adb -f 
INFO-FLOW: Finish scheduling post_process.
Execute       set_default_model post_process 
Execute       bind -model post_process 
BIND OPTION: model=post_process
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 321.133 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.bind.adb -f 
INFO-FLOW: Finish binding post_process.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'out_stream_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model out_stream_merge 
Execute       schedule -model out_stream_merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'out_stream_merge'.
WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338).
WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338).
WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338).
WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338).
WARNING: [SCHED 204-68] The II Violation in module 'out_stream_merge' (Function: out_stream_merge): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338) and axis write on port 'outStream_V_data' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:338).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.69 sec.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 322.245 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.verbose.sched.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.sched.adb -f 
INFO-FLOW: Finish scheduling out_stream_merge.
Execute       set_default_model out_stream_merge 
Execute       bind -model out_stream_merge 
BIND OPTION: model=out_stream_merge
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 323.916 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.bind.adb -f 
INFO-FLOW: Finish binding out_stream_merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_conv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yolo_conv_top 
Execute       schedule -model yolo_conv_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('kernel_bias_fp_2_V_18_write_ln87', yolo_conv_fp_2019_64/src/yolo_conv.cpp:87) of variable 'curr_input.data.sub_data_2.V', yolo_conv_fp_2019_64/src/yolo_stream.h:8->yolo_conv_fp_2019_64/src/yolo_stream.h:16->yolo_conv_fp_2019_64/src/yolo_conv.cpp:84 on array 'kernel_bias_fp[2].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:51 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel_bias_fp_2_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-68] The II Violation in module 'yolo_conv_top' (Loop: Loop 7): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('tmp_V_write_ln177', yolo_conv_fp_2019_64/src/yolo_conv.cpp:177) of variable 'val_output[0].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:177 on local variable 'tmp.V' and 'load' operation ('tmp_V_load', yolo_conv_fp_2019_64/src/yolo_conv.cpp:177) on local variable 'tmp.V'.
WARNING: [SCHED 204-68] The II Violation in module 'yolo_conv_top' (Loop: Loop 7): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('_ln208', yolo_conv_fp_2019_64/src/yolo_conv.cpp:208) to 'out_stream_merge' and fifo request on port 'out_stream_group[0].V.V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:24 (yolo_conv_fp_2019_64/src/yolo_conv.cpp:185).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('local_mem_group_0_d_450', yolo_conv_fp_2019_64/src/yolo_conv.cpp:164) on array 'local_mem_group[0].data[0].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:47 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'local_mem_group_0_d'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 55.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2ns, effective delay budget: 8ns).
WARNING: [SCHED 204-21] The critical path in module 'yolo_conv_top' consists of the following:
	'mul' operation of DSP[912] ('mul_ln203', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) [911]  (3.36 ns)
	'add' operation of DSP[912] ('add_ln203_1', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) [912]  (3.02 ns)
	'getelementptr' operation ('line_buff_group_0_va_4', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) [915]  (0 ns)
	'load' operation ('line_buff_group_0_va_6', /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx_2019_1/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->yolo_conv_fp_2019_64/src/yolo_conv.cpp:258->yolo_conv_fp_2019_64/src/yolo_conv.cpp:138) on array 'line_buff_group_0.val[1].V', yolo_conv_fp_2019_64/src/yolo_conv.cpp:28 [926]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 23.47 sec.
INFO: [HLS 200-111]  Elapsed time: 23.7 seconds; current allocated memory: 341.339 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.verbose.sched.rpt 
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
Command       syn_report done; 4.58 sec.
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.sched.adb -f 
Command       db_write done; 1.61 sec.
INFO-FLOW: Finish scheduling yolo_conv_top.
Execute       set_default_model yolo_conv_top 
Execute       bind -model yolo_conv_top 
BIND OPTION: model=yolo_conv_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.84 sec.
INFO: [HLS 200-111]  Elapsed time: 10.03 seconds; current allocated memory: 373.787 MB.
Execute       syn_report -verbosereport -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.verbose.bind.rpt 
Command       syn_report done; 6.06 sec.
Execute       db_write -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.bind.adb -f 
Command       db_write done; 1.64 sec.
INFO-FLOW: Finish binding yolo_conv_top.
Execute       get_model_list yolo_conv_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess slide_window 
Execute       rtl_gen_preprocess window_macc 
Execute       rtl_gen_preprocess post_process 
Execute       rtl_gen_preprocess out_stream_merge 
Execute       rtl_gen_preprocess yolo_conv_top 
INFO-FLOW: Model list for RTL generation: slide_window window_macc post_process out_stream_merge yolo_conv_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slide_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model slide_window -vendor xilinx -mg_file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'slide_window'.
INFO: [HLS 200-111]  Elapsed time: 7.75 seconds; current allocated memory: 375.786 MB.
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl slide_window -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/systemc/slide_window -synmodules slide_window window_macc post_process out_stream_merge yolo_conv_top 
Execute       gen_rtl slide_window -style xilinx -f -lang vhdl -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/vhdl/slide_window 
Execute       gen_rtl slide_window -style xilinx -f -lang vlog -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/verilog/slide_window 
Execute       syn_report -csynth -model slide_window -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/slide_window_csynth.rpt 
Execute       syn_report -rtlxml -model slide_window -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/slide_window_csynth.xml 
Execute       syn_report -verbosereport -model slide_window -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.verbose.rpt 
Execute       db_write -model slide_window -f -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.adb 
Execute       gen_tb_info slide_window -p /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model window_macc -vendor xilinx -mg_file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'yolo_conv_top_mul_mul_16s_16s_32_1_0': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_macc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 377.898 MB.
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl window_macc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/systemc/window_macc -synmodules slide_window window_macc post_process out_stream_merge yolo_conv_top 
Execute       gen_rtl window_macc -style xilinx -f -lang vhdl -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/vhdl/window_macc 
Execute       gen_rtl window_macc -style xilinx -f -lang vlog -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/verilog/window_macc 
Execute       syn_report -csynth -model window_macc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/window_macc_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model window_macc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/window_macc_csynth.xml 
Execute       syn_report -verbosereport -model window_macc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.verbose.rpt 
Command       syn_report done; 0.27 sec.
Execute       db_write -model window_macc -f -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info window_macc -p /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'post_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model post_process -vendor xilinx -mg_file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'yolo_conv_top_mul_mul_6ns_16s_22_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'post_process'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 382.119 MB.
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl post_process -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/systemc/post_process -synmodules slide_window window_macc post_process out_stream_merge yolo_conv_top 
Execute       gen_rtl post_process -style xilinx -f -lang vhdl -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/vhdl/post_process 
Execute       gen_rtl post_process -style xilinx -f -lang vlog -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/verilog/post_process 
Execute       syn_report -csynth -model post_process -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/post_process_csynth.rpt 
Execute       syn_report -rtlxml -model post_process -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/post_process_csynth.xml 
Execute       syn_report -verbosereport -model post_process -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.verbose.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -model post_process -f -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info post_process -p /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'out_stream_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model out_stream_merge -vendor xilinx -mg_file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'out_stream_merge'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 386.081 MB.
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl out_stream_merge -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/systemc/out_stream_merge -synmodules slide_window window_macc post_process out_stream_merge yolo_conv_top 
Execute       gen_rtl out_stream_merge -style xilinx -f -lang vhdl -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/vhdl/out_stream_merge 
Execute       gen_rtl out_stream_merge -style xilinx -f -lang vlog -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/verilog/out_stream_merge 
Execute       syn_report -csynth -model out_stream_merge -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/out_stream_merge_csynth.rpt 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model out_stream_merge -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/out_stream_merge_csynth.xml 
Execute       syn_report -verbosereport -model out_stream_merge -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.verbose.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -model out_stream_merge -f -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info out_stream_merge -p /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yolo_conv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model yolo_conv_top -vendor xilinx -mg_file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/output_ch_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/input_ch_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/fold_output_ch_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/fold_input_ch_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/input_h_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/input_w_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/real_input_h_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/leaky_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_conv_top/fold_win_area_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yolo_conv_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_ch_V', 'input_ch_V', 'fold_output_ch_V', 'fold_input_ch_V', 'input_h_V', 'input_w_V', 'real_input_h_V', 'leaky_V' and 'fold_win_area_V' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Generating core module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yolo_conv_top'.
Command       create_rtl_model done; 4.89 sec.
INFO: [HLS 200-111]  Elapsed time: 5.63 seconds; current allocated memory: 414.388 MB.
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl yolo_conv_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/systemc/yolo_conv_top -synmodules slide_window window_macc post_process out_stream_merge yolo_conv_top 
Execute       gen_rtl yolo_conv_top -istop -style xilinx -f -lang vhdl -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/vhdl/yolo_conv_top 
Command       gen_rtl done; 0.99 sec.
Execute       gen_rtl yolo_conv_top -istop -style xilinx -f -lang vlog -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/verilog/yolo_conv_top 
Command       gen_rtl done; 0.55 sec.
Execute       syn_report -csynth -model yolo_conv_top -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/yolo_conv_top_csynth.rpt 
Command       syn_report done; 0.46 sec.
Execute       syn_report -rtlxml -model yolo_conv_top -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/syn/report/yolo_conv_top_csynth.xml 
Command       syn_report done; 0.45 sec.
Execute       syn_report -verbosereport -model yolo_conv_top -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.verbose.rpt 
Command       syn_report done; 6.65 sec.
Execute       db_write -model yolo_conv_top -f -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.adb 
Command       db_write done; 2.88 sec.
Execute       gen_tb_info yolo_conv_top -p /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top 
Execute       export_constraint_db -f -tool general -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute       syn_report -designview -model yolo_conv_top -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.design.xml 
Command       syn_report done; 1.26 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model yolo_conv_top -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model yolo_conv_top -o /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks yolo_conv_top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain yolo_conv_top 
INFO-FLOW: Model list for RTL component generation: slide_window window_macc post_process out_stream_merge yolo_conv_top
INFO-FLOW: Handling components in module [slide_window] ... 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
INFO-FLOW: Handling components in module [window_macc] ... 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_mul_mul_16s_16s_32_1_0.
INFO-FLOW: Append model yolo_conv_top_mul_mul_16s_16s_32_1_0
INFO-FLOW: Handling components in module [post_process] ... 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_mul_mul_6ns_16s_22_1_0.
INFO-FLOW: Append model yolo_conv_top_mul_mul_6ns_16s_22_1_0
INFO-FLOW: Handling components in module [out_stream_merge] ... 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
INFO-FLOW: Handling components in module [yolo_conv_top] ... 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
INFO-FLOW: Found component yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.
INFO-FLOW: Append model yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1
INFO-FLOW: Found component yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.
INFO-FLOW: Append model yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1
INFO-FLOW: Found component yolo_conv_top_line_buff_group_0_va.
INFO-FLOW: Append model yolo_conv_top_line_buff_group_0_va
INFO-FLOW: Found component yolo_conv_top_local_mem_group_0_d.
INFO-FLOW: Append model yolo_conv_top_local_mem_group_0_d
INFO-FLOW: Found component yolo_conv_top_kernel_bias_fp_0_V.
INFO-FLOW: Append model yolo_conv_top_kernel_bias_fp_0_V
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component yolo_conv_top_CTRL_BUS_s_axi.
INFO-FLOW: Append model yolo_conv_top_CTRL_BUS_s_axi
INFO-FLOW: Append model slide_window
INFO-FLOW: Append model window_macc
INFO-FLOW: Append model post_process
INFO-FLOW: Append model out_stream_merge
INFO-FLOW: Append model yolo_conv_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: yolo_conv_top_mul_mul_16s_16s_32_1_0 yolo_conv_top_mul_mul_6ns_16s_22_1_0 yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1 yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1 yolo_conv_top_line_buff_group_0_va yolo_conv_top_local_mem_group_0_d yolo_conv_top_kernel_bias_fp_0_V fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A yolo_conv_top_CTRL_BUS_s_axi slide_window window_macc post_process out_stream_merge yolo_conv_top
INFO-FLOW: To file: write model yolo_conv_top_mul_mul_16s_16s_32_1_0
INFO-FLOW: To file: write model yolo_conv_top_mul_mul_6ns_16s_22_1_0
INFO-FLOW: To file: write model yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1
INFO-FLOW: To file: write model yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1
INFO-FLOW: To file: write model yolo_conv_top_line_buff_group_0_va
INFO-FLOW: To file: write model yolo_conv_top_local_mem_group_0_d
INFO-FLOW: To file: write model yolo_conv_top_kernel_bias_fp_0_V
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model yolo_conv_top_CTRL_BUS_s_axi
INFO-FLOW: To file: write model slide_window
INFO-FLOW: To file: write model window_macc
INFO-FLOW: To file: write model post_process
INFO-FLOW: To file: write model out_stream_merge
INFO-FLOW: To file: write model yolo_conv_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'yolo_conv_top_line_buff_group_0_va_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'yolo_conv_top_local_mem_group_0_d_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'yolo_conv_top_kernel_bias_fp_0_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_0_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_1_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_2_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_3_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_4_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_5_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_6_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_7_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_8_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_9_s_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_10_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_11_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_12_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_13_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_14_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_15_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_16_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_17_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_18_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_19_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_20_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_21_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_22_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_23_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_24_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_25_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_26_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_27_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_28_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_29_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_30_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_group_31_U(fifo_w16_d2_A)' using Shift Registers.
Execute         source ./CTRL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.42 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=yolo_conv_top xml_exists=0
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=23
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=45 #gSsdmPorts=28
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute       sc_get_clocks yolo_conv_top 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.tbgen.tcl 
Execute       source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:48 ; elapsed = 00:02:58 . Memory (MB): peak = 1179.004 ; gain = 478.980 ; free physical = 1357 ; free virtual = 12068
INFO: [VHDL 208-304] Generating VHDL RTL for yolo_conv_top.
INFO: [VLOG 209-307] Generating Verilog RTL for yolo_conv_top.
Command     autosyn done; 68.8 sec.
Command   csynth_design done; 177.2 sec.
Command ap_source done; 177.88 sec.
Execute cleanup_all 
Command cleanup_all done; 0.15 sec.
INFO-FLOW: Workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1 opened at Tue Jul 16 08:54:13 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.3 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.42 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.6 sec.
Execute   cosim_design 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/tb/yolo_conv_tb.cpp 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/tb/layer_output_sdk.dat 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/tb/layer_input.dat 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/yolo_stream.h 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/yolo_fp.h 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/yolo_conv.h 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/yolo_conv.cpp 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/weight_file.h 
Execute     is_encrypted /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/layer_parameter.h 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/tb/yolo_conv_tb.cpp /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 7.87 sec.
Execute     tidy_31 xilinx-tb31-process /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.05 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/src/yolo_conv.cpp /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 8.46 sec.
Execute     tidy_31 xilinx-tb31-process /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx_2019_1/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/yolo_conv.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 8.49 sec.
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.14 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 98.51 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 161.04 sec.
Command ap_source done; 161.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1 opened at Tue Jul 16 09:01:53 BST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.29 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.39 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.56 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=yolo_conv_top xml_exists=1
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/slide_window.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/window_macc.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/post_process.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/out_stream_merge.compgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.compgen.dataonly.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=yolo_conv_top
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=yolo_conv_top
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.rtl_wrap.cfg.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.constraint.tcl 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/yolo_conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx_2019_1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_2019_64/solution1/impl/ip/pack.sh
Command   export_design done; 36.06 sec.
Command ap_source done; 36.62 sec.
Execute cleanup_all 
