// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2451[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2499[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<322>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3436>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<338>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r250, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r259, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r259, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r251, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 9;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r260, %r4, %r5;
	or.b32  	%r261, %r260, %r2;
	mul.wide.u32 	%rd67, %r261, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r262, 1;
	st.global.u32 	[%rd6], %r262;
	setp.gt.u32 	%p3, %r251, 511;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r252, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r252, %r251;
	setp.gt.s32 	%p5, %r252, 1023;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r253, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r252, %r251;
	and.b32  	%r263, %r6, 63;
	setp.ne.s32 	%p7, %r263, 0;
	setp.gt.u32 	%p8, %r253, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r254, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r254, %r253;
	setp.lt.s32 	%p11, %r254, 1024;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r264, %r254, %r253;
	mul.hi.s32 	%r265, %r6, 715827883;
	shr.u32 	%r266, %r265, 31;
	add.s32 	%r267, %r265, %r266;
	setp.eq.s32 	%p13, %r264, %r267;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r255, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r255, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r256, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r256, %r255;
	setp.gt.s32 	%p16, %r256, 64;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r257, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r256, %r255;
	and.b32  	%r268, %r7, 63;
	setp.ne.s32 	%p18, %r268, 0;
	setp.lt.s32 	%p19, %r257, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r258, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r258, %r257;
	setp.gt.s32 	%p22, %r258, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r269, %r258, %r257;
	and.b32  	%r270, %r269, 63;
	setp.eq.s32 	%p24, %r270, 0;
	setp.eq.s32 	%p25, %r269, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_13;
$L__BB0_164:                            // %pass162
	and.b32  	%r128, %r5, 3;
	shr.u32 	%r129, %r5, 2;
	mul.lo.s32 	%r271, %r128, %r129;
	and.b32  	%r272, %r271, 7;
	cvt.rn.f32.s32 	%f185, %r272;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p317, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_176;
// %bb.165:
	@%p317 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_166;
$L__BB0_172:
	mov.b32 	%r131, %f750;
	and.b32  	%r273, %r131, 8388607;
	or.b32  	%r3413, %r273, 1065353216;
	mov.b32 	%f745, %r3413;
	add.s32 	%r274, %r131, -1073741824;
	and.b32  	%r3414, %r274, -8388608;
	setp.eq.s32 	%p34, %r3414, 0;
	@%p34 bra 	$L__BB0_175;
// %bb.173:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_174:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r275, %r3414, 192937984;
	add.s32 	%r276, %r3413, %r275;
	mov.b32 	%f197, %r276;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3414, %r3414, %r275;
	mov.b32 	%r3413, %f745;
	setp.ne.s32 	%p35, %r3414, 0;
	setp.ne.s32 	%p36, %r3413, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_174;
$L__BB0_175:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r131, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_176;
$L__BB0_166:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r130, %f154;
	setp.lt.u32 	%p29, %r130, 1073741824;
	@%p29 bra 	$L__BB0_171;
// %bb.167:
	setp.lt.u32 	%p30, %r130, -2147483647;
	@%p30 bra 	$L__BB0_169;
// %bb.168:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_171;
$L__BB0_169:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_171;
// %bb.170:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_171:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_176:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r277, %f151;
	and.b32  	%r138, %r277, -2147483648;
	@%p39 bra 	$L__BB0_178;
// %bb.177:
	mov.b32 	%r278, %f746;
	or.b32  	%r279, %r138, %r278;
	mov.b32 	%f746, %r279;
$L__BB0_178:                            // %__nv_fmodf.exit
	shl.b32 	%r141, %r5, 1;
	and.b32  	%r294, %r141, 2;
	mul.lo.s32 	%r142, %r294, %r129;
	cvt.rn.f32.s32 	%f239, %r142;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p318, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p318 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r295, %r9, 8388607;
	or.b32  	%r3379, %r295, 1065353216;
	mov.b32 	%f705, %r3379;
	add.s32 	%r296, %r9, -1073741824;
	and.b32  	%r3380, %r296, -8388608;
	setp.eq.s32 	%p54, %r3380, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2328.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2328
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r3380, 192937984;
	add.s32 	%r298, %r3379, %r297;
	mov.b32 	%f251, %r298;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3380, %r3380, %r297;
	mov.b32 	%r3379, %f705;
	setp.ne.s32 	%p55, %r3380, 0;
	setp.ne.s32 	%p56, %r3379, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2330
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2307
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2311
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2314
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2333
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r299, %f168;
	and.b32  	%r16, %r299, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r300, %f706;
	or.b32  	%r301, %r16, %r300;
	mov.b32 	%f706, %r301;
$L__BB0_27:                             // %__nv_fmodf.exit2334
	add.s32 	%r310, %r142, %r129;
	cvt.rn.f32.s32 	%f291, %r310;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p319, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p319 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r311, %r18, 8388607;
	or.b32  	%r3381, %r311, 1065353216;
	mov.b32 	%f709, %r3381;
	add.s32 	%r312, %r18, -1073741824;
	and.b32  	%r3382, %r312, -8388608;
	setp.eq.s32 	%p74, %r3382, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2359.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2359
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r313, %r3382, 192937984;
	add.s32 	%r314, %r3381, %r313;
	mov.b32 	%f303, %r314;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3382, %r3382, %r313;
	mov.b32 	%r3381, %f709;
	setp.ne.s32 	%p75, %r3382, 0;
	setp.ne.s32 	%p76, %r3381, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2361
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2338
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2342
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2345
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2364
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r315, %f18;
	and.b32  	%r25, %r315, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r316, %f710;
	or.b32  	%r317, %r25, %r316;
	mov.b32 	%f710, %r317;
$L__BB0_41:                             // %__nv_fmodf.exit2365
	mul.lo.s32 	%r28, %r141, %r129;
	and.b32  	%r332, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r332;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p320, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p320 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r333, %r30, 8388607;
	or.b32  	%r3383, %r333, 1065353216;
	mov.b32 	%f713, %r3383;
	add.s32 	%r334, %r30, -1073741824;
	and.b32  	%r3384, %r334, -8388608;
	setp.eq.s32 	%p94, %r3384, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2390.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2390
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r335, %r3384, 192937984;
	add.s32 	%r336, %r3383, %r335;
	mov.b32 	%f357, %r336;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3384, %r3384, %r335;
	mov.b32 	%r3383, %f713;
	setp.ne.s32 	%p95, %r3384, 0;
	setp.ne.s32 	%p96, %r3383, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2392
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2369
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2373
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2376
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2395
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r337, %f35;
	and.b32  	%r37, %r337, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r338, %f714;
	or.b32  	%r339, %r37, %r338;
	mov.b32 	%f714, %r339;
$L__BB0_55:                             // %__nv_fmodf.exit2396
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r340, %f367;
	and.b32  	%r341, %r340, -2147483648;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%f368, %r342;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r343, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r344, %r343, 1;
	setp.eq.b32 	%p102, %r344, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r345, %r343, 2;
	setp.eq.s32 	%p103, %r345, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r346, %r343, 1;
	and.b32  	%r347, %r346, 2;
	setp.eq.s32 	%p104, %r347, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r348, %r28, %r129;
	and.b32  	%r349, %r348, 3;
	cvt.rn.f32.s32 	%f397, %r349;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p321, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p321 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r350, %r39, 8388607;
	or.b32  	%r3385, %r350, 1065353216;
	mov.b32 	%f717, %r3385;
	add.s32 	%r351, %r39, -1073741824;
	and.b32  	%r3386, %r351, -8388608;
	setp.eq.s32 	%p114, %r3386, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2421.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2421
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r352, %r3386, 192937984;
	add.s32 	%r353, %r3385, %r352;
	mov.b32 	%f409, %r353;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3386, %r3386, %r352;
	mov.b32 	%r3385, %f717;
	setp.ne.s32 	%p115, %r3386, 0;
	setp.ne.s32 	%p116, %r3385, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2423
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2400
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2404
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2407
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2426
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r354, %f54;
	and.b32  	%r46, %r354, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r355, %f718;
	or.b32  	%r356, %r46, %r355;
	mov.b32 	%f718, %r356;
$L__BB0_69:                             // %__nv_fmodf.exit2427
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r357, %f419;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r358, 1056964608;
	mov.b32 	%f420, %r359;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r360, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r361, %r360, 1;
	setp.eq.b32 	%p122, %r361, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r362, %r360, 2;
	setp.eq.s32 	%p123, %r362, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r363, %r360, 1;
	and.b32  	%r364, %r363, 2;
	setp.eq.s32 	%p124, %r364, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r5, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_186;
// %bb.72:
	@%p317 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_73;
$L__BB0_182:
	mov.b32 	%r144, %f750;
	and.b32  	%r371, %r144, 8388607;
	or.b32  	%r3415, %r371, 1065353216;
	mov.b32 	%f749, %r3415;
	add.s32 	%r372, %r144, -1073741824;
	and.b32  	%r3416, %r372, -8388608;
	setp.eq.s32 	%p135, %r3416, 0;
	@%p135 bra 	$L__BB0_185;
// %bb.183:                             // %__nv_fmaf_rn.exit4.i.i.i2452.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_184:                            // %__nv_fmaf_rn.exit4.i.i.i2452
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r373, %r3416, 192937984;
	add.s32 	%r374, %r3415, %r373;
	mov.b32 	%f459, %r374;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3416, %r3416, %r373;
	mov.b32 	%r3415, %f749;
	setp.ne.s32 	%p136, %r3416, 0;
	setp.ne.s32 	%p137, %r3415, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_184;
$L__BB0_185:                            // %__internal_fmodf_slowpath_mod.exit.i.i2454
	setp.gt.u32 	%p139, %r144, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_186;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2431
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r143, %f171;
	setp.lt.u32 	%p130, %r143, 1073741824;
	@%p130 bra 	$L__BB0_181;
// %bb.74:
	setp.lt.u32 	%p131, %r143, -2147483647;
	@%p131 bra 	$L__BB0_179;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_181;
$L__BB0_179:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_181;
// %bb.180:                             // %__nv_fmaf_rn.exit.i.i.i2435
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_181:                            // %__internal_fmodf_fastpath_quot.exit.i.i2438
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_186:                            // %__internal_fmodf_kernel.exit.i2457
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_188;
// %bb.187:
	mov.b32 	%r375, %f750;
	or.b32  	%r376, %r138, %r375;
	mov.b32 	%f750, %r376;
$L__BB0_188:                            // %__nv_fmodf.exit2458
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p318 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r391, %r51, 8388607;
	or.b32  	%r3387, %r391, 1065353216;
	mov.b32 	%f725, %r3387;
	add.s32 	%r392, %r51, -1073741824;
	and.b32  	%r3388, %r392, -8388608;
	setp.eq.s32 	%p155, %r3388, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2483.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2483
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r393, %r3388, 192937984;
	add.s32 	%r394, %r3387, %r393;
	mov.b32 	%f511, %r394;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3388, %r3388, %r393;
	mov.b32 	%r3387, %f725;
	setp.ne.s32 	%p156, %r3388, 0;
	setp.ne.s32 	%p157, %r3387, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2485
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2462
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2466
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2469
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2488
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r395, %f726;
	or.b32  	%r396, %r16, %r395;
	mov.b32 	%f726, %r396;
$L__BB0_89:                             // %__nv_fmodf.exit2489
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p319 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r405, %r59, 8388607;
	or.b32  	%r3389, %r405, 1065353216;
	mov.b32 	%f729, %r3389;
	add.s32 	%r406, %r59, -1073741824;
	and.b32  	%r3390, %r406, -8388608;
	setp.eq.s32 	%p175, %r3390, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2514.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2514
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r407, %r3390, 192937984;
	add.s32 	%r408, %r3389, %r407;
	mov.b32 	%f561, %r408;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3390, %r3390, %r407;
	mov.b32 	%r3389, %f729;
	setp.ne.s32 	%p176, %r3390, 0;
	setp.ne.s32 	%p177, %r3389, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2516
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2493
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2497
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2500
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2519
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r409, %f730;
	or.b32  	%r410, %r25, %r409;
	mov.b32 	%f730, %r410;
$L__BB0_103:                            // %__nv_fmodf.exit2520
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p320 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r425, %r69, 8388607;
	or.b32  	%r3391, %r425, 1065353216;
	mov.b32 	%f733, %r3391;
	add.s32 	%r426, %r69, -1073741824;
	and.b32  	%r3392, %r426, -8388608;
	setp.eq.s32 	%p195, %r3392, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2545.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2545
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r427, %r3392, 192937984;
	add.s32 	%r428, %r3391, %r427;
	mov.b32 	%f613, %r428;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3392, %r3392, %r427;
	mov.b32 	%r3391, %f733;
	setp.ne.s32 	%p196, %r3392, 0;
	setp.ne.s32 	%p197, %r3391, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2547
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2524
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2528
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2531
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2550
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r429, %f734;
	or.b32  	%r430, %r37, %r429;
	mov.b32 	%f734, %r430;
$L__BB0_117:                            // %__nv_fmodf.exit2551
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r431, %f623;
	and.b32  	%r432, %r431, -2147483648;
	or.b32  	%r433, %r432, 1056964608;
	mov.b32 	%f624, %r433;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r434, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r435, %r434, 1;
	setp.eq.b32 	%p204, %r435, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r436, %r434, 2;
	setp.eq.s32 	%p205, %r436, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r437, %r434, 1;
	and.b32  	%r438, %r437, 2;
	setp.eq.s32 	%p206, %r438, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p321 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r439, %r77, 8388607;
	or.b32  	%r3393, %r439, 1065353216;
	mov.b32 	%f737, %r3393;
	add.s32 	%r440, %r77, -1073741824;
	and.b32  	%r3394, %r440, -8388608;
	setp.eq.s32 	%p215, %r3394, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2576.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2576
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r441, %r3394, 192937984;
	add.s32 	%r442, %r3393, %r441;
	mov.b32 	%f663, %r442;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3394, %r3394, %r441;
	mov.b32 	%r3393, %f737;
	setp.ne.s32 	%p216, %r3394, 0;
	setp.ne.s32 	%p217, %r3393, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2578
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2555
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2559
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2562
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2581
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r443, %f738;
	or.b32  	%r444, %r46, %r443;
	mov.b32 	%f738, %r444;
$L__BB0_131:                            // %__nv_fmodf.exit2582
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r445, %f673;
	and.b32  	%r446, %r445, -2147483648;
	or.b32  	%r447, %r446, 1056964608;
	mov.b32 	%f674, %r447;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r448, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r449, %r448, 1;
	setp.eq.b32 	%p224, %r449, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r450, %r448, 2;
	setp.eq.s32 	%p225, %r450, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r451, %r448, 1;
	and.b32  	%r452, %r451, 2;
	setp.eq.s32 	%p226, %r452, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r5, 15;
	mov.u32 	%r153, 999999999;
	@%p229 bra 	$L__BB0_190;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r460, %r5, 4;
	and.b32  	%r461, %r460, 240;
	or.b32  	%r462, %r461, %r1;
	mul.wide.u32 	%rd68, %r462, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r463, [%rd69];
	shl.b32 	%r464, %r463, 16;
	cvt.s32.s16 	%r86, %r463;
	shr.s32 	%r87, %r463, 16;
	or.b32  	%r465, %r464, 65535;
	setp.lt.u32 	%p230, %r465, 1114111;
	setp.lt.u32 	%p231, %r463, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_135;
$L__BB0_189:                            // %L1255
	mul.lo.s32 	%r469, %r87, 546;
	mad.lo.s32 	%r153, %r86, 33, %r469;
$L__BB0_190:                            // %pass565
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r286, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r287, %r286, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r383, %f469;
	or.b32  	%r288, %r287, 1056964608;
	mov.b32 	%r302, %f261;
	mov.b32 	%r324, %f313;
	and.b32  	%r384, %r383, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r288;
	and.b32  	%r303, %r302, -2147483648;
	and.b32  	%r325, %r324, -2147483648;
	or.b32  	%r385, %r384, 1056964608;
	mov.b32 	%r397, %f521;
	mov.b32 	%r417, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r304, %r303, 1056964608;
	or.b32  	%r326, %r325, 1056964608;
	mov.b32 	%f470, %r385;
	and.b32  	%r398, %r397, -2147483648;
	and.b32  	%r418, %r417, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r304;
	mov.b32 	%f314, %r326;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r399, %r398, 1056964608;
	or.b32  	%r419, %r418, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r399;
	mov.b32 	%f572, %r419;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r289, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r290, %r289, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r386, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r290, 1;
	cvt.rzi.s32.f32 	%r305, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r327, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r387, %r386, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r291, %r289, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r306, %r305, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r328, %r327, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r387, 1;
	cvt.rzi.s32.f32 	%r400, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r420, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r291, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r292, %r289, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r306, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r328, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r388, %r386, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r401, %r400, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r421, %r420, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r293, %r292, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r307, %r305, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r329, %r327, 2;
	setp.eq.s32 	%p145, %r388, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r389, %r386, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r401, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r421, 1;
	setp.eq.s32 	%p44, %r293, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r307, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r308, %r305, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r329, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r330, %r327, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r390, %r389, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r402, %r400, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r422, %r420, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r309, %r308, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r331, %r330, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r390, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r402, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r403, %r400, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r422, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r423, %r420, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r309, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r331, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r404, %r403, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r424, %r423, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r282, %f238;
	mov.b32 	%r285, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r404, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r424, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r281, %r285, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r379, %f500;
	mov.b32 	%r382, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r285, %r282;
	// end inline asm
	mov.b32 	%r320, %f344;
	mov.b32 	%r319, %f17;
	mov.b32 	%r323, %f341;
	mov.b32 	%r322, %f16;
	mov.b32 	%r366, %f75;
	mov.b32 	%r367, %f77;
	mov.b32 	%r369, %f76;
	mov.b32 	%r370, %f78;
	xor.b32  	%r378, %r382, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r318, %r320, %r319;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r321, %r323, %r322;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r367, %r366;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r368, %r370, %r369;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r378;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r380, %r382, %r379;
	// end inline asm
	mov.b32 	%r413, %f602;
	mov.b32 	%r412, %f95;
	mov.b32 	%r416, %f599;
	mov.b32 	%r415, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	mov.b32 	%r454, %f147;
	mov.b32 	%r455, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r453, %r455, %r454;
	// end inline asm
	mov.b32 	%r457, %f148;
	mov.b32 	%r458, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r456, %r458, %r457;
	// end inline asm
	shl.b32 	%r471, %r5, 6;
	and.b32  	%r472, %r471, 192;
	and.b32  	%r473, %r129, 1;
	shr.u32 	%r474, %r5, 3;
	and.b32  	%r475, %r474, 2;
	or.b32  	%r476, %r473, %r475;
	shl.b32 	%r477, %r476, 4;
	bfe.u32 	%r478, %r5, 3, 1;
	shl.b32 	%r479, %r1, 1;
	and.b32  	%r480, %r479, 14;
	or.b32  	%r481, %r478, %r480;
	or.b32  	%r482, %r477, %r472;
	or.b32  	%r483, %r482, %r481;
	or.b32  	%r484, %r483, %r4;
	mul.wide.u32 	%rd75, %r484, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r154, [%rd76];
	ld.global.u32 	%r155, [%rd76+1024];
	shl.b32 	%r485, %r251, 13;
	shl.b32 	%r486, %r255, 7;
	add.s32 	%r156, %r486, %r485;
	shl.b32 	%r487, %r3, 7;
	shl.b32 	%r488, %r5, 2;
	or.b32  	%r157, %r488, %r487;
	and.b32  	%r158, %r5, 16;
	shr.u32 	%r489, %r5, 4;
	and.b32  	%r490, %r141, 30;
	or.b32  	%r491, %r490, %r489;
	mul.lo.s32 	%r492, %r491, 257;
	shr.u32 	%r493, %r1, 3;
	and.b32  	%r494, %r2, 224;
	mad.lo.s32 	%r495, %r493, 257, %r494;
	or.b32  	%r496, %r493, 2;
	mad.lo.s32 	%r497, %r496, 257, %r494;
	or.b32  	%r498, %r493, 4;
	mad.lo.s32 	%r499, %r498, 257, %r494;
	or.b32  	%r500, %r493, 6;
	mad.lo.s32 	%r501, %r500, 257, %r494;
	or.b32  	%r502, %r493, 8;
	mad.lo.s32 	%r503, %r502, 257, %r494;
	or.b32  	%r504, %r493, 10;
	mad.lo.s32 	%r505, %r504, 257, %r494;
	or.b32  	%r506, %r493, 12;
	mad.lo.s32 	%r507, %r506, 257, %r494;
	or.b32  	%r508, %r493, 14;
	mad.lo.s32 	%r509, %r508, 257, %r494;
	or.b32  	%r510, %r493, 16;
	mad.lo.s32 	%r511, %r510, 257, %r494;
	or.b32  	%r512, %r493, 18;
	mad.lo.s32 	%r513, %r512, 257, %r494;
	or.b32  	%r514, %r493, 20;
	mad.lo.s32 	%r515, %r514, 257, %r494;
	or.b32  	%r516, %r493, 22;
	mad.lo.s32 	%r517, %r516, 257, %r494;
	or.b32  	%r518, %r493, 24;
	mad.lo.s32 	%r519, %r518, 257, %r494;
	or.b32  	%r520, %r493, 26;
	mad.lo.s32 	%r521, %r520, 257, %r494;
	or.b32  	%r522, %r493, 28;
	mad.lo.s32 	%r523, %r522, 257, %r494;
	or.b32  	%r524, %r493, 30;
	mad.lo.s32 	%r525, %r524, 257, %r494;
	mul.lo.s32 	%r526, %r128, 2184;
	mad.lo.s32 	%r527, %r476, 546, %r526;
	mad.lo.s32 	%r528, %r481, 33, %r527;
	setp.lt.u32 	%p233, %r5, 4;
	setp.eq.s32 	%p234, %r129, 4;
	setp.eq.s32 	%p235, %r129, 5;
	bfe.s32 	%r529, %r1, 1, 1;
	and.b32  	%r530, %r529, 1032;
	bfe.s32 	%r531, %r5, 3, 1;
	and.b32  	%r532, %r5, 8;
	setp.eq.s32 	%p236, %r532, 0;
	and.b32  	%r533, %r531, 4144;
	mul.lo.s32 	%r534, %r493, 258;
	and.b32  	%r535, %r488, 12;
	and.b32  	%r536, %r1, 1;
	neg.s32 	%r537, %r536;
	setp.eq.b32 	%p237, %r536, 1;
	and.b32  	%r538, %r537, 2064;
	bfe.s32 	%r539, %r1, 2, 1;
	and.b32  	%r540, %r1, 4;
	setp.eq.s32 	%p238, %r540, 0;
	and.b32  	%r541, %r539, 516;
	or.b32  	%r542, %r476, %r530;
	add.s32 	%r543, %r535, %r534;
	add.s32 	%r544, %r543, %r533;
	add.s32 	%r545, %r544, %r538;
	add.s32 	%r546, %r545, %r541;
	add.s32 	%r547, %r546, %r542;
	mul.wide.u32 	%rd77, %r547, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	cvt.u64.u32 	%rd79, %r542;
	selp.b64 	%rd80, 0, 516, %p238;
	selp.b64 	%rd81, 2064, 0, %p237;
	selp.b64 	%rd82, 0, 4144, %p236;
	cvt.u64.u32 	%rd83, %r535;
	cvt.u64.u32 	%rd84, %r534;
	add.s64 	%rd85, %rd84, %rd83;
	add.s64 	%rd86, %rd85, %rd82;
	add.s64 	%rd87, %rd86, %rd81;
	add.s64 	%rd88, %rd87, %rd80;
	add.s64 	%rd89, %rd88, %rd79;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd8, %rd78, %rd90;
	shl.b32 	%r548, %r253, 20;
	shl.b32 	%r549, %r257, 9;
	add.s32 	%r550, %r549, %r548;
	or.b32  	%r159, %r158, %r2;
	and.b32  	%r160, %r5, 15;
	cvt.s64.s32 	%rd9, %r550;
	add.s32 	%r551, %r1, %r492;
	mul.wide.u32 	%rd91, %r551, 4;
	add.s64 	%rd10, %rd78, %rd91;
	cvt.u64.u32 	%rd92, %r1;
	cvt.u64.u32 	%rd11, %r492;
	add.s64 	%rd93, %rd11, %rd92;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd12, %rd78, %rd94;
	add.s32 	%r552, %r495, %r5;
	mul.wide.u32 	%rd95, %r552, 4;
	add.s64 	%rd13, %rd78, %rd95;
	add.s32 	%r553, %r497, %r5;
	mul.wide.u32 	%rd96, %r553, 4;
	add.s64 	%rd14, %rd78, %rd96;
	add.s32 	%r554, %r499, %r5;
	mul.wide.u32 	%rd97, %r554, 4;
	add.s64 	%rd15, %rd78, %rd97;
	add.s32 	%r555, %r501, %r5;
	mul.wide.u32 	%rd98, %r555, 4;
	add.s64 	%rd16, %rd78, %rd98;
	add.s32 	%r556, %r503, %r5;
	mul.wide.u32 	%rd99, %r556, 4;
	add.s64 	%rd17, %rd78, %rd99;
	add.s32 	%r557, %r505, %r5;
	mul.wide.u32 	%rd100, %r557, 4;
	add.s64 	%rd18, %rd78, %rd100;
	add.s32 	%r558, %r507, %r5;
	mul.wide.u32 	%rd101, %r558, 4;
	add.s64 	%rd19, %rd78, %rd101;
	add.s32 	%r559, %r509, %r5;
	mul.wide.u32 	%rd102, %r559, 4;
	add.s64 	%rd20, %rd78, %rd102;
	add.s32 	%r560, %r511, %r5;
	mul.wide.u32 	%rd103, %r560, 4;
	add.s64 	%rd21, %rd78, %rd103;
	add.s32 	%r561, %r513, %r5;
	mul.wide.u32 	%rd104, %r561, 4;
	add.s64 	%rd22, %rd78, %rd104;
	add.s32 	%r562, %r515, %r5;
	mul.wide.u32 	%rd105, %r562, 4;
	add.s64 	%rd23, %rd78, %rd105;
	add.s32 	%r563, %r517, %r5;
	mul.wide.u32 	%rd106, %r563, 4;
	add.s64 	%rd24, %rd78, %rd106;
	add.s32 	%r564, %r519, %r5;
	mul.wide.u32 	%rd107, %r564, 4;
	add.s64 	%rd25, %rd78, %rd107;
	add.s32 	%r565, %r521, %r5;
	mul.wide.u32 	%rd108, %r565, 4;
	add.s64 	%rd26, %rd78, %rd108;
	add.s32 	%r566, %r523, %r5;
	mul.wide.u32 	%rd109, %r566, 4;
	add.s64 	%rd27, %rd78, %rd109;
	add.s32 	%r567, %r525, %r5;
	mul.wide.u32 	%rd110, %r567, 4;
	add.s64 	%rd28, %rd78, %rd110;
	add.s32 	%r568, %r528, %r493;
	mul.wide.u32 	%rd111, %r568, 4;
	add.s64 	%rd29, %rd78, %rd111;
	add.s32 	%r569, %r528, %r496;
	mul.wide.u32 	%rd112, %r569, 4;
	add.s64 	%rd30, %rd78, %rd112;
	add.s32 	%r570, %r528, %r498;
	mul.wide.u32 	%rd113, %r570, 4;
	add.s64 	%rd31, %rd78, %rd113;
	add.s32 	%r571, %r528, %r500;
	mul.wide.u32 	%rd114, %r571, 4;
	add.s64 	%rd32, %rd78, %rd114;
	add.s32 	%r572, %r528, %r502;
	mul.wide.u32 	%rd115, %r572, 4;
	add.s64 	%rd33, %rd78, %rd115;
	add.s32 	%r573, %r528, %r504;
	mul.wide.u32 	%rd116, %r573, 4;
	add.s64 	%rd34, %rd78, %rd116;
	add.s32 	%r574, %r528, %r506;
	mul.wide.u32 	%rd117, %r574, 4;
	add.s64 	%rd35, %rd78, %rd117;
	add.s32 	%r575, %r528, %r508;
	mul.wide.u32 	%rd118, %r575, 4;
	add.s64 	%rd36, %rd78, %rd118;
	add.s32 	%r576, %r528, %r510;
	mul.wide.u32 	%rd119, %r576, 4;
	add.s64 	%rd37, %rd78, %rd119;
	add.s32 	%r577, %r528, %r512;
	mul.wide.u32 	%rd120, %r577, 4;
	add.s64 	%rd38, %rd78, %rd120;
	add.s32 	%r578, %r528, %r514;
	mul.wide.u32 	%rd121, %r578, 4;
	add.s64 	%rd39, %rd78, %rd121;
	add.s32 	%r579, %r528, %r516;
	mul.wide.u32 	%rd122, %r579, 4;
	add.s64 	%rd40, %rd78, %rd122;
	add.s32 	%r580, %r528, %r518;
	mul.wide.u32 	%rd123, %r580, 4;
	add.s64 	%rd41, %rd78, %rd123;
	add.s32 	%r581, %r528, %r520;
	mul.wide.u32 	%rd124, %r581, 4;
	add.s64 	%rd42, %rd78, %rd124;
	add.s32 	%r582, %r528, %r522;
	mul.wide.u32 	%rd125, %r582, 4;
	add.s64 	%rd43, %rd78, %rd125;
	add.s32 	%r583, %r528, %r524;
	mul.wide.u32 	%rd126, %r583, 4;
	add.s64 	%rd44, %rd78, %rd126;
	add.s32 	%r584, %r129, -1;
	setp.lt.u32 	%p239, %r584, 3;
	or.pred  	%p240, %p233, %p239;
	or.pred  	%p241, %p240, %p234;
	and.b32  	%r585, %r5, 24;
	setp.eq.s32 	%p242, %r585, 24;
	or.pred  	%p243, %p235, %p242;
	selp.b32 	%r161, 1145324612, -286331154, %p240;
	or.pred  	%p1, %p241, %p243;
	add.s32 	%r586, %r547, 32;
	mul.wide.u32 	%rd127, %r586, 4;
	add.s64 	%rd45, %rd78, %rd127;
	add.s32 	%r587, %r547, 48;
	mul.wide.u32 	%rd128, %r587, 4;
	add.s64 	%rd46, %rd78, %rd128;
	add.s32 	%r588, %r547, 64;
	mul.wide.u32 	%rd129, %r588, 4;
	add.s64 	%rd47, %rd78, %rd129;
	add.s32 	%r589, %r547, 80;
	mul.wide.u32 	%rd130, %r589, 4;
	add.s64 	%rd48, %rd78, %rd130;
	add.s32 	%r590, %r547, 96;
	mul.wide.u32 	%rd131, %r590, 4;
	add.s64 	%rd49, %rd78, %rd131;
	add.s32 	%r591, %r547, 112;
	mul.wide.u32 	%rd132, %r591, 4;
	add.s64 	%rd50, %rd78, %rd132;
	add.s32 	%r592, %r547, 128;
	mul.wide.u32 	%rd133, %r592, 4;
	add.s64 	%rd51, %rd78, %rd133;
	add.s32 	%r593, %r547, 144;
	mul.wide.u32 	%rd134, %r593, 4;
	add.s64 	%rd52, %rd78, %rd134;
	add.s32 	%r594, %r547, 160;
	mul.wide.u32 	%rd135, %r594, 4;
	add.s64 	%rd53, %rd78, %rd135;
	add.s32 	%r595, %r547, 176;
	mul.wide.u32 	%rd136, %r595, 4;
	add.s64 	%rd54, %rd78, %rd136;
	add.s32 	%r596, %r547, 192;
	mul.wide.u32 	%rd137, %r596, 4;
	add.s64 	%rd55, %rd78, %rd137;
	add.s32 	%r597, %r547, 208;
	mul.wide.u32 	%rd138, %r597, 4;
	add.s64 	%rd56, %rd78, %rd138;
	add.s32 	%r598, %r547, 224;
	mul.wide.u32 	%rd139, %r598, 4;
	add.s64 	%rd57, %rd78, %rd139;
	add.s32 	%r599, %r547, 240;
	mul.wide.u32 	%rd140, %r599, 4;
	add.s64 	%rd58, %rd78, %rd140;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p245, %r158, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3407, %r89;
	mov.u32 	%r3408, %r89;
	mov.u32 	%r3409, %r89;
	bra.uni 	$L__BB0_191;
$L__BB0_162:                            // %L30809
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r127, %r89, 64;
	setp.ne.s32 	%p316, %r89, 448;
	mov.u32 	%r89, %r127;
	@%p316 bra 	$L__BB0_191;
	bra.uni 	$L__BB0_163;
$L__BB0_191:                            // %L1610
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_209 Depth 2
                                        //     Child Loop BB0_154 Depth 2
	add.s32 	%r600, %r89, %r251;
	setp.lt.s32 	%p244, %r600, %r252;
	@%p244 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_163;
$L__BB0_192:                            // %pass728
                                        //   in Loop: Header=BB0_191 Depth=1
	cvt.u32.u64 	%r793, %rd11;
	or.b32  	%r794, %r89, %r1;
	shl.b32 	%r795, %r794, 13;
	and.b32  	%r796, %r795, 3792896;
	or.b32  	%r797, %r157, %r796;
	add.s32 	%r798, %r156, %r797;
	shr.s32 	%r799, %r798, 31;
	shr.u32 	%r800, %r799, 10;
	add.s32 	%r801, %r798, %r800;
	shr.s32 	%r802, %r801, 22;
	setp.lt.s32 	%p246, %r798, 0;
	and.b32  	%r803, %r801, -4194304;
	setp.ne.s32 	%p247, %r803, %r798;
	and.pred  	%p248, %p246, %p247;
	selp.u32 	%r804, 1, 0, %p248;
	sub.s32 	%r805, %r804, %r802;
	shl.b32 	%r806, %r805, 22;
	add.s32 	%r807, %r806, %r798;
	mul.wide.s32 	%rd141, %r807, 4;
	add.s64 	%rd142, %rd3, %rd141;
	ld.global.v4.u32 	{%r808, %r809, %r810, %r811}, [%rd142];
	or.b32  	%r812, %r794, 16;
	shl.b32 	%r813, %r812, 13;
	and.b32  	%r814, %r813, 3923968;
	or.b32  	%r815, %r157, %r814;
	add.s32 	%r816, %r156, %r815;
	shr.s32 	%r817, %r816, 31;
	shr.u32 	%r818, %r817, 10;
	add.s32 	%r819, %r816, %r818;
	shr.s32 	%r820, %r819, 22;
	setp.lt.s32 	%p249, %r816, 0;
	and.b32  	%r821, %r819, -4194304;
	setp.ne.s32 	%p250, %r821, %r816;
	and.pred  	%p251, %p249, %p250;
	selp.u32 	%r822, 1, 0, %p251;
	sub.s32 	%r823, %r822, %r820;
	shl.b32 	%r824, %r823, 22;
	add.s32 	%r825, %r824, %r816;
	mul.wide.s32 	%rd143, %r825, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.global.v4.u32 	{%r826, %r827, %r828, %r829}, [%rd144];
	and.b32  	%r830, %r89, 448;
	or.b32  	%r831, %r1, %r830;
	shl.b32 	%r832, %r831, 13;
	or.b32  	%r833, %r832, %r157;
	or.b32  	%r834, %r833, 262144;
	add.s32 	%r835, %r156, %r834;
	shr.s32 	%r836, %r835, 31;
	shr.u32 	%r837, %r836, 10;
	add.s32 	%r838, %r835, %r837;
	shr.s32 	%r839, %r838, 22;
	setp.lt.s32 	%p252, %r835, 0;
	and.b32  	%r840, %r838, -4194304;
	setp.ne.s32 	%p253, %r840, %r835;
	and.pred  	%p254, %p252, %p253;
	selp.u32 	%r841, 1, 0, %p254;
	sub.s32 	%r842, %r841, %r839;
	shl.b32 	%r843, %r842, 22;
	add.s32 	%r844, %r843, %r835;
	mul.wide.s32 	%rd145, %r844, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r845, %r846, %r847, %r848}, [%rd146];
	or.b32  	%r849, %r833, 393216;
	add.s32 	%r850, %r156, %r849;
	shr.s32 	%r851, %r850, 31;
	shr.u32 	%r852, %r851, 10;
	add.s32 	%r853, %r850, %r852;
	shr.s32 	%r854, %r853, 22;
	setp.lt.s32 	%p255, %r850, 0;
	and.b32  	%r855, %r853, -4194304;
	setp.ne.s32 	%p256, %r855, %r850;
	and.pred  	%p257, %p255, %p256;
	selp.u32 	%r856, 1, 0, %p257;
	sub.s32 	%r857, %r856, %r854;
	shl.b32 	%r858, %r857, 22;
	add.s32 	%r859, %r858, %r850;
	mul.wide.s32 	%rd147, %r859, 4;
	add.s64 	%rd148, %rd3, %rd147;
	ld.global.v4.u32 	{%r860, %r861, %r862, %r863}, [%rd148];
	selp.b32 	%r864, %r810, %r808, %p245;
	shfl.sync.bfly.b32	%r865, %r864, 16, 31, -1;
	selp.b32 	%r603, %r808, %r865, %p245;
	selp.b32 	%r608, %r865, %r810, %p245;
	selp.b32 	%r866, %r811, %r809, %p245;
	shfl.sync.bfly.b32	%r867, %r866, 16, 31, -1;
	selp.b32 	%r611, %r809, %r867, %p245;
	selp.b32 	%r616, %r867, %r811, %p245;
	selp.b32 	%r868, %r828, %r826, %p245;
	shfl.sync.bfly.b32	%r869, %r868, 16, 31, -1;
	selp.b32 	%r619, %r826, %r869, %p245;
	selp.b32 	%r624, %r869, %r828, %p245;
	selp.b32 	%r870, %r829, %r827, %p245;
	shfl.sync.bfly.b32	%r871, %r870, 16, 31, -1;
	selp.b32 	%r627, %r827, %r871, %p245;
	selp.b32 	%r632, %r871, %r829, %p245;
	selp.b32 	%r872, %r847, %r845, %p245;
	shfl.sync.bfly.b32	%r873, %r872, 16, 31, -1;
	selp.b32 	%r635, %r845, %r873, %p245;
	selp.b32 	%r640, %r873, %r847, %p245;
	selp.b32 	%r874, %r848, %r846, %p245;
	shfl.sync.bfly.b32	%r875, %r874, 16, 31, -1;
	selp.b32 	%r643, %r846, %r875, %p245;
	selp.b32 	%r648, %r875, %r848, %p245;
	selp.b32 	%r876, %r862, %r860, %p245;
	shfl.sync.bfly.b32	%r877, %r876, 16, 31, -1;
	selp.b32 	%r651, %r860, %r877, %p245;
	selp.b32 	%r656, %r877, %r862, %p245;
	selp.b32 	%r878, %r863, %r861, %p245;
	shfl.sync.bfly.b32	%r879, %r878, 16, 31, -1;
	selp.b32 	%r659, %r861, %r879, %p245;
	selp.b32 	%r664, %r879, %r863, %p245;
	shl.b32 	%r604, %r608, 4;
	mov.u32 	%r602, 252645135;
	// begin inline asm
	lop3.b32 %r666, %r602, %r603, %r604, 202;
	// end inline asm
	shr.u32 	%r607, %r603, 4;
	// begin inline asm
	lop3.b32 %r682, %r602, %r607, %r608, 202;
	// end inline asm
	shl.b32 	%r612, %r616, 4;
	// begin inline asm
	lop3.b32 %r674, %r602, %r611, %r612, 202;
	// end inline asm
	shr.u32 	%r615, %r611, 4;
	// begin inline asm
	lop3.b32 %r690, %r602, %r615, %r616, 202;
	// end inline asm
	shl.b32 	%r620, %r624, 4;
	// begin inline asm
	lop3.b32 %r698, %r602, %r619, %r620, 202;
	// end inline asm
	shr.u32 	%r623, %r619, 4;
	// begin inline asm
	lop3.b32 %r714, %r602, %r623, %r624, 202;
	// end inline asm
	shl.b32 	%r628, %r632, 4;
	// begin inline asm
	lop3.b32 %r706, %r602, %r627, %r628, 202;
	// end inline asm
	shr.u32 	%r631, %r627, 4;
	// begin inline asm
	lop3.b32 %r722, %r602, %r631, %r632, 202;
	// end inline asm
	shl.b32 	%r636, %r640, 4;
	// begin inline asm
	lop3.b32 %r667, %r602, %r635, %r636, 202;
	// end inline asm
	shr.u32 	%r639, %r635, 4;
	// begin inline asm
	lop3.b32 %r683, %r602, %r639, %r640, 202;
	// end inline asm
	shl.b32 	%r644, %r648, 4;
	// begin inline asm
	lop3.b32 %r675, %r602, %r643, %r644, 202;
	// end inline asm
	shr.u32 	%r647, %r643, 4;
	// begin inline asm
	lop3.b32 %r691, %r602, %r647, %r648, 202;
	// end inline asm
	shl.b32 	%r652, %r656, 4;
	// begin inline asm
	lop3.b32 %r699, %r602, %r651, %r652, 202;
	// end inline asm
	shr.u32 	%r655, %r651, 4;
	// begin inline asm
	lop3.b32 %r715, %r602, %r655, %r656, 202;
	// end inline asm
	shl.b32 	%r660, %r664, 4;
	// begin inline asm
	lop3.b32 %r707, %r602, %r659, %r660, 202;
	// end inline asm
	shr.u32 	%r663, %r659, 4;
	// begin inline asm
	lop3.b32 %r723, %r602, %r663, %r664, 202;
	// end inline asm
	mov.u32 	%r668, 25152;
	// begin inline asm
	prmt.b32 %r730, %r666, %r667, %r668;
	// end inline asm
	mov.u32 	%r672, 29521;
	// begin inline asm
	prmt.b32 %r762, %r666, %r667, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r738, %r674, %r675, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r770, %r674, %r675, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r731, %r682, %r683, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r682, %r683, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r739, %r690, %r691, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r771, %r690, %r691, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r746, %r698, %r699, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r778, %r698, %r699, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r754, %r706, %r707, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r786, %r706, %r707, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r747, %r714, %r715, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r779, %r714, %r715, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r755, %r722, %r723, %r668;
	// end inline asm
	// begin inline asm
	prmt.b32 %r787, %r722, %r723, %r672;
	// end inline asm
	mov.u32 	%r732, 21520;
	// begin inline asm
	prmt.b32 %r729, %r730, %r731, %r732;
	// end inline asm
	mov.u32 	%r736, 30258;
	// begin inline asm
	prmt.b32 %r733, %r730, %r731, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r737, %r738, %r739, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r741, %r738, %r739, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r745, %r746, %r747, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r749, %r746, %r747, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r753, %r754, %r755, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r757, %r754, %r755, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r761, %r762, %r763, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r765, %r762, %r763, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r769, %r770, %r771, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r773, %r770, %r771, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r777, %r778, %r779, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r781, %r778, %r779, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r785, %r786, %r787, %r732;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r786, %r787, %r736;
	// end inline asm
	st.shared.u32 	[%rd10], %r729;
	st.shared.u32 	[%rd12+512], %r737;
	st.shared.u32 	[%rd12+256], %r733;
	st.shared.u32 	[%rd12+768], %r741;
	and.b32  	%r880, %r812, 31;
	add.s32 	%r881, %r880, %r793;
	mul.wide.u32 	%rd149, %r881, 4;
	add.s64 	%rd151, %rd78, %rd149;
	st.shared.u32 	[%rd151], %r745;
	cvt.u64.u32 	%rd152, %r880;
	add.s64 	%rd153, %rd11, %rd152;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd155, %rd78, %rd154;
	st.shared.u32 	[%rd155+512], %r753;
	st.shared.u32 	[%rd155+256], %r749;
	st.shared.u32 	[%rd155+768], %r757;
	st.shared.u32 	[%rd12+128], %r761;
	st.shared.u32 	[%rd12+640], %r769;
	st.shared.u32 	[%rd12+384], %r765;
	st.shared.u32 	[%rd12+896], %r773;
	st.shared.u32 	[%rd155+128], %r777;
	st.shared.u32 	[%rd155+640], %r785;
	st.shared.u32 	[%rd155+384], %r781;
	st.shared.u32 	[%rd155+896], %r789;
	bar.sync 	0;
	ld.shared.u32 	%r162, [%rd13];
	ld.shared.u32 	%r163, [%rd14];
	ld.shared.u32 	%r164, [%rd15];
	ld.shared.u32 	%r165, [%rd16];
	ld.shared.u32 	%r166, [%rd17];
	ld.shared.u32 	%r167, [%rd18];
	ld.shared.u32 	%r168, [%rd19];
	ld.shared.u32 	%r169, [%rd20];
	ld.shared.u32 	%r170, [%rd21];
	ld.shared.u32 	%r171, [%rd22];
	ld.shared.u32 	%r172, [%rd23];
	ld.shared.u32 	%r173, [%rd24];
	ld.shared.u32 	%r174, [%rd25];
	ld.shared.u32 	%r175, [%rd26];
	ld.shared.u32 	%r176, [%rd27];
	ld.shared.u32 	%r177, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r178, %r153, 0, 31, -1;
	shfl.sync.idx.b32	%r179, %r153, 1, 31, -1;
	shfl.sync.idx.b32	%r180, %r153, 2, 31, -1;
	shfl.sync.idx.b32	%r181, %r153, 3, 31, -1;
	shfl.sync.idx.b32	%r182, %r153, 4, 31, -1;
	shfl.sync.idx.b32	%r183, %r153, 5, 31, -1;
	shfl.sync.idx.b32	%r184, %r153, 6, 31, -1;
	shfl.sync.idx.b32	%r185, %r153, 7, 31, -1;
	shfl.sync.idx.b32	%r186, %r153, 8, 31, -1;
	shfl.sync.idx.b32	%r187, %r153, 9, 31, -1;
	shfl.sync.idx.b32	%r188, %r153, 10, 31, -1;
	shfl.sync.idx.b32	%r189, %r153, 11, 31, -1;
	shfl.sync.idx.b32	%r190, %r153, 12, 31, -1;
	shfl.sync.idx.b32	%r191, %r153, 13, 31, -1;
	shfl.sync.idx.b32	%r192, %r153, 14, 31, -1;
	shfl.sync.idx.b32	%r193, %r153, 15, 31, -1;
	setp.eq.s32 	%p258, %r178, 999999999;
	@%p258 bra 	$L__BB0_136;
// %bb.193:                             // %pass3083
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r882, %r178, %r5;
	mul.wide.s32 	%rd156, %r882, 4;
	add.s64 	%rd158, %rd78, %rd156;
	st.shared.u32 	[%rd158], %r162;
	setp.eq.s32 	%p259, %r179, 999999999;
	@%p259 bra 	$L__BB0_137;
// %bb.194:                             // %pass3151
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r883, %r179, %r5;
	mul.wide.s32 	%rd159, %r883, 4;
	add.s64 	%rd161, %rd78, %rd159;
	st.shared.u32 	[%rd161], %r163;
	setp.eq.s32 	%p260, %r180, 999999999;
	@%p260 bra 	$L__BB0_138;
// %bb.195:                             // %pass3219
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r884, %r180, %r5;
	mul.wide.s32 	%rd162, %r884, 4;
	add.s64 	%rd164, %rd78, %rd162;
	st.shared.u32 	[%rd164], %r164;
	setp.eq.s32 	%p261, %r181, 999999999;
	@%p261 bra 	$L__BB0_139;
// %bb.196:                             // %pass3287
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r885, %r181, %r5;
	mul.wide.s32 	%rd165, %r885, 4;
	add.s64 	%rd167, %rd78, %rd165;
	st.shared.u32 	[%rd167], %r165;
	setp.eq.s32 	%p262, %r182, 999999999;
	@%p262 bra 	$L__BB0_140;
// %bb.197:                             // %pass3355
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r886, %r182, %r5;
	mul.wide.s32 	%rd168, %r886, 4;
	add.s64 	%rd170, %rd78, %rd168;
	st.shared.u32 	[%rd170], %r166;
	setp.eq.s32 	%p263, %r183, 999999999;
	@%p263 bra 	$L__BB0_141;
// %bb.198:                             // %pass3423
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r887, %r183, %r5;
	mul.wide.s32 	%rd171, %r887, 4;
	add.s64 	%rd173, %rd78, %rd171;
	st.shared.u32 	[%rd173], %r167;
	setp.eq.s32 	%p264, %r184, 999999999;
	@%p264 bra 	$L__BB0_142;
// %bb.199:                             // %pass3491
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r888, %r184, %r5;
	mul.wide.s32 	%rd174, %r888, 4;
	add.s64 	%rd176, %rd78, %rd174;
	st.shared.u32 	[%rd176], %r168;
	setp.eq.s32 	%p265, %r185, 999999999;
	@%p265 bra 	$L__BB0_143;
// %bb.200:                             // %pass3559
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r889, %r185, %r5;
	mul.wide.s32 	%rd177, %r889, 4;
	add.s64 	%rd179, %rd78, %rd177;
	st.shared.u32 	[%rd179], %r169;
	setp.eq.s32 	%p266, %r186, 999999999;
	@%p266 bra 	$L__BB0_144;
// %bb.201:                             // %pass3627
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r890, %r186, %r5;
	mul.wide.s32 	%rd180, %r890, 4;
	add.s64 	%rd182, %rd78, %rd180;
	st.shared.u32 	[%rd182], %r170;
	setp.eq.s32 	%p267, %r187, 999999999;
	@%p267 bra 	$L__BB0_145;
// %bb.202:                             // %pass3695
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r891, %r187, %r5;
	mul.wide.s32 	%rd183, %r891, 4;
	add.s64 	%rd185, %rd78, %rd183;
	st.shared.u32 	[%rd185], %r171;
	setp.eq.s32 	%p268, %r188, 999999999;
	@%p268 bra 	$L__BB0_146;
// %bb.203:                             // %pass3763
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r892, %r188, %r5;
	mul.wide.s32 	%rd186, %r892, 4;
	add.s64 	%rd188, %rd78, %rd186;
	st.shared.u32 	[%rd188], %r172;
	setp.eq.s32 	%p269, %r189, 999999999;
	@%p269 bra 	$L__BB0_147;
// %bb.204:                             // %pass3831
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r893, %r189, %r5;
	mul.wide.s32 	%rd189, %r893, 4;
	add.s64 	%rd191, %rd78, %rd189;
	st.shared.u32 	[%rd191], %r173;
	setp.eq.s32 	%p270, %r190, 999999999;
	@%p270 bra 	$L__BB0_148;
// %bb.205:                             // %pass3899
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r894, %r190, %r5;
	mul.wide.s32 	%rd192, %r894, 4;
	add.s64 	%rd194, %rd78, %rd192;
	st.shared.u32 	[%rd194], %r174;
	setp.eq.s32 	%p271, %r191, 999999999;
	@%p271 bra 	$L__BB0_149;
// %bb.206:                             // %pass3967
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r895, %r191, %r5;
	mul.wide.s32 	%rd195, %r895, 4;
	add.s64 	%rd197, %rd78, %rd195;
	st.shared.u32 	[%rd197], %r175;
	setp.eq.s32 	%p272, %r192, 999999999;
	@%p272 bra 	$L__BB0_150;
// %bb.207:                             // %pass4035
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r896, %r192, %r5;
	mul.wide.s32 	%rd198, %r896, 4;
	add.s64 	%rd200, %rd78, %rd198;
	st.shared.u32 	[%rd200], %r176;
	setp.eq.s32 	%p273, %r193, 999999999;
	@%p273 bra 	$L__BB0_151;
// %bb.208:                             // %pass4103
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r898, %r193, %r5;
	mul.wide.s32 	%rd201, %r898, 4;
	add.s64 	%rd203, %rd78, %rd201;
	st.shared.u32 	[%rd203], %r177;
	bar.sync 	0;
	ld.shared.u32 	%r194, [%rd29];
	ld.shared.u32 	%r195, [%rd30];
	ld.shared.u32 	%r196, [%rd31];
	ld.shared.u32 	%r197, [%rd32];
	ld.shared.u32 	%r198, [%rd33];
	ld.shared.u32 	%r199, [%rd34];
	ld.shared.u32 	%r200, [%rd35];
	ld.shared.u32 	%r201, [%rd36];
	ld.shared.u32 	%r202, [%rd37];
	ld.shared.u32 	%r203, [%rd38];
	ld.shared.u32 	%r204, [%rd39];
	ld.shared.u32 	%r205, [%rd40];
	ld.shared.u32 	%r206, [%rd41];
	ld.shared.u32 	%r207, [%rd42];
	ld.shared.u32 	%r208, [%rd43];
	ld.shared.u32 	%r209, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3399, 16;
	bra.uni 	$L__BB0_209;
$L__BB0_152:                            // %L21553
                                        //   in Loop: Header=BB0_209 Depth=2
	bar.sync 	0;
	add.s32 	%r3399, %r3399, -8;
	setp.ne.s32 	%p294, %r3399, -16;
	@%p294 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_153;
$L__BB0_209:                            // %L12334
                                        //   Parent Loop BB0_191 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p274, %r3399, 16;
	selp.b32 	%r1291, %r194, 0, %p274;
	setp.eq.s32 	%p275, %r3399, 8;
	selp.b32 	%r1292, %r198, %r1291, %p275;
	setp.eq.s32 	%p276, %r3399, 0;
	selp.b32 	%r1293, %r202, %r1292, %p276;
	setp.eq.s32 	%p277, %r3399, -8;
	selp.b32 	%r1294, %r206, %r1293, %p277;
	selp.b32 	%r1295, %r195, 0, %p274;
	selp.b32 	%r1296, %r199, %r1295, %p275;
	selp.b32 	%r1297, %r203, %r1296, %p276;
	selp.b32 	%r1298, %r207, %r1297, %p277;
	selp.b32 	%r1299, %r196, 0, %p274;
	selp.b32 	%r1300, %r200, %r1299, %p275;
	selp.b32 	%r1301, %r204, %r1300, %p276;
	selp.b32 	%r1302, %r208, %r1301, %p277;
	selp.b32 	%r1303, %r197, 0, %p274;
	selp.b32 	%r1304, %r201, %r1303, %p275;
	selp.b32 	%r1305, %r205, %r1304, %p276;
	selp.b32 	%r1306, %r209, %r1305, %p277;
	// begin inline asm
	mov.b32 %r904, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r903, %r1294, -2004318072;
	mov.u32 	%r1040, 983055;
	// begin inline asm
	lop3.b32 %r901, %r1040, %r903, %r904, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r905, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r906, %r904, %r905;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r909, %r901, %r906;
	// end inline asm
	mov.u32 	%r1051, 15728880;
	// begin inline asm
	lop3.b32 %r912, %r1051, %r903, %r915, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r916, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r917, %r915, %r916;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r920, %r912, %r917;
	// end inline asm
	// begin inline asm
	mov.b32 %r950, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r961, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r949, %r1298, -2004318072;
	// begin inline asm
	lop3.b32 %r947, %r1040, %r949, %r950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r951, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r952, %r950, %r951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r955, %r947, %r952;
	// end inline asm
	// begin inline asm
	lop3.b32 %r958, %r1051, %r949, %r961, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r962, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r963, %r961, %r962;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r966, %r958, %r963;
	// end inline asm
	// begin inline asm
	mov.b32 %r996, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1007, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r995, %r1302, -2004318072;
	// begin inline asm
	lop3.b32 %r993, %r1040, %r995, %r996, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r997, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r998, %r996, %r997;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1001, %r993, %r998;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1004, %r1051, %r995, %r1007, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1008, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1009, %r1007, %r1008;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1012, %r1004, %r1009;
	// end inline asm
	// begin inline asm
	mov.b32 %r1042, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1053, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1041, %r1306, -2004318072;
	// begin inline asm
	lop3.b32 %r1039, %r1040, %r1041, %r1042, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1043, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1044, %r1042, %r1043;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1047, %r1039, %r1044;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1050, %r1051, %r1041, %r1053, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1054, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1055, %r1053, %r1054;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1058, %r1050, %r1055;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r909;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1083, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r920;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1086, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r955;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1089, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r966;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1092, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1001;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1095, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1012;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1098, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1047;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1101, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1058;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1104, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1162, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1107, %r1108}, {%r280, %r283}, {%r1083}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1114, %r1115}, {%r280, %r283}, {%r1086}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1121, %r1122}, {%r280, %r283}, {%r1089}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1128, %r1129}, {%r280, %r283}, {%r1092}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1135, %r1136}, {%r280, %r283}, {%r1095}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1142, %r1143}, {%r280, %r283}, {%r1098}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1149, %r1150}, {%r280, %r283}, {%r1101}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1156, %r1157}, {%r280, %r283}, {%r1104}, {%r1162, %r1162};
	// end inline asm
	@%p1 bra 	$L__BB0_211;
	bra.uni 	$L__BB0_210;
$L__BB0_211:                            // %pass5517
                                        //   in Loop: Header=BB0_209 Depth=2
	// begin inline asm
	neg.f16x2 %r1163, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1165, %r1163, %r1108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1168, %r318, %r1107, %r1165;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1172, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1174, %r1172, %r1115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1177, %r318, %r1114, %r1174;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1181, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1183, %r1181, %r1122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1186, %r318, %r1121, %r1183;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1190, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1192, %r1190, %r1129;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1195, %r318, %r1128, %r1192;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1199, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1201, %r1199, %r1136;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1204, %r318, %r1135, %r1201;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1208, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1210, %r1208, %r1143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1213, %r318, %r1142, %r1210;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1217, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1219, %r1217, %r1150;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1222, %r318, %r1149, %r1219;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1226, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1228, %r1226, %r1157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1231, %r318, %r1156, %r1228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1235, %r321, %r1107;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1238, %r318, %r1108, %r1235;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1242, %r321, %r1114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1245, %r318, %r1115, %r1242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1249, %r321, %r1121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1252, %r318, %r1122, %r1249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1256, %r321, %r1128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1259, %r318, %r1129, %r1256;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1263, %r321, %r1135;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1266, %r318, %r1136, %r1263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1270, %r321, %r1142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1273, %r318, %r1143, %r1270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1277, %r321, %r1149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1280, %r318, %r1150, %r1277;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1284, %r321, %r1156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1287, %r318, %r1157, %r1284;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1307, %r1308}, {%r365, %r368}, {%r1168, %r1238}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1316, %r1317}, {%r365, %r368}, {%r1177, %r1245}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1325, %r1326}, {%r365, %r368}, {%r1186, %r1252}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1334, %r1335}, {%r365, %r368}, {%r1195, %r1259}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1343, %r1344}, {%r365, %r368}, {%r1204, %r1266}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1352, %r1353}, {%r365, %r368}, {%r1213, %r1273}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1361, %r1362}, {%r365, %r368}, {%r1222, %r1280}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1370, %r1371}, {%r365, %r368}, {%r1231, %r1287}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1447, [%rd7];
	ld.shared.u32 	%r1454, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1464, %r1461}, {%r377, %r380}, {%r1447}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1473, %r1470}, {%r377, %r380}, {%r1454}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1457, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1459, %r1457, %r1461;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1462, %r411, %r1464, %r1459;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1466, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1468, %r1466, %r1470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1471, %r411, %r1473, %r1468;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1475, %r414, %r1464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1478, %r411, %r1461, %r1475;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1482, %r414, %r1473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r411, %r1470, %r1482;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1508, %r1511}, {%r453, %r456}, {%r1462, %r1478}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1515, %r1519}, {%r453, %r456}, {%r1471, %r1485}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1507, %r1508, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1510, %r1511, %r1511, %r1507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1514, %r1515, %r1515, %r1510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1518, %r1519, %r1519, %r1514;
	// end inline asm
	mov.u32 	%r1606, 626337109;
	// begin inline asm
	fma.rn.f16x2 %r1522, %r1606, %r1518, %r3409;
	// end inline asm
	ld.shared.u32 	%r1530, [%rd45];
	ld.shared.u32 	%r1537, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1547, %r1544}, {%r377, %r380}, {%r1530}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1556, %r1553}, {%r377, %r380}, {%r1537}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1540, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1542, %r1540, %r1544;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1545, %r411, %r1547, %r1542;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1549, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1551, %r1549, %r1553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1554, %r411, %r1556, %r1551;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1558, %r414, %r1547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1561, %r411, %r1544, %r1558;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1565, %r414, %r1556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1568, %r411, %r1553, %r1565;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1591, %r1594}, {%r453, %r456}, {%r1545, %r1561}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1598, %r1602}, {%r453, %r456}, {%r1554, %r1568}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1590, %r1591, %r1591;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1593, %r1594, %r1594, %r1590;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1597, %r1598, %r1598, %r1593;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1601, %r1602, %r1602, %r1597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3420, %r1606, %r1601, %r1522;
	// end inline asm
	add.s32 	%r3418, %r3407, 2;
	setp.ne.s32 	%p278, %r3418, 6;
	@%p278 bra 	$L__BB0_213;
// %bb.212:                             // %pass6491
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r1610, %r3408, 20;
	or.b32  	%r1611, %r1610, %r159;
	or.b32  	%r1612, %r1611, %r160;
	or.b32  	%r1613, %r1612, %r4;
	cvt.u64.u32 	%rd206, %r1613;
	add.s64 	%rd207, %rd206, %rd9;
	shr.u64 	%rd208, %rd207, 35;
	add.s64 	%rd209, %rd207, %rd208;
	shr.s64 	%rd210, %rd209, 29;
	setp.lt.s64 	%p279, %rd207, 0;
	and.b64  	%rd211, %rd209, -536870912;
	setp.ne.s64 	%p280, %rd211, %rd207;
	and.pred  	%p281, %p279, %p280;
	selp.u64 	%rd212, 1, 0, %p281;
	sub.s64 	%rd213, %rd212, %rd210;
	shl.b64 	%rd214, %rd213, 29;
	add.s64 	%rd215, %rd214, %rd207;
	shl.b64 	%rd216, %rd215, 2;
	add.s64 	%rd217, %rd4, %rd216;
	st.global.u32 	[%rd217], %r3420;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3418, 0;
	mov.u32 	%r3420, %r3418;
$L__BB0_213:                            // %pass6737
                                        //   in Loop: Header=BB0_209 Depth=2
	ld.shared.u32 	%r1618, [%rd47];
	ld.shared.u32 	%r1625, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1635, %r1632}, {%r377, %r380}, {%r1618}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1644, %r1641}, {%r377, %r380}, {%r1625}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1628, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1630, %r1628, %r1632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1633, %r411, %r1635, %r1630;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1637, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1639, %r1637, %r1641;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1642, %r411, %r1644, %r1639;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1646, %r414, %r1635;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r411, %r1632, %r1646;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1653, %r414, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1656, %r411, %r1641, %r1653;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1679, %r1682}, {%r453, %r456}, {%r1633, %r1649}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1686, %r1690}, {%r453, %r456}, {%r1642, %r1656}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1678, %r1679, %r1679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1681, %r1682, %r1682, %r1678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1685, %r1686, %r1686, %r1681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1689, %r1690, %r1690, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1693, %r1606, %r1689, %r3420;
	// end inline asm
	ld.shared.u32 	%r1701, [%rd49];
	ld.shared.u32 	%r1708, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1718, %r1715}, {%r377, %r380}, {%r1701}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1727, %r1724}, {%r377, %r380}, {%r1708}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1711, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1713, %r1711, %r1715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r411, %r1718, %r1713;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1720, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1722, %r1720, %r1724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1725, %r411, %r1727, %r1722;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1729, %r414, %r1718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1732, %r411, %r1715, %r1729;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1736, %r414, %r1727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1739, %r411, %r1724, %r1736;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1762, %r1765}, {%r453, %r456}, {%r1716, %r1732}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1769, %r1773}, {%r453, %r456}, {%r1725, %r1739}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1761, %r1762, %r1762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1764, %r1765, %r1765, %r1761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r1769, %r1769, %r1764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r1773, %r1773, %r1768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3423, %r1606, %r1772, %r1693;
	// end inline asm
	add.s32 	%r3421, %r3418, 2;
	setp.ne.s32 	%p282, %r3421, 6;
	@%p282 bra 	$L__BB0_215;
// %bb.214:                             // %pass7407
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r1781, %r3408, 20;
	or.b32  	%r1782, %r1781, %r159;
	or.b32  	%r1783, %r1782, %r160;
	or.b32  	%r1784, %r1783, %r4;
	cvt.u64.u32 	%rd218, %r1784;
	add.s64 	%rd219, %rd218, %rd9;
	shr.u64 	%rd220, %rd219, 35;
	add.s64 	%rd221, %rd219, %rd220;
	shr.s64 	%rd222, %rd221, 29;
	setp.lt.s64 	%p283, %rd219, 0;
	and.b64  	%rd223, %rd221, -536870912;
	setp.ne.s64 	%p284, %rd223, %rd219;
	and.pred  	%p285, %p283, %p284;
	selp.u64 	%rd224, 1, 0, %p285;
	sub.s64 	%rd225, %rd224, %rd222;
	shl.b64 	%rd226, %rd225, 29;
	add.s64 	%rd227, %rd226, %rd219;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd4, %rd228;
	st.global.u32 	[%rd229], %r3423;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3421, 0;
	mov.u32 	%r3423, %r3421;
$L__BB0_215:                            // %pass7653
                                        //   in Loop: Header=BB0_209 Depth=2
	ld.shared.u32 	%r1789, [%rd51];
	ld.shared.u32 	%r1796, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1806, %r1803}, {%r377, %r380}, {%r1789}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1815, %r1812}, {%r377, %r380}, {%r1796}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1799, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1801, %r1799, %r1803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r411, %r1806, %r1801;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1808, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1810, %r1808, %r1812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1813, %r411, %r1815, %r1810;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1817, %r414, %r1806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1820, %r411, %r1803, %r1817;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1824, %r414, %r1815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r411, %r1812, %r1824;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1850, %r1853}, {%r453, %r456}, {%r1804, %r1820}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1857, %r1861}, {%r453, %r456}, {%r1813, %r1827}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1849, %r1850, %r1850;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1852, %r1853, %r1853, %r1849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1856, %r1857, %r1857, %r1852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1860, %r1861, %r1861, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1864, %r1606, %r1860, %r3423;
	// end inline asm
	ld.shared.u32 	%r1872, [%rd53];
	ld.shared.u32 	%r1879, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1889, %r1886}, {%r377, %r380}, {%r1872}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1898, %r1895}, {%r377, %r380}, {%r1879}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1882, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r1882, %r1886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r411, %r1889, %r1884;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1891, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1893, %r1891, %r1895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1896, %r411, %r1898, %r1893;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1900, %r414, %r1889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1903, %r411, %r1886, %r1900;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1907, %r414, %r1898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1910, %r411, %r1895, %r1907;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1933, %r1936}, {%r453, %r456}, {%r1887, %r1903}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1940, %r1944}, {%r453, %r456}, {%r1896, %r1910}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1932, %r1933, %r1933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1935, %r1936, %r1936, %r1932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1939, %r1940, %r1940, %r1935;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r1944, %r1944, %r1939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3426, %r1606, %r1943, %r1864;
	// end inline asm
	add.s32 	%r3424, %r3421, 2;
	setp.ne.s32 	%p286, %r3424, 6;
	@%p286 bra 	$L__BB0_217;
// %bb.216:                             // %pass8323
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r1952, %r3408, 20;
	or.b32  	%r1953, %r1952, %r159;
	or.b32  	%r1954, %r1953, %r160;
	or.b32  	%r1955, %r1954, %r4;
	cvt.u64.u32 	%rd230, %r1955;
	add.s64 	%rd231, %rd230, %rd9;
	shr.u64 	%rd232, %rd231, 35;
	add.s64 	%rd233, %rd231, %rd232;
	shr.s64 	%rd234, %rd233, 29;
	setp.lt.s64 	%p287, %rd231, 0;
	and.b64  	%rd235, %rd233, -536870912;
	setp.ne.s64 	%p288, %rd235, %rd231;
	and.pred  	%p289, %p287, %p288;
	selp.u64 	%rd236, 1, 0, %p289;
	sub.s64 	%rd237, %rd236, %rd234;
	shl.b64 	%rd238, %rd237, 29;
	add.s64 	%rd239, %rd238, %rd231;
	shl.b64 	%rd240, %rd239, 2;
	add.s64 	%rd241, %rd4, %rd240;
	st.global.u32 	[%rd241], %r3426;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3424, 0;
	mov.u32 	%r3426, %r3424;
$L__BB0_217:                            // %pass8569
                                        //   in Loop: Header=BB0_209 Depth=2
	ld.shared.u32 	%r1960, [%rd55];
	ld.shared.u32 	%r1967, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1977, %r1974}, {%r377, %r380}, {%r1960}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1986, %r1983}, {%r377, %r380}, {%r1967}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1970, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1972, %r1970, %r1974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1975, %r411, %r1977, %r1972;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1979, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1981, %r1979, %r1983;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1984, %r411, %r1986, %r1981;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1988, %r414, %r1977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1991, %r411, %r1974, %r1988;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1995, %r414, %r1986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1998, %r411, %r1983, %r1995;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2021, %r2024}, {%r453, %r456}, {%r1975, %r1991}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2028, %r2032}, {%r453, %r456}, {%r1984, %r1998}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2020, %r2021, %r2021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2023, %r2024, %r2024, %r2020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2027, %r2028, %r2028, %r2023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2031, %r2032, %r2032, %r2027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2035, %r1606, %r2031, %r3426;
	// end inline asm
	ld.shared.u32 	%r2043, [%rd57];
	ld.shared.u32 	%r2050, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2060, %r2057}, {%r377, %r380}, {%r2043}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2069, %r2066}, {%r377, %r380}, {%r2050}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2053, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2055, %r2053, %r2057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2058, %r411, %r2060, %r2055;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2062, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2064, %r2062, %r2066;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2067, %r411, %r2069, %r2064;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2071, %r414, %r2060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2074, %r411, %r2057, %r2071;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2078, %r414, %r2069;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r411, %r2066, %r2078;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2104, %r2107}, {%r453, %r456}, {%r2058, %r2074}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2111, %r2115}, {%r453, %r456}, {%r2067, %r2081}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2103, %r2104, %r2104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2106, %r2107, %r2107, %r2103;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2110, %r2111, %r2111, %r2106;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2114, %r2115, %r2115, %r2110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3409, %r1606, %r2114, %r2035;
	// end inline asm
	add.s32 	%r3407, %r3424, 2;
	setp.ne.s32 	%p290, %r3407, 6;
	@%p290 bra 	$L__BB0_152;
// %bb.218:                             // %pass9239
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r2123, %r3408, 20;
	or.b32  	%r2124, %r2123, %r159;
	or.b32  	%r2125, %r2124, %r160;
	or.b32  	%r2126, %r2125, %r4;
	cvt.u64.u32 	%rd242, %r2126;
	add.s64 	%rd243, %rd242, %rd9;
	shr.u64 	%rd244, %rd243, 35;
	add.s64 	%rd245, %rd243, %rd244;
	shr.s64 	%rd246, %rd245, 29;
	setp.lt.s64 	%p291, %rd243, 0;
	and.b64  	%rd247, %rd245, -536870912;
	setp.ne.s64 	%p292, %rd247, %rd243;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd248, 1, 0, %p293;
	sub.s64 	%rd249, %rd248, %rd246;
	shl.b64 	%rd250, %rd249, 29;
	add.s64 	%rd251, %rd250, %rd243;
	shl.b64 	%rd252, %rd251, 2;
	add.s64 	%rd253, %rd4, %rd252;
	st.global.u32 	[%rd253], %r3409;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3407, 0;
	mov.u32 	%r3409, %r3407;
	bra.uni 	$L__BB0_152;
$L__BB0_153:                            // %L21574.preheader
                                        //   in Loop: Header=BB0_191 Depth=1
	mov.u32 	%r3406, 16;
	bra.uni 	$L__BB0_154;
$L__BB0_161:                            // %L30793
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	add.s32 	%r3406, %r3406, -8;
	setp.ne.s32 	%p315, %r3406, -16;
	@%p315 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_162;
$L__BB0_154:                            // %L21574
                                        //   Parent Loop BB0_191 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p295, %r3406, 16;
	selp.b32 	%r2822, %r194, 0, %p295;
	setp.eq.s32 	%p296, %r3406, 8;
	selp.b32 	%r2823, %r198, %r2822, %p296;
	setp.eq.s32 	%p297, %r3406, 0;
	selp.b32 	%r2824, %r202, %r2823, %p297;
	setp.eq.s32 	%p298, %r3406, -8;
	selp.b32 	%r2825, %r206, %r2824, %p298;
	selp.b32 	%r2826, %r195, 0, %p295;
	selp.b32 	%r2827, %r199, %r2826, %p296;
	selp.b32 	%r2828, %r203, %r2827, %p297;
	selp.b32 	%r2829, %r207, %r2828, %p298;
	selp.b32 	%r2830, %r196, 0, %p295;
	selp.b32 	%r2831, %r200, %r2830, %p296;
	selp.b32 	%r2832, %r204, %r2831, %p297;
	selp.b32 	%r2833, %r208, %r2832, %p298;
	selp.b32 	%r2834, %r197, 0, %p295;
	selp.b32 	%r2835, %r201, %r2834, %p296;
	selp.b32 	%r2836, %r205, %r2835, %p297;
	selp.b32 	%r2837, %r209, %r2836, %p298;
	// begin inline asm
	mov.b32 %r2155, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2166, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2838, %r2825, 8;
	xor.b32  	%r2165, %r2838, 8947848;
	// begin inline asm
	lop3.b32 %r2152, %r1040, %r2165, %r2155, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2156, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2157, %r2155, %r2156;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2160, %r2152, %r2157;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2163, %r1051, %r2165, %r2166, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2167, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2168, %r2166, %r2167;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2171, %r2163, %r2168;
	// end inline asm
	// begin inline asm
	mov.b32 %r2201, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2212, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2839, %r2829, 8;
	xor.b32  	%r2211, %r2839, 8947848;
	// begin inline asm
	lop3.b32 %r2198, %r1040, %r2211, %r2201, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2202, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2203, %r2201, %r2202;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2206, %r2198, %r2203;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2209, %r1051, %r2211, %r2212, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2213, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2214, %r2212, %r2213;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2217, %r2209, %r2214;
	// end inline asm
	// begin inline asm
	mov.b32 %r2247, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2258, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2840, %r2833, 8;
	xor.b32  	%r2257, %r2840, 8947848;
	// begin inline asm
	lop3.b32 %r2244, %r1040, %r2257, %r2247, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2248, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2249, %r2247, %r2248;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2252, %r2244, %r2249;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2255, %r1051, %r2257, %r2258, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2259, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2260, %r2258, %r2259;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2263, %r2255, %r2260;
	// end inline asm
	// begin inline asm
	mov.b32 %r2293, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2304, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2841, %r2837, 8;
	xor.b32  	%r2303, %r2841, 8947848;
	// begin inline asm
	lop3.b32 %r2290, %r1040, %r2303, %r2293, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2294, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2295, %r2293, %r2294;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2298, %r2290, %r2295;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2301, %r1051, %r2303, %r2304, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2305, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2306, %r2304, %r2305;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2309, %r2301, %r2306;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2160;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2312, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2171;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2315, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2206;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2318, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2217;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2321, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2252;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2324, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2263;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2327, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2298;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2330, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2309;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2333, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2399, %r2396}, {%r280, %r283}, {%r2312}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2408, %r2405}, {%r280, %r283}, {%r2315}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2417, %r2414}, {%r280, %r283}, {%r2318}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2426, %r2423}, {%r280, %r283}, {%r2321}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2435, %r2432}, {%r280, %r283}, {%r2324}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2444, %r2441}, {%r280, %r283}, {%r2327}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2453, %r2450}, {%r280, %r283}, {%r2330}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2462, %r2459}, {%r280, %r283}, {%r2333}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2392, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2394, %r2392, %r2396;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2397, %r318, %r2399, %r2394;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2401, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2403, %r2401, %r2405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2406, %r318, %r2408, %r2403;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2410, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2412, %r2410, %r2414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2415, %r318, %r2417, %r2412;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2419, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2421, %r2419, %r2423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2424, %r318, %r2426, %r2421;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2428, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2430, %r2428, %r2432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2433, %r318, %r2435, %r2430;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2437, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2439, %r2437, %r2441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2442, %r318, %r2444, %r2439;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2446, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2448, %r2446, %r2450;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2451, %r318, %r2453, %r2448;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2455, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2457, %r2455, %r2459;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2460, %r318, %r2462, %r2457;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2464, %r321, %r2399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2467, %r318, %r2396, %r2464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2471, %r321, %r2408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2474, %r318, %r2405, %r2471;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2478, %r321, %r2417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2481, %r318, %r2414, %r2478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2485, %r321, %r2426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2488, %r318, %r2423, %r2485;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2492, %r321, %r2435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2495, %r318, %r2432, %r2492;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2499, %r321, %r2444;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2502, %r318, %r2441, %r2499;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2506, %r321, %r2453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2509, %r318, %r2450, %r2506;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2513, %r321, %r2462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2516, %r318, %r2459, %r2513;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2520, %r2521}, {%r365, %r368}, {%r2397, %r2467}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2529, %r2530}, {%r365, %r368}, {%r2406, %r2474}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2538, %r2539}, {%r365, %r368}, {%r2415, %r2481}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2547, %r2548}, {%r365, %r368}, {%r2424, %r2488}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2556, %r2557}, {%r365, %r368}, {%r2433, %r2495}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2565, %r2566}, {%r365, %r368}, {%r2442, %r2502}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2574, %r2575}, {%r365, %r368}, {%r2451, %r2509}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2583, %r2584}, {%r365, %r368}, {%r2460, %r2516}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2660, [%rd7];
	ld.shared.u32 	%r2667, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2677, %r2674}, {%r377, %r380}, {%r2660}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2686, %r2683}, {%r377, %r380}, {%r2667}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2670, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2672, %r2670, %r2674;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2675, %r411, %r2677, %r2672;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2679, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2681, %r2679, %r2683;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2684, %r411, %r2686, %r2681;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2688, %r414, %r2677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2691, %r411, %r2674, %r2688;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2695, %r414, %r2686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2698, %r411, %r2683, %r2695;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2721, %r2724}, {%r453, %r456}, {%r2675, %r2691}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2728, %r2732}, {%r453, %r456}, {%r2684, %r2698}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2720, %r2721, %r2721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2723, %r2724, %r2724, %r2720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2727, %r2728, %r2728, %r2723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2731, %r2732, %r2732, %r2727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2735, %r1606, %r2731, %r3409;
	// end inline asm
	ld.shared.u32 	%r2743, [%rd45];
	ld.shared.u32 	%r2750, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2760, %r2757}, {%r377, %r380}, {%r2743}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2769, %r2766}, {%r377, %r380}, {%r2750}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2753, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2755, %r2753, %r2757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2758, %r411, %r2760, %r2755;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2762, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2764, %r2762, %r2766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2767, %r411, %r2769, %r2764;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2771, %r414, %r2760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2774, %r411, %r2757, %r2771;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2778, %r414, %r2769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2781, %r411, %r2766, %r2778;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2804, %r2807}, {%r453, %r456}, {%r2758, %r2774}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2811, %r2815}, {%r453, %r456}, {%r2767, %r2781}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2803, %r2804, %r2804;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r2807, %r2807, %r2803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2810, %r2811, %r2811, %r2806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2814, %r2815, %r2815, %r2810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3429, %r1606, %r2814, %r2735;
	// end inline asm
	add.s32 	%r3427, %r3407, 2;
	setp.eq.s32 	%p299, %r3427, 6;
	@%p299 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_156;
$L__BB0_155:                            // %pass10340
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2843, %r3408, 20;
	or.b32  	%r2844, %r2843, %r159;
	or.b32  	%r2845, %r2844, %r160;
	or.b32  	%r2846, %r2845, %r4;
	cvt.u64.u32 	%rd254, %r2846;
	add.s64 	%rd255, %rd254, %rd9;
	shr.u64 	%rd256, %rd255, 35;
	add.s64 	%rd257, %rd255, %rd256;
	shr.s64 	%rd258, %rd257, 29;
	setp.lt.s64 	%p300, %rd255, 0;
	and.b64  	%rd259, %rd257, -536870912;
	setp.ne.s64 	%p301, %rd259, %rd255;
	and.pred  	%p302, %p300, %p301;
	selp.u64 	%rd260, 1, 0, %p302;
	sub.s64 	%rd261, %rd260, %rd258;
	shl.b64 	%rd262, %rd261, 29;
	add.s64 	%rd263, %rd262, %rd255;
	shl.b64 	%rd264, %rd263, 2;
	add.s64 	%rd265, %rd4, %rd264;
	st.global.u32 	[%rd265], %r3429;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3427, 0;
	mov.u32 	%r3429, %r3427;
$L__BB0_156:                            // %pass10586
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2851, [%rd47];
	ld.shared.u32 	%r2858, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2868, %r2865}, {%r377, %r380}, {%r2851}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2877, %r2874}, {%r377, %r380}, {%r2858}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2861, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2863, %r2861, %r2865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2866, %r411, %r2868, %r2863;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2870, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2872, %r2870, %r2874;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2875, %r411, %r2877, %r2872;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2879, %r414, %r2868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2882, %r411, %r2865, %r2879;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2886, %r414, %r2877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r411, %r2874, %r2886;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2912, %r2915}, {%r453, %r456}, {%r2866, %r2882}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2919, %r2923}, {%r453, %r456}, {%r2875, %r2889}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2911, %r2912, %r2912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2914, %r2915, %r2915, %r2911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2918, %r2919, %r2919, %r2914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2922, %r2923, %r2923, %r2918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2926, %r1606, %r2922, %r3429;
	// end inline asm
	ld.shared.u32 	%r2934, [%rd49];
	ld.shared.u32 	%r2941, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2951, %r2948}, {%r377, %r380}, {%r2934}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2960, %r2957}, {%r377, %r380}, {%r2941}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2944, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2946, %r2944, %r2948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2949, %r411, %r2951, %r2946;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2953, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2955, %r2953, %r2957;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2958, %r411, %r2960, %r2955;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2962, %r414, %r2951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2965, %r411, %r2948, %r2962;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2969, %r414, %r2960;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r411, %r2957, %r2969;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2995, %r2998}, {%r453, %r456}, {%r2949, %r2965}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3002, %r3006}, {%r453, %r456}, {%r2958, %r2972}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2994, %r2995, %r2995;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2997, %r2998, %r2998, %r2994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3001, %r3002, %r3002, %r2997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3005, %r3006, %r3006, %r3001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3432, %r1606, %r3005, %r2926;
	// end inline asm
	add.s32 	%r3430, %r3427, 2;
	setp.ne.s32 	%p303, %r3430, 6;
	@%p303 bra 	$L__BB0_158;
// %bb.157:                             // %pass11256
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3014, %r3408, 20;
	or.b32  	%r3015, %r3014, %r159;
	or.b32  	%r3016, %r3015, %r160;
	or.b32  	%r3017, %r3016, %r4;
	cvt.u64.u32 	%rd266, %r3017;
	add.s64 	%rd267, %rd266, %rd9;
	shr.u64 	%rd268, %rd267, 35;
	add.s64 	%rd269, %rd267, %rd268;
	shr.s64 	%rd270, %rd269, 29;
	setp.lt.s64 	%p304, %rd267, 0;
	and.b64  	%rd271, %rd269, -536870912;
	setp.ne.s64 	%p305, %rd271, %rd267;
	and.pred  	%p306, %p304, %p305;
	selp.u64 	%rd272, 1, 0, %p306;
	sub.s64 	%rd273, %rd272, %rd270;
	shl.b64 	%rd274, %rd273, 29;
	add.s64 	%rd275, %rd274, %rd267;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd277, %rd4, %rd276;
	st.global.u32 	[%rd277], %r3432;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3430, 0;
	mov.u32 	%r3432, %r3430;
$L__BB0_158:                            // %pass11502
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3022, [%rd51];
	ld.shared.u32 	%r3029, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3039, %r3036}, {%r377, %r380}, {%r3022}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3048, %r3045}, {%r377, %r380}, {%r3029}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3032, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3034, %r3032, %r3036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3037, %r411, %r3039, %r3034;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3041, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3043, %r3041, %r3045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3046, %r411, %r3048, %r3043;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3050, %r414, %r3039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3053, %r411, %r3036, %r3050;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3057, %r414, %r3048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3060, %r411, %r3045, %r3057;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3083, %r3086}, {%r453, %r456}, {%r3037, %r3053}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3090, %r3094}, {%r453, %r456}, {%r3046, %r3060}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3082, %r3083, %r3083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3085, %r3086, %r3086, %r3082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3089, %r3090, %r3090, %r3085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3093, %r3094, %r3094, %r3089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3097, %r1606, %r3093, %r3432;
	// end inline asm
	ld.shared.u32 	%r3105, [%rd53];
	ld.shared.u32 	%r3112, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3122, %r3119}, {%r377, %r380}, {%r3105}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3131, %r3128}, {%r377, %r380}, {%r3112}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3115, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3117, %r3115, %r3119;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3120, %r411, %r3122, %r3117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3124, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3126, %r3124, %r3128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3129, %r411, %r3131, %r3126;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3133, %r414, %r3122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3136, %r411, %r3119, %r3133;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3140, %r414, %r3131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3143, %r411, %r3128, %r3140;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3166, %r3169}, {%r453, %r456}, {%r3120, %r3136}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3173, %r3177}, {%r453, %r456}, {%r3129, %r3143}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3165, %r3166, %r3166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3168, %r3169, %r3169, %r3165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3172, %r3173, %r3173, %r3168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3176, %r3177, %r3177, %r3172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3435, %r1606, %r3176, %r3097;
	// end inline asm
	add.s32 	%r3433, %r3430, 2;
	setp.ne.s32 	%p307, %r3433, 6;
	@%p307 bra 	$L__BB0_160;
// %bb.159:                             // %pass12172
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3185, %r3408, 20;
	or.b32  	%r3186, %r3185, %r159;
	or.b32  	%r3187, %r3186, %r160;
	or.b32  	%r3188, %r3187, %r4;
	cvt.u64.u32 	%rd278, %r3188;
	add.s64 	%rd279, %rd278, %rd9;
	shr.u64 	%rd280, %rd279, 35;
	add.s64 	%rd281, %rd279, %rd280;
	shr.s64 	%rd282, %rd281, 29;
	setp.lt.s64 	%p308, %rd279, 0;
	and.b64  	%rd283, %rd281, -536870912;
	setp.ne.s64 	%p309, %rd283, %rd279;
	and.pred  	%p310, %p308, %p309;
	selp.u64 	%rd284, 1, 0, %p310;
	sub.s64 	%rd285, %rd284, %rd282;
	shl.b64 	%rd286, %rd285, 29;
	add.s64 	%rd287, %rd286, %rd279;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd4, %rd288;
	st.global.u32 	[%rd289], %r3435;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3433, 0;
	mov.u32 	%r3435, %r3433;
$L__BB0_160:                            // %pass12418
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3193, [%rd55];
	ld.shared.u32 	%r3200, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3210, %r3207}, {%r377, %r380}, {%r3193}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3219, %r3216}, {%r377, %r380}, {%r3200}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3203, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3205, %r3203, %r3207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3208, %r411, %r3210, %r3205;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3212, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3214, %r3212, %r3216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3217, %r411, %r3219, %r3214;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3221, %r414, %r3210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3224, %r411, %r3207, %r3221;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3228, %r414, %r3219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3231, %r411, %r3216, %r3228;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3254, %r3257}, {%r453, %r456}, {%r3208, %r3224}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3261, %r3265}, {%r453, %r456}, {%r3217, %r3231}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3253, %r3254, %r3254;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3256, %r3257, %r3257, %r3253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3260, %r3261, %r3261, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3264, %r3265, %r3265, %r3260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3268, %r1606, %r3264, %r3435;
	// end inline asm
	ld.shared.u32 	%r3276, [%rd57];
	ld.shared.u32 	%r3283, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3293, %r3290}, {%r377, %r380}, {%r3276}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3302, %r3299}, {%r377, %r380}, {%r3283}, {%r1162, %r1162};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3286, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3288, %r3286, %r3290;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3291, %r411, %r3293, %r3288;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3295, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3297, %r3295, %r3299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3300, %r411, %r3302, %r3297;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3304, %r414, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3307, %r411, %r3290, %r3304;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3311, %r414, %r3302;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3314, %r411, %r3299, %r3311;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3337, %r3340}, {%r453, %r456}, {%r3291, %r3307}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3344, %r3348}, {%r453, %r456}, {%r3300, %r3314}, {%r1162, %r1162}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3336, %r3337, %r3337;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3339, %r3340, %r3340, %r3336;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3343, %r3344, %r3344, %r3339;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3347, %r3348, %r3348, %r3343;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3409, %r1606, %r3347, %r3268;
	// end inline asm
	add.s32 	%r3407, %r3433, 2;
	setp.ne.s32 	%p311, %r3407, 6;
	@%p311 bra 	$L__BB0_161;
// %bb.219:                             // %pass13088
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3356, %r3408, 20;
	or.b32  	%r3357, %r3356, %r159;
	or.b32  	%r3358, %r3357, %r160;
	or.b32  	%r3359, %r3358, %r4;
	cvt.u64.u32 	%rd290, %r3359;
	add.s64 	%rd291, %rd290, %rd9;
	shr.u64 	%rd292, %rd291, 35;
	add.s64 	%rd293, %rd291, %rd292;
	shr.s64 	%rd294, %rd293, 29;
	setp.lt.s64 	%p312, %rd291, 0;
	and.b64  	%rd295, %rd293, -536870912;
	setp.ne.s64 	%p313, %rd295, %rd291;
	and.pred  	%p314, %p312, %p313;
	selp.u64 	%rd296, 1, 0, %p314;
	sub.s64 	%rd297, %rd296, %rd294;
	shl.b64 	%rd298, %rd297, 29;
	add.s64 	%rd299, %rd298, %rd291;
	shl.b64 	%rd300, %rd299, 2;
	add.s64 	%rd301, %rd4, %rd300;
	st.global.u32 	[%rd301], %r3409;
	add.s32 	%r3408, %r3408, 1;
	mov.u32 	%r3407, %r1162;
	mov.u32 	%r3409, %r1162;
	bra.uni 	$L__BB0_161;
$L__BB0_163:                            // %L30824
	mov.u32 	%r3360, 0;
	st.global.u32 	[%rd6], %r3360;
	ret;
$L__BB0_210:                            // %post_box_union
	mov.u64 	%rd204, exception2499;
	cvta.global.u64 	%rd205, %rd204;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd205;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6864
	mov.u32 	%r3376, 5;
	st.global.u32 	[%rd6], %r3376;
	mov.u64 	%rd332, exception2451;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7024
	mov.u32 	%r3375, 5;
	st.global.u32 	[%rd6], %r3375;
	mov.u64 	%rd330, exception2451;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7184
	mov.u32 	%r3374, 5;
	st.global.u32 	[%rd6], %r3374;
	mov.u64 	%rd328, exception2451;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7344
	mov.u32 	%r3373, 5;
	st.global.u32 	[%rd6], %r3373;
	mov.u64 	%rd326, exception2451;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7504
	mov.u32 	%r3372, 5;
	st.global.u32 	[%rd6], %r3372;
	mov.u64 	%rd324, exception2451;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7664
	mov.u32 	%r3371, 5;
	st.global.u32 	[%rd6], %r3371;
	mov.u64 	%rd322, exception2451;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7824
	mov.u32 	%r3370, 5;
	st.global.u32 	[%rd6], %r3370;
	mov.u64 	%rd320, exception2451;
	cvta.global.u64 	%rd321, %rd320;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7984
	mov.u32 	%r3369, 5;
	st.global.u32 	[%rd6], %r3369;
	mov.u64 	%rd318, exception2451;
	cvta.global.u64 	%rd319, %rd318;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8144
	mov.u32 	%r3368, 5;
	st.global.u32 	[%rd6], %r3368;
	mov.u64 	%rd316, exception2451;
	cvta.global.u64 	%rd317, %rd316;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd317;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8304
	mov.u32 	%r3367, 5;
	st.global.u32 	[%rd6], %r3367;
	mov.u64 	%rd314, exception2451;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8464
	mov.u32 	%r3366, 5;
	st.global.u32 	[%rd6], %r3366;
	mov.u64 	%rd312, exception2451;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8624
	mov.u32 	%r3365, 5;
	st.global.u32 	[%rd6], %r3365;
	mov.u64 	%rd310, exception2451;
	cvta.global.u64 	%rd311, %rd310;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8784
	mov.u32 	%r3364, 5;
	st.global.u32 	[%rd6], %r3364;
	mov.u64 	%rd308, exception2451;
	cvta.global.u64 	%rd309, %rd308;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd309;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8944
	mov.u32 	%r3363, 5;
	st.global.u32 	[%rd6], %r3363;
	mov.u64 	%rd306, exception2451;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9104
	mov.u32 	%r3362, 5;
	st.global.u32 	[%rd6], %r3362;
	mov.u64 	%rd304, exception2451;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd305;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9264
	mov.u32 	%r3361, 5;
	st.global.u32 	[%rd6], %r3361;
	mov.u64 	%rd302, exception2451;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3378, 2;
	st.global.u32 	[%rd6], %r3378;
	mov.u64 	%rd336, exception2451;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3377, 3;
	st.global.u32 	[%rd6], %r3377;
	mov.u64 	%rd334, exception2451;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception1;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1159
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r5, %r1};
	st.local.v2.u32 	[%rd5+8], {%r3, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r466, [retval0+0];
	} // callseq 47
	mov.u32 	%r468, 4;
	st.global.u32 	[%rd6], %r468;
	mov.u64 	%rd73, exception2451;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r250;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
