
Design.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009040  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  08009100  08009100  00019100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800962c  0800962c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800962c  0800962c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800962c  0800962c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800962c  0800962c  0001962c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009630  08009630  00019630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009634  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  200001dc  08009810  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08009810  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a61d  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018bb  00000000  00000000  0002a821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  0002c0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e8  00000000  00000000  0002ca70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012f67  00000000  00000000  0002d358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b587  00000000  00000000  000402bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006dbd3  00000000  00000000  0004b846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b9419  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033f0  00000000  00000000  000b946c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080090e8 	.word	0x080090e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	080090e8 	.word	0x080090e8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa31 	bl	80018a4 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f981 	bl	8001754 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa23 	bl	80018a4 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa19 	bl	80018a4 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f9a9 	bl	80017d8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f99f 	bl	80017d8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_fadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	46c6      	mov	lr, r8
 80004ac:	0243      	lsls	r3, r0, #9
 80004ae:	0a5b      	lsrs	r3, r3, #9
 80004b0:	024e      	lsls	r6, r1, #9
 80004b2:	0045      	lsls	r5, r0, #1
 80004b4:	004f      	lsls	r7, r1, #1
 80004b6:	00da      	lsls	r2, r3, #3
 80004b8:	0fc4      	lsrs	r4, r0, #31
 80004ba:	469c      	mov	ip, r3
 80004bc:	0a70      	lsrs	r0, r6, #9
 80004be:	4690      	mov	r8, r2
 80004c0:	b500      	push	{lr}
 80004c2:	0e2d      	lsrs	r5, r5, #24
 80004c4:	0e3f      	lsrs	r7, r7, #24
 80004c6:	0fc9      	lsrs	r1, r1, #31
 80004c8:	09b6      	lsrs	r6, r6, #6
 80004ca:	428c      	cmp	r4, r1
 80004cc:	d04b      	beq.n	8000566 <__aeabi_fadd+0xbe>
 80004ce:	1bea      	subs	r2, r5, r7
 80004d0:	2a00      	cmp	r2, #0
 80004d2:	dd36      	ble.n	8000542 <__aeabi_fadd+0x9a>
 80004d4:	2f00      	cmp	r7, #0
 80004d6:	d061      	beq.n	800059c <__aeabi_fadd+0xf4>
 80004d8:	2dff      	cmp	r5, #255	; 0xff
 80004da:	d100      	bne.n	80004de <__aeabi_fadd+0x36>
 80004dc:	e0ad      	b.n	800063a <__aeabi_fadd+0x192>
 80004de:	2380      	movs	r3, #128	; 0x80
 80004e0:	04db      	lsls	r3, r3, #19
 80004e2:	431e      	orrs	r6, r3
 80004e4:	2a1b      	cmp	r2, #27
 80004e6:	dc00      	bgt.n	80004ea <__aeabi_fadd+0x42>
 80004e8:	e0d3      	b.n	8000692 <__aeabi_fadd+0x1ea>
 80004ea:	2001      	movs	r0, #1
 80004ec:	4643      	mov	r3, r8
 80004ee:	1a18      	subs	r0, r3, r0
 80004f0:	0143      	lsls	r3, r0, #5
 80004f2:	d400      	bmi.n	80004f6 <__aeabi_fadd+0x4e>
 80004f4:	e08c      	b.n	8000610 <__aeabi_fadd+0x168>
 80004f6:	0180      	lsls	r0, r0, #6
 80004f8:	0987      	lsrs	r7, r0, #6
 80004fa:	0038      	movs	r0, r7
 80004fc:	f002 f926 	bl	800274c <__clzsi2>
 8000500:	3805      	subs	r0, #5
 8000502:	4087      	lsls	r7, r0
 8000504:	4285      	cmp	r5, r0
 8000506:	dc00      	bgt.n	800050a <__aeabi_fadd+0x62>
 8000508:	e0b6      	b.n	8000678 <__aeabi_fadd+0x1d0>
 800050a:	1a2d      	subs	r5, r5, r0
 800050c:	48b3      	ldr	r0, [pc, #716]	; (80007dc <__aeabi_fadd+0x334>)
 800050e:	4038      	ands	r0, r7
 8000510:	0743      	lsls	r3, r0, #29
 8000512:	d004      	beq.n	800051e <__aeabi_fadd+0x76>
 8000514:	230f      	movs	r3, #15
 8000516:	4003      	ands	r3, r0
 8000518:	2b04      	cmp	r3, #4
 800051a:	d000      	beq.n	800051e <__aeabi_fadd+0x76>
 800051c:	3004      	adds	r0, #4
 800051e:	0143      	lsls	r3, r0, #5
 8000520:	d400      	bmi.n	8000524 <__aeabi_fadd+0x7c>
 8000522:	e078      	b.n	8000616 <__aeabi_fadd+0x16e>
 8000524:	1c6a      	adds	r2, r5, #1
 8000526:	2dfe      	cmp	r5, #254	; 0xfe
 8000528:	d065      	beq.n	80005f6 <__aeabi_fadd+0x14e>
 800052a:	0180      	lsls	r0, r0, #6
 800052c:	0a43      	lsrs	r3, r0, #9
 800052e:	469c      	mov	ip, r3
 8000530:	b2d2      	uxtb	r2, r2
 8000532:	4663      	mov	r3, ip
 8000534:	05d0      	lsls	r0, r2, #23
 8000536:	4318      	orrs	r0, r3
 8000538:	07e4      	lsls	r4, r4, #31
 800053a:	4320      	orrs	r0, r4
 800053c:	bc80      	pop	{r7}
 800053e:	46b8      	mov	r8, r7
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	2a00      	cmp	r2, #0
 8000544:	d035      	beq.n	80005b2 <__aeabi_fadd+0x10a>
 8000546:	1b7a      	subs	r2, r7, r5
 8000548:	2d00      	cmp	r5, #0
 800054a:	d000      	beq.n	800054e <__aeabi_fadd+0xa6>
 800054c:	e0af      	b.n	80006ae <__aeabi_fadd+0x206>
 800054e:	4643      	mov	r3, r8
 8000550:	2b00      	cmp	r3, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_fadd+0xae>
 8000554:	e0a7      	b.n	80006a6 <__aeabi_fadd+0x1fe>
 8000556:	1e53      	subs	r3, r2, #1
 8000558:	2a01      	cmp	r2, #1
 800055a:	d100      	bne.n	800055e <__aeabi_fadd+0xb6>
 800055c:	e12f      	b.n	80007be <__aeabi_fadd+0x316>
 800055e:	2aff      	cmp	r2, #255	; 0xff
 8000560:	d069      	beq.n	8000636 <__aeabi_fadd+0x18e>
 8000562:	001a      	movs	r2, r3
 8000564:	e0aa      	b.n	80006bc <__aeabi_fadd+0x214>
 8000566:	1be9      	subs	r1, r5, r7
 8000568:	2900      	cmp	r1, #0
 800056a:	dd70      	ble.n	800064e <__aeabi_fadd+0x1a6>
 800056c:	2f00      	cmp	r7, #0
 800056e:	d037      	beq.n	80005e0 <__aeabi_fadd+0x138>
 8000570:	2dff      	cmp	r5, #255	; 0xff
 8000572:	d062      	beq.n	800063a <__aeabi_fadd+0x192>
 8000574:	2380      	movs	r3, #128	; 0x80
 8000576:	04db      	lsls	r3, r3, #19
 8000578:	431e      	orrs	r6, r3
 800057a:	291b      	cmp	r1, #27
 800057c:	dc00      	bgt.n	8000580 <__aeabi_fadd+0xd8>
 800057e:	e0b0      	b.n	80006e2 <__aeabi_fadd+0x23a>
 8000580:	2001      	movs	r0, #1
 8000582:	4440      	add	r0, r8
 8000584:	0143      	lsls	r3, r0, #5
 8000586:	d543      	bpl.n	8000610 <__aeabi_fadd+0x168>
 8000588:	3501      	adds	r5, #1
 800058a:	2dff      	cmp	r5, #255	; 0xff
 800058c:	d033      	beq.n	80005f6 <__aeabi_fadd+0x14e>
 800058e:	2301      	movs	r3, #1
 8000590:	4a93      	ldr	r2, [pc, #588]	; (80007e0 <__aeabi_fadd+0x338>)
 8000592:	4003      	ands	r3, r0
 8000594:	0840      	lsrs	r0, r0, #1
 8000596:	4010      	ands	r0, r2
 8000598:	4318      	orrs	r0, r3
 800059a:	e7b9      	b.n	8000510 <__aeabi_fadd+0x68>
 800059c:	2e00      	cmp	r6, #0
 800059e:	d100      	bne.n	80005a2 <__aeabi_fadd+0xfa>
 80005a0:	e083      	b.n	80006aa <__aeabi_fadd+0x202>
 80005a2:	1e51      	subs	r1, r2, #1
 80005a4:	2a01      	cmp	r2, #1
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x102>
 80005a8:	e0d8      	b.n	800075c <__aeabi_fadd+0x2b4>
 80005aa:	2aff      	cmp	r2, #255	; 0xff
 80005ac:	d045      	beq.n	800063a <__aeabi_fadd+0x192>
 80005ae:	000a      	movs	r2, r1
 80005b0:	e798      	b.n	80004e4 <__aeabi_fadd+0x3c>
 80005b2:	27fe      	movs	r7, #254	; 0xfe
 80005b4:	1c6a      	adds	r2, r5, #1
 80005b6:	4217      	tst	r7, r2
 80005b8:	d000      	beq.n	80005bc <__aeabi_fadd+0x114>
 80005ba:	e086      	b.n	80006ca <__aeabi_fadd+0x222>
 80005bc:	2d00      	cmp	r5, #0
 80005be:	d000      	beq.n	80005c2 <__aeabi_fadd+0x11a>
 80005c0:	e0b7      	b.n	8000732 <__aeabi_fadd+0x28a>
 80005c2:	4643      	mov	r3, r8
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d100      	bne.n	80005ca <__aeabi_fadd+0x122>
 80005c8:	e0f3      	b.n	80007b2 <__aeabi_fadd+0x30a>
 80005ca:	2200      	movs	r2, #0
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d0b0      	beq.n	8000532 <__aeabi_fadd+0x8a>
 80005d0:	1b98      	subs	r0, r3, r6
 80005d2:	0143      	lsls	r3, r0, #5
 80005d4:	d400      	bmi.n	80005d8 <__aeabi_fadd+0x130>
 80005d6:	e0fa      	b.n	80007ce <__aeabi_fadd+0x326>
 80005d8:	4643      	mov	r3, r8
 80005da:	000c      	movs	r4, r1
 80005dc:	1af0      	subs	r0, r6, r3
 80005de:	e797      	b.n	8000510 <__aeabi_fadd+0x68>
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d100      	bne.n	80005e6 <__aeabi_fadd+0x13e>
 80005e4:	e0c8      	b.n	8000778 <__aeabi_fadd+0x2d0>
 80005e6:	1e4a      	subs	r2, r1, #1
 80005e8:	2901      	cmp	r1, #1
 80005ea:	d100      	bne.n	80005ee <__aeabi_fadd+0x146>
 80005ec:	e0ae      	b.n	800074c <__aeabi_fadd+0x2a4>
 80005ee:	29ff      	cmp	r1, #255	; 0xff
 80005f0:	d023      	beq.n	800063a <__aeabi_fadd+0x192>
 80005f2:	0011      	movs	r1, r2
 80005f4:	e7c1      	b.n	800057a <__aeabi_fadd+0xd2>
 80005f6:	2300      	movs	r3, #0
 80005f8:	22ff      	movs	r2, #255	; 0xff
 80005fa:	469c      	mov	ip, r3
 80005fc:	e799      	b.n	8000532 <__aeabi_fadd+0x8a>
 80005fe:	21fe      	movs	r1, #254	; 0xfe
 8000600:	1c6a      	adds	r2, r5, #1
 8000602:	4211      	tst	r1, r2
 8000604:	d077      	beq.n	80006f6 <__aeabi_fadd+0x24e>
 8000606:	2aff      	cmp	r2, #255	; 0xff
 8000608:	d0f5      	beq.n	80005f6 <__aeabi_fadd+0x14e>
 800060a:	0015      	movs	r5, r2
 800060c:	4446      	add	r6, r8
 800060e:	0870      	lsrs	r0, r6, #1
 8000610:	0743      	lsls	r3, r0, #29
 8000612:	d000      	beq.n	8000616 <__aeabi_fadd+0x16e>
 8000614:	e77e      	b.n	8000514 <__aeabi_fadd+0x6c>
 8000616:	08c3      	lsrs	r3, r0, #3
 8000618:	2dff      	cmp	r5, #255	; 0xff
 800061a:	d00e      	beq.n	800063a <__aeabi_fadd+0x192>
 800061c:	025b      	lsls	r3, r3, #9
 800061e:	0a5b      	lsrs	r3, r3, #9
 8000620:	469c      	mov	ip, r3
 8000622:	b2ea      	uxtb	r2, r5
 8000624:	e785      	b.n	8000532 <__aeabi_fadd+0x8a>
 8000626:	2e00      	cmp	r6, #0
 8000628:	d007      	beq.n	800063a <__aeabi_fadd+0x192>
 800062a:	2280      	movs	r2, #128	; 0x80
 800062c:	03d2      	lsls	r2, r2, #15
 800062e:	4213      	tst	r3, r2
 8000630:	d003      	beq.n	800063a <__aeabi_fadd+0x192>
 8000632:	4210      	tst	r0, r2
 8000634:	d101      	bne.n	800063a <__aeabi_fadd+0x192>
 8000636:	000c      	movs	r4, r1
 8000638:	0003      	movs	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d0db      	beq.n	80005f6 <__aeabi_fadd+0x14e>
 800063e:	2080      	movs	r0, #128	; 0x80
 8000640:	03c0      	lsls	r0, r0, #15
 8000642:	4318      	orrs	r0, r3
 8000644:	0240      	lsls	r0, r0, #9
 8000646:	0a43      	lsrs	r3, r0, #9
 8000648:	469c      	mov	ip, r3
 800064a:	22ff      	movs	r2, #255	; 0xff
 800064c:	e771      	b.n	8000532 <__aeabi_fadd+0x8a>
 800064e:	2900      	cmp	r1, #0
 8000650:	d0d5      	beq.n	80005fe <__aeabi_fadd+0x156>
 8000652:	1b7a      	subs	r2, r7, r5
 8000654:	2d00      	cmp	r5, #0
 8000656:	d160      	bne.n	800071a <__aeabi_fadd+0x272>
 8000658:	4643      	mov	r3, r8
 800065a:	2b00      	cmp	r3, #0
 800065c:	d024      	beq.n	80006a8 <__aeabi_fadd+0x200>
 800065e:	1e53      	subs	r3, r2, #1
 8000660:	2a01      	cmp	r2, #1
 8000662:	d073      	beq.n	800074c <__aeabi_fadd+0x2a4>
 8000664:	2aff      	cmp	r2, #255	; 0xff
 8000666:	d0e7      	beq.n	8000638 <__aeabi_fadd+0x190>
 8000668:	001a      	movs	r2, r3
 800066a:	2a1b      	cmp	r2, #27
 800066c:	dc00      	bgt.n	8000670 <__aeabi_fadd+0x1c8>
 800066e:	e085      	b.n	800077c <__aeabi_fadd+0x2d4>
 8000670:	2001      	movs	r0, #1
 8000672:	003d      	movs	r5, r7
 8000674:	1980      	adds	r0, r0, r6
 8000676:	e785      	b.n	8000584 <__aeabi_fadd+0xdc>
 8000678:	2320      	movs	r3, #32
 800067a:	003a      	movs	r2, r7
 800067c:	1b45      	subs	r5, r0, r5
 800067e:	0038      	movs	r0, r7
 8000680:	3501      	adds	r5, #1
 8000682:	40ea      	lsrs	r2, r5
 8000684:	1b5d      	subs	r5, r3, r5
 8000686:	40a8      	lsls	r0, r5
 8000688:	1e43      	subs	r3, r0, #1
 800068a:	4198      	sbcs	r0, r3
 800068c:	2500      	movs	r5, #0
 800068e:	4310      	orrs	r0, r2
 8000690:	e73e      	b.n	8000510 <__aeabi_fadd+0x68>
 8000692:	2320      	movs	r3, #32
 8000694:	0030      	movs	r0, r6
 8000696:	1a9b      	subs	r3, r3, r2
 8000698:	0031      	movs	r1, r6
 800069a:	4098      	lsls	r0, r3
 800069c:	40d1      	lsrs	r1, r2
 800069e:	1e43      	subs	r3, r0, #1
 80006a0:	4198      	sbcs	r0, r3
 80006a2:	4308      	orrs	r0, r1
 80006a4:	e722      	b.n	80004ec <__aeabi_fadd+0x44>
 80006a6:	000c      	movs	r4, r1
 80006a8:	0003      	movs	r3, r0
 80006aa:	0015      	movs	r5, r2
 80006ac:	e7b4      	b.n	8000618 <__aeabi_fadd+0x170>
 80006ae:	2fff      	cmp	r7, #255	; 0xff
 80006b0:	d0c1      	beq.n	8000636 <__aeabi_fadd+0x18e>
 80006b2:	2380      	movs	r3, #128	; 0x80
 80006b4:	4640      	mov	r0, r8
 80006b6:	04db      	lsls	r3, r3, #19
 80006b8:	4318      	orrs	r0, r3
 80006ba:	4680      	mov	r8, r0
 80006bc:	2a1b      	cmp	r2, #27
 80006be:	dd51      	ble.n	8000764 <__aeabi_fadd+0x2bc>
 80006c0:	2001      	movs	r0, #1
 80006c2:	000c      	movs	r4, r1
 80006c4:	003d      	movs	r5, r7
 80006c6:	1a30      	subs	r0, r6, r0
 80006c8:	e712      	b.n	80004f0 <__aeabi_fadd+0x48>
 80006ca:	4643      	mov	r3, r8
 80006cc:	1b9f      	subs	r7, r3, r6
 80006ce:	017b      	lsls	r3, r7, #5
 80006d0:	d42b      	bmi.n	800072a <__aeabi_fadd+0x282>
 80006d2:	2f00      	cmp	r7, #0
 80006d4:	d000      	beq.n	80006d8 <__aeabi_fadd+0x230>
 80006d6:	e710      	b.n	80004fa <__aeabi_fadd+0x52>
 80006d8:	2300      	movs	r3, #0
 80006da:	2400      	movs	r4, #0
 80006dc:	2200      	movs	r2, #0
 80006de:	469c      	mov	ip, r3
 80006e0:	e727      	b.n	8000532 <__aeabi_fadd+0x8a>
 80006e2:	2320      	movs	r3, #32
 80006e4:	0032      	movs	r2, r6
 80006e6:	0030      	movs	r0, r6
 80006e8:	40ca      	lsrs	r2, r1
 80006ea:	1a59      	subs	r1, r3, r1
 80006ec:	4088      	lsls	r0, r1
 80006ee:	1e43      	subs	r3, r0, #1
 80006f0:	4198      	sbcs	r0, r3
 80006f2:	4310      	orrs	r0, r2
 80006f4:	e745      	b.n	8000582 <__aeabi_fadd+0xda>
 80006f6:	2d00      	cmp	r5, #0
 80006f8:	d14a      	bne.n	8000790 <__aeabi_fadd+0x2e8>
 80006fa:	4643      	mov	r3, r8
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d063      	beq.n	80007c8 <__aeabi_fadd+0x320>
 8000700:	2200      	movs	r2, #0
 8000702:	2e00      	cmp	r6, #0
 8000704:	d100      	bne.n	8000708 <__aeabi_fadd+0x260>
 8000706:	e714      	b.n	8000532 <__aeabi_fadd+0x8a>
 8000708:	0030      	movs	r0, r6
 800070a:	4440      	add	r0, r8
 800070c:	0143      	lsls	r3, r0, #5
 800070e:	d400      	bmi.n	8000712 <__aeabi_fadd+0x26a>
 8000710:	e77e      	b.n	8000610 <__aeabi_fadd+0x168>
 8000712:	4b32      	ldr	r3, [pc, #200]	; (80007dc <__aeabi_fadd+0x334>)
 8000714:	3501      	adds	r5, #1
 8000716:	4018      	ands	r0, r3
 8000718:	e77a      	b.n	8000610 <__aeabi_fadd+0x168>
 800071a:	2fff      	cmp	r7, #255	; 0xff
 800071c:	d08c      	beq.n	8000638 <__aeabi_fadd+0x190>
 800071e:	2380      	movs	r3, #128	; 0x80
 8000720:	4641      	mov	r1, r8
 8000722:	04db      	lsls	r3, r3, #19
 8000724:	4319      	orrs	r1, r3
 8000726:	4688      	mov	r8, r1
 8000728:	e79f      	b.n	800066a <__aeabi_fadd+0x1c2>
 800072a:	4643      	mov	r3, r8
 800072c:	000c      	movs	r4, r1
 800072e:	1af7      	subs	r7, r6, r3
 8000730:	e6e3      	b.n	80004fa <__aeabi_fadd+0x52>
 8000732:	4642      	mov	r2, r8
 8000734:	2a00      	cmp	r2, #0
 8000736:	d000      	beq.n	800073a <__aeabi_fadd+0x292>
 8000738:	e775      	b.n	8000626 <__aeabi_fadd+0x17e>
 800073a:	2e00      	cmp	r6, #0
 800073c:	d000      	beq.n	8000740 <__aeabi_fadd+0x298>
 800073e:	e77a      	b.n	8000636 <__aeabi_fadd+0x18e>
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	03db      	lsls	r3, r3, #15
 8000744:	2400      	movs	r4, #0
 8000746:	469c      	mov	ip, r3
 8000748:	22ff      	movs	r2, #255	; 0xff
 800074a:	e6f2      	b.n	8000532 <__aeabi_fadd+0x8a>
 800074c:	0030      	movs	r0, r6
 800074e:	4440      	add	r0, r8
 8000750:	2501      	movs	r5, #1
 8000752:	0143      	lsls	r3, r0, #5
 8000754:	d400      	bmi.n	8000758 <__aeabi_fadd+0x2b0>
 8000756:	e75b      	b.n	8000610 <__aeabi_fadd+0x168>
 8000758:	2502      	movs	r5, #2
 800075a:	e718      	b.n	800058e <__aeabi_fadd+0xe6>
 800075c:	4643      	mov	r3, r8
 800075e:	2501      	movs	r5, #1
 8000760:	1b98      	subs	r0, r3, r6
 8000762:	e6c5      	b.n	80004f0 <__aeabi_fadd+0x48>
 8000764:	2320      	movs	r3, #32
 8000766:	4644      	mov	r4, r8
 8000768:	4640      	mov	r0, r8
 800076a:	40d4      	lsrs	r4, r2
 800076c:	1a9a      	subs	r2, r3, r2
 800076e:	4090      	lsls	r0, r2
 8000770:	1e43      	subs	r3, r0, #1
 8000772:	4198      	sbcs	r0, r3
 8000774:	4320      	orrs	r0, r4
 8000776:	e7a4      	b.n	80006c2 <__aeabi_fadd+0x21a>
 8000778:	000d      	movs	r5, r1
 800077a:	e74d      	b.n	8000618 <__aeabi_fadd+0x170>
 800077c:	2320      	movs	r3, #32
 800077e:	4641      	mov	r1, r8
 8000780:	4640      	mov	r0, r8
 8000782:	40d1      	lsrs	r1, r2
 8000784:	1a9a      	subs	r2, r3, r2
 8000786:	4090      	lsls	r0, r2
 8000788:	1e43      	subs	r3, r0, #1
 800078a:	4198      	sbcs	r0, r3
 800078c:	4308      	orrs	r0, r1
 800078e:	e770      	b.n	8000672 <__aeabi_fadd+0x1ca>
 8000790:	4642      	mov	r2, r8
 8000792:	2a00      	cmp	r2, #0
 8000794:	d100      	bne.n	8000798 <__aeabi_fadd+0x2f0>
 8000796:	e74f      	b.n	8000638 <__aeabi_fadd+0x190>
 8000798:	2e00      	cmp	r6, #0
 800079a:	d100      	bne.n	800079e <__aeabi_fadd+0x2f6>
 800079c:	e74d      	b.n	800063a <__aeabi_fadd+0x192>
 800079e:	2280      	movs	r2, #128	; 0x80
 80007a0:	03d2      	lsls	r2, r2, #15
 80007a2:	4213      	tst	r3, r2
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fadd+0x300>
 80007a6:	e748      	b.n	800063a <__aeabi_fadd+0x192>
 80007a8:	4210      	tst	r0, r2
 80007aa:	d000      	beq.n	80007ae <__aeabi_fadd+0x306>
 80007ac:	e745      	b.n	800063a <__aeabi_fadd+0x192>
 80007ae:	0003      	movs	r3, r0
 80007b0:	e743      	b.n	800063a <__aeabi_fadd+0x192>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	d090      	beq.n	80006d8 <__aeabi_fadd+0x230>
 80007b6:	000c      	movs	r4, r1
 80007b8:	4684      	mov	ip, r0
 80007ba:	2200      	movs	r2, #0
 80007bc:	e6b9      	b.n	8000532 <__aeabi_fadd+0x8a>
 80007be:	4643      	mov	r3, r8
 80007c0:	000c      	movs	r4, r1
 80007c2:	1af0      	subs	r0, r6, r3
 80007c4:	3501      	adds	r5, #1
 80007c6:	e693      	b.n	80004f0 <__aeabi_fadd+0x48>
 80007c8:	4684      	mov	ip, r0
 80007ca:	2200      	movs	r2, #0
 80007cc:	e6b1      	b.n	8000532 <__aeabi_fadd+0x8a>
 80007ce:	2800      	cmp	r0, #0
 80007d0:	d000      	beq.n	80007d4 <__aeabi_fadd+0x32c>
 80007d2:	e71d      	b.n	8000610 <__aeabi_fadd+0x168>
 80007d4:	2300      	movs	r3, #0
 80007d6:	2400      	movs	r4, #0
 80007d8:	469c      	mov	ip, r3
 80007da:	e6aa      	b.n	8000532 <__aeabi_fadd+0x8a>
 80007dc:	fbffffff 	.word	0xfbffffff
 80007e0:	7dffffff 	.word	0x7dffffff

080007e4 <__aeabi_fdiv>:
 80007e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e6:	464f      	mov	r7, r9
 80007e8:	4646      	mov	r6, r8
 80007ea:	46d6      	mov	lr, sl
 80007ec:	0245      	lsls	r5, r0, #9
 80007ee:	b5c0      	push	{r6, r7, lr}
 80007f0:	0047      	lsls	r7, r0, #1
 80007f2:	1c0c      	adds	r4, r1, #0
 80007f4:	0a6d      	lsrs	r5, r5, #9
 80007f6:	0e3f      	lsrs	r7, r7, #24
 80007f8:	0fc6      	lsrs	r6, r0, #31
 80007fa:	2f00      	cmp	r7, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_fdiv+0x1c>
 80007fe:	e070      	b.n	80008e2 <__aeabi_fdiv+0xfe>
 8000800:	2fff      	cmp	r7, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fdiv+0x22>
 8000804:	e075      	b.n	80008f2 <__aeabi_fdiv+0x10e>
 8000806:	00eb      	lsls	r3, r5, #3
 8000808:	2580      	movs	r5, #128	; 0x80
 800080a:	04ed      	lsls	r5, r5, #19
 800080c:	431d      	orrs	r5, r3
 800080e:	2300      	movs	r3, #0
 8000810:	4699      	mov	r9, r3
 8000812:	469a      	mov	sl, r3
 8000814:	3f7f      	subs	r7, #127	; 0x7f
 8000816:	0260      	lsls	r0, r4, #9
 8000818:	0a43      	lsrs	r3, r0, #9
 800081a:	4698      	mov	r8, r3
 800081c:	0063      	lsls	r3, r4, #1
 800081e:	0e1b      	lsrs	r3, r3, #24
 8000820:	0fe4      	lsrs	r4, r4, #31
 8000822:	2b00      	cmp	r3, #0
 8000824:	d04e      	beq.n	80008c4 <__aeabi_fdiv+0xe0>
 8000826:	2bff      	cmp	r3, #255	; 0xff
 8000828:	d046      	beq.n	80008b8 <__aeabi_fdiv+0xd4>
 800082a:	4642      	mov	r2, r8
 800082c:	00d0      	lsls	r0, r2, #3
 800082e:	2280      	movs	r2, #128	; 0x80
 8000830:	04d2      	lsls	r2, r2, #19
 8000832:	4302      	orrs	r2, r0
 8000834:	4690      	mov	r8, r2
 8000836:	2200      	movs	r2, #0
 8000838:	3b7f      	subs	r3, #127	; 0x7f
 800083a:	0031      	movs	r1, r6
 800083c:	1aff      	subs	r7, r7, r3
 800083e:	464b      	mov	r3, r9
 8000840:	4061      	eors	r1, r4
 8000842:	b2c9      	uxtb	r1, r1
 8000844:	4313      	orrs	r3, r2
 8000846:	2b0f      	cmp	r3, #15
 8000848:	d900      	bls.n	800084c <__aeabi_fdiv+0x68>
 800084a:	e0b5      	b.n	80009b8 <__aeabi_fdiv+0x1d4>
 800084c:	486e      	ldr	r0, [pc, #440]	; (8000a08 <__aeabi_fdiv+0x224>)
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	58c3      	ldr	r3, [r0, r3]
 8000852:	469f      	mov	pc, r3
 8000854:	2300      	movs	r3, #0
 8000856:	4698      	mov	r8, r3
 8000858:	0026      	movs	r6, r4
 800085a:	4645      	mov	r5, r8
 800085c:	4692      	mov	sl, r2
 800085e:	4653      	mov	r3, sl
 8000860:	2b02      	cmp	r3, #2
 8000862:	d100      	bne.n	8000866 <__aeabi_fdiv+0x82>
 8000864:	e089      	b.n	800097a <__aeabi_fdiv+0x196>
 8000866:	2b03      	cmp	r3, #3
 8000868:	d100      	bne.n	800086c <__aeabi_fdiv+0x88>
 800086a:	e09e      	b.n	80009aa <__aeabi_fdiv+0x1c6>
 800086c:	2b01      	cmp	r3, #1
 800086e:	d018      	beq.n	80008a2 <__aeabi_fdiv+0xbe>
 8000870:	003b      	movs	r3, r7
 8000872:	337f      	adds	r3, #127	; 0x7f
 8000874:	2b00      	cmp	r3, #0
 8000876:	dd69      	ble.n	800094c <__aeabi_fdiv+0x168>
 8000878:	076a      	lsls	r2, r5, #29
 800087a:	d004      	beq.n	8000886 <__aeabi_fdiv+0xa2>
 800087c:	220f      	movs	r2, #15
 800087e:	402a      	ands	r2, r5
 8000880:	2a04      	cmp	r2, #4
 8000882:	d000      	beq.n	8000886 <__aeabi_fdiv+0xa2>
 8000884:	3504      	adds	r5, #4
 8000886:	012a      	lsls	r2, r5, #4
 8000888:	d503      	bpl.n	8000892 <__aeabi_fdiv+0xae>
 800088a:	4b60      	ldr	r3, [pc, #384]	; (8000a0c <__aeabi_fdiv+0x228>)
 800088c:	401d      	ands	r5, r3
 800088e:	003b      	movs	r3, r7
 8000890:	3380      	adds	r3, #128	; 0x80
 8000892:	2bfe      	cmp	r3, #254	; 0xfe
 8000894:	dd00      	ble.n	8000898 <__aeabi_fdiv+0xb4>
 8000896:	e070      	b.n	800097a <__aeabi_fdiv+0x196>
 8000898:	01ad      	lsls	r5, r5, #6
 800089a:	0a6d      	lsrs	r5, r5, #9
 800089c:	b2d8      	uxtb	r0, r3
 800089e:	e002      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 80008a0:	000e      	movs	r6, r1
 80008a2:	2000      	movs	r0, #0
 80008a4:	2500      	movs	r5, #0
 80008a6:	05c0      	lsls	r0, r0, #23
 80008a8:	4328      	orrs	r0, r5
 80008aa:	07f6      	lsls	r6, r6, #31
 80008ac:	4330      	orrs	r0, r6
 80008ae:	bce0      	pop	{r5, r6, r7}
 80008b0:	46ba      	mov	sl, r7
 80008b2:	46b1      	mov	r9, r6
 80008b4:	46a8      	mov	r8, r5
 80008b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008b8:	4643      	mov	r3, r8
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d13f      	bne.n	800093e <__aeabi_fdiv+0x15a>
 80008be:	2202      	movs	r2, #2
 80008c0:	3fff      	subs	r7, #255	; 0xff
 80008c2:	e003      	b.n	80008cc <__aeabi_fdiv+0xe8>
 80008c4:	4643      	mov	r3, r8
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d12d      	bne.n	8000926 <__aeabi_fdiv+0x142>
 80008ca:	2201      	movs	r2, #1
 80008cc:	0031      	movs	r1, r6
 80008ce:	464b      	mov	r3, r9
 80008d0:	4061      	eors	r1, r4
 80008d2:	b2c9      	uxtb	r1, r1
 80008d4:	4313      	orrs	r3, r2
 80008d6:	2b0f      	cmp	r3, #15
 80008d8:	d834      	bhi.n	8000944 <__aeabi_fdiv+0x160>
 80008da:	484d      	ldr	r0, [pc, #308]	; (8000a10 <__aeabi_fdiv+0x22c>)
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	58c3      	ldr	r3, [r0, r3]
 80008e0:	469f      	mov	pc, r3
 80008e2:	2d00      	cmp	r5, #0
 80008e4:	d113      	bne.n	800090e <__aeabi_fdiv+0x12a>
 80008e6:	2304      	movs	r3, #4
 80008e8:	4699      	mov	r9, r3
 80008ea:	3b03      	subs	r3, #3
 80008ec:	2700      	movs	r7, #0
 80008ee:	469a      	mov	sl, r3
 80008f0:	e791      	b.n	8000816 <__aeabi_fdiv+0x32>
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	d105      	bne.n	8000902 <__aeabi_fdiv+0x11e>
 80008f6:	2308      	movs	r3, #8
 80008f8:	4699      	mov	r9, r3
 80008fa:	3b06      	subs	r3, #6
 80008fc:	27ff      	movs	r7, #255	; 0xff
 80008fe:	469a      	mov	sl, r3
 8000900:	e789      	b.n	8000816 <__aeabi_fdiv+0x32>
 8000902:	230c      	movs	r3, #12
 8000904:	4699      	mov	r9, r3
 8000906:	3b09      	subs	r3, #9
 8000908:	27ff      	movs	r7, #255	; 0xff
 800090a:	469a      	mov	sl, r3
 800090c:	e783      	b.n	8000816 <__aeabi_fdiv+0x32>
 800090e:	0028      	movs	r0, r5
 8000910:	f001 ff1c 	bl	800274c <__clzsi2>
 8000914:	2776      	movs	r7, #118	; 0x76
 8000916:	1f43      	subs	r3, r0, #5
 8000918:	409d      	lsls	r5, r3
 800091a:	2300      	movs	r3, #0
 800091c:	427f      	negs	r7, r7
 800091e:	4699      	mov	r9, r3
 8000920:	469a      	mov	sl, r3
 8000922:	1a3f      	subs	r7, r7, r0
 8000924:	e777      	b.n	8000816 <__aeabi_fdiv+0x32>
 8000926:	4640      	mov	r0, r8
 8000928:	f001 ff10 	bl	800274c <__clzsi2>
 800092c:	4642      	mov	r2, r8
 800092e:	1f43      	subs	r3, r0, #5
 8000930:	409a      	lsls	r2, r3
 8000932:	2376      	movs	r3, #118	; 0x76
 8000934:	425b      	negs	r3, r3
 8000936:	4690      	mov	r8, r2
 8000938:	1a1b      	subs	r3, r3, r0
 800093a:	2200      	movs	r2, #0
 800093c:	e77d      	b.n	800083a <__aeabi_fdiv+0x56>
 800093e:	23ff      	movs	r3, #255	; 0xff
 8000940:	2203      	movs	r2, #3
 8000942:	e77a      	b.n	800083a <__aeabi_fdiv+0x56>
 8000944:	000e      	movs	r6, r1
 8000946:	20ff      	movs	r0, #255	; 0xff
 8000948:	2500      	movs	r5, #0
 800094a:	e7ac      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 800094c:	2001      	movs	r0, #1
 800094e:	1ac0      	subs	r0, r0, r3
 8000950:	281b      	cmp	r0, #27
 8000952:	dca6      	bgt.n	80008a2 <__aeabi_fdiv+0xbe>
 8000954:	379e      	adds	r7, #158	; 0x9e
 8000956:	002a      	movs	r2, r5
 8000958:	40bd      	lsls	r5, r7
 800095a:	40c2      	lsrs	r2, r0
 800095c:	1e6b      	subs	r3, r5, #1
 800095e:	419d      	sbcs	r5, r3
 8000960:	4315      	orrs	r5, r2
 8000962:	076b      	lsls	r3, r5, #29
 8000964:	d004      	beq.n	8000970 <__aeabi_fdiv+0x18c>
 8000966:	230f      	movs	r3, #15
 8000968:	402b      	ands	r3, r5
 800096a:	2b04      	cmp	r3, #4
 800096c:	d000      	beq.n	8000970 <__aeabi_fdiv+0x18c>
 800096e:	3504      	adds	r5, #4
 8000970:	016b      	lsls	r3, r5, #5
 8000972:	d544      	bpl.n	80009fe <__aeabi_fdiv+0x21a>
 8000974:	2001      	movs	r0, #1
 8000976:	2500      	movs	r5, #0
 8000978:	e795      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 800097a:	20ff      	movs	r0, #255	; 0xff
 800097c:	2500      	movs	r5, #0
 800097e:	e792      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 8000980:	2580      	movs	r5, #128	; 0x80
 8000982:	2600      	movs	r6, #0
 8000984:	20ff      	movs	r0, #255	; 0xff
 8000986:	03ed      	lsls	r5, r5, #15
 8000988:	e78d      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 800098a:	2300      	movs	r3, #0
 800098c:	4698      	mov	r8, r3
 800098e:	2080      	movs	r0, #128	; 0x80
 8000990:	03c0      	lsls	r0, r0, #15
 8000992:	4205      	tst	r5, r0
 8000994:	d009      	beq.n	80009aa <__aeabi_fdiv+0x1c6>
 8000996:	4643      	mov	r3, r8
 8000998:	4203      	tst	r3, r0
 800099a:	d106      	bne.n	80009aa <__aeabi_fdiv+0x1c6>
 800099c:	4645      	mov	r5, r8
 800099e:	4305      	orrs	r5, r0
 80009a0:	026d      	lsls	r5, r5, #9
 80009a2:	0026      	movs	r6, r4
 80009a4:	20ff      	movs	r0, #255	; 0xff
 80009a6:	0a6d      	lsrs	r5, r5, #9
 80009a8:	e77d      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 80009aa:	2080      	movs	r0, #128	; 0x80
 80009ac:	03c0      	lsls	r0, r0, #15
 80009ae:	4305      	orrs	r5, r0
 80009b0:	026d      	lsls	r5, r5, #9
 80009b2:	20ff      	movs	r0, #255	; 0xff
 80009b4:	0a6d      	lsrs	r5, r5, #9
 80009b6:	e776      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 80009b8:	4642      	mov	r2, r8
 80009ba:	016b      	lsls	r3, r5, #5
 80009bc:	0150      	lsls	r0, r2, #5
 80009be:	4283      	cmp	r3, r0
 80009c0:	d219      	bcs.n	80009f6 <__aeabi_fdiv+0x212>
 80009c2:	221b      	movs	r2, #27
 80009c4:	2500      	movs	r5, #0
 80009c6:	3f01      	subs	r7, #1
 80009c8:	2601      	movs	r6, #1
 80009ca:	001c      	movs	r4, r3
 80009cc:	006d      	lsls	r5, r5, #1
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	2c00      	cmp	r4, #0
 80009d2:	db01      	blt.n	80009d8 <__aeabi_fdiv+0x1f4>
 80009d4:	4298      	cmp	r0, r3
 80009d6:	d801      	bhi.n	80009dc <__aeabi_fdiv+0x1f8>
 80009d8:	1a1b      	subs	r3, r3, r0
 80009da:	4335      	orrs	r5, r6
 80009dc:	3a01      	subs	r2, #1
 80009de:	2a00      	cmp	r2, #0
 80009e0:	d1f3      	bne.n	80009ca <__aeabi_fdiv+0x1e6>
 80009e2:	1e5a      	subs	r2, r3, #1
 80009e4:	4193      	sbcs	r3, r2
 80009e6:	431d      	orrs	r5, r3
 80009e8:	003b      	movs	r3, r7
 80009ea:	337f      	adds	r3, #127	; 0x7f
 80009ec:	000e      	movs	r6, r1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	dd00      	ble.n	80009f4 <__aeabi_fdiv+0x210>
 80009f2:	e741      	b.n	8000878 <__aeabi_fdiv+0x94>
 80009f4:	e7aa      	b.n	800094c <__aeabi_fdiv+0x168>
 80009f6:	221a      	movs	r2, #26
 80009f8:	2501      	movs	r5, #1
 80009fa:	1a1b      	subs	r3, r3, r0
 80009fc:	e7e4      	b.n	80009c8 <__aeabi_fdiv+0x1e4>
 80009fe:	01ad      	lsls	r5, r5, #6
 8000a00:	2000      	movs	r0, #0
 8000a02:	0a6d      	lsrs	r5, r5, #9
 8000a04:	e74f      	b.n	80008a6 <__aeabi_fdiv+0xc2>
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	0800913c 	.word	0x0800913c
 8000a0c:	f7ffffff 	.word	0xf7ffffff
 8000a10:	0800917c 	.word	0x0800917c

08000a14 <__aeabi_f2iz>:
 8000a14:	0241      	lsls	r1, r0, #9
 8000a16:	0042      	lsls	r2, r0, #1
 8000a18:	0fc3      	lsrs	r3, r0, #31
 8000a1a:	0a49      	lsrs	r1, r1, #9
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	0e12      	lsrs	r2, r2, #24
 8000a20:	2a7e      	cmp	r2, #126	; 0x7e
 8000a22:	dd03      	ble.n	8000a2c <__aeabi_f2iz+0x18>
 8000a24:	2a9d      	cmp	r2, #157	; 0x9d
 8000a26:	dd02      	ble.n	8000a2e <__aeabi_f2iz+0x1a>
 8000a28:	4a09      	ldr	r2, [pc, #36]	; (8000a50 <__aeabi_f2iz+0x3c>)
 8000a2a:	1898      	adds	r0, r3, r2
 8000a2c:	4770      	bx	lr
 8000a2e:	2080      	movs	r0, #128	; 0x80
 8000a30:	0400      	lsls	r0, r0, #16
 8000a32:	4301      	orrs	r1, r0
 8000a34:	2a95      	cmp	r2, #149	; 0x95
 8000a36:	dc07      	bgt.n	8000a48 <__aeabi_f2iz+0x34>
 8000a38:	2096      	movs	r0, #150	; 0x96
 8000a3a:	1a82      	subs	r2, r0, r2
 8000a3c:	40d1      	lsrs	r1, r2
 8000a3e:	4248      	negs	r0, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d1f3      	bne.n	8000a2c <__aeabi_f2iz+0x18>
 8000a44:	0008      	movs	r0, r1
 8000a46:	e7f1      	b.n	8000a2c <__aeabi_f2iz+0x18>
 8000a48:	3a96      	subs	r2, #150	; 0x96
 8000a4a:	4091      	lsls	r1, r2
 8000a4c:	e7f7      	b.n	8000a3e <__aeabi_f2iz+0x2a>
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	7fffffff 	.word	0x7fffffff

08000a54 <__aeabi_i2f>:
 8000a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a56:	2800      	cmp	r0, #0
 8000a58:	d013      	beq.n	8000a82 <__aeabi_i2f+0x2e>
 8000a5a:	17c3      	asrs	r3, r0, #31
 8000a5c:	18c6      	adds	r6, r0, r3
 8000a5e:	405e      	eors	r6, r3
 8000a60:	0fc4      	lsrs	r4, r0, #31
 8000a62:	0030      	movs	r0, r6
 8000a64:	f001 fe72 	bl	800274c <__clzsi2>
 8000a68:	239e      	movs	r3, #158	; 0x9e
 8000a6a:	0005      	movs	r5, r0
 8000a6c:	1a1b      	subs	r3, r3, r0
 8000a6e:	2b96      	cmp	r3, #150	; 0x96
 8000a70:	dc0f      	bgt.n	8000a92 <__aeabi_i2f+0x3e>
 8000a72:	2808      	cmp	r0, #8
 8000a74:	dd01      	ble.n	8000a7a <__aeabi_i2f+0x26>
 8000a76:	3d08      	subs	r5, #8
 8000a78:	40ae      	lsls	r6, r5
 8000a7a:	0276      	lsls	r6, r6, #9
 8000a7c:	0a76      	lsrs	r6, r6, #9
 8000a7e:	b2d8      	uxtb	r0, r3
 8000a80:	e002      	b.n	8000a88 <__aeabi_i2f+0x34>
 8000a82:	2400      	movs	r4, #0
 8000a84:	2000      	movs	r0, #0
 8000a86:	2600      	movs	r6, #0
 8000a88:	05c0      	lsls	r0, r0, #23
 8000a8a:	4330      	orrs	r0, r6
 8000a8c:	07e4      	lsls	r4, r4, #31
 8000a8e:	4320      	orrs	r0, r4
 8000a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a92:	2b99      	cmp	r3, #153	; 0x99
 8000a94:	dd0c      	ble.n	8000ab0 <__aeabi_i2f+0x5c>
 8000a96:	2205      	movs	r2, #5
 8000a98:	0031      	movs	r1, r6
 8000a9a:	1a12      	subs	r2, r2, r0
 8000a9c:	40d1      	lsrs	r1, r2
 8000a9e:	000a      	movs	r2, r1
 8000aa0:	0001      	movs	r1, r0
 8000aa2:	0030      	movs	r0, r6
 8000aa4:	311b      	adds	r1, #27
 8000aa6:	4088      	lsls	r0, r1
 8000aa8:	1e41      	subs	r1, r0, #1
 8000aaa:	4188      	sbcs	r0, r1
 8000aac:	4302      	orrs	r2, r0
 8000aae:	0016      	movs	r6, r2
 8000ab0:	2d05      	cmp	r5, #5
 8000ab2:	dc12      	bgt.n	8000ada <__aeabi_i2f+0x86>
 8000ab4:	0031      	movs	r1, r6
 8000ab6:	4f0d      	ldr	r7, [pc, #52]	; (8000aec <__aeabi_i2f+0x98>)
 8000ab8:	4039      	ands	r1, r7
 8000aba:	0772      	lsls	r2, r6, #29
 8000abc:	d009      	beq.n	8000ad2 <__aeabi_i2f+0x7e>
 8000abe:	200f      	movs	r0, #15
 8000ac0:	4030      	ands	r0, r6
 8000ac2:	2804      	cmp	r0, #4
 8000ac4:	d005      	beq.n	8000ad2 <__aeabi_i2f+0x7e>
 8000ac6:	3104      	adds	r1, #4
 8000ac8:	014a      	lsls	r2, r1, #5
 8000aca:	d502      	bpl.n	8000ad2 <__aeabi_i2f+0x7e>
 8000acc:	239f      	movs	r3, #159	; 0x9f
 8000ace:	4039      	ands	r1, r7
 8000ad0:	1b5b      	subs	r3, r3, r5
 8000ad2:	0189      	lsls	r1, r1, #6
 8000ad4:	0a4e      	lsrs	r6, r1, #9
 8000ad6:	b2d8      	uxtb	r0, r3
 8000ad8:	e7d6      	b.n	8000a88 <__aeabi_i2f+0x34>
 8000ada:	1f6a      	subs	r2, r5, #5
 8000adc:	4096      	lsls	r6, r2
 8000ade:	0031      	movs	r1, r6
 8000ae0:	4f02      	ldr	r7, [pc, #8]	; (8000aec <__aeabi_i2f+0x98>)
 8000ae2:	4039      	ands	r1, r7
 8000ae4:	0772      	lsls	r2, r6, #29
 8000ae6:	d0f4      	beq.n	8000ad2 <__aeabi_i2f+0x7e>
 8000ae8:	e7e9      	b.n	8000abe <__aeabi_i2f+0x6a>
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	fbffffff 	.word	0xfbffffff

08000af0 <__aeabi_dadd>:
 8000af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000af2:	464f      	mov	r7, r9
 8000af4:	4646      	mov	r6, r8
 8000af6:	46d6      	mov	lr, sl
 8000af8:	000d      	movs	r5, r1
 8000afa:	0004      	movs	r4, r0
 8000afc:	b5c0      	push	{r6, r7, lr}
 8000afe:	001f      	movs	r7, r3
 8000b00:	0011      	movs	r1, r2
 8000b02:	0328      	lsls	r0, r5, #12
 8000b04:	0f62      	lsrs	r2, r4, #29
 8000b06:	0a40      	lsrs	r0, r0, #9
 8000b08:	4310      	orrs	r0, r2
 8000b0a:	007a      	lsls	r2, r7, #1
 8000b0c:	0d52      	lsrs	r2, r2, #21
 8000b0e:	00e3      	lsls	r3, r4, #3
 8000b10:	033c      	lsls	r4, r7, #12
 8000b12:	4691      	mov	r9, r2
 8000b14:	0a64      	lsrs	r4, r4, #9
 8000b16:	0ffa      	lsrs	r2, r7, #31
 8000b18:	0f4f      	lsrs	r7, r1, #29
 8000b1a:	006e      	lsls	r6, r5, #1
 8000b1c:	4327      	orrs	r7, r4
 8000b1e:	4692      	mov	sl, r2
 8000b20:	46b8      	mov	r8, r7
 8000b22:	0d76      	lsrs	r6, r6, #21
 8000b24:	0fed      	lsrs	r5, r5, #31
 8000b26:	00c9      	lsls	r1, r1, #3
 8000b28:	4295      	cmp	r5, r2
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_dadd+0x3e>
 8000b2c:	e099      	b.n	8000c62 <__aeabi_dadd+0x172>
 8000b2e:	464c      	mov	r4, r9
 8000b30:	1b34      	subs	r4, r6, r4
 8000b32:	46a4      	mov	ip, r4
 8000b34:	2c00      	cmp	r4, #0
 8000b36:	dc00      	bgt.n	8000b3a <__aeabi_dadd+0x4a>
 8000b38:	e07c      	b.n	8000c34 <__aeabi_dadd+0x144>
 8000b3a:	464a      	mov	r2, r9
 8000b3c:	2a00      	cmp	r2, #0
 8000b3e:	d100      	bne.n	8000b42 <__aeabi_dadd+0x52>
 8000b40:	e0b8      	b.n	8000cb4 <__aeabi_dadd+0x1c4>
 8000b42:	4ac5      	ldr	r2, [pc, #788]	; (8000e58 <__aeabi_dadd+0x368>)
 8000b44:	4296      	cmp	r6, r2
 8000b46:	d100      	bne.n	8000b4a <__aeabi_dadd+0x5a>
 8000b48:	e11c      	b.n	8000d84 <__aeabi_dadd+0x294>
 8000b4a:	2280      	movs	r2, #128	; 0x80
 8000b4c:	003c      	movs	r4, r7
 8000b4e:	0412      	lsls	r2, r2, #16
 8000b50:	4314      	orrs	r4, r2
 8000b52:	46a0      	mov	r8, r4
 8000b54:	4662      	mov	r2, ip
 8000b56:	2a38      	cmp	r2, #56	; 0x38
 8000b58:	dd00      	ble.n	8000b5c <__aeabi_dadd+0x6c>
 8000b5a:	e161      	b.n	8000e20 <__aeabi_dadd+0x330>
 8000b5c:	2a1f      	cmp	r2, #31
 8000b5e:	dd00      	ble.n	8000b62 <__aeabi_dadd+0x72>
 8000b60:	e1cc      	b.n	8000efc <__aeabi_dadd+0x40c>
 8000b62:	4664      	mov	r4, ip
 8000b64:	2220      	movs	r2, #32
 8000b66:	1b12      	subs	r2, r2, r4
 8000b68:	4644      	mov	r4, r8
 8000b6a:	4094      	lsls	r4, r2
 8000b6c:	000f      	movs	r7, r1
 8000b6e:	46a1      	mov	r9, r4
 8000b70:	4664      	mov	r4, ip
 8000b72:	4091      	lsls	r1, r2
 8000b74:	40e7      	lsrs	r7, r4
 8000b76:	464c      	mov	r4, r9
 8000b78:	1e4a      	subs	r2, r1, #1
 8000b7a:	4191      	sbcs	r1, r2
 8000b7c:	433c      	orrs	r4, r7
 8000b7e:	4642      	mov	r2, r8
 8000b80:	4321      	orrs	r1, r4
 8000b82:	4664      	mov	r4, ip
 8000b84:	40e2      	lsrs	r2, r4
 8000b86:	1a80      	subs	r0, r0, r2
 8000b88:	1a5c      	subs	r4, r3, r1
 8000b8a:	42a3      	cmp	r3, r4
 8000b8c:	419b      	sbcs	r3, r3
 8000b8e:	425f      	negs	r7, r3
 8000b90:	1bc7      	subs	r7, r0, r7
 8000b92:	023b      	lsls	r3, r7, #8
 8000b94:	d400      	bmi.n	8000b98 <__aeabi_dadd+0xa8>
 8000b96:	e0d0      	b.n	8000d3a <__aeabi_dadd+0x24a>
 8000b98:	027f      	lsls	r7, r7, #9
 8000b9a:	0a7f      	lsrs	r7, r7, #9
 8000b9c:	2f00      	cmp	r7, #0
 8000b9e:	d100      	bne.n	8000ba2 <__aeabi_dadd+0xb2>
 8000ba0:	e0ff      	b.n	8000da2 <__aeabi_dadd+0x2b2>
 8000ba2:	0038      	movs	r0, r7
 8000ba4:	f001 fdd2 	bl	800274c <__clzsi2>
 8000ba8:	0001      	movs	r1, r0
 8000baa:	3908      	subs	r1, #8
 8000bac:	2320      	movs	r3, #32
 8000bae:	0022      	movs	r2, r4
 8000bb0:	1a5b      	subs	r3, r3, r1
 8000bb2:	408f      	lsls	r7, r1
 8000bb4:	40da      	lsrs	r2, r3
 8000bb6:	408c      	lsls	r4, r1
 8000bb8:	4317      	orrs	r7, r2
 8000bba:	42b1      	cmp	r1, r6
 8000bbc:	da00      	bge.n	8000bc0 <__aeabi_dadd+0xd0>
 8000bbe:	e0ff      	b.n	8000dc0 <__aeabi_dadd+0x2d0>
 8000bc0:	1b89      	subs	r1, r1, r6
 8000bc2:	1c4b      	adds	r3, r1, #1
 8000bc4:	2b1f      	cmp	r3, #31
 8000bc6:	dd00      	ble.n	8000bca <__aeabi_dadd+0xda>
 8000bc8:	e0a8      	b.n	8000d1c <__aeabi_dadd+0x22c>
 8000bca:	2220      	movs	r2, #32
 8000bcc:	0039      	movs	r1, r7
 8000bce:	1ad2      	subs	r2, r2, r3
 8000bd0:	0020      	movs	r0, r4
 8000bd2:	4094      	lsls	r4, r2
 8000bd4:	4091      	lsls	r1, r2
 8000bd6:	40d8      	lsrs	r0, r3
 8000bd8:	1e62      	subs	r2, r4, #1
 8000bda:	4194      	sbcs	r4, r2
 8000bdc:	40df      	lsrs	r7, r3
 8000bde:	2600      	movs	r6, #0
 8000be0:	4301      	orrs	r1, r0
 8000be2:	430c      	orrs	r4, r1
 8000be4:	0763      	lsls	r3, r4, #29
 8000be6:	d009      	beq.n	8000bfc <__aeabi_dadd+0x10c>
 8000be8:	230f      	movs	r3, #15
 8000bea:	4023      	ands	r3, r4
 8000bec:	2b04      	cmp	r3, #4
 8000bee:	d005      	beq.n	8000bfc <__aeabi_dadd+0x10c>
 8000bf0:	1d23      	adds	r3, r4, #4
 8000bf2:	42a3      	cmp	r3, r4
 8000bf4:	41a4      	sbcs	r4, r4
 8000bf6:	4264      	negs	r4, r4
 8000bf8:	193f      	adds	r7, r7, r4
 8000bfa:	001c      	movs	r4, r3
 8000bfc:	023b      	lsls	r3, r7, #8
 8000bfe:	d400      	bmi.n	8000c02 <__aeabi_dadd+0x112>
 8000c00:	e09e      	b.n	8000d40 <__aeabi_dadd+0x250>
 8000c02:	4b95      	ldr	r3, [pc, #596]	; (8000e58 <__aeabi_dadd+0x368>)
 8000c04:	3601      	adds	r6, #1
 8000c06:	429e      	cmp	r6, r3
 8000c08:	d100      	bne.n	8000c0c <__aeabi_dadd+0x11c>
 8000c0a:	e0b7      	b.n	8000d7c <__aeabi_dadd+0x28c>
 8000c0c:	4a93      	ldr	r2, [pc, #588]	; (8000e5c <__aeabi_dadd+0x36c>)
 8000c0e:	08e4      	lsrs	r4, r4, #3
 8000c10:	4017      	ands	r7, r2
 8000c12:	077b      	lsls	r3, r7, #29
 8000c14:	0571      	lsls	r1, r6, #21
 8000c16:	027f      	lsls	r7, r7, #9
 8000c18:	4323      	orrs	r3, r4
 8000c1a:	0b3f      	lsrs	r7, r7, #12
 8000c1c:	0d4a      	lsrs	r2, r1, #21
 8000c1e:	0512      	lsls	r2, r2, #20
 8000c20:	433a      	orrs	r2, r7
 8000c22:	07ed      	lsls	r5, r5, #31
 8000c24:	432a      	orrs	r2, r5
 8000c26:	0018      	movs	r0, r3
 8000c28:	0011      	movs	r1, r2
 8000c2a:	bce0      	pop	{r5, r6, r7}
 8000c2c:	46ba      	mov	sl, r7
 8000c2e:	46b1      	mov	r9, r6
 8000c30:	46a8      	mov	r8, r5
 8000c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c34:	2c00      	cmp	r4, #0
 8000c36:	d04b      	beq.n	8000cd0 <__aeabi_dadd+0x1e0>
 8000c38:	464c      	mov	r4, r9
 8000c3a:	1ba4      	subs	r4, r4, r6
 8000c3c:	46a4      	mov	ip, r4
 8000c3e:	2e00      	cmp	r6, #0
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x154>
 8000c42:	e123      	b.n	8000e8c <__aeabi_dadd+0x39c>
 8000c44:	0004      	movs	r4, r0
 8000c46:	431c      	orrs	r4, r3
 8000c48:	d100      	bne.n	8000c4c <__aeabi_dadd+0x15c>
 8000c4a:	e1af      	b.n	8000fac <__aeabi_dadd+0x4bc>
 8000c4c:	4662      	mov	r2, ip
 8000c4e:	1e54      	subs	r4, r2, #1
 8000c50:	2a01      	cmp	r2, #1
 8000c52:	d100      	bne.n	8000c56 <__aeabi_dadd+0x166>
 8000c54:	e215      	b.n	8001082 <__aeabi_dadd+0x592>
 8000c56:	4d80      	ldr	r5, [pc, #512]	; (8000e58 <__aeabi_dadd+0x368>)
 8000c58:	45ac      	cmp	ip, r5
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x16e>
 8000c5c:	e1c8      	b.n	8000ff0 <__aeabi_dadd+0x500>
 8000c5e:	46a4      	mov	ip, r4
 8000c60:	e11b      	b.n	8000e9a <__aeabi_dadd+0x3aa>
 8000c62:	464a      	mov	r2, r9
 8000c64:	1ab2      	subs	r2, r6, r2
 8000c66:	4694      	mov	ip, r2
 8000c68:	2a00      	cmp	r2, #0
 8000c6a:	dc00      	bgt.n	8000c6e <__aeabi_dadd+0x17e>
 8000c6c:	e0ac      	b.n	8000dc8 <__aeabi_dadd+0x2d8>
 8000c6e:	464a      	mov	r2, r9
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	d043      	beq.n	8000cfc <__aeabi_dadd+0x20c>
 8000c74:	4a78      	ldr	r2, [pc, #480]	; (8000e58 <__aeabi_dadd+0x368>)
 8000c76:	4296      	cmp	r6, r2
 8000c78:	d100      	bne.n	8000c7c <__aeabi_dadd+0x18c>
 8000c7a:	e1af      	b.n	8000fdc <__aeabi_dadd+0x4ec>
 8000c7c:	2280      	movs	r2, #128	; 0x80
 8000c7e:	003c      	movs	r4, r7
 8000c80:	0412      	lsls	r2, r2, #16
 8000c82:	4314      	orrs	r4, r2
 8000c84:	46a0      	mov	r8, r4
 8000c86:	4662      	mov	r2, ip
 8000c88:	2a38      	cmp	r2, #56	; 0x38
 8000c8a:	dc67      	bgt.n	8000d5c <__aeabi_dadd+0x26c>
 8000c8c:	2a1f      	cmp	r2, #31
 8000c8e:	dc00      	bgt.n	8000c92 <__aeabi_dadd+0x1a2>
 8000c90:	e15f      	b.n	8000f52 <__aeabi_dadd+0x462>
 8000c92:	4647      	mov	r7, r8
 8000c94:	3a20      	subs	r2, #32
 8000c96:	40d7      	lsrs	r7, r2
 8000c98:	4662      	mov	r2, ip
 8000c9a:	2a20      	cmp	r2, #32
 8000c9c:	d005      	beq.n	8000caa <__aeabi_dadd+0x1ba>
 8000c9e:	4664      	mov	r4, ip
 8000ca0:	2240      	movs	r2, #64	; 0x40
 8000ca2:	1b12      	subs	r2, r2, r4
 8000ca4:	4644      	mov	r4, r8
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	4321      	orrs	r1, r4
 8000caa:	1e4a      	subs	r2, r1, #1
 8000cac:	4191      	sbcs	r1, r2
 8000cae:	000c      	movs	r4, r1
 8000cb0:	433c      	orrs	r4, r7
 8000cb2:	e057      	b.n	8000d64 <__aeabi_dadd+0x274>
 8000cb4:	003a      	movs	r2, r7
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_dadd+0x1cc>
 8000cba:	e105      	b.n	8000ec8 <__aeabi_dadd+0x3d8>
 8000cbc:	0022      	movs	r2, r4
 8000cbe:	3a01      	subs	r2, #1
 8000cc0:	2c01      	cmp	r4, #1
 8000cc2:	d100      	bne.n	8000cc6 <__aeabi_dadd+0x1d6>
 8000cc4:	e182      	b.n	8000fcc <__aeabi_dadd+0x4dc>
 8000cc6:	4c64      	ldr	r4, [pc, #400]	; (8000e58 <__aeabi_dadd+0x368>)
 8000cc8:	45a4      	cmp	ip, r4
 8000cca:	d05b      	beq.n	8000d84 <__aeabi_dadd+0x294>
 8000ccc:	4694      	mov	ip, r2
 8000cce:	e741      	b.n	8000b54 <__aeabi_dadd+0x64>
 8000cd0:	4c63      	ldr	r4, [pc, #396]	; (8000e60 <__aeabi_dadd+0x370>)
 8000cd2:	1c77      	adds	r7, r6, #1
 8000cd4:	4227      	tst	r7, r4
 8000cd6:	d000      	beq.n	8000cda <__aeabi_dadd+0x1ea>
 8000cd8:	e0c4      	b.n	8000e64 <__aeabi_dadd+0x374>
 8000cda:	0004      	movs	r4, r0
 8000cdc:	431c      	orrs	r4, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d000      	beq.n	8000ce4 <__aeabi_dadd+0x1f4>
 8000ce2:	e169      	b.n	8000fb8 <__aeabi_dadd+0x4c8>
 8000ce4:	2c00      	cmp	r4, #0
 8000ce6:	d100      	bne.n	8000cea <__aeabi_dadd+0x1fa>
 8000ce8:	e1bf      	b.n	800106a <__aeabi_dadd+0x57a>
 8000cea:	4644      	mov	r4, r8
 8000cec:	430c      	orrs	r4, r1
 8000cee:	d000      	beq.n	8000cf2 <__aeabi_dadd+0x202>
 8000cf0:	e1d0      	b.n	8001094 <__aeabi_dadd+0x5a4>
 8000cf2:	0742      	lsls	r2, r0, #29
 8000cf4:	08db      	lsrs	r3, r3, #3
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	08c0      	lsrs	r0, r0, #3
 8000cfa:	e029      	b.n	8000d50 <__aeabi_dadd+0x260>
 8000cfc:	003a      	movs	r2, r7
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	d100      	bne.n	8000d04 <__aeabi_dadd+0x214>
 8000d02:	e170      	b.n	8000fe6 <__aeabi_dadd+0x4f6>
 8000d04:	4662      	mov	r2, ip
 8000d06:	4664      	mov	r4, ip
 8000d08:	3a01      	subs	r2, #1
 8000d0a:	2c01      	cmp	r4, #1
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_dadd+0x220>
 8000d0e:	e0e0      	b.n	8000ed2 <__aeabi_dadd+0x3e2>
 8000d10:	4c51      	ldr	r4, [pc, #324]	; (8000e58 <__aeabi_dadd+0x368>)
 8000d12:	45a4      	cmp	ip, r4
 8000d14:	d100      	bne.n	8000d18 <__aeabi_dadd+0x228>
 8000d16:	e161      	b.n	8000fdc <__aeabi_dadd+0x4ec>
 8000d18:	4694      	mov	ip, r2
 8000d1a:	e7b4      	b.n	8000c86 <__aeabi_dadd+0x196>
 8000d1c:	003a      	movs	r2, r7
 8000d1e:	391f      	subs	r1, #31
 8000d20:	40ca      	lsrs	r2, r1
 8000d22:	0011      	movs	r1, r2
 8000d24:	2b20      	cmp	r3, #32
 8000d26:	d003      	beq.n	8000d30 <__aeabi_dadd+0x240>
 8000d28:	2240      	movs	r2, #64	; 0x40
 8000d2a:	1ad3      	subs	r3, r2, r3
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	433c      	orrs	r4, r7
 8000d30:	1e63      	subs	r3, r4, #1
 8000d32:	419c      	sbcs	r4, r3
 8000d34:	2700      	movs	r7, #0
 8000d36:	2600      	movs	r6, #0
 8000d38:	430c      	orrs	r4, r1
 8000d3a:	0763      	lsls	r3, r4, #29
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_dadd+0x250>
 8000d3e:	e753      	b.n	8000be8 <__aeabi_dadd+0xf8>
 8000d40:	46b4      	mov	ip, r6
 8000d42:	08e4      	lsrs	r4, r4, #3
 8000d44:	077b      	lsls	r3, r7, #29
 8000d46:	4323      	orrs	r3, r4
 8000d48:	08f8      	lsrs	r0, r7, #3
 8000d4a:	4a43      	ldr	r2, [pc, #268]	; (8000e58 <__aeabi_dadd+0x368>)
 8000d4c:	4594      	cmp	ip, r2
 8000d4e:	d01d      	beq.n	8000d8c <__aeabi_dadd+0x29c>
 8000d50:	4662      	mov	r2, ip
 8000d52:	0307      	lsls	r7, r0, #12
 8000d54:	0552      	lsls	r2, r2, #21
 8000d56:	0b3f      	lsrs	r7, r7, #12
 8000d58:	0d52      	lsrs	r2, r2, #21
 8000d5a:	e760      	b.n	8000c1e <__aeabi_dadd+0x12e>
 8000d5c:	4644      	mov	r4, r8
 8000d5e:	430c      	orrs	r4, r1
 8000d60:	1e62      	subs	r2, r4, #1
 8000d62:	4194      	sbcs	r4, r2
 8000d64:	18e4      	adds	r4, r4, r3
 8000d66:	429c      	cmp	r4, r3
 8000d68:	419b      	sbcs	r3, r3
 8000d6a:	425f      	negs	r7, r3
 8000d6c:	183f      	adds	r7, r7, r0
 8000d6e:	023b      	lsls	r3, r7, #8
 8000d70:	d5e3      	bpl.n	8000d3a <__aeabi_dadd+0x24a>
 8000d72:	4b39      	ldr	r3, [pc, #228]	; (8000e58 <__aeabi_dadd+0x368>)
 8000d74:	3601      	adds	r6, #1
 8000d76:	429e      	cmp	r6, r3
 8000d78:	d000      	beq.n	8000d7c <__aeabi_dadd+0x28c>
 8000d7a:	e0b5      	b.n	8000ee8 <__aeabi_dadd+0x3f8>
 8000d7c:	0032      	movs	r2, r6
 8000d7e:	2700      	movs	r7, #0
 8000d80:	2300      	movs	r3, #0
 8000d82:	e74c      	b.n	8000c1e <__aeabi_dadd+0x12e>
 8000d84:	0742      	lsls	r2, r0, #29
 8000d86:	08db      	lsrs	r3, r3, #3
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	08c0      	lsrs	r0, r0, #3
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	4302      	orrs	r2, r0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dadd+0x2a4>
 8000d92:	e1e1      	b.n	8001158 <__aeabi_dadd+0x668>
 8000d94:	2780      	movs	r7, #128	; 0x80
 8000d96:	033f      	lsls	r7, r7, #12
 8000d98:	4307      	orrs	r7, r0
 8000d9a:	033f      	lsls	r7, r7, #12
 8000d9c:	4a2e      	ldr	r2, [pc, #184]	; (8000e58 <__aeabi_dadd+0x368>)
 8000d9e:	0b3f      	lsrs	r7, r7, #12
 8000da0:	e73d      	b.n	8000c1e <__aeabi_dadd+0x12e>
 8000da2:	0020      	movs	r0, r4
 8000da4:	f001 fcd2 	bl	800274c <__clzsi2>
 8000da8:	0001      	movs	r1, r0
 8000daa:	3118      	adds	r1, #24
 8000dac:	291f      	cmp	r1, #31
 8000dae:	dc00      	bgt.n	8000db2 <__aeabi_dadd+0x2c2>
 8000db0:	e6fc      	b.n	8000bac <__aeabi_dadd+0xbc>
 8000db2:	3808      	subs	r0, #8
 8000db4:	4084      	lsls	r4, r0
 8000db6:	0027      	movs	r7, r4
 8000db8:	2400      	movs	r4, #0
 8000dba:	42b1      	cmp	r1, r6
 8000dbc:	db00      	blt.n	8000dc0 <__aeabi_dadd+0x2d0>
 8000dbe:	e6ff      	b.n	8000bc0 <__aeabi_dadd+0xd0>
 8000dc0:	4a26      	ldr	r2, [pc, #152]	; (8000e5c <__aeabi_dadd+0x36c>)
 8000dc2:	1a76      	subs	r6, r6, r1
 8000dc4:	4017      	ands	r7, r2
 8000dc6:	e70d      	b.n	8000be4 <__aeabi_dadd+0xf4>
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d02f      	beq.n	8000e2c <__aeabi_dadd+0x33c>
 8000dcc:	464a      	mov	r2, r9
 8000dce:	1b92      	subs	r2, r2, r6
 8000dd0:	4694      	mov	ip, r2
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_dadd+0x2e8>
 8000dd6:	e0ad      	b.n	8000f34 <__aeabi_dadd+0x444>
 8000dd8:	4a1f      	ldr	r2, [pc, #124]	; (8000e58 <__aeabi_dadd+0x368>)
 8000dda:	4591      	cmp	r9, r2
 8000ddc:	d100      	bne.n	8000de0 <__aeabi_dadd+0x2f0>
 8000dde:	e10f      	b.n	8001000 <__aeabi_dadd+0x510>
 8000de0:	2280      	movs	r2, #128	; 0x80
 8000de2:	0412      	lsls	r2, r2, #16
 8000de4:	4310      	orrs	r0, r2
 8000de6:	4662      	mov	r2, ip
 8000de8:	2a38      	cmp	r2, #56	; 0x38
 8000dea:	dd00      	ble.n	8000dee <__aeabi_dadd+0x2fe>
 8000dec:	e10f      	b.n	800100e <__aeabi_dadd+0x51e>
 8000dee:	2a1f      	cmp	r2, #31
 8000df0:	dd00      	ble.n	8000df4 <__aeabi_dadd+0x304>
 8000df2:	e180      	b.n	80010f6 <__aeabi_dadd+0x606>
 8000df4:	4664      	mov	r4, ip
 8000df6:	2220      	movs	r2, #32
 8000df8:	001e      	movs	r6, r3
 8000dfa:	1b12      	subs	r2, r2, r4
 8000dfc:	4667      	mov	r7, ip
 8000dfe:	0004      	movs	r4, r0
 8000e00:	4093      	lsls	r3, r2
 8000e02:	4094      	lsls	r4, r2
 8000e04:	40fe      	lsrs	r6, r7
 8000e06:	1e5a      	subs	r2, r3, #1
 8000e08:	4193      	sbcs	r3, r2
 8000e0a:	40f8      	lsrs	r0, r7
 8000e0c:	4334      	orrs	r4, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	4480      	add	r8, r0
 8000e12:	1864      	adds	r4, r4, r1
 8000e14:	428c      	cmp	r4, r1
 8000e16:	41bf      	sbcs	r7, r7
 8000e18:	427f      	negs	r7, r7
 8000e1a:	464e      	mov	r6, r9
 8000e1c:	4447      	add	r7, r8
 8000e1e:	e7a6      	b.n	8000d6e <__aeabi_dadd+0x27e>
 8000e20:	4642      	mov	r2, r8
 8000e22:	430a      	orrs	r2, r1
 8000e24:	0011      	movs	r1, r2
 8000e26:	1e4a      	subs	r2, r1, #1
 8000e28:	4191      	sbcs	r1, r2
 8000e2a:	e6ad      	b.n	8000b88 <__aeabi_dadd+0x98>
 8000e2c:	4c0c      	ldr	r4, [pc, #48]	; (8000e60 <__aeabi_dadd+0x370>)
 8000e2e:	1c72      	adds	r2, r6, #1
 8000e30:	4222      	tst	r2, r4
 8000e32:	d000      	beq.n	8000e36 <__aeabi_dadd+0x346>
 8000e34:	e0a1      	b.n	8000f7a <__aeabi_dadd+0x48a>
 8000e36:	0002      	movs	r2, r0
 8000e38:	431a      	orrs	r2, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d000      	beq.n	8000e40 <__aeabi_dadd+0x350>
 8000e3e:	e0fa      	b.n	8001036 <__aeabi_dadd+0x546>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	d100      	bne.n	8000e46 <__aeabi_dadd+0x356>
 8000e44:	e145      	b.n	80010d2 <__aeabi_dadd+0x5e2>
 8000e46:	003a      	movs	r2, r7
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	d000      	beq.n	8000e4e <__aeabi_dadd+0x35e>
 8000e4c:	e146      	b.n	80010dc <__aeabi_dadd+0x5ec>
 8000e4e:	0742      	lsls	r2, r0, #29
 8000e50:	08db      	lsrs	r3, r3, #3
 8000e52:	4313      	orrs	r3, r2
 8000e54:	08c0      	lsrs	r0, r0, #3
 8000e56:	e77b      	b.n	8000d50 <__aeabi_dadd+0x260>
 8000e58:	000007ff 	.word	0x000007ff
 8000e5c:	ff7fffff 	.word	0xff7fffff
 8000e60:	000007fe 	.word	0x000007fe
 8000e64:	4647      	mov	r7, r8
 8000e66:	1a5c      	subs	r4, r3, r1
 8000e68:	1bc2      	subs	r2, r0, r7
 8000e6a:	42a3      	cmp	r3, r4
 8000e6c:	41bf      	sbcs	r7, r7
 8000e6e:	427f      	negs	r7, r7
 8000e70:	46b9      	mov	r9, r7
 8000e72:	0017      	movs	r7, r2
 8000e74:	464a      	mov	r2, r9
 8000e76:	1abf      	subs	r7, r7, r2
 8000e78:	023a      	lsls	r2, r7, #8
 8000e7a:	d500      	bpl.n	8000e7e <__aeabi_dadd+0x38e>
 8000e7c:	e08d      	b.n	8000f9a <__aeabi_dadd+0x4aa>
 8000e7e:	0023      	movs	r3, r4
 8000e80:	433b      	orrs	r3, r7
 8000e82:	d000      	beq.n	8000e86 <__aeabi_dadd+0x396>
 8000e84:	e68a      	b.n	8000b9c <__aeabi_dadd+0xac>
 8000e86:	2000      	movs	r0, #0
 8000e88:	2500      	movs	r5, #0
 8000e8a:	e761      	b.n	8000d50 <__aeabi_dadd+0x260>
 8000e8c:	4cb4      	ldr	r4, [pc, #720]	; (8001160 <__aeabi_dadd+0x670>)
 8000e8e:	45a1      	cmp	r9, r4
 8000e90:	d100      	bne.n	8000e94 <__aeabi_dadd+0x3a4>
 8000e92:	e0ad      	b.n	8000ff0 <__aeabi_dadd+0x500>
 8000e94:	2480      	movs	r4, #128	; 0x80
 8000e96:	0424      	lsls	r4, r4, #16
 8000e98:	4320      	orrs	r0, r4
 8000e9a:	4664      	mov	r4, ip
 8000e9c:	2c38      	cmp	r4, #56	; 0x38
 8000e9e:	dc3d      	bgt.n	8000f1c <__aeabi_dadd+0x42c>
 8000ea0:	4662      	mov	r2, ip
 8000ea2:	2c1f      	cmp	r4, #31
 8000ea4:	dd00      	ble.n	8000ea8 <__aeabi_dadd+0x3b8>
 8000ea6:	e0b7      	b.n	8001018 <__aeabi_dadd+0x528>
 8000ea8:	2520      	movs	r5, #32
 8000eaa:	001e      	movs	r6, r3
 8000eac:	1b2d      	subs	r5, r5, r4
 8000eae:	0004      	movs	r4, r0
 8000eb0:	40ab      	lsls	r3, r5
 8000eb2:	40ac      	lsls	r4, r5
 8000eb4:	40d6      	lsrs	r6, r2
 8000eb6:	40d0      	lsrs	r0, r2
 8000eb8:	4642      	mov	r2, r8
 8000eba:	1e5d      	subs	r5, r3, #1
 8000ebc:	41ab      	sbcs	r3, r5
 8000ebe:	4334      	orrs	r4, r6
 8000ec0:	1a12      	subs	r2, r2, r0
 8000ec2:	4690      	mov	r8, r2
 8000ec4:	4323      	orrs	r3, r4
 8000ec6:	e02c      	b.n	8000f22 <__aeabi_dadd+0x432>
 8000ec8:	0742      	lsls	r2, r0, #29
 8000eca:	08db      	lsrs	r3, r3, #3
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	08c0      	lsrs	r0, r0, #3
 8000ed0:	e73b      	b.n	8000d4a <__aeabi_dadd+0x25a>
 8000ed2:	185c      	adds	r4, r3, r1
 8000ed4:	429c      	cmp	r4, r3
 8000ed6:	419b      	sbcs	r3, r3
 8000ed8:	4440      	add	r0, r8
 8000eda:	425b      	negs	r3, r3
 8000edc:	18c7      	adds	r7, r0, r3
 8000ede:	2601      	movs	r6, #1
 8000ee0:	023b      	lsls	r3, r7, #8
 8000ee2:	d400      	bmi.n	8000ee6 <__aeabi_dadd+0x3f6>
 8000ee4:	e729      	b.n	8000d3a <__aeabi_dadd+0x24a>
 8000ee6:	2602      	movs	r6, #2
 8000ee8:	4a9e      	ldr	r2, [pc, #632]	; (8001164 <__aeabi_dadd+0x674>)
 8000eea:	0863      	lsrs	r3, r4, #1
 8000eec:	4017      	ands	r7, r2
 8000eee:	2201      	movs	r2, #1
 8000ef0:	4014      	ands	r4, r2
 8000ef2:	431c      	orrs	r4, r3
 8000ef4:	07fb      	lsls	r3, r7, #31
 8000ef6:	431c      	orrs	r4, r3
 8000ef8:	087f      	lsrs	r7, r7, #1
 8000efa:	e673      	b.n	8000be4 <__aeabi_dadd+0xf4>
 8000efc:	4644      	mov	r4, r8
 8000efe:	3a20      	subs	r2, #32
 8000f00:	40d4      	lsrs	r4, r2
 8000f02:	4662      	mov	r2, ip
 8000f04:	2a20      	cmp	r2, #32
 8000f06:	d005      	beq.n	8000f14 <__aeabi_dadd+0x424>
 8000f08:	4667      	mov	r7, ip
 8000f0a:	2240      	movs	r2, #64	; 0x40
 8000f0c:	1bd2      	subs	r2, r2, r7
 8000f0e:	4647      	mov	r7, r8
 8000f10:	4097      	lsls	r7, r2
 8000f12:	4339      	orrs	r1, r7
 8000f14:	1e4a      	subs	r2, r1, #1
 8000f16:	4191      	sbcs	r1, r2
 8000f18:	4321      	orrs	r1, r4
 8000f1a:	e635      	b.n	8000b88 <__aeabi_dadd+0x98>
 8000f1c:	4303      	orrs	r3, r0
 8000f1e:	1e58      	subs	r0, r3, #1
 8000f20:	4183      	sbcs	r3, r0
 8000f22:	1acc      	subs	r4, r1, r3
 8000f24:	42a1      	cmp	r1, r4
 8000f26:	41bf      	sbcs	r7, r7
 8000f28:	4643      	mov	r3, r8
 8000f2a:	427f      	negs	r7, r7
 8000f2c:	4655      	mov	r5, sl
 8000f2e:	464e      	mov	r6, r9
 8000f30:	1bdf      	subs	r7, r3, r7
 8000f32:	e62e      	b.n	8000b92 <__aeabi_dadd+0xa2>
 8000f34:	0002      	movs	r2, r0
 8000f36:	431a      	orrs	r2, r3
 8000f38:	d100      	bne.n	8000f3c <__aeabi_dadd+0x44c>
 8000f3a:	e0bd      	b.n	80010b8 <__aeabi_dadd+0x5c8>
 8000f3c:	4662      	mov	r2, ip
 8000f3e:	4664      	mov	r4, ip
 8000f40:	3a01      	subs	r2, #1
 8000f42:	2c01      	cmp	r4, #1
 8000f44:	d100      	bne.n	8000f48 <__aeabi_dadd+0x458>
 8000f46:	e0e5      	b.n	8001114 <__aeabi_dadd+0x624>
 8000f48:	4c85      	ldr	r4, [pc, #532]	; (8001160 <__aeabi_dadd+0x670>)
 8000f4a:	45a4      	cmp	ip, r4
 8000f4c:	d058      	beq.n	8001000 <__aeabi_dadd+0x510>
 8000f4e:	4694      	mov	ip, r2
 8000f50:	e749      	b.n	8000de6 <__aeabi_dadd+0x2f6>
 8000f52:	4664      	mov	r4, ip
 8000f54:	2220      	movs	r2, #32
 8000f56:	1b12      	subs	r2, r2, r4
 8000f58:	4644      	mov	r4, r8
 8000f5a:	4094      	lsls	r4, r2
 8000f5c:	000f      	movs	r7, r1
 8000f5e:	46a1      	mov	r9, r4
 8000f60:	4664      	mov	r4, ip
 8000f62:	4091      	lsls	r1, r2
 8000f64:	40e7      	lsrs	r7, r4
 8000f66:	464c      	mov	r4, r9
 8000f68:	1e4a      	subs	r2, r1, #1
 8000f6a:	4191      	sbcs	r1, r2
 8000f6c:	433c      	orrs	r4, r7
 8000f6e:	4642      	mov	r2, r8
 8000f70:	430c      	orrs	r4, r1
 8000f72:	4661      	mov	r1, ip
 8000f74:	40ca      	lsrs	r2, r1
 8000f76:	1880      	adds	r0, r0, r2
 8000f78:	e6f4      	b.n	8000d64 <__aeabi_dadd+0x274>
 8000f7a:	4c79      	ldr	r4, [pc, #484]	; (8001160 <__aeabi_dadd+0x670>)
 8000f7c:	42a2      	cmp	r2, r4
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_dadd+0x492>
 8000f80:	e6fd      	b.n	8000d7e <__aeabi_dadd+0x28e>
 8000f82:	1859      	adds	r1, r3, r1
 8000f84:	4299      	cmp	r1, r3
 8000f86:	419b      	sbcs	r3, r3
 8000f88:	4440      	add	r0, r8
 8000f8a:	425f      	negs	r7, r3
 8000f8c:	19c7      	adds	r7, r0, r7
 8000f8e:	07fc      	lsls	r4, r7, #31
 8000f90:	0849      	lsrs	r1, r1, #1
 8000f92:	0016      	movs	r6, r2
 8000f94:	430c      	orrs	r4, r1
 8000f96:	087f      	lsrs	r7, r7, #1
 8000f98:	e6cf      	b.n	8000d3a <__aeabi_dadd+0x24a>
 8000f9a:	1acc      	subs	r4, r1, r3
 8000f9c:	42a1      	cmp	r1, r4
 8000f9e:	41bf      	sbcs	r7, r7
 8000fa0:	4643      	mov	r3, r8
 8000fa2:	427f      	negs	r7, r7
 8000fa4:	1a18      	subs	r0, r3, r0
 8000fa6:	4655      	mov	r5, sl
 8000fa8:	1bc7      	subs	r7, r0, r7
 8000faa:	e5f7      	b.n	8000b9c <__aeabi_dadd+0xac>
 8000fac:	08c9      	lsrs	r1, r1, #3
 8000fae:	077b      	lsls	r3, r7, #29
 8000fb0:	4655      	mov	r5, sl
 8000fb2:	430b      	orrs	r3, r1
 8000fb4:	08f8      	lsrs	r0, r7, #3
 8000fb6:	e6c8      	b.n	8000d4a <__aeabi_dadd+0x25a>
 8000fb8:	2c00      	cmp	r4, #0
 8000fba:	d000      	beq.n	8000fbe <__aeabi_dadd+0x4ce>
 8000fbc:	e081      	b.n	80010c2 <__aeabi_dadd+0x5d2>
 8000fbe:	4643      	mov	r3, r8
 8000fc0:	430b      	orrs	r3, r1
 8000fc2:	d115      	bne.n	8000ff0 <__aeabi_dadd+0x500>
 8000fc4:	2080      	movs	r0, #128	; 0x80
 8000fc6:	2500      	movs	r5, #0
 8000fc8:	0300      	lsls	r0, r0, #12
 8000fca:	e6e3      	b.n	8000d94 <__aeabi_dadd+0x2a4>
 8000fcc:	1a5c      	subs	r4, r3, r1
 8000fce:	42a3      	cmp	r3, r4
 8000fd0:	419b      	sbcs	r3, r3
 8000fd2:	1bc7      	subs	r7, r0, r7
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	2601      	movs	r6, #1
 8000fd8:	1aff      	subs	r7, r7, r3
 8000fda:	e5da      	b.n	8000b92 <__aeabi_dadd+0xa2>
 8000fdc:	0742      	lsls	r2, r0, #29
 8000fde:	08db      	lsrs	r3, r3, #3
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	08c0      	lsrs	r0, r0, #3
 8000fe4:	e6d2      	b.n	8000d8c <__aeabi_dadd+0x29c>
 8000fe6:	0742      	lsls	r2, r0, #29
 8000fe8:	08db      	lsrs	r3, r3, #3
 8000fea:	4313      	orrs	r3, r2
 8000fec:	08c0      	lsrs	r0, r0, #3
 8000fee:	e6ac      	b.n	8000d4a <__aeabi_dadd+0x25a>
 8000ff0:	4643      	mov	r3, r8
 8000ff2:	4642      	mov	r2, r8
 8000ff4:	08c9      	lsrs	r1, r1, #3
 8000ff6:	075b      	lsls	r3, r3, #29
 8000ff8:	4655      	mov	r5, sl
 8000ffa:	430b      	orrs	r3, r1
 8000ffc:	08d0      	lsrs	r0, r2, #3
 8000ffe:	e6c5      	b.n	8000d8c <__aeabi_dadd+0x29c>
 8001000:	4643      	mov	r3, r8
 8001002:	4642      	mov	r2, r8
 8001004:	075b      	lsls	r3, r3, #29
 8001006:	08c9      	lsrs	r1, r1, #3
 8001008:	430b      	orrs	r3, r1
 800100a:	08d0      	lsrs	r0, r2, #3
 800100c:	e6be      	b.n	8000d8c <__aeabi_dadd+0x29c>
 800100e:	4303      	orrs	r3, r0
 8001010:	001c      	movs	r4, r3
 8001012:	1e63      	subs	r3, r4, #1
 8001014:	419c      	sbcs	r4, r3
 8001016:	e6fc      	b.n	8000e12 <__aeabi_dadd+0x322>
 8001018:	0002      	movs	r2, r0
 800101a:	3c20      	subs	r4, #32
 800101c:	40e2      	lsrs	r2, r4
 800101e:	0014      	movs	r4, r2
 8001020:	4662      	mov	r2, ip
 8001022:	2a20      	cmp	r2, #32
 8001024:	d003      	beq.n	800102e <__aeabi_dadd+0x53e>
 8001026:	2540      	movs	r5, #64	; 0x40
 8001028:	1aad      	subs	r5, r5, r2
 800102a:	40a8      	lsls	r0, r5
 800102c:	4303      	orrs	r3, r0
 800102e:	1e58      	subs	r0, r3, #1
 8001030:	4183      	sbcs	r3, r0
 8001032:	4323      	orrs	r3, r4
 8001034:	e775      	b.n	8000f22 <__aeabi_dadd+0x432>
 8001036:	2a00      	cmp	r2, #0
 8001038:	d0e2      	beq.n	8001000 <__aeabi_dadd+0x510>
 800103a:	003a      	movs	r2, r7
 800103c:	430a      	orrs	r2, r1
 800103e:	d0cd      	beq.n	8000fdc <__aeabi_dadd+0x4ec>
 8001040:	0742      	lsls	r2, r0, #29
 8001042:	08db      	lsrs	r3, r3, #3
 8001044:	4313      	orrs	r3, r2
 8001046:	2280      	movs	r2, #128	; 0x80
 8001048:	08c0      	lsrs	r0, r0, #3
 800104a:	0312      	lsls	r2, r2, #12
 800104c:	4210      	tst	r0, r2
 800104e:	d006      	beq.n	800105e <__aeabi_dadd+0x56e>
 8001050:	08fc      	lsrs	r4, r7, #3
 8001052:	4214      	tst	r4, r2
 8001054:	d103      	bne.n	800105e <__aeabi_dadd+0x56e>
 8001056:	0020      	movs	r0, r4
 8001058:	08cb      	lsrs	r3, r1, #3
 800105a:	077a      	lsls	r2, r7, #29
 800105c:	4313      	orrs	r3, r2
 800105e:	0f5a      	lsrs	r2, r3, #29
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	0752      	lsls	r2, r2, #29
 8001064:	08db      	lsrs	r3, r3, #3
 8001066:	4313      	orrs	r3, r2
 8001068:	e690      	b.n	8000d8c <__aeabi_dadd+0x29c>
 800106a:	4643      	mov	r3, r8
 800106c:	430b      	orrs	r3, r1
 800106e:	d100      	bne.n	8001072 <__aeabi_dadd+0x582>
 8001070:	e709      	b.n	8000e86 <__aeabi_dadd+0x396>
 8001072:	4643      	mov	r3, r8
 8001074:	4642      	mov	r2, r8
 8001076:	08c9      	lsrs	r1, r1, #3
 8001078:	075b      	lsls	r3, r3, #29
 800107a:	4655      	mov	r5, sl
 800107c:	430b      	orrs	r3, r1
 800107e:	08d0      	lsrs	r0, r2, #3
 8001080:	e666      	b.n	8000d50 <__aeabi_dadd+0x260>
 8001082:	1acc      	subs	r4, r1, r3
 8001084:	42a1      	cmp	r1, r4
 8001086:	4189      	sbcs	r1, r1
 8001088:	1a3f      	subs	r7, r7, r0
 800108a:	4249      	negs	r1, r1
 800108c:	4655      	mov	r5, sl
 800108e:	2601      	movs	r6, #1
 8001090:	1a7f      	subs	r7, r7, r1
 8001092:	e57e      	b.n	8000b92 <__aeabi_dadd+0xa2>
 8001094:	4642      	mov	r2, r8
 8001096:	1a5c      	subs	r4, r3, r1
 8001098:	1a87      	subs	r7, r0, r2
 800109a:	42a3      	cmp	r3, r4
 800109c:	4192      	sbcs	r2, r2
 800109e:	4252      	negs	r2, r2
 80010a0:	1abf      	subs	r7, r7, r2
 80010a2:	023a      	lsls	r2, r7, #8
 80010a4:	d53d      	bpl.n	8001122 <__aeabi_dadd+0x632>
 80010a6:	1acc      	subs	r4, r1, r3
 80010a8:	42a1      	cmp	r1, r4
 80010aa:	4189      	sbcs	r1, r1
 80010ac:	4643      	mov	r3, r8
 80010ae:	4249      	negs	r1, r1
 80010b0:	1a1f      	subs	r7, r3, r0
 80010b2:	4655      	mov	r5, sl
 80010b4:	1a7f      	subs	r7, r7, r1
 80010b6:	e595      	b.n	8000be4 <__aeabi_dadd+0xf4>
 80010b8:	077b      	lsls	r3, r7, #29
 80010ba:	08c9      	lsrs	r1, r1, #3
 80010bc:	430b      	orrs	r3, r1
 80010be:	08f8      	lsrs	r0, r7, #3
 80010c0:	e643      	b.n	8000d4a <__aeabi_dadd+0x25a>
 80010c2:	4644      	mov	r4, r8
 80010c4:	08db      	lsrs	r3, r3, #3
 80010c6:	430c      	orrs	r4, r1
 80010c8:	d130      	bne.n	800112c <__aeabi_dadd+0x63c>
 80010ca:	0742      	lsls	r2, r0, #29
 80010cc:	4313      	orrs	r3, r2
 80010ce:	08c0      	lsrs	r0, r0, #3
 80010d0:	e65c      	b.n	8000d8c <__aeabi_dadd+0x29c>
 80010d2:	077b      	lsls	r3, r7, #29
 80010d4:	08c9      	lsrs	r1, r1, #3
 80010d6:	430b      	orrs	r3, r1
 80010d8:	08f8      	lsrs	r0, r7, #3
 80010da:	e639      	b.n	8000d50 <__aeabi_dadd+0x260>
 80010dc:	185c      	adds	r4, r3, r1
 80010de:	429c      	cmp	r4, r3
 80010e0:	419b      	sbcs	r3, r3
 80010e2:	4440      	add	r0, r8
 80010e4:	425b      	negs	r3, r3
 80010e6:	18c7      	adds	r7, r0, r3
 80010e8:	023b      	lsls	r3, r7, #8
 80010ea:	d400      	bmi.n	80010ee <__aeabi_dadd+0x5fe>
 80010ec:	e625      	b.n	8000d3a <__aeabi_dadd+0x24a>
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <__aeabi_dadd+0x674>)
 80010f0:	2601      	movs	r6, #1
 80010f2:	401f      	ands	r7, r3
 80010f4:	e621      	b.n	8000d3a <__aeabi_dadd+0x24a>
 80010f6:	0004      	movs	r4, r0
 80010f8:	3a20      	subs	r2, #32
 80010fa:	40d4      	lsrs	r4, r2
 80010fc:	4662      	mov	r2, ip
 80010fe:	2a20      	cmp	r2, #32
 8001100:	d004      	beq.n	800110c <__aeabi_dadd+0x61c>
 8001102:	2240      	movs	r2, #64	; 0x40
 8001104:	4666      	mov	r6, ip
 8001106:	1b92      	subs	r2, r2, r6
 8001108:	4090      	lsls	r0, r2
 800110a:	4303      	orrs	r3, r0
 800110c:	1e5a      	subs	r2, r3, #1
 800110e:	4193      	sbcs	r3, r2
 8001110:	431c      	orrs	r4, r3
 8001112:	e67e      	b.n	8000e12 <__aeabi_dadd+0x322>
 8001114:	185c      	adds	r4, r3, r1
 8001116:	428c      	cmp	r4, r1
 8001118:	4189      	sbcs	r1, r1
 800111a:	4440      	add	r0, r8
 800111c:	4249      	negs	r1, r1
 800111e:	1847      	adds	r7, r0, r1
 8001120:	e6dd      	b.n	8000ede <__aeabi_dadd+0x3ee>
 8001122:	0023      	movs	r3, r4
 8001124:	433b      	orrs	r3, r7
 8001126:	d100      	bne.n	800112a <__aeabi_dadd+0x63a>
 8001128:	e6ad      	b.n	8000e86 <__aeabi_dadd+0x396>
 800112a:	e606      	b.n	8000d3a <__aeabi_dadd+0x24a>
 800112c:	0744      	lsls	r4, r0, #29
 800112e:	4323      	orrs	r3, r4
 8001130:	2480      	movs	r4, #128	; 0x80
 8001132:	08c0      	lsrs	r0, r0, #3
 8001134:	0324      	lsls	r4, r4, #12
 8001136:	4220      	tst	r0, r4
 8001138:	d008      	beq.n	800114c <__aeabi_dadd+0x65c>
 800113a:	4642      	mov	r2, r8
 800113c:	08d6      	lsrs	r6, r2, #3
 800113e:	4226      	tst	r6, r4
 8001140:	d104      	bne.n	800114c <__aeabi_dadd+0x65c>
 8001142:	4655      	mov	r5, sl
 8001144:	0030      	movs	r0, r6
 8001146:	08cb      	lsrs	r3, r1, #3
 8001148:	0751      	lsls	r1, r2, #29
 800114a:	430b      	orrs	r3, r1
 800114c:	0f5a      	lsrs	r2, r3, #29
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	08db      	lsrs	r3, r3, #3
 8001152:	0752      	lsls	r2, r2, #29
 8001154:	4313      	orrs	r3, r2
 8001156:	e619      	b.n	8000d8c <__aeabi_dadd+0x29c>
 8001158:	2300      	movs	r3, #0
 800115a:	4a01      	ldr	r2, [pc, #4]	; (8001160 <__aeabi_dadd+0x670>)
 800115c:	001f      	movs	r7, r3
 800115e:	e55e      	b.n	8000c1e <__aeabi_dadd+0x12e>
 8001160:	000007ff 	.word	0x000007ff
 8001164:	ff7fffff 	.word	0xff7fffff

08001168 <__aeabi_ddiv>:
 8001168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800116a:	4657      	mov	r7, sl
 800116c:	464e      	mov	r6, r9
 800116e:	4645      	mov	r5, r8
 8001170:	46de      	mov	lr, fp
 8001172:	b5e0      	push	{r5, r6, r7, lr}
 8001174:	4681      	mov	r9, r0
 8001176:	0005      	movs	r5, r0
 8001178:	030c      	lsls	r4, r1, #12
 800117a:	0048      	lsls	r0, r1, #1
 800117c:	4692      	mov	sl, r2
 800117e:	001f      	movs	r7, r3
 8001180:	b085      	sub	sp, #20
 8001182:	0b24      	lsrs	r4, r4, #12
 8001184:	0d40      	lsrs	r0, r0, #21
 8001186:	0fce      	lsrs	r6, r1, #31
 8001188:	2800      	cmp	r0, #0
 800118a:	d100      	bne.n	800118e <__aeabi_ddiv+0x26>
 800118c:	e156      	b.n	800143c <__aeabi_ddiv+0x2d4>
 800118e:	4bd4      	ldr	r3, [pc, #848]	; (80014e0 <__aeabi_ddiv+0x378>)
 8001190:	4298      	cmp	r0, r3
 8001192:	d100      	bne.n	8001196 <__aeabi_ddiv+0x2e>
 8001194:	e172      	b.n	800147c <__aeabi_ddiv+0x314>
 8001196:	0f6b      	lsrs	r3, r5, #29
 8001198:	00e4      	lsls	r4, r4, #3
 800119a:	431c      	orrs	r4, r3
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	041b      	lsls	r3, r3, #16
 80011a0:	4323      	orrs	r3, r4
 80011a2:	4698      	mov	r8, r3
 80011a4:	4bcf      	ldr	r3, [pc, #828]	; (80014e4 <__aeabi_ddiv+0x37c>)
 80011a6:	00ed      	lsls	r5, r5, #3
 80011a8:	469b      	mov	fp, r3
 80011aa:	2300      	movs	r3, #0
 80011ac:	4699      	mov	r9, r3
 80011ae:	4483      	add	fp, r0
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	033c      	lsls	r4, r7, #12
 80011b4:	007b      	lsls	r3, r7, #1
 80011b6:	4650      	mov	r0, sl
 80011b8:	0b24      	lsrs	r4, r4, #12
 80011ba:	0d5b      	lsrs	r3, r3, #21
 80011bc:	0fff      	lsrs	r7, r7, #31
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d100      	bne.n	80011c4 <__aeabi_ddiv+0x5c>
 80011c2:	e11f      	b.n	8001404 <__aeabi_ddiv+0x29c>
 80011c4:	4ac6      	ldr	r2, [pc, #792]	; (80014e0 <__aeabi_ddiv+0x378>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d100      	bne.n	80011cc <__aeabi_ddiv+0x64>
 80011ca:	e162      	b.n	8001492 <__aeabi_ddiv+0x32a>
 80011cc:	49c5      	ldr	r1, [pc, #788]	; (80014e4 <__aeabi_ddiv+0x37c>)
 80011ce:	0f42      	lsrs	r2, r0, #29
 80011d0:	468c      	mov	ip, r1
 80011d2:	00e4      	lsls	r4, r4, #3
 80011d4:	4659      	mov	r1, fp
 80011d6:	4314      	orrs	r4, r2
 80011d8:	2280      	movs	r2, #128	; 0x80
 80011da:	4463      	add	r3, ip
 80011dc:	0412      	lsls	r2, r2, #16
 80011de:	1acb      	subs	r3, r1, r3
 80011e0:	4314      	orrs	r4, r2
 80011e2:	469b      	mov	fp, r3
 80011e4:	00c2      	lsls	r2, r0, #3
 80011e6:	2000      	movs	r0, #0
 80011e8:	0033      	movs	r3, r6
 80011ea:	407b      	eors	r3, r7
 80011ec:	469a      	mov	sl, r3
 80011ee:	464b      	mov	r3, r9
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d827      	bhi.n	8001244 <__aeabi_ddiv+0xdc>
 80011f4:	49bc      	ldr	r1, [pc, #752]	; (80014e8 <__aeabi_ddiv+0x380>)
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	58cb      	ldr	r3, [r1, r3]
 80011fa:	469f      	mov	pc, r3
 80011fc:	46b2      	mov	sl, r6
 80011fe:	9b00      	ldr	r3, [sp, #0]
 8001200:	2b02      	cmp	r3, #2
 8001202:	d016      	beq.n	8001232 <__aeabi_ddiv+0xca>
 8001204:	2b03      	cmp	r3, #3
 8001206:	d100      	bne.n	800120a <__aeabi_ddiv+0xa2>
 8001208:	e28e      	b.n	8001728 <__aeabi_ddiv+0x5c0>
 800120a:	2b01      	cmp	r3, #1
 800120c:	d000      	beq.n	8001210 <__aeabi_ddiv+0xa8>
 800120e:	e0d9      	b.n	80013c4 <__aeabi_ddiv+0x25c>
 8001210:	2300      	movs	r3, #0
 8001212:	2400      	movs	r4, #0
 8001214:	2500      	movs	r5, #0
 8001216:	4652      	mov	r2, sl
 8001218:	051b      	lsls	r3, r3, #20
 800121a:	4323      	orrs	r3, r4
 800121c:	07d2      	lsls	r2, r2, #31
 800121e:	4313      	orrs	r3, r2
 8001220:	0028      	movs	r0, r5
 8001222:	0019      	movs	r1, r3
 8001224:	b005      	add	sp, #20
 8001226:	bcf0      	pop	{r4, r5, r6, r7}
 8001228:	46bb      	mov	fp, r7
 800122a:	46b2      	mov	sl, r6
 800122c:	46a9      	mov	r9, r5
 800122e:	46a0      	mov	r8, r4
 8001230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001232:	2400      	movs	r4, #0
 8001234:	2500      	movs	r5, #0
 8001236:	4baa      	ldr	r3, [pc, #680]	; (80014e0 <__aeabi_ddiv+0x378>)
 8001238:	e7ed      	b.n	8001216 <__aeabi_ddiv+0xae>
 800123a:	46ba      	mov	sl, r7
 800123c:	46a0      	mov	r8, r4
 800123e:	0015      	movs	r5, r2
 8001240:	9000      	str	r0, [sp, #0]
 8001242:	e7dc      	b.n	80011fe <__aeabi_ddiv+0x96>
 8001244:	4544      	cmp	r4, r8
 8001246:	d200      	bcs.n	800124a <__aeabi_ddiv+0xe2>
 8001248:	e1c7      	b.n	80015da <__aeabi_ddiv+0x472>
 800124a:	d100      	bne.n	800124e <__aeabi_ddiv+0xe6>
 800124c:	e1c2      	b.n	80015d4 <__aeabi_ddiv+0x46c>
 800124e:	2301      	movs	r3, #1
 8001250:	425b      	negs	r3, r3
 8001252:	469c      	mov	ip, r3
 8001254:	002e      	movs	r6, r5
 8001256:	4640      	mov	r0, r8
 8001258:	2500      	movs	r5, #0
 800125a:	44e3      	add	fp, ip
 800125c:	0223      	lsls	r3, r4, #8
 800125e:	0e14      	lsrs	r4, r2, #24
 8001260:	431c      	orrs	r4, r3
 8001262:	0c1b      	lsrs	r3, r3, #16
 8001264:	4699      	mov	r9, r3
 8001266:	0423      	lsls	r3, r4, #16
 8001268:	0c1f      	lsrs	r7, r3, #16
 800126a:	0212      	lsls	r2, r2, #8
 800126c:	4649      	mov	r1, r9
 800126e:	9200      	str	r2, [sp, #0]
 8001270:	9701      	str	r7, [sp, #4]
 8001272:	f7fe ffeb 	bl	800024c <__aeabi_uidivmod>
 8001276:	0002      	movs	r2, r0
 8001278:	437a      	muls	r2, r7
 800127a:	040b      	lsls	r3, r1, #16
 800127c:	0c31      	lsrs	r1, r6, #16
 800127e:	4680      	mov	r8, r0
 8001280:	4319      	orrs	r1, r3
 8001282:	428a      	cmp	r2, r1
 8001284:	d907      	bls.n	8001296 <__aeabi_ddiv+0x12e>
 8001286:	2301      	movs	r3, #1
 8001288:	425b      	negs	r3, r3
 800128a:	469c      	mov	ip, r3
 800128c:	1909      	adds	r1, r1, r4
 800128e:	44e0      	add	r8, ip
 8001290:	428c      	cmp	r4, r1
 8001292:	d800      	bhi.n	8001296 <__aeabi_ddiv+0x12e>
 8001294:	e207      	b.n	80016a6 <__aeabi_ddiv+0x53e>
 8001296:	1a88      	subs	r0, r1, r2
 8001298:	4649      	mov	r1, r9
 800129a:	f7fe ffd7 	bl	800024c <__aeabi_uidivmod>
 800129e:	0409      	lsls	r1, r1, #16
 80012a0:	468c      	mov	ip, r1
 80012a2:	0431      	lsls	r1, r6, #16
 80012a4:	4666      	mov	r6, ip
 80012a6:	9a01      	ldr	r2, [sp, #4]
 80012a8:	0c09      	lsrs	r1, r1, #16
 80012aa:	4342      	muls	r2, r0
 80012ac:	0003      	movs	r3, r0
 80012ae:	4331      	orrs	r1, r6
 80012b0:	428a      	cmp	r2, r1
 80012b2:	d904      	bls.n	80012be <__aeabi_ddiv+0x156>
 80012b4:	1909      	adds	r1, r1, r4
 80012b6:	3b01      	subs	r3, #1
 80012b8:	428c      	cmp	r4, r1
 80012ba:	d800      	bhi.n	80012be <__aeabi_ddiv+0x156>
 80012bc:	e1ed      	b.n	800169a <__aeabi_ddiv+0x532>
 80012be:	1a88      	subs	r0, r1, r2
 80012c0:	4642      	mov	r2, r8
 80012c2:	0412      	lsls	r2, r2, #16
 80012c4:	431a      	orrs	r2, r3
 80012c6:	4690      	mov	r8, r2
 80012c8:	4641      	mov	r1, r8
 80012ca:	9b00      	ldr	r3, [sp, #0]
 80012cc:	040e      	lsls	r6, r1, #16
 80012ce:	0c1b      	lsrs	r3, r3, #16
 80012d0:	001f      	movs	r7, r3
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	9b00      	ldr	r3, [sp, #0]
 80012d6:	0c36      	lsrs	r6, r6, #16
 80012d8:	041b      	lsls	r3, r3, #16
 80012da:	0c19      	lsrs	r1, r3, #16
 80012dc:	000b      	movs	r3, r1
 80012de:	4373      	muls	r3, r6
 80012e0:	0c12      	lsrs	r2, r2, #16
 80012e2:	437e      	muls	r6, r7
 80012e4:	9103      	str	r1, [sp, #12]
 80012e6:	4351      	muls	r1, r2
 80012e8:	437a      	muls	r2, r7
 80012ea:	0c1f      	lsrs	r7, r3, #16
 80012ec:	46bc      	mov	ip, r7
 80012ee:	1876      	adds	r6, r6, r1
 80012f0:	4466      	add	r6, ip
 80012f2:	42b1      	cmp	r1, r6
 80012f4:	d903      	bls.n	80012fe <__aeabi_ddiv+0x196>
 80012f6:	2180      	movs	r1, #128	; 0x80
 80012f8:	0249      	lsls	r1, r1, #9
 80012fa:	468c      	mov	ip, r1
 80012fc:	4462      	add	r2, ip
 80012fe:	0c31      	lsrs	r1, r6, #16
 8001300:	188a      	adds	r2, r1, r2
 8001302:	0431      	lsls	r1, r6, #16
 8001304:	041e      	lsls	r6, r3, #16
 8001306:	0c36      	lsrs	r6, r6, #16
 8001308:	198e      	adds	r6, r1, r6
 800130a:	4290      	cmp	r0, r2
 800130c:	d302      	bcc.n	8001314 <__aeabi_ddiv+0x1ac>
 800130e:	d112      	bne.n	8001336 <__aeabi_ddiv+0x1ce>
 8001310:	42b5      	cmp	r5, r6
 8001312:	d210      	bcs.n	8001336 <__aeabi_ddiv+0x1ce>
 8001314:	4643      	mov	r3, r8
 8001316:	1e59      	subs	r1, r3, #1
 8001318:	9b00      	ldr	r3, [sp, #0]
 800131a:	469c      	mov	ip, r3
 800131c:	4465      	add	r5, ip
 800131e:	001f      	movs	r7, r3
 8001320:	429d      	cmp	r5, r3
 8001322:	419b      	sbcs	r3, r3
 8001324:	425b      	negs	r3, r3
 8001326:	191b      	adds	r3, r3, r4
 8001328:	18c0      	adds	r0, r0, r3
 800132a:	4284      	cmp	r4, r0
 800132c:	d200      	bcs.n	8001330 <__aeabi_ddiv+0x1c8>
 800132e:	e1a0      	b.n	8001672 <__aeabi_ddiv+0x50a>
 8001330:	d100      	bne.n	8001334 <__aeabi_ddiv+0x1cc>
 8001332:	e19b      	b.n	800166c <__aeabi_ddiv+0x504>
 8001334:	4688      	mov	r8, r1
 8001336:	1bae      	subs	r6, r5, r6
 8001338:	42b5      	cmp	r5, r6
 800133a:	41ad      	sbcs	r5, r5
 800133c:	1a80      	subs	r0, r0, r2
 800133e:	426d      	negs	r5, r5
 8001340:	1b40      	subs	r0, r0, r5
 8001342:	4284      	cmp	r4, r0
 8001344:	d100      	bne.n	8001348 <__aeabi_ddiv+0x1e0>
 8001346:	e1d5      	b.n	80016f4 <__aeabi_ddiv+0x58c>
 8001348:	4649      	mov	r1, r9
 800134a:	f7fe ff7f 	bl	800024c <__aeabi_uidivmod>
 800134e:	9a01      	ldr	r2, [sp, #4]
 8001350:	040b      	lsls	r3, r1, #16
 8001352:	4342      	muls	r2, r0
 8001354:	0c31      	lsrs	r1, r6, #16
 8001356:	0005      	movs	r5, r0
 8001358:	4319      	orrs	r1, r3
 800135a:	428a      	cmp	r2, r1
 800135c:	d900      	bls.n	8001360 <__aeabi_ddiv+0x1f8>
 800135e:	e16c      	b.n	800163a <__aeabi_ddiv+0x4d2>
 8001360:	1a88      	subs	r0, r1, r2
 8001362:	4649      	mov	r1, r9
 8001364:	f7fe ff72 	bl	800024c <__aeabi_uidivmod>
 8001368:	9a01      	ldr	r2, [sp, #4]
 800136a:	0436      	lsls	r6, r6, #16
 800136c:	4342      	muls	r2, r0
 800136e:	0409      	lsls	r1, r1, #16
 8001370:	0c36      	lsrs	r6, r6, #16
 8001372:	0003      	movs	r3, r0
 8001374:	430e      	orrs	r6, r1
 8001376:	42b2      	cmp	r2, r6
 8001378:	d900      	bls.n	800137c <__aeabi_ddiv+0x214>
 800137a:	e153      	b.n	8001624 <__aeabi_ddiv+0x4bc>
 800137c:	9803      	ldr	r0, [sp, #12]
 800137e:	1ab6      	subs	r6, r6, r2
 8001380:	0002      	movs	r2, r0
 8001382:	042d      	lsls	r5, r5, #16
 8001384:	431d      	orrs	r5, r3
 8001386:	9f02      	ldr	r7, [sp, #8]
 8001388:	042b      	lsls	r3, r5, #16
 800138a:	0c1b      	lsrs	r3, r3, #16
 800138c:	435a      	muls	r2, r3
 800138e:	437b      	muls	r3, r7
 8001390:	469c      	mov	ip, r3
 8001392:	0c29      	lsrs	r1, r5, #16
 8001394:	4348      	muls	r0, r1
 8001396:	0c13      	lsrs	r3, r2, #16
 8001398:	4484      	add	ip, r0
 800139a:	4463      	add	r3, ip
 800139c:	4379      	muls	r1, r7
 800139e:	4298      	cmp	r0, r3
 80013a0:	d903      	bls.n	80013aa <__aeabi_ddiv+0x242>
 80013a2:	2080      	movs	r0, #128	; 0x80
 80013a4:	0240      	lsls	r0, r0, #9
 80013a6:	4684      	mov	ip, r0
 80013a8:	4461      	add	r1, ip
 80013aa:	0c18      	lsrs	r0, r3, #16
 80013ac:	0412      	lsls	r2, r2, #16
 80013ae:	041b      	lsls	r3, r3, #16
 80013b0:	0c12      	lsrs	r2, r2, #16
 80013b2:	1841      	adds	r1, r0, r1
 80013b4:	189b      	adds	r3, r3, r2
 80013b6:	428e      	cmp	r6, r1
 80013b8:	d200      	bcs.n	80013bc <__aeabi_ddiv+0x254>
 80013ba:	e0ff      	b.n	80015bc <__aeabi_ddiv+0x454>
 80013bc:	d100      	bne.n	80013c0 <__aeabi_ddiv+0x258>
 80013be:	e0fa      	b.n	80015b6 <__aeabi_ddiv+0x44e>
 80013c0:	2301      	movs	r3, #1
 80013c2:	431d      	orrs	r5, r3
 80013c4:	4a49      	ldr	r2, [pc, #292]	; (80014ec <__aeabi_ddiv+0x384>)
 80013c6:	445a      	add	r2, fp
 80013c8:	2a00      	cmp	r2, #0
 80013ca:	dc00      	bgt.n	80013ce <__aeabi_ddiv+0x266>
 80013cc:	e0aa      	b.n	8001524 <__aeabi_ddiv+0x3bc>
 80013ce:	076b      	lsls	r3, r5, #29
 80013d0:	d000      	beq.n	80013d4 <__aeabi_ddiv+0x26c>
 80013d2:	e13d      	b.n	8001650 <__aeabi_ddiv+0x4e8>
 80013d4:	08ed      	lsrs	r5, r5, #3
 80013d6:	4643      	mov	r3, r8
 80013d8:	01db      	lsls	r3, r3, #7
 80013da:	d506      	bpl.n	80013ea <__aeabi_ddiv+0x282>
 80013dc:	4642      	mov	r2, r8
 80013de:	4b44      	ldr	r3, [pc, #272]	; (80014f0 <__aeabi_ddiv+0x388>)
 80013e0:	401a      	ands	r2, r3
 80013e2:	4690      	mov	r8, r2
 80013e4:	2280      	movs	r2, #128	; 0x80
 80013e6:	00d2      	lsls	r2, r2, #3
 80013e8:	445a      	add	r2, fp
 80013ea:	4b42      	ldr	r3, [pc, #264]	; (80014f4 <__aeabi_ddiv+0x38c>)
 80013ec:	429a      	cmp	r2, r3
 80013ee:	dd00      	ble.n	80013f2 <__aeabi_ddiv+0x28a>
 80013f0:	e71f      	b.n	8001232 <__aeabi_ddiv+0xca>
 80013f2:	4643      	mov	r3, r8
 80013f4:	075b      	lsls	r3, r3, #29
 80013f6:	431d      	orrs	r5, r3
 80013f8:	4643      	mov	r3, r8
 80013fa:	0552      	lsls	r2, r2, #21
 80013fc:	025c      	lsls	r4, r3, #9
 80013fe:	0b24      	lsrs	r4, r4, #12
 8001400:	0d53      	lsrs	r3, r2, #21
 8001402:	e708      	b.n	8001216 <__aeabi_ddiv+0xae>
 8001404:	4652      	mov	r2, sl
 8001406:	4322      	orrs	r2, r4
 8001408:	d100      	bne.n	800140c <__aeabi_ddiv+0x2a4>
 800140a:	e07b      	b.n	8001504 <__aeabi_ddiv+0x39c>
 800140c:	2c00      	cmp	r4, #0
 800140e:	d100      	bne.n	8001412 <__aeabi_ddiv+0x2aa>
 8001410:	e0fa      	b.n	8001608 <__aeabi_ddiv+0x4a0>
 8001412:	0020      	movs	r0, r4
 8001414:	f001 f99a 	bl	800274c <__clzsi2>
 8001418:	0002      	movs	r2, r0
 800141a:	3a0b      	subs	r2, #11
 800141c:	231d      	movs	r3, #29
 800141e:	0001      	movs	r1, r0
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	4652      	mov	r2, sl
 8001424:	3908      	subs	r1, #8
 8001426:	40da      	lsrs	r2, r3
 8001428:	408c      	lsls	r4, r1
 800142a:	4314      	orrs	r4, r2
 800142c:	4652      	mov	r2, sl
 800142e:	408a      	lsls	r2, r1
 8001430:	4b31      	ldr	r3, [pc, #196]	; (80014f8 <__aeabi_ddiv+0x390>)
 8001432:	4458      	add	r0, fp
 8001434:	469b      	mov	fp, r3
 8001436:	4483      	add	fp, r0
 8001438:	2000      	movs	r0, #0
 800143a:	e6d5      	b.n	80011e8 <__aeabi_ddiv+0x80>
 800143c:	464b      	mov	r3, r9
 800143e:	4323      	orrs	r3, r4
 8001440:	4698      	mov	r8, r3
 8001442:	d044      	beq.n	80014ce <__aeabi_ddiv+0x366>
 8001444:	2c00      	cmp	r4, #0
 8001446:	d100      	bne.n	800144a <__aeabi_ddiv+0x2e2>
 8001448:	e0ce      	b.n	80015e8 <__aeabi_ddiv+0x480>
 800144a:	0020      	movs	r0, r4
 800144c:	f001 f97e 	bl	800274c <__clzsi2>
 8001450:	0001      	movs	r1, r0
 8001452:	0002      	movs	r2, r0
 8001454:	390b      	subs	r1, #11
 8001456:	231d      	movs	r3, #29
 8001458:	1a5b      	subs	r3, r3, r1
 800145a:	4649      	mov	r1, r9
 800145c:	0010      	movs	r0, r2
 800145e:	40d9      	lsrs	r1, r3
 8001460:	3808      	subs	r0, #8
 8001462:	4084      	lsls	r4, r0
 8001464:	000b      	movs	r3, r1
 8001466:	464d      	mov	r5, r9
 8001468:	4323      	orrs	r3, r4
 800146a:	4698      	mov	r8, r3
 800146c:	4085      	lsls	r5, r0
 800146e:	4823      	ldr	r0, [pc, #140]	; (80014fc <__aeabi_ddiv+0x394>)
 8001470:	1a83      	subs	r3, r0, r2
 8001472:	469b      	mov	fp, r3
 8001474:	2300      	movs	r3, #0
 8001476:	4699      	mov	r9, r3
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	e69a      	b.n	80011b2 <__aeabi_ddiv+0x4a>
 800147c:	464b      	mov	r3, r9
 800147e:	4323      	orrs	r3, r4
 8001480:	4698      	mov	r8, r3
 8001482:	d11d      	bne.n	80014c0 <__aeabi_ddiv+0x358>
 8001484:	2308      	movs	r3, #8
 8001486:	4699      	mov	r9, r3
 8001488:	3b06      	subs	r3, #6
 800148a:	2500      	movs	r5, #0
 800148c:	4683      	mov	fp, r0
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	e68f      	b.n	80011b2 <__aeabi_ddiv+0x4a>
 8001492:	4652      	mov	r2, sl
 8001494:	4322      	orrs	r2, r4
 8001496:	d109      	bne.n	80014ac <__aeabi_ddiv+0x344>
 8001498:	2302      	movs	r3, #2
 800149a:	4649      	mov	r1, r9
 800149c:	4319      	orrs	r1, r3
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <__aeabi_ddiv+0x398>)
 80014a0:	4689      	mov	r9, r1
 80014a2:	469c      	mov	ip, r3
 80014a4:	2400      	movs	r4, #0
 80014a6:	2002      	movs	r0, #2
 80014a8:	44e3      	add	fp, ip
 80014aa:	e69d      	b.n	80011e8 <__aeabi_ddiv+0x80>
 80014ac:	2303      	movs	r3, #3
 80014ae:	464a      	mov	r2, r9
 80014b0:	431a      	orrs	r2, r3
 80014b2:	4b13      	ldr	r3, [pc, #76]	; (8001500 <__aeabi_ddiv+0x398>)
 80014b4:	4691      	mov	r9, r2
 80014b6:	469c      	mov	ip, r3
 80014b8:	4652      	mov	r2, sl
 80014ba:	2003      	movs	r0, #3
 80014bc:	44e3      	add	fp, ip
 80014be:	e693      	b.n	80011e8 <__aeabi_ddiv+0x80>
 80014c0:	230c      	movs	r3, #12
 80014c2:	4699      	mov	r9, r3
 80014c4:	3b09      	subs	r3, #9
 80014c6:	46a0      	mov	r8, r4
 80014c8:	4683      	mov	fp, r0
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	e671      	b.n	80011b2 <__aeabi_ddiv+0x4a>
 80014ce:	2304      	movs	r3, #4
 80014d0:	4699      	mov	r9, r3
 80014d2:	2300      	movs	r3, #0
 80014d4:	469b      	mov	fp, r3
 80014d6:	3301      	adds	r3, #1
 80014d8:	2500      	movs	r5, #0
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	e669      	b.n	80011b2 <__aeabi_ddiv+0x4a>
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	000007ff 	.word	0x000007ff
 80014e4:	fffffc01 	.word	0xfffffc01
 80014e8:	080091bc 	.word	0x080091bc
 80014ec:	000003ff 	.word	0x000003ff
 80014f0:	feffffff 	.word	0xfeffffff
 80014f4:	000007fe 	.word	0x000007fe
 80014f8:	000003f3 	.word	0x000003f3
 80014fc:	fffffc0d 	.word	0xfffffc0d
 8001500:	fffff801 	.word	0xfffff801
 8001504:	4649      	mov	r1, r9
 8001506:	2301      	movs	r3, #1
 8001508:	4319      	orrs	r1, r3
 800150a:	4689      	mov	r9, r1
 800150c:	2400      	movs	r4, #0
 800150e:	2001      	movs	r0, #1
 8001510:	e66a      	b.n	80011e8 <__aeabi_ddiv+0x80>
 8001512:	2300      	movs	r3, #0
 8001514:	2480      	movs	r4, #128	; 0x80
 8001516:	469a      	mov	sl, r3
 8001518:	2500      	movs	r5, #0
 800151a:	4b8a      	ldr	r3, [pc, #552]	; (8001744 <__aeabi_ddiv+0x5dc>)
 800151c:	0324      	lsls	r4, r4, #12
 800151e:	e67a      	b.n	8001216 <__aeabi_ddiv+0xae>
 8001520:	2501      	movs	r5, #1
 8001522:	426d      	negs	r5, r5
 8001524:	2301      	movs	r3, #1
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	2b38      	cmp	r3, #56	; 0x38
 800152a:	dd00      	ble.n	800152e <__aeabi_ddiv+0x3c6>
 800152c:	e670      	b.n	8001210 <__aeabi_ddiv+0xa8>
 800152e:	2b1f      	cmp	r3, #31
 8001530:	dc00      	bgt.n	8001534 <__aeabi_ddiv+0x3cc>
 8001532:	e0bf      	b.n	80016b4 <__aeabi_ddiv+0x54c>
 8001534:	211f      	movs	r1, #31
 8001536:	4249      	negs	r1, r1
 8001538:	1a8a      	subs	r2, r1, r2
 800153a:	4641      	mov	r1, r8
 800153c:	40d1      	lsrs	r1, r2
 800153e:	000a      	movs	r2, r1
 8001540:	2b20      	cmp	r3, #32
 8001542:	d004      	beq.n	800154e <__aeabi_ddiv+0x3e6>
 8001544:	4641      	mov	r1, r8
 8001546:	4b80      	ldr	r3, [pc, #512]	; (8001748 <__aeabi_ddiv+0x5e0>)
 8001548:	445b      	add	r3, fp
 800154a:	4099      	lsls	r1, r3
 800154c:	430d      	orrs	r5, r1
 800154e:	1e6b      	subs	r3, r5, #1
 8001550:	419d      	sbcs	r5, r3
 8001552:	2307      	movs	r3, #7
 8001554:	432a      	orrs	r2, r5
 8001556:	001d      	movs	r5, r3
 8001558:	2400      	movs	r4, #0
 800155a:	4015      	ands	r5, r2
 800155c:	4213      	tst	r3, r2
 800155e:	d100      	bne.n	8001562 <__aeabi_ddiv+0x3fa>
 8001560:	e0d4      	b.n	800170c <__aeabi_ddiv+0x5a4>
 8001562:	210f      	movs	r1, #15
 8001564:	2300      	movs	r3, #0
 8001566:	4011      	ands	r1, r2
 8001568:	2904      	cmp	r1, #4
 800156a:	d100      	bne.n	800156e <__aeabi_ddiv+0x406>
 800156c:	e0cb      	b.n	8001706 <__aeabi_ddiv+0x59e>
 800156e:	1d11      	adds	r1, r2, #4
 8001570:	4291      	cmp	r1, r2
 8001572:	4192      	sbcs	r2, r2
 8001574:	4252      	negs	r2, r2
 8001576:	189b      	adds	r3, r3, r2
 8001578:	000a      	movs	r2, r1
 800157a:	0219      	lsls	r1, r3, #8
 800157c:	d400      	bmi.n	8001580 <__aeabi_ddiv+0x418>
 800157e:	e0c2      	b.n	8001706 <__aeabi_ddiv+0x59e>
 8001580:	2301      	movs	r3, #1
 8001582:	2400      	movs	r4, #0
 8001584:	2500      	movs	r5, #0
 8001586:	e646      	b.n	8001216 <__aeabi_ddiv+0xae>
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	4641      	mov	r1, r8
 800158c:	031b      	lsls	r3, r3, #12
 800158e:	4219      	tst	r1, r3
 8001590:	d008      	beq.n	80015a4 <__aeabi_ddiv+0x43c>
 8001592:	421c      	tst	r4, r3
 8001594:	d106      	bne.n	80015a4 <__aeabi_ddiv+0x43c>
 8001596:	431c      	orrs	r4, r3
 8001598:	0324      	lsls	r4, r4, #12
 800159a:	46ba      	mov	sl, r7
 800159c:	0015      	movs	r5, r2
 800159e:	4b69      	ldr	r3, [pc, #420]	; (8001744 <__aeabi_ddiv+0x5dc>)
 80015a0:	0b24      	lsrs	r4, r4, #12
 80015a2:	e638      	b.n	8001216 <__aeabi_ddiv+0xae>
 80015a4:	2480      	movs	r4, #128	; 0x80
 80015a6:	4643      	mov	r3, r8
 80015a8:	0324      	lsls	r4, r4, #12
 80015aa:	431c      	orrs	r4, r3
 80015ac:	0324      	lsls	r4, r4, #12
 80015ae:	46b2      	mov	sl, r6
 80015b0:	4b64      	ldr	r3, [pc, #400]	; (8001744 <__aeabi_ddiv+0x5dc>)
 80015b2:	0b24      	lsrs	r4, r4, #12
 80015b4:	e62f      	b.n	8001216 <__aeabi_ddiv+0xae>
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d100      	bne.n	80015bc <__aeabi_ddiv+0x454>
 80015ba:	e703      	b.n	80013c4 <__aeabi_ddiv+0x25c>
 80015bc:	19a6      	adds	r6, r4, r6
 80015be:	1e68      	subs	r0, r5, #1
 80015c0:	42a6      	cmp	r6, r4
 80015c2:	d200      	bcs.n	80015c6 <__aeabi_ddiv+0x45e>
 80015c4:	e08d      	b.n	80016e2 <__aeabi_ddiv+0x57a>
 80015c6:	428e      	cmp	r6, r1
 80015c8:	d200      	bcs.n	80015cc <__aeabi_ddiv+0x464>
 80015ca:	e0a3      	b.n	8001714 <__aeabi_ddiv+0x5ac>
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x468>
 80015ce:	e0b3      	b.n	8001738 <__aeabi_ddiv+0x5d0>
 80015d0:	0005      	movs	r5, r0
 80015d2:	e6f5      	b.n	80013c0 <__aeabi_ddiv+0x258>
 80015d4:	42aa      	cmp	r2, r5
 80015d6:	d900      	bls.n	80015da <__aeabi_ddiv+0x472>
 80015d8:	e639      	b.n	800124e <__aeabi_ddiv+0xe6>
 80015da:	4643      	mov	r3, r8
 80015dc:	07de      	lsls	r6, r3, #31
 80015de:	0858      	lsrs	r0, r3, #1
 80015e0:	086b      	lsrs	r3, r5, #1
 80015e2:	431e      	orrs	r6, r3
 80015e4:	07ed      	lsls	r5, r5, #31
 80015e6:	e639      	b.n	800125c <__aeabi_ddiv+0xf4>
 80015e8:	4648      	mov	r0, r9
 80015ea:	f001 f8af 	bl	800274c <__clzsi2>
 80015ee:	0001      	movs	r1, r0
 80015f0:	0002      	movs	r2, r0
 80015f2:	3115      	adds	r1, #21
 80015f4:	3220      	adds	r2, #32
 80015f6:	291c      	cmp	r1, #28
 80015f8:	dc00      	bgt.n	80015fc <__aeabi_ddiv+0x494>
 80015fa:	e72c      	b.n	8001456 <__aeabi_ddiv+0x2ee>
 80015fc:	464b      	mov	r3, r9
 80015fe:	3808      	subs	r0, #8
 8001600:	4083      	lsls	r3, r0
 8001602:	2500      	movs	r5, #0
 8001604:	4698      	mov	r8, r3
 8001606:	e732      	b.n	800146e <__aeabi_ddiv+0x306>
 8001608:	f001 f8a0 	bl	800274c <__clzsi2>
 800160c:	0003      	movs	r3, r0
 800160e:	001a      	movs	r2, r3
 8001610:	3215      	adds	r2, #21
 8001612:	3020      	adds	r0, #32
 8001614:	2a1c      	cmp	r2, #28
 8001616:	dc00      	bgt.n	800161a <__aeabi_ddiv+0x4b2>
 8001618:	e700      	b.n	800141c <__aeabi_ddiv+0x2b4>
 800161a:	4654      	mov	r4, sl
 800161c:	3b08      	subs	r3, #8
 800161e:	2200      	movs	r2, #0
 8001620:	409c      	lsls	r4, r3
 8001622:	e705      	b.n	8001430 <__aeabi_ddiv+0x2c8>
 8001624:	1936      	adds	r6, r6, r4
 8001626:	3b01      	subs	r3, #1
 8001628:	42b4      	cmp	r4, r6
 800162a:	d900      	bls.n	800162e <__aeabi_ddiv+0x4c6>
 800162c:	e6a6      	b.n	800137c <__aeabi_ddiv+0x214>
 800162e:	42b2      	cmp	r2, r6
 8001630:	d800      	bhi.n	8001634 <__aeabi_ddiv+0x4cc>
 8001632:	e6a3      	b.n	800137c <__aeabi_ddiv+0x214>
 8001634:	1e83      	subs	r3, r0, #2
 8001636:	1936      	adds	r6, r6, r4
 8001638:	e6a0      	b.n	800137c <__aeabi_ddiv+0x214>
 800163a:	1909      	adds	r1, r1, r4
 800163c:	3d01      	subs	r5, #1
 800163e:	428c      	cmp	r4, r1
 8001640:	d900      	bls.n	8001644 <__aeabi_ddiv+0x4dc>
 8001642:	e68d      	b.n	8001360 <__aeabi_ddiv+0x1f8>
 8001644:	428a      	cmp	r2, r1
 8001646:	d800      	bhi.n	800164a <__aeabi_ddiv+0x4e2>
 8001648:	e68a      	b.n	8001360 <__aeabi_ddiv+0x1f8>
 800164a:	1e85      	subs	r5, r0, #2
 800164c:	1909      	adds	r1, r1, r4
 800164e:	e687      	b.n	8001360 <__aeabi_ddiv+0x1f8>
 8001650:	230f      	movs	r3, #15
 8001652:	402b      	ands	r3, r5
 8001654:	2b04      	cmp	r3, #4
 8001656:	d100      	bne.n	800165a <__aeabi_ddiv+0x4f2>
 8001658:	e6bc      	b.n	80013d4 <__aeabi_ddiv+0x26c>
 800165a:	2305      	movs	r3, #5
 800165c:	425b      	negs	r3, r3
 800165e:	42ab      	cmp	r3, r5
 8001660:	419b      	sbcs	r3, r3
 8001662:	3504      	adds	r5, #4
 8001664:	425b      	negs	r3, r3
 8001666:	08ed      	lsrs	r5, r5, #3
 8001668:	4498      	add	r8, r3
 800166a:	e6b4      	b.n	80013d6 <__aeabi_ddiv+0x26e>
 800166c:	42af      	cmp	r7, r5
 800166e:	d900      	bls.n	8001672 <__aeabi_ddiv+0x50a>
 8001670:	e660      	b.n	8001334 <__aeabi_ddiv+0x1cc>
 8001672:	4282      	cmp	r2, r0
 8001674:	d804      	bhi.n	8001680 <__aeabi_ddiv+0x518>
 8001676:	d000      	beq.n	800167a <__aeabi_ddiv+0x512>
 8001678:	e65c      	b.n	8001334 <__aeabi_ddiv+0x1cc>
 800167a:	42ae      	cmp	r6, r5
 800167c:	d800      	bhi.n	8001680 <__aeabi_ddiv+0x518>
 800167e:	e659      	b.n	8001334 <__aeabi_ddiv+0x1cc>
 8001680:	2302      	movs	r3, #2
 8001682:	425b      	negs	r3, r3
 8001684:	469c      	mov	ip, r3
 8001686:	9b00      	ldr	r3, [sp, #0]
 8001688:	44e0      	add	r8, ip
 800168a:	469c      	mov	ip, r3
 800168c:	4465      	add	r5, ip
 800168e:	429d      	cmp	r5, r3
 8001690:	419b      	sbcs	r3, r3
 8001692:	425b      	negs	r3, r3
 8001694:	191b      	adds	r3, r3, r4
 8001696:	18c0      	adds	r0, r0, r3
 8001698:	e64d      	b.n	8001336 <__aeabi_ddiv+0x1ce>
 800169a:	428a      	cmp	r2, r1
 800169c:	d800      	bhi.n	80016a0 <__aeabi_ddiv+0x538>
 800169e:	e60e      	b.n	80012be <__aeabi_ddiv+0x156>
 80016a0:	1e83      	subs	r3, r0, #2
 80016a2:	1909      	adds	r1, r1, r4
 80016a4:	e60b      	b.n	80012be <__aeabi_ddiv+0x156>
 80016a6:	428a      	cmp	r2, r1
 80016a8:	d800      	bhi.n	80016ac <__aeabi_ddiv+0x544>
 80016aa:	e5f4      	b.n	8001296 <__aeabi_ddiv+0x12e>
 80016ac:	1e83      	subs	r3, r0, #2
 80016ae:	4698      	mov	r8, r3
 80016b0:	1909      	adds	r1, r1, r4
 80016b2:	e5f0      	b.n	8001296 <__aeabi_ddiv+0x12e>
 80016b4:	4925      	ldr	r1, [pc, #148]	; (800174c <__aeabi_ddiv+0x5e4>)
 80016b6:	0028      	movs	r0, r5
 80016b8:	4459      	add	r1, fp
 80016ba:	408d      	lsls	r5, r1
 80016bc:	4642      	mov	r2, r8
 80016be:	408a      	lsls	r2, r1
 80016c0:	1e69      	subs	r1, r5, #1
 80016c2:	418d      	sbcs	r5, r1
 80016c4:	4641      	mov	r1, r8
 80016c6:	40d8      	lsrs	r0, r3
 80016c8:	40d9      	lsrs	r1, r3
 80016ca:	4302      	orrs	r2, r0
 80016cc:	432a      	orrs	r2, r5
 80016ce:	000b      	movs	r3, r1
 80016d0:	0751      	lsls	r1, r2, #29
 80016d2:	d100      	bne.n	80016d6 <__aeabi_ddiv+0x56e>
 80016d4:	e751      	b.n	800157a <__aeabi_ddiv+0x412>
 80016d6:	210f      	movs	r1, #15
 80016d8:	4011      	ands	r1, r2
 80016da:	2904      	cmp	r1, #4
 80016dc:	d000      	beq.n	80016e0 <__aeabi_ddiv+0x578>
 80016de:	e746      	b.n	800156e <__aeabi_ddiv+0x406>
 80016e0:	e74b      	b.n	800157a <__aeabi_ddiv+0x412>
 80016e2:	0005      	movs	r5, r0
 80016e4:	428e      	cmp	r6, r1
 80016e6:	d000      	beq.n	80016ea <__aeabi_ddiv+0x582>
 80016e8:	e66a      	b.n	80013c0 <__aeabi_ddiv+0x258>
 80016ea:	9a00      	ldr	r2, [sp, #0]
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d000      	beq.n	80016f2 <__aeabi_ddiv+0x58a>
 80016f0:	e666      	b.n	80013c0 <__aeabi_ddiv+0x258>
 80016f2:	e667      	b.n	80013c4 <__aeabi_ddiv+0x25c>
 80016f4:	4a16      	ldr	r2, [pc, #88]	; (8001750 <__aeabi_ddiv+0x5e8>)
 80016f6:	445a      	add	r2, fp
 80016f8:	2a00      	cmp	r2, #0
 80016fa:	dc00      	bgt.n	80016fe <__aeabi_ddiv+0x596>
 80016fc:	e710      	b.n	8001520 <__aeabi_ddiv+0x3b8>
 80016fe:	2301      	movs	r3, #1
 8001700:	2500      	movs	r5, #0
 8001702:	4498      	add	r8, r3
 8001704:	e667      	b.n	80013d6 <__aeabi_ddiv+0x26e>
 8001706:	075d      	lsls	r5, r3, #29
 8001708:	025b      	lsls	r3, r3, #9
 800170a:	0b1c      	lsrs	r4, r3, #12
 800170c:	08d2      	lsrs	r2, r2, #3
 800170e:	2300      	movs	r3, #0
 8001710:	4315      	orrs	r5, r2
 8001712:	e580      	b.n	8001216 <__aeabi_ddiv+0xae>
 8001714:	9800      	ldr	r0, [sp, #0]
 8001716:	3d02      	subs	r5, #2
 8001718:	0042      	lsls	r2, r0, #1
 800171a:	4282      	cmp	r2, r0
 800171c:	41bf      	sbcs	r7, r7
 800171e:	427f      	negs	r7, r7
 8001720:	193c      	adds	r4, r7, r4
 8001722:	1936      	adds	r6, r6, r4
 8001724:	9200      	str	r2, [sp, #0]
 8001726:	e7dd      	b.n	80016e4 <__aeabi_ddiv+0x57c>
 8001728:	2480      	movs	r4, #128	; 0x80
 800172a:	4643      	mov	r3, r8
 800172c:	0324      	lsls	r4, r4, #12
 800172e:	431c      	orrs	r4, r3
 8001730:	0324      	lsls	r4, r4, #12
 8001732:	4b04      	ldr	r3, [pc, #16]	; (8001744 <__aeabi_ddiv+0x5dc>)
 8001734:	0b24      	lsrs	r4, r4, #12
 8001736:	e56e      	b.n	8001216 <__aeabi_ddiv+0xae>
 8001738:	9a00      	ldr	r2, [sp, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d3ea      	bcc.n	8001714 <__aeabi_ddiv+0x5ac>
 800173e:	0005      	movs	r5, r0
 8001740:	e7d3      	b.n	80016ea <__aeabi_ddiv+0x582>
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	000007ff 	.word	0x000007ff
 8001748:	0000043e 	.word	0x0000043e
 800174c:	0000041e 	.word	0x0000041e
 8001750:	000003ff 	.word	0x000003ff

08001754 <__eqdf2>:
 8001754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001756:	464e      	mov	r6, r9
 8001758:	4645      	mov	r5, r8
 800175a:	46de      	mov	lr, fp
 800175c:	4657      	mov	r7, sl
 800175e:	4690      	mov	r8, r2
 8001760:	b5e0      	push	{r5, r6, r7, lr}
 8001762:	0017      	movs	r7, r2
 8001764:	031a      	lsls	r2, r3, #12
 8001766:	0b12      	lsrs	r2, r2, #12
 8001768:	0005      	movs	r5, r0
 800176a:	4684      	mov	ip, r0
 800176c:	4819      	ldr	r0, [pc, #100]	; (80017d4 <__eqdf2+0x80>)
 800176e:	030e      	lsls	r6, r1, #12
 8001770:	004c      	lsls	r4, r1, #1
 8001772:	4691      	mov	r9, r2
 8001774:	005a      	lsls	r2, r3, #1
 8001776:	0fdb      	lsrs	r3, r3, #31
 8001778:	469b      	mov	fp, r3
 800177a:	0b36      	lsrs	r6, r6, #12
 800177c:	0d64      	lsrs	r4, r4, #21
 800177e:	0fc9      	lsrs	r1, r1, #31
 8001780:	0d52      	lsrs	r2, r2, #21
 8001782:	4284      	cmp	r4, r0
 8001784:	d019      	beq.n	80017ba <__eqdf2+0x66>
 8001786:	4282      	cmp	r2, r0
 8001788:	d010      	beq.n	80017ac <__eqdf2+0x58>
 800178a:	2001      	movs	r0, #1
 800178c:	4294      	cmp	r4, r2
 800178e:	d10e      	bne.n	80017ae <__eqdf2+0x5a>
 8001790:	454e      	cmp	r6, r9
 8001792:	d10c      	bne.n	80017ae <__eqdf2+0x5a>
 8001794:	2001      	movs	r0, #1
 8001796:	45c4      	cmp	ip, r8
 8001798:	d109      	bne.n	80017ae <__eqdf2+0x5a>
 800179a:	4559      	cmp	r1, fp
 800179c:	d017      	beq.n	80017ce <__eqdf2+0x7a>
 800179e:	2c00      	cmp	r4, #0
 80017a0:	d105      	bne.n	80017ae <__eqdf2+0x5a>
 80017a2:	0030      	movs	r0, r6
 80017a4:	4328      	orrs	r0, r5
 80017a6:	1e43      	subs	r3, r0, #1
 80017a8:	4198      	sbcs	r0, r3
 80017aa:	e000      	b.n	80017ae <__eqdf2+0x5a>
 80017ac:	2001      	movs	r0, #1
 80017ae:	bcf0      	pop	{r4, r5, r6, r7}
 80017b0:	46bb      	mov	fp, r7
 80017b2:	46b2      	mov	sl, r6
 80017b4:	46a9      	mov	r9, r5
 80017b6:	46a0      	mov	r8, r4
 80017b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ba:	0033      	movs	r3, r6
 80017bc:	2001      	movs	r0, #1
 80017be:	432b      	orrs	r3, r5
 80017c0:	d1f5      	bne.n	80017ae <__eqdf2+0x5a>
 80017c2:	42a2      	cmp	r2, r4
 80017c4:	d1f3      	bne.n	80017ae <__eqdf2+0x5a>
 80017c6:	464b      	mov	r3, r9
 80017c8:	433b      	orrs	r3, r7
 80017ca:	d1f0      	bne.n	80017ae <__eqdf2+0x5a>
 80017cc:	e7e2      	b.n	8001794 <__eqdf2+0x40>
 80017ce:	2000      	movs	r0, #0
 80017d0:	e7ed      	b.n	80017ae <__eqdf2+0x5a>
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	000007ff 	.word	0x000007ff

080017d8 <__gedf2>:
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	4647      	mov	r7, r8
 80017dc:	46ce      	mov	lr, r9
 80017de:	0004      	movs	r4, r0
 80017e0:	0018      	movs	r0, r3
 80017e2:	0016      	movs	r6, r2
 80017e4:	031b      	lsls	r3, r3, #12
 80017e6:	0b1b      	lsrs	r3, r3, #12
 80017e8:	4d2d      	ldr	r5, [pc, #180]	; (80018a0 <__gedf2+0xc8>)
 80017ea:	004a      	lsls	r2, r1, #1
 80017ec:	4699      	mov	r9, r3
 80017ee:	b580      	push	{r7, lr}
 80017f0:	0043      	lsls	r3, r0, #1
 80017f2:	030f      	lsls	r7, r1, #12
 80017f4:	46a4      	mov	ip, r4
 80017f6:	46b0      	mov	r8, r6
 80017f8:	0b3f      	lsrs	r7, r7, #12
 80017fa:	0d52      	lsrs	r2, r2, #21
 80017fc:	0fc9      	lsrs	r1, r1, #31
 80017fe:	0d5b      	lsrs	r3, r3, #21
 8001800:	0fc0      	lsrs	r0, r0, #31
 8001802:	42aa      	cmp	r2, r5
 8001804:	d021      	beq.n	800184a <__gedf2+0x72>
 8001806:	42ab      	cmp	r3, r5
 8001808:	d013      	beq.n	8001832 <__gedf2+0x5a>
 800180a:	2a00      	cmp	r2, #0
 800180c:	d122      	bne.n	8001854 <__gedf2+0x7c>
 800180e:	433c      	orrs	r4, r7
 8001810:	2b00      	cmp	r3, #0
 8001812:	d102      	bne.n	800181a <__gedf2+0x42>
 8001814:	464d      	mov	r5, r9
 8001816:	432e      	orrs	r6, r5
 8001818:	d022      	beq.n	8001860 <__gedf2+0x88>
 800181a:	2c00      	cmp	r4, #0
 800181c:	d010      	beq.n	8001840 <__gedf2+0x68>
 800181e:	4281      	cmp	r1, r0
 8001820:	d022      	beq.n	8001868 <__gedf2+0x90>
 8001822:	2002      	movs	r0, #2
 8001824:	3901      	subs	r1, #1
 8001826:	4008      	ands	r0, r1
 8001828:	3801      	subs	r0, #1
 800182a:	bcc0      	pop	{r6, r7}
 800182c:	46b9      	mov	r9, r7
 800182e:	46b0      	mov	r8, r6
 8001830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001832:	464d      	mov	r5, r9
 8001834:	432e      	orrs	r6, r5
 8001836:	d129      	bne.n	800188c <__gedf2+0xb4>
 8001838:	2a00      	cmp	r2, #0
 800183a:	d1f0      	bne.n	800181e <__gedf2+0x46>
 800183c:	433c      	orrs	r4, r7
 800183e:	d1ee      	bne.n	800181e <__gedf2+0x46>
 8001840:	2800      	cmp	r0, #0
 8001842:	d1f2      	bne.n	800182a <__gedf2+0x52>
 8001844:	2001      	movs	r0, #1
 8001846:	4240      	negs	r0, r0
 8001848:	e7ef      	b.n	800182a <__gedf2+0x52>
 800184a:	003d      	movs	r5, r7
 800184c:	4325      	orrs	r5, r4
 800184e:	d11d      	bne.n	800188c <__gedf2+0xb4>
 8001850:	4293      	cmp	r3, r2
 8001852:	d0ee      	beq.n	8001832 <__gedf2+0x5a>
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1e2      	bne.n	800181e <__gedf2+0x46>
 8001858:	464c      	mov	r4, r9
 800185a:	4326      	orrs	r6, r4
 800185c:	d1df      	bne.n	800181e <__gedf2+0x46>
 800185e:	e7e0      	b.n	8001822 <__gedf2+0x4a>
 8001860:	2000      	movs	r0, #0
 8001862:	2c00      	cmp	r4, #0
 8001864:	d0e1      	beq.n	800182a <__gedf2+0x52>
 8001866:	e7dc      	b.n	8001822 <__gedf2+0x4a>
 8001868:	429a      	cmp	r2, r3
 800186a:	dc0a      	bgt.n	8001882 <__gedf2+0xaa>
 800186c:	dbe8      	blt.n	8001840 <__gedf2+0x68>
 800186e:	454f      	cmp	r7, r9
 8001870:	d8d7      	bhi.n	8001822 <__gedf2+0x4a>
 8001872:	d00e      	beq.n	8001892 <__gedf2+0xba>
 8001874:	2000      	movs	r0, #0
 8001876:	454f      	cmp	r7, r9
 8001878:	d2d7      	bcs.n	800182a <__gedf2+0x52>
 800187a:	2900      	cmp	r1, #0
 800187c:	d0e2      	beq.n	8001844 <__gedf2+0x6c>
 800187e:	0008      	movs	r0, r1
 8001880:	e7d3      	b.n	800182a <__gedf2+0x52>
 8001882:	4243      	negs	r3, r0
 8001884:	4158      	adcs	r0, r3
 8001886:	0040      	lsls	r0, r0, #1
 8001888:	3801      	subs	r0, #1
 800188a:	e7ce      	b.n	800182a <__gedf2+0x52>
 800188c:	2002      	movs	r0, #2
 800188e:	4240      	negs	r0, r0
 8001890:	e7cb      	b.n	800182a <__gedf2+0x52>
 8001892:	45c4      	cmp	ip, r8
 8001894:	d8c5      	bhi.n	8001822 <__gedf2+0x4a>
 8001896:	2000      	movs	r0, #0
 8001898:	45c4      	cmp	ip, r8
 800189a:	d2c6      	bcs.n	800182a <__gedf2+0x52>
 800189c:	e7ed      	b.n	800187a <__gedf2+0xa2>
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	000007ff 	.word	0x000007ff

080018a4 <__ledf2>:
 80018a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a6:	4647      	mov	r7, r8
 80018a8:	46ce      	mov	lr, r9
 80018aa:	0004      	movs	r4, r0
 80018ac:	0018      	movs	r0, r3
 80018ae:	0016      	movs	r6, r2
 80018b0:	031b      	lsls	r3, r3, #12
 80018b2:	0b1b      	lsrs	r3, r3, #12
 80018b4:	4d2c      	ldr	r5, [pc, #176]	; (8001968 <__ledf2+0xc4>)
 80018b6:	004a      	lsls	r2, r1, #1
 80018b8:	4699      	mov	r9, r3
 80018ba:	b580      	push	{r7, lr}
 80018bc:	0043      	lsls	r3, r0, #1
 80018be:	030f      	lsls	r7, r1, #12
 80018c0:	46a4      	mov	ip, r4
 80018c2:	46b0      	mov	r8, r6
 80018c4:	0b3f      	lsrs	r7, r7, #12
 80018c6:	0d52      	lsrs	r2, r2, #21
 80018c8:	0fc9      	lsrs	r1, r1, #31
 80018ca:	0d5b      	lsrs	r3, r3, #21
 80018cc:	0fc0      	lsrs	r0, r0, #31
 80018ce:	42aa      	cmp	r2, r5
 80018d0:	d00d      	beq.n	80018ee <__ledf2+0x4a>
 80018d2:	42ab      	cmp	r3, r5
 80018d4:	d010      	beq.n	80018f8 <__ledf2+0x54>
 80018d6:	2a00      	cmp	r2, #0
 80018d8:	d127      	bne.n	800192a <__ledf2+0x86>
 80018da:	433c      	orrs	r4, r7
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d111      	bne.n	8001904 <__ledf2+0x60>
 80018e0:	464d      	mov	r5, r9
 80018e2:	432e      	orrs	r6, r5
 80018e4:	d10e      	bne.n	8001904 <__ledf2+0x60>
 80018e6:	2000      	movs	r0, #0
 80018e8:	2c00      	cmp	r4, #0
 80018ea:	d015      	beq.n	8001918 <__ledf2+0x74>
 80018ec:	e00e      	b.n	800190c <__ledf2+0x68>
 80018ee:	003d      	movs	r5, r7
 80018f0:	4325      	orrs	r5, r4
 80018f2:	d110      	bne.n	8001916 <__ledf2+0x72>
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d118      	bne.n	800192a <__ledf2+0x86>
 80018f8:	464d      	mov	r5, r9
 80018fa:	432e      	orrs	r6, r5
 80018fc:	d10b      	bne.n	8001916 <__ledf2+0x72>
 80018fe:	2a00      	cmp	r2, #0
 8001900:	d102      	bne.n	8001908 <__ledf2+0x64>
 8001902:	433c      	orrs	r4, r7
 8001904:	2c00      	cmp	r4, #0
 8001906:	d00b      	beq.n	8001920 <__ledf2+0x7c>
 8001908:	4281      	cmp	r1, r0
 800190a:	d014      	beq.n	8001936 <__ledf2+0x92>
 800190c:	2002      	movs	r0, #2
 800190e:	3901      	subs	r1, #1
 8001910:	4008      	ands	r0, r1
 8001912:	3801      	subs	r0, #1
 8001914:	e000      	b.n	8001918 <__ledf2+0x74>
 8001916:	2002      	movs	r0, #2
 8001918:	bcc0      	pop	{r6, r7}
 800191a:	46b9      	mov	r9, r7
 800191c:	46b0      	mov	r8, r6
 800191e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001920:	2800      	cmp	r0, #0
 8001922:	d1f9      	bne.n	8001918 <__ledf2+0x74>
 8001924:	2001      	movs	r0, #1
 8001926:	4240      	negs	r0, r0
 8001928:	e7f6      	b.n	8001918 <__ledf2+0x74>
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1ec      	bne.n	8001908 <__ledf2+0x64>
 800192e:	464c      	mov	r4, r9
 8001930:	4326      	orrs	r6, r4
 8001932:	d1e9      	bne.n	8001908 <__ledf2+0x64>
 8001934:	e7ea      	b.n	800190c <__ledf2+0x68>
 8001936:	429a      	cmp	r2, r3
 8001938:	dd04      	ble.n	8001944 <__ledf2+0xa0>
 800193a:	4243      	negs	r3, r0
 800193c:	4158      	adcs	r0, r3
 800193e:	0040      	lsls	r0, r0, #1
 8001940:	3801      	subs	r0, #1
 8001942:	e7e9      	b.n	8001918 <__ledf2+0x74>
 8001944:	429a      	cmp	r2, r3
 8001946:	dbeb      	blt.n	8001920 <__ledf2+0x7c>
 8001948:	454f      	cmp	r7, r9
 800194a:	d8df      	bhi.n	800190c <__ledf2+0x68>
 800194c:	d006      	beq.n	800195c <__ledf2+0xb8>
 800194e:	2000      	movs	r0, #0
 8001950:	454f      	cmp	r7, r9
 8001952:	d2e1      	bcs.n	8001918 <__ledf2+0x74>
 8001954:	2900      	cmp	r1, #0
 8001956:	d0e5      	beq.n	8001924 <__ledf2+0x80>
 8001958:	0008      	movs	r0, r1
 800195a:	e7dd      	b.n	8001918 <__ledf2+0x74>
 800195c:	45c4      	cmp	ip, r8
 800195e:	d8d5      	bhi.n	800190c <__ledf2+0x68>
 8001960:	2000      	movs	r0, #0
 8001962:	45c4      	cmp	ip, r8
 8001964:	d2d8      	bcs.n	8001918 <__ledf2+0x74>
 8001966:	e7f5      	b.n	8001954 <__ledf2+0xb0>
 8001968:	000007ff 	.word	0x000007ff

0800196c <__aeabi_dmul>:
 800196c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800196e:	4657      	mov	r7, sl
 8001970:	464e      	mov	r6, r9
 8001972:	4645      	mov	r5, r8
 8001974:	46de      	mov	lr, fp
 8001976:	b5e0      	push	{r5, r6, r7, lr}
 8001978:	4698      	mov	r8, r3
 800197a:	030c      	lsls	r4, r1, #12
 800197c:	004b      	lsls	r3, r1, #1
 800197e:	0006      	movs	r6, r0
 8001980:	4692      	mov	sl, r2
 8001982:	b087      	sub	sp, #28
 8001984:	0b24      	lsrs	r4, r4, #12
 8001986:	0d5b      	lsrs	r3, r3, #21
 8001988:	0fcf      	lsrs	r7, r1, #31
 800198a:	2b00      	cmp	r3, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dmul+0x24>
 800198e:	e15c      	b.n	8001c4a <__aeabi_dmul+0x2de>
 8001990:	4ad9      	ldr	r2, [pc, #868]	; (8001cf8 <__aeabi_dmul+0x38c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d100      	bne.n	8001998 <__aeabi_dmul+0x2c>
 8001996:	e175      	b.n	8001c84 <__aeabi_dmul+0x318>
 8001998:	0f42      	lsrs	r2, r0, #29
 800199a:	00e4      	lsls	r4, r4, #3
 800199c:	4314      	orrs	r4, r2
 800199e:	2280      	movs	r2, #128	; 0x80
 80019a0:	0412      	lsls	r2, r2, #16
 80019a2:	4314      	orrs	r4, r2
 80019a4:	4ad5      	ldr	r2, [pc, #852]	; (8001cfc <__aeabi_dmul+0x390>)
 80019a6:	00c5      	lsls	r5, r0, #3
 80019a8:	4694      	mov	ip, r2
 80019aa:	4463      	add	r3, ip
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2300      	movs	r3, #0
 80019b0:	4699      	mov	r9, r3
 80019b2:	469b      	mov	fp, r3
 80019b4:	4643      	mov	r3, r8
 80019b6:	4642      	mov	r2, r8
 80019b8:	031e      	lsls	r6, r3, #12
 80019ba:	0fd2      	lsrs	r2, r2, #31
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	4650      	mov	r0, sl
 80019c0:	4690      	mov	r8, r2
 80019c2:	0b36      	lsrs	r6, r6, #12
 80019c4:	0d5b      	lsrs	r3, r3, #21
 80019c6:	d100      	bne.n	80019ca <__aeabi_dmul+0x5e>
 80019c8:	e120      	b.n	8001c0c <__aeabi_dmul+0x2a0>
 80019ca:	4acb      	ldr	r2, [pc, #812]	; (8001cf8 <__aeabi_dmul+0x38c>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d100      	bne.n	80019d2 <__aeabi_dmul+0x66>
 80019d0:	e162      	b.n	8001c98 <__aeabi_dmul+0x32c>
 80019d2:	49ca      	ldr	r1, [pc, #808]	; (8001cfc <__aeabi_dmul+0x390>)
 80019d4:	0f42      	lsrs	r2, r0, #29
 80019d6:	468c      	mov	ip, r1
 80019d8:	9900      	ldr	r1, [sp, #0]
 80019da:	4463      	add	r3, ip
 80019dc:	00f6      	lsls	r6, r6, #3
 80019de:	468c      	mov	ip, r1
 80019e0:	4316      	orrs	r6, r2
 80019e2:	2280      	movs	r2, #128	; 0x80
 80019e4:	449c      	add	ip, r3
 80019e6:	0412      	lsls	r2, r2, #16
 80019e8:	4663      	mov	r3, ip
 80019ea:	4316      	orrs	r6, r2
 80019ec:	00c2      	lsls	r2, r0, #3
 80019ee:	2000      	movs	r0, #0
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	9900      	ldr	r1, [sp, #0]
 80019f4:	4643      	mov	r3, r8
 80019f6:	3101      	adds	r1, #1
 80019f8:	468c      	mov	ip, r1
 80019fa:	4649      	mov	r1, r9
 80019fc:	407b      	eors	r3, r7
 80019fe:	9301      	str	r3, [sp, #4]
 8001a00:	290f      	cmp	r1, #15
 8001a02:	d826      	bhi.n	8001a52 <__aeabi_dmul+0xe6>
 8001a04:	4bbe      	ldr	r3, [pc, #760]	; (8001d00 <__aeabi_dmul+0x394>)
 8001a06:	0089      	lsls	r1, r1, #2
 8001a08:	5859      	ldr	r1, [r3, r1]
 8001a0a:	468f      	mov	pc, r1
 8001a0c:	4643      	mov	r3, r8
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	0034      	movs	r4, r6
 8001a12:	0015      	movs	r5, r2
 8001a14:	4683      	mov	fp, r0
 8001a16:	465b      	mov	r3, fp
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d016      	beq.n	8001a4a <__aeabi_dmul+0xde>
 8001a1c:	2b03      	cmp	r3, #3
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dmul+0xb6>
 8001a20:	e203      	b.n	8001e2a <__aeabi_dmul+0x4be>
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d000      	beq.n	8001a28 <__aeabi_dmul+0xbc>
 8001a26:	e0cd      	b.n	8001bc4 <__aeabi_dmul+0x258>
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2400      	movs	r4, #0
 8001a2c:	2500      	movs	r5, #0
 8001a2e:	9b01      	ldr	r3, [sp, #4]
 8001a30:	0512      	lsls	r2, r2, #20
 8001a32:	4322      	orrs	r2, r4
 8001a34:	07db      	lsls	r3, r3, #31
 8001a36:	431a      	orrs	r2, r3
 8001a38:	0028      	movs	r0, r5
 8001a3a:	0011      	movs	r1, r2
 8001a3c:	b007      	add	sp, #28
 8001a3e:	bcf0      	pop	{r4, r5, r6, r7}
 8001a40:	46bb      	mov	fp, r7
 8001a42:	46b2      	mov	sl, r6
 8001a44:	46a9      	mov	r9, r5
 8001a46:	46a0      	mov	r8, r4
 8001a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4a:	2400      	movs	r4, #0
 8001a4c:	2500      	movs	r5, #0
 8001a4e:	4aaa      	ldr	r2, [pc, #680]	; (8001cf8 <__aeabi_dmul+0x38c>)
 8001a50:	e7ed      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001a52:	0c28      	lsrs	r0, r5, #16
 8001a54:	042d      	lsls	r5, r5, #16
 8001a56:	0c2d      	lsrs	r5, r5, #16
 8001a58:	002b      	movs	r3, r5
 8001a5a:	0c11      	lsrs	r1, r2, #16
 8001a5c:	0412      	lsls	r2, r2, #16
 8001a5e:	0c12      	lsrs	r2, r2, #16
 8001a60:	4353      	muls	r3, r2
 8001a62:	4698      	mov	r8, r3
 8001a64:	0013      	movs	r3, r2
 8001a66:	002f      	movs	r7, r5
 8001a68:	4343      	muls	r3, r0
 8001a6a:	4699      	mov	r9, r3
 8001a6c:	434f      	muls	r7, r1
 8001a6e:	444f      	add	r7, r9
 8001a70:	46bb      	mov	fp, r7
 8001a72:	4647      	mov	r7, r8
 8001a74:	000b      	movs	r3, r1
 8001a76:	0c3f      	lsrs	r7, r7, #16
 8001a78:	46ba      	mov	sl, r7
 8001a7a:	4343      	muls	r3, r0
 8001a7c:	44da      	add	sl, fp
 8001a7e:	9302      	str	r3, [sp, #8]
 8001a80:	45d1      	cmp	r9, sl
 8001a82:	d904      	bls.n	8001a8e <__aeabi_dmul+0x122>
 8001a84:	2780      	movs	r7, #128	; 0x80
 8001a86:	027f      	lsls	r7, r7, #9
 8001a88:	46b9      	mov	r9, r7
 8001a8a:	444b      	add	r3, r9
 8001a8c:	9302      	str	r3, [sp, #8]
 8001a8e:	4653      	mov	r3, sl
 8001a90:	0c1b      	lsrs	r3, r3, #16
 8001a92:	469b      	mov	fp, r3
 8001a94:	4653      	mov	r3, sl
 8001a96:	041f      	lsls	r7, r3, #16
 8001a98:	4643      	mov	r3, r8
 8001a9a:	041b      	lsls	r3, r3, #16
 8001a9c:	0c1b      	lsrs	r3, r3, #16
 8001a9e:	4698      	mov	r8, r3
 8001aa0:	003b      	movs	r3, r7
 8001aa2:	4443      	add	r3, r8
 8001aa4:	9304      	str	r3, [sp, #16]
 8001aa6:	0c33      	lsrs	r3, r6, #16
 8001aa8:	0436      	lsls	r6, r6, #16
 8001aaa:	0c36      	lsrs	r6, r6, #16
 8001aac:	4698      	mov	r8, r3
 8001aae:	0033      	movs	r3, r6
 8001ab0:	4343      	muls	r3, r0
 8001ab2:	4699      	mov	r9, r3
 8001ab4:	4643      	mov	r3, r8
 8001ab6:	4343      	muls	r3, r0
 8001ab8:	002f      	movs	r7, r5
 8001aba:	469a      	mov	sl, r3
 8001abc:	4643      	mov	r3, r8
 8001abe:	4377      	muls	r7, r6
 8001ac0:	435d      	muls	r5, r3
 8001ac2:	0c38      	lsrs	r0, r7, #16
 8001ac4:	444d      	add	r5, r9
 8001ac6:	1945      	adds	r5, r0, r5
 8001ac8:	45a9      	cmp	r9, r5
 8001aca:	d903      	bls.n	8001ad4 <__aeabi_dmul+0x168>
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	025b      	lsls	r3, r3, #9
 8001ad0:	4699      	mov	r9, r3
 8001ad2:	44ca      	add	sl, r9
 8001ad4:	043f      	lsls	r7, r7, #16
 8001ad6:	0c28      	lsrs	r0, r5, #16
 8001ad8:	0c3f      	lsrs	r7, r7, #16
 8001ada:	042d      	lsls	r5, r5, #16
 8001adc:	19ed      	adds	r5, r5, r7
 8001ade:	0c27      	lsrs	r7, r4, #16
 8001ae0:	0424      	lsls	r4, r4, #16
 8001ae2:	0c24      	lsrs	r4, r4, #16
 8001ae4:	0003      	movs	r3, r0
 8001ae6:	0020      	movs	r0, r4
 8001ae8:	4350      	muls	r0, r2
 8001aea:	437a      	muls	r2, r7
 8001aec:	4691      	mov	r9, r2
 8001aee:	003a      	movs	r2, r7
 8001af0:	4453      	add	r3, sl
 8001af2:	9305      	str	r3, [sp, #20]
 8001af4:	0c03      	lsrs	r3, r0, #16
 8001af6:	469a      	mov	sl, r3
 8001af8:	434a      	muls	r2, r1
 8001afa:	4361      	muls	r1, r4
 8001afc:	4449      	add	r1, r9
 8001afe:	4451      	add	r1, sl
 8001b00:	44ab      	add	fp, r5
 8001b02:	4589      	cmp	r9, r1
 8001b04:	d903      	bls.n	8001b0e <__aeabi_dmul+0x1a2>
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	025b      	lsls	r3, r3, #9
 8001b0a:	4699      	mov	r9, r3
 8001b0c:	444a      	add	r2, r9
 8001b0e:	0400      	lsls	r0, r0, #16
 8001b10:	0c0b      	lsrs	r3, r1, #16
 8001b12:	0c00      	lsrs	r0, r0, #16
 8001b14:	0409      	lsls	r1, r1, #16
 8001b16:	1809      	adds	r1, r1, r0
 8001b18:	0020      	movs	r0, r4
 8001b1a:	4699      	mov	r9, r3
 8001b1c:	4643      	mov	r3, r8
 8001b1e:	4370      	muls	r0, r6
 8001b20:	435c      	muls	r4, r3
 8001b22:	437e      	muls	r6, r7
 8001b24:	435f      	muls	r7, r3
 8001b26:	0c03      	lsrs	r3, r0, #16
 8001b28:	4698      	mov	r8, r3
 8001b2a:	19a4      	adds	r4, r4, r6
 8001b2c:	4444      	add	r4, r8
 8001b2e:	444a      	add	r2, r9
 8001b30:	9703      	str	r7, [sp, #12]
 8001b32:	42a6      	cmp	r6, r4
 8001b34:	d904      	bls.n	8001b40 <__aeabi_dmul+0x1d4>
 8001b36:	2380      	movs	r3, #128	; 0x80
 8001b38:	025b      	lsls	r3, r3, #9
 8001b3a:	4698      	mov	r8, r3
 8001b3c:	4447      	add	r7, r8
 8001b3e:	9703      	str	r7, [sp, #12]
 8001b40:	0423      	lsls	r3, r4, #16
 8001b42:	9e02      	ldr	r6, [sp, #8]
 8001b44:	469a      	mov	sl, r3
 8001b46:	9b05      	ldr	r3, [sp, #20]
 8001b48:	445e      	add	r6, fp
 8001b4a:	4698      	mov	r8, r3
 8001b4c:	42ae      	cmp	r6, r5
 8001b4e:	41ad      	sbcs	r5, r5
 8001b50:	1876      	adds	r6, r6, r1
 8001b52:	428e      	cmp	r6, r1
 8001b54:	4189      	sbcs	r1, r1
 8001b56:	0400      	lsls	r0, r0, #16
 8001b58:	0c00      	lsrs	r0, r0, #16
 8001b5a:	4450      	add	r0, sl
 8001b5c:	4440      	add	r0, r8
 8001b5e:	426d      	negs	r5, r5
 8001b60:	1947      	adds	r7, r0, r5
 8001b62:	46b8      	mov	r8, r7
 8001b64:	4693      	mov	fp, r2
 8001b66:	4249      	negs	r1, r1
 8001b68:	4689      	mov	r9, r1
 8001b6a:	44c3      	add	fp, r8
 8001b6c:	44d9      	add	r9, fp
 8001b6e:	4298      	cmp	r0, r3
 8001b70:	4180      	sbcs	r0, r0
 8001b72:	45a8      	cmp	r8, r5
 8001b74:	41ad      	sbcs	r5, r5
 8001b76:	4593      	cmp	fp, r2
 8001b78:	4192      	sbcs	r2, r2
 8001b7a:	4589      	cmp	r9, r1
 8001b7c:	4189      	sbcs	r1, r1
 8001b7e:	426d      	negs	r5, r5
 8001b80:	4240      	negs	r0, r0
 8001b82:	4328      	orrs	r0, r5
 8001b84:	0c24      	lsrs	r4, r4, #16
 8001b86:	4252      	negs	r2, r2
 8001b88:	4249      	negs	r1, r1
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	9b03      	ldr	r3, [sp, #12]
 8001b8e:	1900      	adds	r0, r0, r4
 8001b90:	1880      	adds	r0, r0, r2
 8001b92:	18c7      	adds	r7, r0, r3
 8001b94:	464b      	mov	r3, r9
 8001b96:	0ddc      	lsrs	r4, r3, #23
 8001b98:	9b04      	ldr	r3, [sp, #16]
 8001b9a:	0275      	lsls	r5, r6, #9
 8001b9c:	431d      	orrs	r5, r3
 8001b9e:	1e6a      	subs	r2, r5, #1
 8001ba0:	4195      	sbcs	r5, r2
 8001ba2:	464b      	mov	r3, r9
 8001ba4:	0df6      	lsrs	r6, r6, #23
 8001ba6:	027f      	lsls	r7, r7, #9
 8001ba8:	4335      	orrs	r5, r6
 8001baa:	025a      	lsls	r2, r3, #9
 8001bac:	433c      	orrs	r4, r7
 8001bae:	4315      	orrs	r5, r2
 8001bb0:	01fb      	lsls	r3, r7, #7
 8001bb2:	d400      	bmi.n	8001bb6 <__aeabi_dmul+0x24a>
 8001bb4:	e11c      	b.n	8001df0 <__aeabi_dmul+0x484>
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	086a      	lsrs	r2, r5, #1
 8001bba:	400d      	ands	r5, r1
 8001bbc:	4315      	orrs	r5, r2
 8001bbe:	07e2      	lsls	r2, r4, #31
 8001bc0:	4315      	orrs	r5, r2
 8001bc2:	0864      	lsrs	r4, r4, #1
 8001bc4:	494f      	ldr	r1, [pc, #316]	; (8001d04 <__aeabi_dmul+0x398>)
 8001bc6:	4461      	add	r1, ip
 8001bc8:	2900      	cmp	r1, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_dmul+0x262>
 8001bcc:	e0b0      	b.n	8001d30 <__aeabi_dmul+0x3c4>
 8001bce:	076b      	lsls	r3, r5, #29
 8001bd0:	d009      	beq.n	8001be6 <__aeabi_dmul+0x27a>
 8001bd2:	220f      	movs	r2, #15
 8001bd4:	402a      	ands	r2, r5
 8001bd6:	2a04      	cmp	r2, #4
 8001bd8:	d005      	beq.n	8001be6 <__aeabi_dmul+0x27a>
 8001bda:	1d2a      	adds	r2, r5, #4
 8001bdc:	42aa      	cmp	r2, r5
 8001bde:	41ad      	sbcs	r5, r5
 8001be0:	426d      	negs	r5, r5
 8001be2:	1964      	adds	r4, r4, r5
 8001be4:	0015      	movs	r5, r2
 8001be6:	01e3      	lsls	r3, r4, #7
 8001be8:	d504      	bpl.n	8001bf4 <__aeabi_dmul+0x288>
 8001bea:	2180      	movs	r1, #128	; 0x80
 8001bec:	4a46      	ldr	r2, [pc, #280]	; (8001d08 <__aeabi_dmul+0x39c>)
 8001bee:	00c9      	lsls	r1, r1, #3
 8001bf0:	4014      	ands	r4, r2
 8001bf2:	4461      	add	r1, ip
 8001bf4:	4a45      	ldr	r2, [pc, #276]	; (8001d0c <__aeabi_dmul+0x3a0>)
 8001bf6:	4291      	cmp	r1, r2
 8001bf8:	dd00      	ble.n	8001bfc <__aeabi_dmul+0x290>
 8001bfa:	e726      	b.n	8001a4a <__aeabi_dmul+0xde>
 8001bfc:	0762      	lsls	r2, r4, #29
 8001bfe:	08ed      	lsrs	r5, r5, #3
 8001c00:	0264      	lsls	r4, r4, #9
 8001c02:	0549      	lsls	r1, r1, #21
 8001c04:	4315      	orrs	r5, r2
 8001c06:	0b24      	lsrs	r4, r4, #12
 8001c08:	0d4a      	lsrs	r2, r1, #21
 8001c0a:	e710      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001c0c:	4652      	mov	r2, sl
 8001c0e:	4332      	orrs	r2, r6
 8001c10:	d100      	bne.n	8001c14 <__aeabi_dmul+0x2a8>
 8001c12:	e07f      	b.n	8001d14 <__aeabi_dmul+0x3a8>
 8001c14:	2e00      	cmp	r6, #0
 8001c16:	d100      	bne.n	8001c1a <__aeabi_dmul+0x2ae>
 8001c18:	e0dc      	b.n	8001dd4 <__aeabi_dmul+0x468>
 8001c1a:	0030      	movs	r0, r6
 8001c1c:	f000 fd96 	bl	800274c <__clzsi2>
 8001c20:	0002      	movs	r2, r0
 8001c22:	3a0b      	subs	r2, #11
 8001c24:	231d      	movs	r3, #29
 8001c26:	0001      	movs	r1, r0
 8001c28:	1a9b      	subs	r3, r3, r2
 8001c2a:	4652      	mov	r2, sl
 8001c2c:	3908      	subs	r1, #8
 8001c2e:	40da      	lsrs	r2, r3
 8001c30:	408e      	lsls	r6, r1
 8001c32:	4316      	orrs	r6, r2
 8001c34:	4652      	mov	r2, sl
 8001c36:	408a      	lsls	r2, r1
 8001c38:	9b00      	ldr	r3, [sp, #0]
 8001c3a:	4935      	ldr	r1, [pc, #212]	; (8001d10 <__aeabi_dmul+0x3a4>)
 8001c3c:	1a18      	subs	r0, r3, r0
 8001c3e:	0003      	movs	r3, r0
 8001c40:	468c      	mov	ip, r1
 8001c42:	4463      	add	r3, ip
 8001c44:	2000      	movs	r0, #0
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	e6d3      	b.n	80019f2 <__aeabi_dmul+0x86>
 8001c4a:	0025      	movs	r5, r4
 8001c4c:	4305      	orrs	r5, r0
 8001c4e:	d04a      	beq.n	8001ce6 <__aeabi_dmul+0x37a>
 8001c50:	2c00      	cmp	r4, #0
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dmul+0x2ea>
 8001c54:	e0b0      	b.n	8001db8 <__aeabi_dmul+0x44c>
 8001c56:	0020      	movs	r0, r4
 8001c58:	f000 fd78 	bl	800274c <__clzsi2>
 8001c5c:	0001      	movs	r1, r0
 8001c5e:	0002      	movs	r2, r0
 8001c60:	390b      	subs	r1, #11
 8001c62:	231d      	movs	r3, #29
 8001c64:	0010      	movs	r0, r2
 8001c66:	1a5b      	subs	r3, r3, r1
 8001c68:	0031      	movs	r1, r6
 8001c6a:	0035      	movs	r5, r6
 8001c6c:	3808      	subs	r0, #8
 8001c6e:	4084      	lsls	r4, r0
 8001c70:	40d9      	lsrs	r1, r3
 8001c72:	4085      	lsls	r5, r0
 8001c74:	430c      	orrs	r4, r1
 8001c76:	4826      	ldr	r0, [pc, #152]	; (8001d10 <__aeabi_dmul+0x3a4>)
 8001c78:	1a83      	subs	r3, r0, r2
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	4699      	mov	r9, r3
 8001c80:	469b      	mov	fp, r3
 8001c82:	e697      	b.n	80019b4 <__aeabi_dmul+0x48>
 8001c84:	0005      	movs	r5, r0
 8001c86:	4325      	orrs	r5, r4
 8001c88:	d126      	bne.n	8001cd8 <__aeabi_dmul+0x36c>
 8001c8a:	2208      	movs	r2, #8
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2302      	movs	r3, #2
 8001c90:	2400      	movs	r4, #0
 8001c92:	4691      	mov	r9, r2
 8001c94:	469b      	mov	fp, r3
 8001c96:	e68d      	b.n	80019b4 <__aeabi_dmul+0x48>
 8001c98:	4652      	mov	r2, sl
 8001c9a:	9b00      	ldr	r3, [sp, #0]
 8001c9c:	4332      	orrs	r2, r6
 8001c9e:	d110      	bne.n	8001cc2 <__aeabi_dmul+0x356>
 8001ca0:	4915      	ldr	r1, [pc, #84]	; (8001cf8 <__aeabi_dmul+0x38c>)
 8001ca2:	2600      	movs	r6, #0
 8001ca4:	468c      	mov	ip, r1
 8001ca6:	4463      	add	r3, ip
 8001ca8:	4649      	mov	r1, r9
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2302      	movs	r3, #2
 8001cae:	4319      	orrs	r1, r3
 8001cb0:	4689      	mov	r9, r1
 8001cb2:	2002      	movs	r0, #2
 8001cb4:	e69d      	b.n	80019f2 <__aeabi_dmul+0x86>
 8001cb6:	465b      	mov	r3, fp
 8001cb8:	9701      	str	r7, [sp, #4]
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d000      	beq.n	8001cc0 <__aeabi_dmul+0x354>
 8001cbe:	e6ad      	b.n	8001a1c <__aeabi_dmul+0xb0>
 8001cc0:	e6c3      	b.n	8001a4a <__aeabi_dmul+0xde>
 8001cc2:	4a0d      	ldr	r2, [pc, #52]	; (8001cf8 <__aeabi_dmul+0x38c>)
 8001cc4:	2003      	movs	r0, #3
 8001cc6:	4694      	mov	ip, r2
 8001cc8:	4463      	add	r3, ip
 8001cca:	464a      	mov	r2, r9
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	2303      	movs	r3, #3
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	4691      	mov	r9, r2
 8001cd4:	4652      	mov	r2, sl
 8001cd6:	e68c      	b.n	80019f2 <__aeabi_dmul+0x86>
 8001cd8:	220c      	movs	r2, #12
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2303      	movs	r3, #3
 8001cde:	0005      	movs	r5, r0
 8001ce0:	4691      	mov	r9, r2
 8001ce2:	469b      	mov	fp, r3
 8001ce4:	e666      	b.n	80019b4 <__aeabi_dmul+0x48>
 8001ce6:	2304      	movs	r3, #4
 8001ce8:	4699      	mov	r9, r3
 8001cea:	2300      	movs	r3, #0
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	469b      	mov	fp, r3
 8001cf4:	e65e      	b.n	80019b4 <__aeabi_dmul+0x48>
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	000007ff 	.word	0x000007ff
 8001cfc:	fffffc01 	.word	0xfffffc01
 8001d00:	080091fc 	.word	0x080091fc
 8001d04:	000003ff 	.word	0x000003ff
 8001d08:	feffffff 	.word	0xfeffffff
 8001d0c:	000007fe 	.word	0x000007fe
 8001d10:	fffffc0d 	.word	0xfffffc0d
 8001d14:	4649      	mov	r1, r9
 8001d16:	2301      	movs	r3, #1
 8001d18:	4319      	orrs	r1, r3
 8001d1a:	4689      	mov	r9, r1
 8001d1c:	2600      	movs	r6, #0
 8001d1e:	2001      	movs	r0, #1
 8001d20:	e667      	b.n	80019f2 <__aeabi_dmul+0x86>
 8001d22:	2300      	movs	r3, #0
 8001d24:	2480      	movs	r4, #128	; 0x80
 8001d26:	2500      	movs	r5, #0
 8001d28:	4a43      	ldr	r2, [pc, #268]	; (8001e38 <__aeabi_dmul+0x4cc>)
 8001d2a:	9301      	str	r3, [sp, #4]
 8001d2c:	0324      	lsls	r4, r4, #12
 8001d2e:	e67e      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001d30:	2001      	movs	r0, #1
 8001d32:	1a40      	subs	r0, r0, r1
 8001d34:	2838      	cmp	r0, #56	; 0x38
 8001d36:	dd00      	ble.n	8001d3a <__aeabi_dmul+0x3ce>
 8001d38:	e676      	b.n	8001a28 <__aeabi_dmul+0xbc>
 8001d3a:	281f      	cmp	r0, #31
 8001d3c:	dd5b      	ble.n	8001df6 <__aeabi_dmul+0x48a>
 8001d3e:	221f      	movs	r2, #31
 8001d40:	0023      	movs	r3, r4
 8001d42:	4252      	negs	r2, r2
 8001d44:	1a51      	subs	r1, r2, r1
 8001d46:	40cb      	lsrs	r3, r1
 8001d48:	0019      	movs	r1, r3
 8001d4a:	2820      	cmp	r0, #32
 8001d4c:	d003      	beq.n	8001d56 <__aeabi_dmul+0x3ea>
 8001d4e:	4a3b      	ldr	r2, [pc, #236]	; (8001e3c <__aeabi_dmul+0x4d0>)
 8001d50:	4462      	add	r2, ip
 8001d52:	4094      	lsls	r4, r2
 8001d54:	4325      	orrs	r5, r4
 8001d56:	1e6a      	subs	r2, r5, #1
 8001d58:	4195      	sbcs	r5, r2
 8001d5a:	002a      	movs	r2, r5
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	2107      	movs	r1, #7
 8001d60:	000d      	movs	r5, r1
 8001d62:	2400      	movs	r4, #0
 8001d64:	4015      	ands	r5, r2
 8001d66:	4211      	tst	r1, r2
 8001d68:	d05b      	beq.n	8001e22 <__aeabi_dmul+0x4b6>
 8001d6a:	210f      	movs	r1, #15
 8001d6c:	2400      	movs	r4, #0
 8001d6e:	4011      	ands	r1, r2
 8001d70:	2904      	cmp	r1, #4
 8001d72:	d053      	beq.n	8001e1c <__aeabi_dmul+0x4b0>
 8001d74:	1d11      	adds	r1, r2, #4
 8001d76:	4291      	cmp	r1, r2
 8001d78:	4192      	sbcs	r2, r2
 8001d7a:	4252      	negs	r2, r2
 8001d7c:	18a4      	adds	r4, r4, r2
 8001d7e:	000a      	movs	r2, r1
 8001d80:	0223      	lsls	r3, r4, #8
 8001d82:	d54b      	bpl.n	8001e1c <__aeabi_dmul+0x4b0>
 8001d84:	2201      	movs	r2, #1
 8001d86:	2400      	movs	r4, #0
 8001d88:	2500      	movs	r5, #0
 8001d8a:	e650      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001d8c:	2380      	movs	r3, #128	; 0x80
 8001d8e:	031b      	lsls	r3, r3, #12
 8001d90:	421c      	tst	r4, r3
 8001d92:	d009      	beq.n	8001da8 <__aeabi_dmul+0x43c>
 8001d94:	421e      	tst	r6, r3
 8001d96:	d107      	bne.n	8001da8 <__aeabi_dmul+0x43c>
 8001d98:	4333      	orrs	r3, r6
 8001d9a:	031c      	lsls	r4, r3, #12
 8001d9c:	4643      	mov	r3, r8
 8001d9e:	0015      	movs	r5, r2
 8001da0:	0b24      	lsrs	r4, r4, #12
 8001da2:	4a25      	ldr	r2, [pc, #148]	; (8001e38 <__aeabi_dmul+0x4cc>)
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	e642      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001da8:	2280      	movs	r2, #128	; 0x80
 8001daa:	0312      	lsls	r2, r2, #12
 8001dac:	4314      	orrs	r4, r2
 8001dae:	0324      	lsls	r4, r4, #12
 8001db0:	4a21      	ldr	r2, [pc, #132]	; (8001e38 <__aeabi_dmul+0x4cc>)
 8001db2:	0b24      	lsrs	r4, r4, #12
 8001db4:	9701      	str	r7, [sp, #4]
 8001db6:	e63a      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001db8:	f000 fcc8 	bl	800274c <__clzsi2>
 8001dbc:	0001      	movs	r1, r0
 8001dbe:	0002      	movs	r2, r0
 8001dc0:	3115      	adds	r1, #21
 8001dc2:	3220      	adds	r2, #32
 8001dc4:	291c      	cmp	r1, #28
 8001dc6:	dc00      	bgt.n	8001dca <__aeabi_dmul+0x45e>
 8001dc8:	e74b      	b.n	8001c62 <__aeabi_dmul+0x2f6>
 8001dca:	0034      	movs	r4, r6
 8001dcc:	3808      	subs	r0, #8
 8001dce:	2500      	movs	r5, #0
 8001dd0:	4084      	lsls	r4, r0
 8001dd2:	e750      	b.n	8001c76 <__aeabi_dmul+0x30a>
 8001dd4:	f000 fcba 	bl	800274c <__clzsi2>
 8001dd8:	0003      	movs	r3, r0
 8001dda:	001a      	movs	r2, r3
 8001ddc:	3215      	adds	r2, #21
 8001dde:	3020      	adds	r0, #32
 8001de0:	2a1c      	cmp	r2, #28
 8001de2:	dc00      	bgt.n	8001de6 <__aeabi_dmul+0x47a>
 8001de4:	e71e      	b.n	8001c24 <__aeabi_dmul+0x2b8>
 8001de6:	4656      	mov	r6, sl
 8001de8:	3b08      	subs	r3, #8
 8001dea:	2200      	movs	r2, #0
 8001dec:	409e      	lsls	r6, r3
 8001dee:	e723      	b.n	8001c38 <__aeabi_dmul+0x2cc>
 8001df0:	9b00      	ldr	r3, [sp, #0]
 8001df2:	469c      	mov	ip, r3
 8001df4:	e6e6      	b.n	8001bc4 <__aeabi_dmul+0x258>
 8001df6:	4912      	ldr	r1, [pc, #72]	; (8001e40 <__aeabi_dmul+0x4d4>)
 8001df8:	0022      	movs	r2, r4
 8001dfa:	4461      	add	r1, ip
 8001dfc:	002e      	movs	r6, r5
 8001dfe:	408d      	lsls	r5, r1
 8001e00:	408a      	lsls	r2, r1
 8001e02:	40c6      	lsrs	r6, r0
 8001e04:	1e69      	subs	r1, r5, #1
 8001e06:	418d      	sbcs	r5, r1
 8001e08:	4332      	orrs	r2, r6
 8001e0a:	432a      	orrs	r2, r5
 8001e0c:	40c4      	lsrs	r4, r0
 8001e0e:	0753      	lsls	r3, r2, #29
 8001e10:	d0b6      	beq.n	8001d80 <__aeabi_dmul+0x414>
 8001e12:	210f      	movs	r1, #15
 8001e14:	4011      	ands	r1, r2
 8001e16:	2904      	cmp	r1, #4
 8001e18:	d1ac      	bne.n	8001d74 <__aeabi_dmul+0x408>
 8001e1a:	e7b1      	b.n	8001d80 <__aeabi_dmul+0x414>
 8001e1c:	0765      	lsls	r5, r4, #29
 8001e1e:	0264      	lsls	r4, r4, #9
 8001e20:	0b24      	lsrs	r4, r4, #12
 8001e22:	08d2      	lsrs	r2, r2, #3
 8001e24:	4315      	orrs	r5, r2
 8001e26:	2200      	movs	r2, #0
 8001e28:	e601      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001e2a:	2280      	movs	r2, #128	; 0x80
 8001e2c:	0312      	lsls	r2, r2, #12
 8001e2e:	4314      	orrs	r4, r2
 8001e30:	0324      	lsls	r4, r4, #12
 8001e32:	4a01      	ldr	r2, [pc, #4]	; (8001e38 <__aeabi_dmul+0x4cc>)
 8001e34:	0b24      	lsrs	r4, r4, #12
 8001e36:	e5fa      	b.n	8001a2e <__aeabi_dmul+0xc2>
 8001e38:	000007ff 	.word	0x000007ff
 8001e3c:	0000043e 	.word	0x0000043e
 8001e40:	0000041e 	.word	0x0000041e

08001e44 <__aeabi_dsub>:
 8001e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e46:	4657      	mov	r7, sl
 8001e48:	464e      	mov	r6, r9
 8001e4a:	4645      	mov	r5, r8
 8001e4c:	46de      	mov	lr, fp
 8001e4e:	b5e0      	push	{r5, r6, r7, lr}
 8001e50:	001e      	movs	r6, r3
 8001e52:	0017      	movs	r7, r2
 8001e54:	004a      	lsls	r2, r1, #1
 8001e56:	030b      	lsls	r3, r1, #12
 8001e58:	0d52      	lsrs	r2, r2, #21
 8001e5a:	0a5b      	lsrs	r3, r3, #9
 8001e5c:	4690      	mov	r8, r2
 8001e5e:	0f42      	lsrs	r2, r0, #29
 8001e60:	431a      	orrs	r2, r3
 8001e62:	0fcd      	lsrs	r5, r1, #31
 8001e64:	4ccd      	ldr	r4, [pc, #820]	; (800219c <__aeabi_dsub+0x358>)
 8001e66:	0331      	lsls	r1, r6, #12
 8001e68:	00c3      	lsls	r3, r0, #3
 8001e6a:	4694      	mov	ip, r2
 8001e6c:	0070      	lsls	r0, r6, #1
 8001e6e:	0f7a      	lsrs	r2, r7, #29
 8001e70:	0a49      	lsrs	r1, r1, #9
 8001e72:	00ff      	lsls	r7, r7, #3
 8001e74:	469a      	mov	sl, r3
 8001e76:	46b9      	mov	r9, r7
 8001e78:	0d40      	lsrs	r0, r0, #21
 8001e7a:	0ff6      	lsrs	r6, r6, #31
 8001e7c:	4311      	orrs	r1, r2
 8001e7e:	42a0      	cmp	r0, r4
 8001e80:	d100      	bne.n	8001e84 <__aeabi_dsub+0x40>
 8001e82:	e0b1      	b.n	8001fe8 <__aeabi_dsub+0x1a4>
 8001e84:	2201      	movs	r2, #1
 8001e86:	4056      	eors	r6, r2
 8001e88:	46b3      	mov	fp, r6
 8001e8a:	42b5      	cmp	r5, r6
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x4c>
 8001e8e:	e088      	b.n	8001fa2 <__aeabi_dsub+0x15e>
 8001e90:	4642      	mov	r2, r8
 8001e92:	1a12      	subs	r2, r2, r0
 8001e94:	2a00      	cmp	r2, #0
 8001e96:	dc00      	bgt.n	8001e9a <__aeabi_dsub+0x56>
 8001e98:	e0ae      	b.n	8001ff8 <__aeabi_dsub+0x1b4>
 8001e9a:	2800      	cmp	r0, #0
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x5c>
 8001e9e:	e0c1      	b.n	8002024 <__aeabi_dsub+0x1e0>
 8001ea0:	48be      	ldr	r0, [pc, #760]	; (800219c <__aeabi_dsub+0x358>)
 8001ea2:	4580      	cmp	r8, r0
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x64>
 8001ea6:	e151      	b.n	800214c <__aeabi_dsub+0x308>
 8001ea8:	2080      	movs	r0, #128	; 0x80
 8001eaa:	0400      	lsls	r0, r0, #16
 8001eac:	4301      	orrs	r1, r0
 8001eae:	2a38      	cmp	r2, #56	; 0x38
 8001eb0:	dd00      	ble.n	8001eb4 <__aeabi_dsub+0x70>
 8001eb2:	e17b      	b.n	80021ac <__aeabi_dsub+0x368>
 8001eb4:	2a1f      	cmp	r2, #31
 8001eb6:	dd00      	ble.n	8001eba <__aeabi_dsub+0x76>
 8001eb8:	e1ee      	b.n	8002298 <__aeabi_dsub+0x454>
 8001eba:	2020      	movs	r0, #32
 8001ebc:	003e      	movs	r6, r7
 8001ebe:	1a80      	subs	r0, r0, r2
 8001ec0:	000c      	movs	r4, r1
 8001ec2:	40d6      	lsrs	r6, r2
 8001ec4:	40d1      	lsrs	r1, r2
 8001ec6:	4087      	lsls	r7, r0
 8001ec8:	4662      	mov	r2, ip
 8001eca:	4084      	lsls	r4, r0
 8001ecc:	1a52      	subs	r2, r2, r1
 8001ece:	1e78      	subs	r0, r7, #1
 8001ed0:	4187      	sbcs	r7, r0
 8001ed2:	4694      	mov	ip, r2
 8001ed4:	4334      	orrs	r4, r6
 8001ed6:	4327      	orrs	r7, r4
 8001ed8:	1bdc      	subs	r4, r3, r7
 8001eda:	42a3      	cmp	r3, r4
 8001edc:	419b      	sbcs	r3, r3
 8001ede:	4662      	mov	r2, ip
 8001ee0:	425b      	negs	r3, r3
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	4699      	mov	r9, r3
 8001ee6:	464b      	mov	r3, r9
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	d400      	bmi.n	8001eee <__aeabi_dsub+0xaa>
 8001eec:	e118      	b.n	8002120 <__aeabi_dsub+0x2dc>
 8001eee:	464b      	mov	r3, r9
 8001ef0:	0258      	lsls	r0, r3, #9
 8001ef2:	0a43      	lsrs	r3, r0, #9
 8001ef4:	4699      	mov	r9, r3
 8001ef6:	464b      	mov	r3, r9
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d100      	bne.n	8001efe <__aeabi_dsub+0xba>
 8001efc:	e137      	b.n	800216e <__aeabi_dsub+0x32a>
 8001efe:	4648      	mov	r0, r9
 8001f00:	f000 fc24 	bl	800274c <__clzsi2>
 8001f04:	0001      	movs	r1, r0
 8001f06:	3908      	subs	r1, #8
 8001f08:	2320      	movs	r3, #32
 8001f0a:	0022      	movs	r2, r4
 8001f0c:	4648      	mov	r0, r9
 8001f0e:	1a5b      	subs	r3, r3, r1
 8001f10:	40da      	lsrs	r2, r3
 8001f12:	4088      	lsls	r0, r1
 8001f14:	408c      	lsls	r4, r1
 8001f16:	4643      	mov	r3, r8
 8001f18:	4310      	orrs	r0, r2
 8001f1a:	4588      	cmp	r8, r1
 8001f1c:	dd00      	ble.n	8001f20 <__aeabi_dsub+0xdc>
 8001f1e:	e136      	b.n	800218e <__aeabi_dsub+0x34a>
 8001f20:	1ac9      	subs	r1, r1, r3
 8001f22:	1c4b      	adds	r3, r1, #1
 8001f24:	2b1f      	cmp	r3, #31
 8001f26:	dd00      	ble.n	8001f2a <__aeabi_dsub+0xe6>
 8001f28:	e0ea      	b.n	8002100 <__aeabi_dsub+0x2bc>
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	0026      	movs	r6, r4
 8001f2e:	1ad2      	subs	r2, r2, r3
 8001f30:	0001      	movs	r1, r0
 8001f32:	4094      	lsls	r4, r2
 8001f34:	40de      	lsrs	r6, r3
 8001f36:	40d8      	lsrs	r0, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	4091      	lsls	r1, r2
 8001f3c:	1e62      	subs	r2, r4, #1
 8001f3e:	4194      	sbcs	r4, r2
 8001f40:	4681      	mov	r9, r0
 8001f42:	4698      	mov	r8, r3
 8001f44:	4331      	orrs	r1, r6
 8001f46:	430c      	orrs	r4, r1
 8001f48:	0763      	lsls	r3, r4, #29
 8001f4a:	d009      	beq.n	8001f60 <__aeabi_dsub+0x11c>
 8001f4c:	230f      	movs	r3, #15
 8001f4e:	4023      	ands	r3, r4
 8001f50:	2b04      	cmp	r3, #4
 8001f52:	d005      	beq.n	8001f60 <__aeabi_dsub+0x11c>
 8001f54:	1d23      	adds	r3, r4, #4
 8001f56:	42a3      	cmp	r3, r4
 8001f58:	41a4      	sbcs	r4, r4
 8001f5a:	4264      	negs	r4, r4
 8001f5c:	44a1      	add	r9, r4
 8001f5e:	001c      	movs	r4, r3
 8001f60:	464b      	mov	r3, r9
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	d400      	bmi.n	8001f68 <__aeabi_dsub+0x124>
 8001f66:	e0de      	b.n	8002126 <__aeabi_dsub+0x2e2>
 8001f68:	4641      	mov	r1, r8
 8001f6a:	4b8c      	ldr	r3, [pc, #560]	; (800219c <__aeabi_dsub+0x358>)
 8001f6c:	3101      	adds	r1, #1
 8001f6e:	4299      	cmp	r1, r3
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dsub+0x130>
 8001f72:	e0e7      	b.n	8002144 <__aeabi_dsub+0x300>
 8001f74:	464b      	mov	r3, r9
 8001f76:	488a      	ldr	r0, [pc, #552]	; (80021a0 <__aeabi_dsub+0x35c>)
 8001f78:	08e4      	lsrs	r4, r4, #3
 8001f7a:	4003      	ands	r3, r0
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	0549      	lsls	r1, r1, #21
 8001f80:	075b      	lsls	r3, r3, #29
 8001f82:	0240      	lsls	r0, r0, #9
 8001f84:	4323      	orrs	r3, r4
 8001f86:	0d4a      	lsrs	r2, r1, #21
 8001f88:	0b04      	lsrs	r4, r0, #12
 8001f8a:	0512      	lsls	r2, r2, #20
 8001f8c:	07ed      	lsls	r5, r5, #31
 8001f8e:	4322      	orrs	r2, r4
 8001f90:	432a      	orrs	r2, r5
 8001f92:	0018      	movs	r0, r3
 8001f94:	0011      	movs	r1, r2
 8001f96:	bcf0      	pop	{r4, r5, r6, r7}
 8001f98:	46bb      	mov	fp, r7
 8001f9a:	46b2      	mov	sl, r6
 8001f9c:	46a9      	mov	r9, r5
 8001f9e:	46a0      	mov	r8, r4
 8001fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fa2:	4642      	mov	r2, r8
 8001fa4:	1a12      	subs	r2, r2, r0
 8001fa6:	2a00      	cmp	r2, #0
 8001fa8:	dd52      	ble.n	8002050 <__aeabi_dsub+0x20c>
 8001faa:	2800      	cmp	r0, #0
 8001fac:	d100      	bne.n	8001fb0 <__aeabi_dsub+0x16c>
 8001fae:	e09c      	b.n	80020ea <__aeabi_dsub+0x2a6>
 8001fb0:	45a0      	cmp	r8, r4
 8001fb2:	d100      	bne.n	8001fb6 <__aeabi_dsub+0x172>
 8001fb4:	e0ca      	b.n	800214c <__aeabi_dsub+0x308>
 8001fb6:	2080      	movs	r0, #128	; 0x80
 8001fb8:	0400      	lsls	r0, r0, #16
 8001fba:	4301      	orrs	r1, r0
 8001fbc:	2a38      	cmp	r2, #56	; 0x38
 8001fbe:	dd00      	ble.n	8001fc2 <__aeabi_dsub+0x17e>
 8001fc0:	e149      	b.n	8002256 <__aeabi_dsub+0x412>
 8001fc2:	2a1f      	cmp	r2, #31
 8001fc4:	dc00      	bgt.n	8001fc8 <__aeabi_dsub+0x184>
 8001fc6:	e197      	b.n	80022f8 <__aeabi_dsub+0x4b4>
 8001fc8:	0010      	movs	r0, r2
 8001fca:	000e      	movs	r6, r1
 8001fcc:	3820      	subs	r0, #32
 8001fce:	40c6      	lsrs	r6, r0
 8001fd0:	2a20      	cmp	r2, #32
 8001fd2:	d004      	beq.n	8001fde <__aeabi_dsub+0x19a>
 8001fd4:	2040      	movs	r0, #64	; 0x40
 8001fd6:	1a82      	subs	r2, r0, r2
 8001fd8:	4091      	lsls	r1, r2
 8001fda:	430f      	orrs	r7, r1
 8001fdc:	46b9      	mov	r9, r7
 8001fde:	464c      	mov	r4, r9
 8001fe0:	1e62      	subs	r2, r4, #1
 8001fe2:	4194      	sbcs	r4, r2
 8001fe4:	4334      	orrs	r4, r6
 8001fe6:	e13a      	b.n	800225e <__aeabi_dsub+0x41a>
 8001fe8:	000a      	movs	r2, r1
 8001fea:	433a      	orrs	r2, r7
 8001fec:	d028      	beq.n	8002040 <__aeabi_dsub+0x1fc>
 8001fee:	46b3      	mov	fp, r6
 8001ff0:	42b5      	cmp	r5, r6
 8001ff2:	d02b      	beq.n	800204c <__aeabi_dsub+0x208>
 8001ff4:	4a6b      	ldr	r2, [pc, #428]	; (80021a4 <__aeabi_dsub+0x360>)
 8001ff6:	4442      	add	r2, r8
 8001ff8:	2a00      	cmp	r2, #0
 8001ffa:	d05d      	beq.n	80020b8 <__aeabi_dsub+0x274>
 8001ffc:	4642      	mov	r2, r8
 8001ffe:	4644      	mov	r4, r8
 8002000:	1a82      	subs	r2, r0, r2
 8002002:	2c00      	cmp	r4, #0
 8002004:	d000      	beq.n	8002008 <__aeabi_dsub+0x1c4>
 8002006:	e0f5      	b.n	80021f4 <__aeabi_dsub+0x3b0>
 8002008:	4665      	mov	r5, ip
 800200a:	431d      	orrs	r5, r3
 800200c:	d100      	bne.n	8002010 <__aeabi_dsub+0x1cc>
 800200e:	e19c      	b.n	800234a <__aeabi_dsub+0x506>
 8002010:	1e55      	subs	r5, r2, #1
 8002012:	2a01      	cmp	r2, #1
 8002014:	d100      	bne.n	8002018 <__aeabi_dsub+0x1d4>
 8002016:	e1fb      	b.n	8002410 <__aeabi_dsub+0x5cc>
 8002018:	4c60      	ldr	r4, [pc, #384]	; (800219c <__aeabi_dsub+0x358>)
 800201a:	42a2      	cmp	r2, r4
 800201c:	d100      	bne.n	8002020 <__aeabi_dsub+0x1dc>
 800201e:	e1bd      	b.n	800239c <__aeabi_dsub+0x558>
 8002020:	002a      	movs	r2, r5
 8002022:	e0f0      	b.n	8002206 <__aeabi_dsub+0x3c2>
 8002024:	0008      	movs	r0, r1
 8002026:	4338      	orrs	r0, r7
 8002028:	d100      	bne.n	800202c <__aeabi_dsub+0x1e8>
 800202a:	e0c3      	b.n	80021b4 <__aeabi_dsub+0x370>
 800202c:	1e50      	subs	r0, r2, #1
 800202e:	2a01      	cmp	r2, #1
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x1f0>
 8002032:	e1a8      	b.n	8002386 <__aeabi_dsub+0x542>
 8002034:	4c59      	ldr	r4, [pc, #356]	; (800219c <__aeabi_dsub+0x358>)
 8002036:	42a2      	cmp	r2, r4
 8002038:	d100      	bne.n	800203c <__aeabi_dsub+0x1f8>
 800203a:	e087      	b.n	800214c <__aeabi_dsub+0x308>
 800203c:	0002      	movs	r2, r0
 800203e:	e736      	b.n	8001eae <__aeabi_dsub+0x6a>
 8002040:	2201      	movs	r2, #1
 8002042:	4056      	eors	r6, r2
 8002044:	46b3      	mov	fp, r6
 8002046:	42b5      	cmp	r5, r6
 8002048:	d000      	beq.n	800204c <__aeabi_dsub+0x208>
 800204a:	e721      	b.n	8001e90 <__aeabi_dsub+0x4c>
 800204c:	4a55      	ldr	r2, [pc, #340]	; (80021a4 <__aeabi_dsub+0x360>)
 800204e:	4442      	add	r2, r8
 8002050:	2a00      	cmp	r2, #0
 8002052:	d100      	bne.n	8002056 <__aeabi_dsub+0x212>
 8002054:	e0b5      	b.n	80021c2 <__aeabi_dsub+0x37e>
 8002056:	4642      	mov	r2, r8
 8002058:	4644      	mov	r4, r8
 800205a:	1a82      	subs	r2, r0, r2
 800205c:	2c00      	cmp	r4, #0
 800205e:	d100      	bne.n	8002062 <__aeabi_dsub+0x21e>
 8002060:	e138      	b.n	80022d4 <__aeabi_dsub+0x490>
 8002062:	4e4e      	ldr	r6, [pc, #312]	; (800219c <__aeabi_dsub+0x358>)
 8002064:	42b0      	cmp	r0, r6
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x226>
 8002068:	e1de      	b.n	8002428 <__aeabi_dsub+0x5e4>
 800206a:	2680      	movs	r6, #128	; 0x80
 800206c:	4664      	mov	r4, ip
 800206e:	0436      	lsls	r6, r6, #16
 8002070:	4334      	orrs	r4, r6
 8002072:	46a4      	mov	ip, r4
 8002074:	2a38      	cmp	r2, #56	; 0x38
 8002076:	dd00      	ble.n	800207a <__aeabi_dsub+0x236>
 8002078:	e196      	b.n	80023a8 <__aeabi_dsub+0x564>
 800207a:	2a1f      	cmp	r2, #31
 800207c:	dd00      	ble.n	8002080 <__aeabi_dsub+0x23c>
 800207e:	e224      	b.n	80024ca <__aeabi_dsub+0x686>
 8002080:	2620      	movs	r6, #32
 8002082:	1ab4      	subs	r4, r6, r2
 8002084:	46a2      	mov	sl, r4
 8002086:	4664      	mov	r4, ip
 8002088:	4656      	mov	r6, sl
 800208a:	40b4      	lsls	r4, r6
 800208c:	46a1      	mov	r9, r4
 800208e:	001c      	movs	r4, r3
 8002090:	464e      	mov	r6, r9
 8002092:	40d4      	lsrs	r4, r2
 8002094:	4326      	orrs	r6, r4
 8002096:	0034      	movs	r4, r6
 8002098:	4656      	mov	r6, sl
 800209a:	40b3      	lsls	r3, r6
 800209c:	1e5e      	subs	r6, r3, #1
 800209e:	41b3      	sbcs	r3, r6
 80020a0:	431c      	orrs	r4, r3
 80020a2:	4663      	mov	r3, ip
 80020a4:	40d3      	lsrs	r3, r2
 80020a6:	18c9      	adds	r1, r1, r3
 80020a8:	19e4      	adds	r4, r4, r7
 80020aa:	42bc      	cmp	r4, r7
 80020ac:	41bf      	sbcs	r7, r7
 80020ae:	427f      	negs	r7, r7
 80020b0:	46b9      	mov	r9, r7
 80020b2:	4680      	mov	r8, r0
 80020b4:	4489      	add	r9, r1
 80020b6:	e0d8      	b.n	800226a <__aeabi_dsub+0x426>
 80020b8:	4640      	mov	r0, r8
 80020ba:	4c3b      	ldr	r4, [pc, #236]	; (80021a8 <__aeabi_dsub+0x364>)
 80020bc:	3001      	adds	r0, #1
 80020be:	4220      	tst	r0, r4
 80020c0:	d000      	beq.n	80020c4 <__aeabi_dsub+0x280>
 80020c2:	e0b4      	b.n	800222e <__aeabi_dsub+0x3ea>
 80020c4:	4640      	mov	r0, r8
 80020c6:	2800      	cmp	r0, #0
 80020c8:	d000      	beq.n	80020cc <__aeabi_dsub+0x288>
 80020ca:	e144      	b.n	8002356 <__aeabi_dsub+0x512>
 80020cc:	4660      	mov	r0, ip
 80020ce:	4318      	orrs	r0, r3
 80020d0:	d100      	bne.n	80020d4 <__aeabi_dsub+0x290>
 80020d2:	e190      	b.n	80023f6 <__aeabi_dsub+0x5b2>
 80020d4:	0008      	movs	r0, r1
 80020d6:	4338      	orrs	r0, r7
 80020d8:	d000      	beq.n	80020dc <__aeabi_dsub+0x298>
 80020da:	e1aa      	b.n	8002432 <__aeabi_dsub+0x5ee>
 80020dc:	4661      	mov	r1, ip
 80020de:	08db      	lsrs	r3, r3, #3
 80020e0:	0749      	lsls	r1, r1, #29
 80020e2:	430b      	orrs	r3, r1
 80020e4:	4661      	mov	r1, ip
 80020e6:	08cc      	lsrs	r4, r1, #3
 80020e8:	e027      	b.n	800213a <__aeabi_dsub+0x2f6>
 80020ea:	0008      	movs	r0, r1
 80020ec:	4338      	orrs	r0, r7
 80020ee:	d061      	beq.n	80021b4 <__aeabi_dsub+0x370>
 80020f0:	1e50      	subs	r0, r2, #1
 80020f2:	2a01      	cmp	r2, #1
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x2b4>
 80020f6:	e139      	b.n	800236c <__aeabi_dsub+0x528>
 80020f8:	42a2      	cmp	r2, r4
 80020fa:	d027      	beq.n	800214c <__aeabi_dsub+0x308>
 80020fc:	0002      	movs	r2, r0
 80020fe:	e75d      	b.n	8001fbc <__aeabi_dsub+0x178>
 8002100:	0002      	movs	r2, r0
 8002102:	391f      	subs	r1, #31
 8002104:	40ca      	lsrs	r2, r1
 8002106:	0011      	movs	r1, r2
 8002108:	2b20      	cmp	r3, #32
 800210a:	d003      	beq.n	8002114 <__aeabi_dsub+0x2d0>
 800210c:	2240      	movs	r2, #64	; 0x40
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	4098      	lsls	r0, r3
 8002112:	4304      	orrs	r4, r0
 8002114:	1e63      	subs	r3, r4, #1
 8002116:	419c      	sbcs	r4, r3
 8002118:	2300      	movs	r3, #0
 800211a:	4699      	mov	r9, r3
 800211c:	4698      	mov	r8, r3
 800211e:	430c      	orrs	r4, r1
 8002120:	0763      	lsls	r3, r4, #29
 8002122:	d000      	beq.n	8002126 <__aeabi_dsub+0x2e2>
 8002124:	e712      	b.n	8001f4c <__aeabi_dsub+0x108>
 8002126:	464b      	mov	r3, r9
 8002128:	464a      	mov	r2, r9
 800212a:	08e4      	lsrs	r4, r4, #3
 800212c:	075b      	lsls	r3, r3, #29
 800212e:	4323      	orrs	r3, r4
 8002130:	08d4      	lsrs	r4, r2, #3
 8002132:	4642      	mov	r2, r8
 8002134:	4919      	ldr	r1, [pc, #100]	; (800219c <__aeabi_dsub+0x358>)
 8002136:	428a      	cmp	r2, r1
 8002138:	d00e      	beq.n	8002158 <__aeabi_dsub+0x314>
 800213a:	0324      	lsls	r4, r4, #12
 800213c:	0552      	lsls	r2, r2, #21
 800213e:	0b24      	lsrs	r4, r4, #12
 8002140:	0d52      	lsrs	r2, r2, #21
 8002142:	e722      	b.n	8001f8a <__aeabi_dsub+0x146>
 8002144:	000a      	movs	r2, r1
 8002146:	2400      	movs	r4, #0
 8002148:	2300      	movs	r3, #0
 800214a:	e71e      	b.n	8001f8a <__aeabi_dsub+0x146>
 800214c:	08db      	lsrs	r3, r3, #3
 800214e:	4662      	mov	r2, ip
 8002150:	0752      	lsls	r2, r2, #29
 8002152:	4313      	orrs	r3, r2
 8002154:	4662      	mov	r2, ip
 8002156:	08d4      	lsrs	r4, r2, #3
 8002158:	001a      	movs	r2, r3
 800215a:	4322      	orrs	r2, r4
 800215c:	d100      	bne.n	8002160 <__aeabi_dsub+0x31c>
 800215e:	e1fc      	b.n	800255a <__aeabi_dsub+0x716>
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	0312      	lsls	r2, r2, #12
 8002164:	4314      	orrs	r4, r2
 8002166:	0324      	lsls	r4, r4, #12
 8002168:	4a0c      	ldr	r2, [pc, #48]	; (800219c <__aeabi_dsub+0x358>)
 800216a:	0b24      	lsrs	r4, r4, #12
 800216c:	e70d      	b.n	8001f8a <__aeabi_dsub+0x146>
 800216e:	0020      	movs	r0, r4
 8002170:	f000 faec 	bl	800274c <__clzsi2>
 8002174:	0001      	movs	r1, r0
 8002176:	3118      	adds	r1, #24
 8002178:	291f      	cmp	r1, #31
 800217a:	dc00      	bgt.n	800217e <__aeabi_dsub+0x33a>
 800217c:	e6c4      	b.n	8001f08 <__aeabi_dsub+0xc4>
 800217e:	3808      	subs	r0, #8
 8002180:	4084      	lsls	r4, r0
 8002182:	4643      	mov	r3, r8
 8002184:	0020      	movs	r0, r4
 8002186:	2400      	movs	r4, #0
 8002188:	4588      	cmp	r8, r1
 800218a:	dc00      	bgt.n	800218e <__aeabi_dsub+0x34a>
 800218c:	e6c8      	b.n	8001f20 <__aeabi_dsub+0xdc>
 800218e:	4a04      	ldr	r2, [pc, #16]	; (80021a0 <__aeabi_dsub+0x35c>)
 8002190:	1a5b      	subs	r3, r3, r1
 8002192:	4010      	ands	r0, r2
 8002194:	4698      	mov	r8, r3
 8002196:	4681      	mov	r9, r0
 8002198:	e6d6      	b.n	8001f48 <__aeabi_dsub+0x104>
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	000007ff 	.word	0x000007ff
 80021a0:	ff7fffff 	.word	0xff7fffff
 80021a4:	fffff801 	.word	0xfffff801
 80021a8:	000007fe 	.word	0x000007fe
 80021ac:	430f      	orrs	r7, r1
 80021ae:	1e7a      	subs	r2, r7, #1
 80021b0:	4197      	sbcs	r7, r2
 80021b2:	e691      	b.n	8001ed8 <__aeabi_dsub+0x94>
 80021b4:	4661      	mov	r1, ip
 80021b6:	08db      	lsrs	r3, r3, #3
 80021b8:	0749      	lsls	r1, r1, #29
 80021ba:	430b      	orrs	r3, r1
 80021bc:	4661      	mov	r1, ip
 80021be:	08cc      	lsrs	r4, r1, #3
 80021c0:	e7b8      	b.n	8002134 <__aeabi_dsub+0x2f0>
 80021c2:	4640      	mov	r0, r8
 80021c4:	4cd3      	ldr	r4, [pc, #844]	; (8002514 <__aeabi_dsub+0x6d0>)
 80021c6:	3001      	adds	r0, #1
 80021c8:	4220      	tst	r0, r4
 80021ca:	d000      	beq.n	80021ce <__aeabi_dsub+0x38a>
 80021cc:	e0a2      	b.n	8002314 <__aeabi_dsub+0x4d0>
 80021ce:	4640      	mov	r0, r8
 80021d0:	2800      	cmp	r0, #0
 80021d2:	d000      	beq.n	80021d6 <__aeabi_dsub+0x392>
 80021d4:	e101      	b.n	80023da <__aeabi_dsub+0x596>
 80021d6:	4660      	mov	r0, ip
 80021d8:	4318      	orrs	r0, r3
 80021da:	d100      	bne.n	80021de <__aeabi_dsub+0x39a>
 80021dc:	e15e      	b.n	800249c <__aeabi_dsub+0x658>
 80021de:	0008      	movs	r0, r1
 80021e0:	4338      	orrs	r0, r7
 80021e2:	d000      	beq.n	80021e6 <__aeabi_dsub+0x3a2>
 80021e4:	e15f      	b.n	80024a6 <__aeabi_dsub+0x662>
 80021e6:	4661      	mov	r1, ip
 80021e8:	08db      	lsrs	r3, r3, #3
 80021ea:	0749      	lsls	r1, r1, #29
 80021ec:	430b      	orrs	r3, r1
 80021ee:	4661      	mov	r1, ip
 80021f0:	08cc      	lsrs	r4, r1, #3
 80021f2:	e7a2      	b.n	800213a <__aeabi_dsub+0x2f6>
 80021f4:	4dc8      	ldr	r5, [pc, #800]	; (8002518 <__aeabi_dsub+0x6d4>)
 80021f6:	42a8      	cmp	r0, r5
 80021f8:	d100      	bne.n	80021fc <__aeabi_dsub+0x3b8>
 80021fa:	e0cf      	b.n	800239c <__aeabi_dsub+0x558>
 80021fc:	2580      	movs	r5, #128	; 0x80
 80021fe:	4664      	mov	r4, ip
 8002200:	042d      	lsls	r5, r5, #16
 8002202:	432c      	orrs	r4, r5
 8002204:	46a4      	mov	ip, r4
 8002206:	2a38      	cmp	r2, #56	; 0x38
 8002208:	dc56      	bgt.n	80022b8 <__aeabi_dsub+0x474>
 800220a:	2a1f      	cmp	r2, #31
 800220c:	dd00      	ble.n	8002210 <__aeabi_dsub+0x3cc>
 800220e:	e0d1      	b.n	80023b4 <__aeabi_dsub+0x570>
 8002210:	2520      	movs	r5, #32
 8002212:	001e      	movs	r6, r3
 8002214:	1aad      	subs	r5, r5, r2
 8002216:	4664      	mov	r4, ip
 8002218:	40ab      	lsls	r3, r5
 800221a:	40ac      	lsls	r4, r5
 800221c:	40d6      	lsrs	r6, r2
 800221e:	1e5d      	subs	r5, r3, #1
 8002220:	41ab      	sbcs	r3, r5
 8002222:	4334      	orrs	r4, r6
 8002224:	4323      	orrs	r3, r4
 8002226:	4664      	mov	r4, ip
 8002228:	40d4      	lsrs	r4, r2
 800222a:	1b09      	subs	r1, r1, r4
 800222c:	e049      	b.n	80022c2 <__aeabi_dsub+0x47e>
 800222e:	4660      	mov	r0, ip
 8002230:	1bdc      	subs	r4, r3, r7
 8002232:	1a46      	subs	r6, r0, r1
 8002234:	42a3      	cmp	r3, r4
 8002236:	4180      	sbcs	r0, r0
 8002238:	4240      	negs	r0, r0
 800223a:	4681      	mov	r9, r0
 800223c:	0030      	movs	r0, r6
 800223e:	464e      	mov	r6, r9
 8002240:	1b80      	subs	r0, r0, r6
 8002242:	4681      	mov	r9, r0
 8002244:	0200      	lsls	r0, r0, #8
 8002246:	d476      	bmi.n	8002336 <__aeabi_dsub+0x4f2>
 8002248:	464b      	mov	r3, r9
 800224a:	4323      	orrs	r3, r4
 800224c:	d000      	beq.n	8002250 <__aeabi_dsub+0x40c>
 800224e:	e652      	b.n	8001ef6 <__aeabi_dsub+0xb2>
 8002250:	2400      	movs	r4, #0
 8002252:	2500      	movs	r5, #0
 8002254:	e771      	b.n	800213a <__aeabi_dsub+0x2f6>
 8002256:	4339      	orrs	r1, r7
 8002258:	000c      	movs	r4, r1
 800225a:	1e62      	subs	r2, r4, #1
 800225c:	4194      	sbcs	r4, r2
 800225e:	18e4      	adds	r4, r4, r3
 8002260:	429c      	cmp	r4, r3
 8002262:	419b      	sbcs	r3, r3
 8002264:	425b      	negs	r3, r3
 8002266:	4463      	add	r3, ip
 8002268:	4699      	mov	r9, r3
 800226a:	464b      	mov	r3, r9
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	d400      	bmi.n	8002272 <__aeabi_dsub+0x42e>
 8002270:	e756      	b.n	8002120 <__aeabi_dsub+0x2dc>
 8002272:	2301      	movs	r3, #1
 8002274:	469c      	mov	ip, r3
 8002276:	4ba8      	ldr	r3, [pc, #672]	; (8002518 <__aeabi_dsub+0x6d4>)
 8002278:	44e0      	add	r8, ip
 800227a:	4598      	cmp	r8, r3
 800227c:	d038      	beq.n	80022f0 <__aeabi_dsub+0x4ac>
 800227e:	464b      	mov	r3, r9
 8002280:	48a6      	ldr	r0, [pc, #664]	; (800251c <__aeabi_dsub+0x6d8>)
 8002282:	2201      	movs	r2, #1
 8002284:	4003      	ands	r3, r0
 8002286:	0018      	movs	r0, r3
 8002288:	0863      	lsrs	r3, r4, #1
 800228a:	4014      	ands	r4, r2
 800228c:	431c      	orrs	r4, r3
 800228e:	07c3      	lsls	r3, r0, #31
 8002290:	431c      	orrs	r4, r3
 8002292:	0843      	lsrs	r3, r0, #1
 8002294:	4699      	mov	r9, r3
 8002296:	e657      	b.n	8001f48 <__aeabi_dsub+0x104>
 8002298:	0010      	movs	r0, r2
 800229a:	000e      	movs	r6, r1
 800229c:	3820      	subs	r0, #32
 800229e:	40c6      	lsrs	r6, r0
 80022a0:	2a20      	cmp	r2, #32
 80022a2:	d004      	beq.n	80022ae <__aeabi_dsub+0x46a>
 80022a4:	2040      	movs	r0, #64	; 0x40
 80022a6:	1a82      	subs	r2, r0, r2
 80022a8:	4091      	lsls	r1, r2
 80022aa:	430f      	orrs	r7, r1
 80022ac:	46b9      	mov	r9, r7
 80022ae:	464f      	mov	r7, r9
 80022b0:	1e7a      	subs	r2, r7, #1
 80022b2:	4197      	sbcs	r7, r2
 80022b4:	4337      	orrs	r7, r6
 80022b6:	e60f      	b.n	8001ed8 <__aeabi_dsub+0x94>
 80022b8:	4662      	mov	r2, ip
 80022ba:	431a      	orrs	r2, r3
 80022bc:	0013      	movs	r3, r2
 80022be:	1e5a      	subs	r2, r3, #1
 80022c0:	4193      	sbcs	r3, r2
 80022c2:	1afc      	subs	r4, r7, r3
 80022c4:	42a7      	cmp	r7, r4
 80022c6:	41bf      	sbcs	r7, r7
 80022c8:	427f      	negs	r7, r7
 80022ca:	1bcb      	subs	r3, r1, r7
 80022cc:	4699      	mov	r9, r3
 80022ce:	465d      	mov	r5, fp
 80022d0:	4680      	mov	r8, r0
 80022d2:	e608      	b.n	8001ee6 <__aeabi_dsub+0xa2>
 80022d4:	4666      	mov	r6, ip
 80022d6:	431e      	orrs	r6, r3
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x498>
 80022da:	e0be      	b.n	800245a <__aeabi_dsub+0x616>
 80022dc:	1e56      	subs	r6, r2, #1
 80022de:	2a01      	cmp	r2, #1
 80022e0:	d100      	bne.n	80022e4 <__aeabi_dsub+0x4a0>
 80022e2:	e109      	b.n	80024f8 <__aeabi_dsub+0x6b4>
 80022e4:	4c8c      	ldr	r4, [pc, #560]	; (8002518 <__aeabi_dsub+0x6d4>)
 80022e6:	42a2      	cmp	r2, r4
 80022e8:	d100      	bne.n	80022ec <__aeabi_dsub+0x4a8>
 80022ea:	e119      	b.n	8002520 <__aeabi_dsub+0x6dc>
 80022ec:	0032      	movs	r2, r6
 80022ee:	e6c1      	b.n	8002074 <__aeabi_dsub+0x230>
 80022f0:	4642      	mov	r2, r8
 80022f2:	2400      	movs	r4, #0
 80022f4:	2300      	movs	r3, #0
 80022f6:	e648      	b.n	8001f8a <__aeabi_dsub+0x146>
 80022f8:	2020      	movs	r0, #32
 80022fa:	000c      	movs	r4, r1
 80022fc:	1a80      	subs	r0, r0, r2
 80022fe:	003e      	movs	r6, r7
 8002300:	4087      	lsls	r7, r0
 8002302:	4084      	lsls	r4, r0
 8002304:	40d6      	lsrs	r6, r2
 8002306:	1e78      	subs	r0, r7, #1
 8002308:	4187      	sbcs	r7, r0
 800230a:	40d1      	lsrs	r1, r2
 800230c:	4334      	orrs	r4, r6
 800230e:	433c      	orrs	r4, r7
 8002310:	448c      	add	ip, r1
 8002312:	e7a4      	b.n	800225e <__aeabi_dsub+0x41a>
 8002314:	4a80      	ldr	r2, [pc, #512]	; (8002518 <__aeabi_dsub+0x6d4>)
 8002316:	4290      	cmp	r0, r2
 8002318:	d100      	bne.n	800231c <__aeabi_dsub+0x4d8>
 800231a:	e0e9      	b.n	80024f0 <__aeabi_dsub+0x6ac>
 800231c:	19df      	adds	r7, r3, r7
 800231e:	429f      	cmp	r7, r3
 8002320:	419b      	sbcs	r3, r3
 8002322:	4461      	add	r1, ip
 8002324:	425b      	negs	r3, r3
 8002326:	18c9      	adds	r1, r1, r3
 8002328:	07cc      	lsls	r4, r1, #31
 800232a:	087f      	lsrs	r7, r7, #1
 800232c:	084b      	lsrs	r3, r1, #1
 800232e:	4699      	mov	r9, r3
 8002330:	4680      	mov	r8, r0
 8002332:	433c      	orrs	r4, r7
 8002334:	e6f4      	b.n	8002120 <__aeabi_dsub+0x2dc>
 8002336:	1afc      	subs	r4, r7, r3
 8002338:	42a7      	cmp	r7, r4
 800233a:	41bf      	sbcs	r7, r7
 800233c:	4663      	mov	r3, ip
 800233e:	427f      	negs	r7, r7
 8002340:	1ac9      	subs	r1, r1, r3
 8002342:	1bcb      	subs	r3, r1, r7
 8002344:	4699      	mov	r9, r3
 8002346:	465d      	mov	r5, fp
 8002348:	e5d5      	b.n	8001ef6 <__aeabi_dsub+0xb2>
 800234a:	08ff      	lsrs	r7, r7, #3
 800234c:	074b      	lsls	r3, r1, #29
 800234e:	465d      	mov	r5, fp
 8002350:	433b      	orrs	r3, r7
 8002352:	08cc      	lsrs	r4, r1, #3
 8002354:	e6ee      	b.n	8002134 <__aeabi_dsub+0x2f0>
 8002356:	4662      	mov	r2, ip
 8002358:	431a      	orrs	r2, r3
 800235a:	d000      	beq.n	800235e <__aeabi_dsub+0x51a>
 800235c:	e082      	b.n	8002464 <__aeabi_dsub+0x620>
 800235e:	000b      	movs	r3, r1
 8002360:	433b      	orrs	r3, r7
 8002362:	d11b      	bne.n	800239c <__aeabi_dsub+0x558>
 8002364:	2480      	movs	r4, #128	; 0x80
 8002366:	2500      	movs	r5, #0
 8002368:	0324      	lsls	r4, r4, #12
 800236a:	e6f9      	b.n	8002160 <__aeabi_dsub+0x31c>
 800236c:	19dc      	adds	r4, r3, r7
 800236e:	429c      	cmp	r4, r3
 8002370:	419b      	sbcs	r3, r3
 8002372:	4461      	add	r1, ip
 8002374:	4689      	mov	r9, r1
 8002376:	425b      	negs	r3, r3
 8002378:	4499      	add	r9, r3
 800237a:	464b      	mov	r3, r9
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	d444      	bmi.n	800240a <__aeabi_dsub+0x5c6>
 8002380:	2301      	movs	r3, #1
 8002382:	4698      	mov	r8, r3
 8002384:	e6cc      	b.n	8002120 <__aeabi_dsub+0x2dc>
 8002386:	1bdc      	subs	r4, r3, r7
 8002388:	4662      	mov	r2, ip
 800238a:	42a3      	cmp	r3, r4
 800238c:	419b      	sbcs	r3, r3
 800238e:	1a51      	subs	r1, r2, r1
 8002390:	425b      	negs	r3, r3
 8002392:	1acb      	subs	r3, r1, r3
 8002394:	4699      	mov	r9, r3
 8002396:	2301      	movs	r3, #1
 8002398:	4698      	mov	r8, r3
 800239a:	e5a4      	b.n	8001ee6 <__aeabi_dsub+0xa2>
 800239c:	08ff      	lsrs	r7, r7, #3
 800239e:	074b      	lsls	r3, r1, #29
 80023a0:	465d      	mov	r5, fp
 80023a2:	433b      	orrs	r3, r7
 80023a4:	08cc      	lsrs	r4, r1, #3
 80023a6:	e6d7      	b.n	8002158 <__aeabi_dsub+0x314>
 80023a8:	4662      	mov	r2, ip
 80023aa:	431a      	orrs	r2, r3
 80023ac:	0014      	movs	r4, r2
 80023ae:	1e63      	subs	r3, r4, #1
 80023b0:	419c      	sbcs	r4, r3
 80023b2:	e679      	b.n	80020a8 <__aeabi_dsub+0x264>
 80023b4:	0015      	movs	r5, r2
 80023b6:	4664      	mov	r4, ip
 80023b8:	3d20      	subs	r5, #32
 80023ba:	40ec      	lsrs	r4, r5
 80023bc:	46a0      	mov	r8, r4
 80023be:	2a20      	cmp	r2, #32
 80023c0:	d005      	beq.n	80023ce <__aeabi_dsub+0x58a>
 80023c2:	2540      	movs	r5, #64	; 0x40
 80023c4:	4664      	mov	r4, ip
 80023c6:	1aaa      	subs	r2, r5, r2
 80023c8:	4094      	lsls	r4, r2
 80023ca:	4323      	orrs	r3, r4
 80023cc:	469a      	mov	sl, r3
 80023ce:	4654      	mov	r4, sl
 80023d0:	1e63      	subs	r3, r4, #1
 80023d2:	419c      	sbcs	r4, r3
 80023d4:	4643      	mov	r3, r8
 80023d6:	4323      	orrs	r3, r4
 80023d8:	e773      	b.n	80022c2 <__aeabi_dsub+0x47e>
 80023da:	4662      	mov	r2, ip
 80023dc:	431a      	orrs	r2, r3
 80023de:	d023      	beq.n	8002428 <__aeabi_dsub+0x5e4>
 80023e0:	000a      	movs	r2, r1
 80023e2:	433a      	orrs	r2, r7
 80023e4:	d000      	beq.n	80023e8 <__aeabi_dsub+0x5a4>
 80023e6:	e0a0      	b.n	800252a <__aeabi_dsub+0x6e6>
 80023e8:	4662      	mov	r2, ip
 80023ea:	08db      	lsrs	r3, r3, #3
 80023ec:	0752      	lsls	r2, r2, #29
 80023ee:	4313      	orrs	r3, r2
 80023f0:	4662      	mov	r2, ip
 80023f2:	08d4      	lsrs	r4, r2, #3
 80023f4:	e6b0      	b.n	8002158 <__aeabi_dsub+0x314>
 80023f6:	000b      	movs	r3, r1
 80023f8:	433b      	orrs	r3, r7
 80023fa:	d100      	bne.n	80023fe <__aeabi_dsub+0x5ba>
 80023fc:	e728      	b.n	8002250 <__aeabi_dsub+0x40c>
 80023fe:	08ff      	lsrs	r7, r7, #3
 8002400:	074b      	lsls	r3, r1, #29
 8002402:	465d      	mov	r5, fp
 8002404:	433b      	orrs	r3, r7
 8002406:	08cc      	lsrs	r4, r1, #3
 8002408:	e697      	b.n	800213a <__aeabi_dsub+0x2f6>
 800240a:	2302      	movs	r3, #2
 800240c:	4698      	mov	r8, r3
 800240e:	e736      	b.n	800227e <__aeabi_dsub+0x43a>
 8002410:	1afc      	subs	r4, r7, r3
 8002412:	42a7      	cmp	r7, r4
 8002414:	41bf      	sbcs	r7, r7
 8002416:	4663      	mov	r3, ip
 8002418:	427f      	negs	r7, r7
 800241a:	1ac9      	subs	r1, r1, r3
 800241c:	1bcb      	subs	r3, r1, r7
 800241e:	4699      	mov	r9, r3
 8002420:	2301      	movs	r3, #1
 8002422:	465d      	mov	r5, fp
 8002424:	4698      	mov	r8, r3
 8002426:	e55e      	b.n	8001ee6 <__aeabi_dsub+0xa2>
 8002428:	074b      	lsls	r3, r1, #29
 800242a:	08ff      	lsrs	r7, r7, #3
 800242c:	433b      	orrs	r3, r7
 800242e:	08cc      	lsrs	r4, r1, #3
 8002430:	e692      	b.n	8002158 <__aeabi_dsub+0x314>
 8002432:	1bdc      	subs	r4, r3, r7
 8002434:	4660      	mov	r0, ip
 8002436:	42a3      	cmp	r3, r4
 8002438:	41b6      	sbcs	r6, r6
 800243a:	1a40      	subs	r0, r0, r1
 800243c:	4276      	negs	r6, r6
 800243e:	1b80      	subs	r0, r0, r6
 8002440:	4681      	mov	r9, r0
 8002442:	0200      	lsls	r0, r0, #8
 8002444:	d560      	bpl.n	8002508 <__aeabi_dsub+0x6c4>
 8002446:	1afc      	subs	r4, r7, r3
 8002448:	42a7      	cmp	r7, r4
 800244a:	41bf      	sbcs	r7, r7
 800244c:	4663      	mov	r3, ip
 800244e:	427f      	negs	r7, r7
 8002450:	1ac9      	subs	r1, r1, r3
 8002452:	1bcb      	subs	r3, r1, r7
 8002454:	4699      	mov	r9, r3
 8002456:	465d      	mov	r5, fp
 8002458:	e576      	b.n	8001f48 <__aeabi_dsub+0x104>
 800245a:	08ff      	lsrs	r7, r7, #3
 800245c:	074b      	lsls	r3, r1, #29
 800245e:	433b      	orrs	r3, r7
 8002460:	08cc      	lsrs	r4, r1, #3
 8002462:	e667      	b.n	8002134 <__aeabi_dsub+0x2f0>
 8002464:	000a      	movs	r2, r1
 8002466:	08db      	lsrs	r3, r3, #3
 8002468:	433a      	orrs	r2, r7
 800246a:	d100      	bne.n	800246e <__aeabi_dsub+0x62a>
 800246c:	e66f      	b.n	800214e <__aeabi_dsub+0x30a>
 800246e:	4662      	mov	r2, ip
 8002470:	0752      	lsls	r2, r2, #29
 8002472:	4313      	orrs	r3, r2
 8002474:	4662      	mov	r2, ip
 8002476:	08d4      	lsrs	r4, r2, #3
 8002478:	2280      	movs	r2, #128	; 0x80
 800247a:	0312      	lsls	r2, r2, #12
 800247c:	4214      	tst	r4, r2
 800247e:	d007      	beq.n	8002490 <__aeabi_dsub+0x64c>
 8002480:	08c8      	lsrs	r0, r1, #3
 8002482:	4210      	tst	r0, r2
 8002484:	d104      	bne.n	8002490 <__aeabi_dsub+0x64c>
 8002486:	465d      	mov	r5, fp
 8002488:	0004      	movs	r4, r0
 800248a:	08fb      	lsrs	r3, r7, #3
 800248c:	0749      	lsls	r1, r1, #29
 800248e:	430b      	orrs	r3, r1
 8002490:	0f5a      	lsrs	r2, r3, #29
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	08db      	lsrs	r3, r3, #3
 8002496:	0752      	lsls	r2, r2, #29
 8002498:	4313      	orrs	r3, r2
 800249a:	e65d      	b.n	8002158 <__aeabi_dsub+0x314>
 800249c:	074b      	lsls	r3, r1, #29
 800249e:	08ff      	lsrs	r7, r7, #3
 80024a0:	433b      	orrs	r3, r7
 80024a2:	08cc      	lsrs	r4, r1, #3
 80024a4:	e649      	b.n	800213a <__aeabi_dsub+0x2f6>
 80024a6:	19dc      	adds	r4, r3, r7
 80024a8:	429c      	cmp	r4, r3
 80024aa:	419b      	sbcs	r3, r3
 80024ac:	4461      	add	r1, ip
 80024ae:	4689      	mov	r9, r1
 80024b0:	425b      	negs	r3, r3
 80024b2:	4499      	add	r9, r3
 80024b4:	464b      	mov	r3, r9
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	d400      	bmi.n	80024bc <__aeabi_dsub+0x678>
 80024ba:	e631      	b.n	8002120 <__aeabi_dsub+0x2dc>
 80024bc:	464a      	mov	r2, r9
 80024be:	4b17      	ldr	r3, [pc, #92]	; (800251c <__aeabi_dsub+0x6d8>)
 80024c0:	401a      	ands	r2, r3
 80024c2:	2301      	movs	r3, #1
 80024c4:	4691      	mov	r9, r2
 80024c6:	4698      	mov	r8, r3
 80024c8:	e62a      	b.n	8002120 <__aeabi_dsub+0x2dc>
 80024ca:	0016      	movs	r6, r2
 80024cc:	4664      	mov	r4, ip
 80024ce:	3e20      	subs	r6, #32
 80024d0:	40f4      	lsrs	r4, r6
 80024d2:	46a0      	mov	r8, r4
 80024d4:	2a20      	cmp	r2, #32
 80024d6:	d005      	beq.n	80024e4 <__aeabi_dsub+0x6a0>
 80024d8:	2640      	movs	r6, #64	; 0x40
 80024da:	4664      	mov	r4, ip
 80024dc:	1ab2      	subs	r2, r6, r2
 80024de:	4094      	lsls	r4, r2
 80024e0:	4323      	orrs	r3, r4
 80024e2:	469a      	mov	sl, r3
 80024e4:	4654      	mov	r4, sl
 80024e6:	1e63      	subs	r3, r4, #1
 80024e8:	419c      	sbcs	r4, r3
 80024ea:	4643      	mov	r3, r8
 80024ec:	431c      	orrs	r4, r3
 80024ee:	e5db      	b.n	80020a8 <__aeabi_dsub+0x264>
 80024f0:	0002      	movs	r2, r0
 80024f2:	2400      	movs	r4, #0
 80024f4:	2300      	movs	r3, #0
 80024f6:	e548      	b.n	8001f8a <__aeabi_dsub+0x146>
 80024f8:	19dc      	adds	r4, r3, r7
 80024fa:	42bc      	cmp	r4, r7
 80024fc:	41bf      	sbcs	r7, r7
 80024fe:	4461      	add	r1, ip
 8002500:	4689      	mov	r9, r1
 8002502:	427f      	negs	r7, r7
 8002504:	44b9      	add	r9, r7
 8002506:	e738      	b.n	800237a <__aeabi_dsub+0x536>
 8002508:	464b      	mov	r3, r9
 800250a:	4323      	orrs	r3, r4
 800250c:	d100      	bne.n	8002510 <__aeabi_dsub+0x6cc>
 800250e:	e69f      	b.n	8002250 <__aeabi_dsub+0x40c>
 8002510:	e606      	b.n	8002120 <__aeabi_dsub+0x2dc>
 8002512:	46c0      	nop			; (mov r8, r8)
 8002514:	000007fe 	.word	0x000007fe
 8002518:	000007ff 	.word	0x000007ff
 800251c:	ff7fffff 	.word	0xff7fffff
 8002520:	08ff      	lsrs	r7, r7, #3
 8002522:	074b      	lsls	r3, r1, #29
 8002524:	433b      	orrs	r3, r7
 8002526:	08cc      	lsrs	r4, r1, #3
 8002528:	e616      	b.n	8002158 <__aeabi_dsub+0x314>
 800252a:	4662      	mov	r2, ip
 800252c:	08db      	lsrs	r3, r3, #3
 800252e:	0752      	lsls	r2, r2, #29
 8002530:	4313      	orrs	r3, r2
 8002532:	4662      	mov	r2, ip
 8002534:	08d4      	lsrs	r4, r2, #3
 8002536:	2280      	movs	r2, #128	; 0x80
 8002538:	0312      	lsls	r2, r2, #12
 800253a:	4214      	tst	r4, r2
 800253c:	d007      	beq.n	800254e <__aeabi_dsub+0x70a>
 800253e:	08c8      	lsrs	r0, r1, #3
 8002540:	4210      	tst	r0, r2
 8002542:	d104      	bne.n	800254e <__aeabi_dsub+0x70a>
 8002544:	465d      	mov	r5, fp
 8002546:	0004      	movs	r4, r0
 8002548:	08fb      	lsrs	r3, r7, #3
 800254a:	0749      	lsls	r1, r1, #29
 800254c:	430b      	orrs	r3, r1
 800254e:	0f5a      	lsrs	r2, r3, #29
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	0752      	lsls	r2, r2, #29
 8002554:	08db      	lsrs	r3, r3, #3
 8002556:	4313      	orrs	r3, r2
 8002558:	e5fe      	b.n	8002158 <__aeabi_dsub+0x314>
 800255a:	2300      	movs	r3, #0
 800255c:	4a01      	ldr	r2, [pc, #4]	; (8002564 <__aeabi_dsub+0x720>)
 800255e:	001c      	movs	r4, r3
 8002560:	e513      	b.n	8001f8a <__aeabi_dsub+0x146>
 8002562:	46c0      	nop			; (mov r8, r8)
 8002564:	000007ff 	.word	0x000007ff

08002568 <__aeabi_dcmpun>:
 8002568:	b570      	push	{r4, r5, r6, lr}
 800256a:	0005      	movs	r5, r0
 800256c:	480c      	ldr	r0, [pc, #48]	; (80025a0 <__aeabi_dcmpun+0x38>)
 800256e:	031c      	lsls	r4, r3, #12
 8002570:	0016      	movs	r6, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	030a      	lsls	r2, r1, #12
 8002576:	0049      	lsls	r1, r1, #1
 8002578:	0b12      	lsrs	r2, r2, #12
 800257a:	0d49      	lsrs	r1, r1, #21
 800257c:	0b24      	lsrs	r4, r4, #12
 800257e:	0d5b      	lsrs	r3, r3, #21
 8002580:	4281      	cmp	r1, r0
 8002582:	d008      	beq.n	8002596 <__aeabi_dcmpun+0x2e>
 8002584:	4a06      	ldr	r2, [pc, #24]	; (80025a0 <__aeabi_dcmpun+0x38>)
 8002586:	2000      	movs	r0, #0
 8002588:	4293      	cmp	r3, r2
 800258a:	d103      	bne.n	8002594 <__aeabi_dcmpun+0x2c>
 800258c:	0020      	movs	r0, r4
 800258e:	4330      	orrs	r0, r6
 8002590:	1e43      	subs	r3, r0, #1
 8002592:	4198      	sbcs	r0, r3
 8002594:	bd70      	pop	{r4, r5, r6, pc}
 8002596:	2001      	movs	r0, #1
 8002598:	432a      	orrs	r2, r5
 800259a:	d1fb      	bne.n	8002594 <__aeabi_dcmpun+0x2c>
 800259c:	e7f2      	b.n	8002584 <__aeabi_dcmpun+0x1c>
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	000007ff 	.word	0x000007ff

080025a4 <__aeabi_d2iz>:
 80025a4:	000a      	movs	r2, r1
 80025a6:	b530      	push	{r4, r5, lr}
 80025a8:	4c13      	ldr	r4, [pc, #76]	; (80025f8 <__aeabi_d2iz+0x54>)
 80025aa:	0053      	lsls	r3, r2, #1
 80025ac:	0309      	lsls	r1, r1, #12
 80025ae:	0005      	movs	r5, r0
 80025b0:	0b09      	lsrs	r1, r1, #12
 80025b2:	2000      	movs	r0, #0
 80025b4:	0d5b      	lsrs	r3, r3, #21
 80025b6:	0fd2      	lsrs	r2, r2, #31
 80025b8:	42a3      	cmp	r3, r4
 80025ba:	dd04      	ble.n	80025c6 <__aeabi_d2iz+0x22>
 80025bc:	480f      	ldr	r0, [pc, #60]	; (80025fc <__aeabi_d2iz+0x58>)
 80025be:	4283      	cmp	r3, r0
 80025c0:	dd02      	ble.n	80025c8 <__aeabi_d2iz+0x24>
 80025c2:	4b0f      	ldr	r3, [pc, #60]	; (8002600 <__aeabi_d2iz+0x5c>)
 80025c4:	18d0      	adds	r0, r2, r3
 80025c6:	bd30      	pop	{r4, r5, pc}
 80025c8:	2080      	movs	r0, #128	; 0x80
 80025ca:	0340      	lsls	r0, r0, #13
 80025cc:	4301      	orrs	r1, r0
 80025ce:	480d      	ldr	r0, [pc, #52]	; (8002604 <__aeabi_d2iz+0x60>)
 80025d0:	1ac0      	subs	r0, r0, r3
 80025d2:	281f      	cmp	r0, #31
 80025d4:	dd08      	ble.n	80025e8 <__aeabi_d2iz+0x44>
 80025d6:	480c      	ldr	r0, [pc, #48]	; (8002608 <__aeabi_d2iz+0x64>)
 80025d8:	1ac3      	subs	r3, r0, r3
 80025da:	40d9      	lsrs	r1, r3
 80025dc:	000b      	movs	r3, r1
 80025de:	4258      	negs	r0, r3
 80025e0:	2a00      	cmp	r2, #0
 80025e2:	d1f0      	bne.n	80025c6 <__aeabi_d2iz+0x22>
 80025e4:	0018      	movs	r0, r3
 80025e6:	e7ee      	b.n	80025c6 <__aeabi_d2iz+0x22>
 80025e8:	4c08      	ldr	r4, [pc, #32]	; (800260c <__aeabi_d2iz+0x68>)
 80025ea:	40c5      	lsrs	r5, r0
 80025ec:	46a4      	mov	ip, r4
 80025ee:	4463      	add	r3, ip
 80025f0:	4099      	lsls	r1, r3
 80025f2:	000b      	movs	r3, r1
 80025f4:	432b      	orrs	r3, r5
 80025f6:	e7f2      	b.n	80025de <__aeabi_d2iz+0x3a>
 80025f8:	000003fe 	.word	0x000003fe
 80025fc:	0000041d 	.word	0x0000041d
 8002600:	7fffffff 	.word	0x7fffffff
 8002604:	00000433 	.word	0x00000433
 8002608:	00000413 	.word	0x00000413
 800260c:	fffffbed 	.word	0xfffffbed

08002610 <__aeabi_i2d>:
 8002610:	b570      	push	{r4, r5, r6, lr}
 8002612:	2800      	cmp	r0, #0
 8002614:	d016      	beq.n	8002644 <__aeabi_i2d+0x34>
 8002616:	17c3      	asrs	r3, r0, #31
 8002618:	18c5      	adds	r5, r0, r3
 800261a:	405d      	eors	r5, r3
 800261c:	0fc4      	lsrs	r4, r0, #31
 800261e:	0028      	movs	r0, r5
 8002620:	f000 f894 	bl	800274c <__clzsi2>
 8002624:	4a11      	ldr	r2, [pc, #68]	; (800266c <__aeabi_i2d+0x5c>)
 8002626:	1a12      	subs	r2, r2, r0
 8002628:	280a      	cmp	r0, #10
 800262a:	dc16      	bgt.n	800265a <__aeabi_i2d+0x4a>
 800262c:	0003      	movs	r3, r0
 800262e:	002e      	movs	r6, r5
 8002630:	3315      	adds	r3, #21
 8002632:	409e      	lsls	r6, r3
 8002634:	230b      	movs	r3, #11
 8002636:	1a18      	subs	r0, r3, r0
 8002638:	40c5      	lsrs	r5, r0
 800263a:	0552      	lsls	r2, r2, #21
 800263c:	032d      	lsls	r5, r5, #12
 800263e:	0b2d      	lsrs	r5, r5, #12
 8002640:	0d53      	lsrs	r3, r2, #21
 8002642:	e003      	b.n	800264c <__aeabi_i2d+0x3c>
 8002644:	2400      	movs	r4, #0
 8002646:	2300      	movs	r3, #0
 8002648:	2500      	movs	r5, #0
 800264a:	2600      	movs	r6, #0
 800264c:	051b      	lsls	r3, r3, #20
 800264e:	432b      	orrs	r3, r5
 8002650:	07e4      	lsls	r4, r4, #31
 8002652:	4323      	orrs	r3, r4
 8002654:	0030      	movs	r0, r6
 8002656:	0019      	movs	r1, r3
 8002658:	bd70      	pop	{r4, r5, r6, pc}
 800265a:	380b      	subs	r0, #11
 800265c:	4085      	lsls	r5, r0
 800265e:	0552      	lsls	r2, r2, #21
 8002660:	032d      	lsls	r5, r5, #12
 8002662:	2600      	movs	r6, #0
 8002664:	0b2d      	lsrs	r5, r5, #12
 8002666:	0d53      	lsrs	r3, r2, #21
 8002668:	e7f0      	b.n	800264c <__aeabi_i2d+0x3c>
 800266a:	46c0      	nop			; (mov r8, r8)
 800266c:	0000041e 	.word	0x0000041e

08002670 <__aeabi_ui2d>:
 8002670:	b510      	push	{r4, lr}
 8002672:	1e04      	subs	r4, r0, #0
 8002674:	d010      	beq.n	8002698 <__aeabi_ui2d+0x28>
 8002676:	f000 f869 	bl	800274c <__clzsi2>
 800267a:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <__aeabi_ui2d+0x48>)
 800267c:	1a1b      	subs	r3, r3, r0
 800267e:	280a      	cmp	r0, #10
 8002680:	dc11      	bgt.n	80026a6 <__aeabi_ui2d+0x36>
 8002682:	220b      	movs	r2, #11
 8002684:	0021      	movs	r1, r4
 8002686:	1a12      	subs	r2, r2, r0
 8002688:	40d1      	lsrs	r1, r2
 800268a:	3015      	adds	r0, #21
 800268c:	030a      	lsls	r2, r1, #12
 800268e:	055b      	lsls	r3, r3, #21
 8002690:	4084      	lsls	r4, r0
 8002692:	0b12      	lsrs	r2, r2, #12
 8002694:	0d5b      	lsrs	r3, r3, #21
 8002696:	e001      	b.n	800269c <__aeabi_ui2d+0x2c>
 8002698:	2300      	movs	r3, #0
 800269a:	2200      	movs	r2, #0
 800269c:	051b      	lsls	r3, r3, #20
 800269e:	4313      	orrs	r3, r2
 80026a0:	0020      	movs	r0, r4
 80026a2:	0019      	movs	r1, r3
 80026a4:	bd10      	pop	{r4, pc}
 80026a6:	0022      	movs	r2, r4
 80026a8:	380b      	subs	r0, #11
 80026aa:	4082      	lsls	r2, r0
 80026ac:	055b      	lsls	r3, r3, #21
 80026ae:	0312      	lsls	r2, r2, #12
 80026b0:	2400      	movs	r4, #0
 80026b2:	0b12      	lsrs	r2, r2, #12
 80026b4:	0d5b      	lsrs	r3, r3, #21
 80026b6:	e7f1      	b.n	800269c <__aeabi_ui2d+0x2c>
 80026b8:	0000041e 	.word	0x0000041e

080026bc <__aeabi_f2d>:
 80026bc:	b570      	push	{r4, r5, r6, lr}
 80026be:	0043      	lsls	r3, r0, #1
 80026c0:	0246      	lsls	r6, r0, #9
 80026c2:	0fc4      	lsrs	r4, r0, #31
 80026c4:	20fe      	movs	r0, #254	; 0xfe
 80026c6:	0e1b      	lsrs	r3, r3, #24
 80026c8:	1c59      	adds	r1, r3, #1
 80026ca:	0a75      	lsrs	r5, r6, #9
 80026cc:	4208      	tst	r0, r1
 80026ce:	d00c      	beq.n	80026ea <__aeabi_f2d+0x2e>
 80026d0:	22e0      	movs	r2, #224	; 0xe0
 80026d2:	0092      	lsls	r2, r2, #2
 80026d4:	4694      	mov	ip, r2
 80026d6:	076d      	lsls	r5, r5, #29
 80026d8:	0b36      	lsrs	r6, r6, #12
 80026da:	4463      	add	r3, ip
 80026dc:	051b      	lsls	r3, r3, #20
 80026de:	4333      	orrs	r3, r6
 80026e0:	07e4      	lsls	r4, r4, #31
 80026e2:	4323      	orrs	r3, r4
 80026e4:	0028      	movs	r0, r5
 80026e6:	0019      	movs	r1, r3
 80026e8:	bd70      	pop	{r4, r5, r6, pc}
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d114      	bne.n	8002718 <__aeabi_f2d+0x5c>
 80026ee:	2d00      	cmp	r5, #0
 80026f0:	d01b      	beq.n	800272a <__aeabi_f2d+0x6e>
 80026f2:	0028      	movs	r0, r5
 80026f4:	f000 f82a 	bl	800274c <__clzsi2>
 80026f8:	280a      	cmp	r0, #10
 80026fa:	dc1c      	bgt.n	8002736 <__aeabi_f2d+0x7a>
 80026fc:	230b      	movs	r3, #11
 80026fe:	002e      	movs	r6, r5
 8002700:	1a1b      	subs	r3, r3, r0
 8002702:	40de      	lsrs	r6, r3
 8002704:	0003      	movs	r3, r0
 8002706:	3315      	adds	r3, #21
 8002708:	409d      	lsls	r5, r3
 800270a:	4a0e      	ldr	r2, [pc, #56]	; (8002744 <__aeabi_f2d+0x88>)
 800270c:	0336      	lsls	r6, r6, #12
 800270e:	1a12      	subs	r2, r2, r0
 8002710:	0552      	lsls	r2, r2, #21
 8002712:	0b36      	lsrs	r6, r6, #12
 8002714:	0d53      	lsrs	r3, r2, #21
 8002716:	e7e1      	b.n	80026dc <__aeabi_f2d+0x20>
 8002718:	2d00      	cmp	r5, #0
 800271a:	d009      	beq.n	8002730 <__aeabi_f2d+0x74>
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	0b36      	lsrs	r6, r6, #12
 8002720:	0312      	lsls	r2, r2, #12
 8002722:	4b09      	ldr	r3, [pc, #36]	; (8002748 <__aeabi_f2d+0x8c>)
 8002724:	076d      	lsls	r5, r5, #29
 8002726:	4316      	orrs	r6, r2
 8002728:	e7d8      	b.n	80026dc <__aeabi_f2d+0x20>
 800272a:	2300      	movs	r3, #0
 800272c:	2600      	movs	r6, #0
 800272e:	e7d5      	b.n	80026dc <__aeabi_f2d+0x20>
 8002730:	2600      	movs	r6, #0
 8002732:	4b05      	ldr	r3, [pc, #20]	; (8002748 <__aeabi_f2d+0x8c>)
 8002734:	e7d2      	b.n	80026dc <__aeabi_f2d+0x20>
 8002736:	0003      	movs	r3, r0
 8002738:	3b0b      	subs	r3, #11
 800273a:	409d      	lsls	r5, r3
 800273c:	002e      	movs	r6, r5
 800273e:	2500      	movs	r5, #0
 8002740:	e7e3      	b.n	800270a <__aeabi_f2d+0x4e>
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	00000389 	.word	0x00000389
 8002748:	000007ff 	.word	0x000007ff

0800274c <__clzsi2>:
 800274c:	211c      	movs	r1, #28
 800274e:	2301      	movs	r3, #1
 8002750:	041b      	lsls	r3, r3, #16
 8002752:	4298      	cmp	r0, r3
 8002754:	d301      	bcc.n	800275a <__clzsi2+0xe>
 8002756:	0c00      	lsrs	r0, r0, #16
 8002758:	3910      	subs	r1, #16
 800275a:	0a1b      	lsrs	r3, r3, #8
 800275c:	4298      	cmp	r0, r3
 800275e:	d301      	bcc.n	8002764 <__clzsi2+0x18>
 8002760:	0a00      	lsrs	r0, r0, #8
 8002762:	3908      	subs	r1, #8
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	4298      	cmp	r0, r3
 8002768:	d301      	bcc.n	800276e <__clzsi2+0x22>
 800276a:	0900      	lsrs	r0, r0, #4
 800276c:	3904      	subs	r1, #4
 800276e:	a202      	add	r2, pc, #8	; (adr r2, 8002778 <__clzsi2+0x2c>)
 8002770:	5c10      	ldrb	r0, [r2, r0]
 8002772:	1840      	adds	r0, r0, r1
 8002774:	4770      	bx	lr
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	02020304 	.word	0x02020304
 800277c:	01010101 	.word	0x01010101
	...

08002788 <debugPrintln>:
	over the UART and to automatically send a new line
	character after it.
*/
void debugPrintln(UART_HandleTypeDef *uart_handle,
				  char _out[])
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(uart_handle,(uint8_t *) _out,
					  strlen(_out), 60);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	0018      	movs	r0, r3
 8002796:	f7fd fcb7 	bl	8000108 <strlen>
 800279a:	0003      	movs	r3, r0
	HAL_UART_Transmit(uart_handle,(uint8_t *) _out,
 800279c:	b29a      	uxth	r2, r3
 800279e:	6839      	ldr	r1, [r7, #0]
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	233c      	movs	r3, #60	; 0x3c
 80027a4:	f003 f92a 	bl	80059fc <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80027a8:	210c      	movs	r1, #12
 80027aa:	187b      	adds	r3, r7, r1
 80027ac:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <debugPrintln+0x3c>)
 80027ae:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(uart_handle, (uint8_t *) newline, 2, 10);
 80027b0:	1879      	adds	r1, r7, r1
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	230a      	movs	r3, #10
 80027b6:	2202      	movs	r2, #2
 80027b8:	f003 f920 	bl	80059fc <HAL_UART_Transmit>
}
 80027bc:	46c0      	nop			; (mov r8, r8)
 80027be:	46bd      	mov	sp, r7
 80027c0:	b004      	add	sp, #16
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	00000a0d 	.word	0x00000a0d

080027c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ca:	46c6      	mov	lr, r8
 80027cc:	b500      	push	{lr}
 80027ce:	b0a8      	sub	sp, #160	; 0xa0
 80027d0:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027d2:	f001 f9a9 	bl	8003b28 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027d6:	f000 f8cf 	bl	8002978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027da:	f000 f993 	bl	8002b04 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80027de:	f000 f961 	bl	8002aa4 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80027e2:	f000 f921 	bl	8002a28 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */


	icm20948_init();
 80027e6:	f000 f9d7 	bl	8002b98 <icm20948_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
 80027ea:	466b      	mov	r3, sp
 80027ec:	4698      	mov	r8, r3

			int count = 120;
 80027ee:	2378      	movs	r3, #120	; 0x78
 80027f0:	677b      	str	r3, [r7, #116]	; 0x74
			char Message[count];
 80027f2:	6f7e      	ldr	r6, [r7, #116]	; 0x74
 80027f4:	1e73      	subs	r3, r6, #1
 80027f6:	673b      	str	r3, [r7, #112]	; 0x70
 80027f8:	0033      	movs	r3, r6
 80027fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80027fc:	2300      	movs	r3, #0
 80027fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002800:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002802:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002804:	000b      	movs	r3, r1
 8002806:	0f5b      	lsrs	r3, r3, #29
 8002808:	0010      	movs	r0, r2
 800280a:	00c0      	lsls	r0, r0, #3
 800280c:	65f8      	str	r0, [r7, #92]	; 0x5c
 800280e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002810:	4318      	orrs	r0, r3
 8002812:	65f8      	str	r0, [r7, #92]	; 0x5c
 8002814:	000b      	movs	r3, r1
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	65bb      	str	r3, [r7, #88]	; 0x58
 800281a:	0033      	movs	r3, r6
 800281c:	633b      	str	r3, [r7, #48]	; 0x30
 800281e:	2300      	movs	r3, #0
 8002820:	637b      	str	r3, [r7, #52]	; 0x34
 8002822:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002824:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002826:	000b      	movs	r3, r1
 8002828:	0f5b      	lsrs	r3, r3, #29
 800282a:	0010      	movs	r0, r2
 800282c:	00c0      	lsls	r0, r0, #3
 800282e:	6578      	str	r0, [r7, #84]	; 0x54
 8002830:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002832:	4318      	orrs	r0, r3
 8002834:	6578      	str	r0, [r7, #84]	; 0x54
 8002836:	000b      	movs	r3, r1
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	653b      	str	r3, [r7, #80]	; 0x50
 800283c:	0033      	movs	r3, r6
 800283e:	3307      	adds	r3, #7
 8002840:	08db      	lsrs	r3, r3, #3
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	466a      	mov	r2, sp
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	469d      	mov	sp, r3
 800284a:	ab0a      	add	r3, sp, #40	; 0x28
 800284c:	3300      	adds	r3, #0
 800284e:	66fb      	str	r3, [r7, #108]	; 0x6c

		//reading data
		icm20948_gyro_read_dps(&my_gyro);
 8002850:	4b45      	ldr	r3, [pc, #276]	; (8002968 <main+0x1a0>)
 8002852:	0018      	movs	r0, r3
 8002854:	f000 fa5e 	bl	8002d14 <icm20948_gyro_read_dps>
		icm20948_accel_read_g(&my_accel);
 8002858:	4b44      	ldr	r3, [pc, #272]	; (800296c <main+0x1a4>)
 800285a:	0018      	movs	r0, r3
 800285c:	f000 fa8c 	bl	8002d78 <icm20948_accel_read_g>
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
			  my_accel.x,my_accel.y,my_accel.z,my_gyro.x,my_gyro.y,my_gyro.z);
 8002860:	4b42      	ldr	r3, [pc, #264]	; (800296c <main+0x1a4>)
 8002862:	681b      	ldr	r3, [r3, #0]
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
 8002864:	1c18      	adds	r0, r3, #0
 8002866:	f7ff ff29 	bl	80026bc <__aeabi_f2d>
 800286a:	61b8      	str	r0, [r7, #24]
 800286c:	61f9      	str	r1, [r7, #28]
			  my_accel.x,my_accel.y,my_accel.z,my_gyro.x,my_gyro.y,my_gyro.z);
 800286e:	4b3f      	ldr	r3, [pc, #252]	; (800296c <main+0x1a4>)
 8002870:	685b      	ldr	r3, [r3, #4]
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
 8002872:	1c18      	adds	r0, r3, #0
 8002874:	f7ff ff22 	bl	80026bc <__aeabi_f2d>
 8002878:	6138      	str	r0, [r7, #16]
 800287a:	6179      	str	r1, [r7, #20]
			  my_accel.x,my_accel.y,my_accel.z,my_gyro.x,my_gyro.y,my_gyro.z);
 800287c:	4b3b      	ldr	r3, [pc, #236]	; (800296c <main+0x1a4>)
 800287e:	689b      	ldr	r3, [r3, #8]
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
 8002880:	1c18      	adds	r0, r3, #0
 8002882:	f7ff ff1b 	bl	80026bc <__aeabi_f2d>
 8002886:	60b8      	str	r0, [r7, #8]
 8002888:	60f9      	str	r1, [r7, #12]
			  my_accel.x,my_accel.y,my_accel.z,my_gyro.x,my_gyro.y,my_gyro.z);
 800288a:	4b37      	ldr	r3, [pc, #220]	; (8002968 <main+0x1a0>)
 800288c:	681b      	ldr	r3, [r3, #0]
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
 800288e:	1c18      	adds	r0, r3, #0
 8002890:	f7ff ff14 	bl	80026bc <__aeabi_f2d>
 8002894:	6038      	str	r0, [r7, #0]
 8002896:	6079      	str	r1, [r7, #4]
			  my_accel.x,my_accel.y,my_accel.z,my_gyro.x,my_gyro.y,my_gyro.z);
 8002898:	4b33      	ldr	r3, [pc, #204]	; (8002968 <main+0x1a0>)
 800289a:	685b      	ldr	r3, [r3, #4]
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
 800289c:	1c18      	adds	r0, r3, #0
 800289e:	f7ff ff0d 	bl	80026bc <__aeabi_f2d>
 80028a2:	0004      	movs	r4, r0
 80028a4:	000d      	movs	r5, r1
			  my_accel.x,my_accel.y,my_accel.z,my_gyro.x,my_gyro.y,my_gyro.z);
 80028a6:	4b30      	ldr	r3, [pc, #192]	; (8002968 <main+0x1a0>)
 80028a8:	689b      	ldr	r3, [r3, #8]
	  sprintf((char*)Message,"%f, %f, %f, %f, %f, %f",
 80028aa:	1c18      	adds	r0, r3, #0
 80028ac:	f7ff ff06 	bl	80026bc <__aeabi_f2d>
 80028b0:	0002      	movs	r2, r0
 80028b2:	000b      	movs	r3, r1
 80028b4:	492e      	ldr	r1, [pc, #184]	; (8002970 <main+0x1a8>)
 80028b6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80028b8:	9208      	str	r2, [sp, #32]
 80028ba:	9309      	str	r3, [sp, #36]	; 0x24
 80028bc:	9406      	str	r4, [sp, #24]
 80028be:	9507      	str	r5, [sp, #28]
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	687c      	ldr	r4, [r7, #4]
 80028c4:	9304      	str	r3, [sp, #16]
 80028c6:	9405      	str	r4, [sp, #20]
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	68fc      	ldr	r4, [r7, #12]
 80028cc:	9302      	str	r3, [sp, #8]
 80028ce:	9403      	str	r4, [sp, #12]
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	697c      	ldr	r4, [r7, #20]
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	9401      	str	r4, [sp, #4]
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	f004 f8d8 	bl	8006a90 <siprintf>
	  Message[count]='\0';
 80028e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80028e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028e4:	18d2      	adds	r2, r2, r3
 80028e6:	2300      	movs	r3, #0
 80028e8:	7013      	strb	r3, [r2, #0]
	  unsigned CompressedSize = sizeof(Message)*7/8;
 80028ea:	0032      	movs	r2, r6
 80028ec:	0013      	movs	r3, r2
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	1a9b      	subs	r3, r3, r2
 80028f2:	08db      	lsrs	r3, r3, #3
 80028f4:	66bb      	str	r3, [r7, #104]	; 0x68
	  unsigned char CompressedBytes[CompressedSize];
 80028f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80028f8:	0013      	movs	r3, r2
 80028fa:	3b01      	subs	r3, #1
 80028fc:	667b      	str	r3, [r7, #100]	; 0x64
 80028fe:	62ba      	str	r2, [r7, #40]	; 0x28
 8002900:	2300      	movs	r3, #0
 8002902:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002906:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002908:	0003      	movs	r3, r0
 800290a:	0f5b      	lsrs	r3, r3, #29
 800290c:	000c      	movs	r4, r1
 800290e:	00e4      	lsls	r4, r4, #3
 8002910:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002912:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 8002914:	431c      	orrs	r4, r3
 8002916:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002918:	0003      	movs	r3, r0
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	64bb      	str	r3, [r7, #72]	; 0x48
 800291e:	623a      	str	r2, [r7, #32]
 8002920:	2300      	movs	r3, #0
 8002922:	627b      	str	r3, [r7, #36]	; 0x24
 8002924:	6a38      	ldr	r0, [r7, #32]
 8002926:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002928:	0003      	movs	r3, r0
 800292a:	0f5b      	lsrs	r3, r3, #29
 800292c:	000c      	movs	r4, r1
 800292e:	00e4      	lsls	r4, r4, #3
 8002930:	647c      	str	r4, [r7, #68]	; 0x44
 8002932:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8002934:	431c      	orrs	r4, r3
 8002936:	647c      	str	r4, [r7, #68]	; 0x44
 8002938:	0003      	movs	r3, r0
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	643b      	str	r3, [r7, #64]	; 0x40
 800293e:	1dd3      	adds	r3, r2, #7
 8002940:	08db      	lsrs	r3, r3, #3
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	466a      	mov	r2, sp
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	469d      	mov	sp, r3
 800294a:	ab0a      	add	r3, sp, #40	; 0x28
 800294c:	3300      	adds	r3, #0
 800294e:	663b      	str	r3, [r7, #96]	; 0x60

	  //compressing data
//	     Compression(Message, Message);

	  debugPrintln(&huart1,Message);
 8002950:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002952:	4b08      	ldr	r3, [pc, #32]	; (8002974 <main+0x1ac>)
 8002954:	0011      	movs	r1, r2
 8002956:	0018      	movs	r0, r3
 8002958:	f7ff ff16 	bl	8002788 <debugPrintln>
	  //	  uint8_t enc[72];
//	  //encrypting original data
//	  aXor((char *)enc, (char *)buff2);
//	  debugPrintln(&huart1, (char *)enc);

	HAL_Delay(10);
 800295c:	200a      	movs	r0, #10
 800295e:	f001 f947 	bl	8003bf0 <HAL_Delay>
 8002962:	46c5      	mov	sp, r8
	{
 8002964:	e741      	b.n	80027ea <main+0x22>
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	200001f8 	.word	0x200001f8
 800296c:	20000204 	.word	0x20000204
 8002970:	08009100 	.word	0x08009100
 8002974:	20000274 	.word	0x20000274

08002978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002978:	b590      	push	{r4, r7, lr}
 800297a:	b097      	sub	sp, #92	; 0x5c
 800297c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800297e:	2428      	movs	r4, #40	; 0x28
 8002980:	193b      	adds	r3, r7, r4
 8002982:	0018      	movs	r0, r3
 8002984:	2330      	movs	r3, #48	; 0x30
 8002986:	001a      	movs	r2, r3
 8002988:	2100      	movs	r1, #0
 800298a:	f003 fc0b 	bl	80061a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800298e:	2318      	movs	r3, #24
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	0018      	movs	r0, r3
 8002994:	2310      	movs	r3, #16
 8002996:	001a      	movs	r2, r3
 8002998:	2100      	movs	r1, #0
 800299a:	f003 fc03 	bl	80061a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800299e:	1d3b      	adds	r3, r7, #4
 80029a0:	0018      	movs	r0, r3
 80029a2:	2314      	movs	r3, #20
 80029a4:	001a      	movs	r2, r3
 80029a6:	2100      	movs	r1, #0
 80029a8:	f003 fbfc 	bl	80061a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029ac:	0021      	movs	r1, r4
 80029ae:	187b      	adds	r3, r7, r1
 80029b0:	2202      	movs	r2, #2
 80029b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029b4:	187b      	adds	r3, r7, r1
 80029b6:	2201      	movs	r2, #1
 80029b8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029ba:	187b      	adds	r3, r7, r1
 80029bc:	2210      	movs	r2, #16
 80029be:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029c0:	187b      	adds	r3, r7, r1
 80029c2:	2200      	movs	r2, #0
 80029c4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029c6:	187b      	adds	r3, r7, r1
 80029c8:	0018      	movs	r0, r3
 80029ca:	f001 fb77 	bl	80040bc <HAL_RCC_OscConfig>
 80029ce:	1e03      	subs	r3, r0, #0
 80029d0:	d001      	beq.n	80029d6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80029d2:	f000 fedf 	bl	8003794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029d6:	2118      	movs	r1, #24
 80029d8:	187b      	adds	r3, r7, r1
 80029da:	2207      	movs	r2, #7
 80029dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029de:	187b      	adds	r3, r7, r1
 80029e0:	2200      	movs	r2, #0
 80029e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029e4:	187b      	adds	r3, r7, r1
 80029e6:	2200      	movs	r2, #0
 80029e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029ea:	187b      	adds	r3, r7, r1
 80029ec:	2200      	movs	r2, #0
 80029ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80029f0:	187b      	adds	r3, r7, r1
 80029f2:	2100      	movs	r1, #0
 80029f4:	0018      	movs	r0, r3
 80029f6:	f001 fe7b 	bl	80046f0 <HAL_RCC_ClockConfig>
 80029fa:	1e03      	subs	r3, r0, #0
 80029fc:	d001      	beq.n	8002a02 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80029fe:	f000 fec9 	bl	8003794 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a02:	1d3b      	adds	r3, r7, #4
 8002a04:	2201      	movs	r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a0e:	1d3b      	adds	r3, r7, #4
 8002a10:	0018      	movs	r0, r3
 8002a12:	f001 ffbf 	bl	8004994 <HAL_RCCEx_PeriphCLKConfig>
 8002a16:	1e03      	subs	r3, r0, #0
 8002a18:	d001      	beq.n	8002a1e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002a1a:	f000 febb 	bl	8003794 <Error_Handler>
  }
}
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	46bd      	mov	sp, r7
 8002a22:	b017      	add	sp, #92	; 0x5c
 8002a24:	bd90      	pop	{r4, r7, pc}
	...

08002a28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002a2c:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a2e:	4a1c      	ldr	r2, [pc, #112]	; (8002aa0 <MX_SPI2_Init+0x78>)
 8002a30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002a32:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a34:	2282      	movs	r2, #130	; 0x82
 8002a36:	0052      	lsls	r2, r2, #1
 8002a38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002a3a:	4b18      	ldr	r3, [pc, #96]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a40:	4b16      	ldr	r3, [pc, #88]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a42:	22e0      	movs	r2, #224	; 0xe0
 8002a44:	00d2      	lsls	r2, r2, #3
 8002a46:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a48:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a4e:	4b13      	ldr	r3, [pc, #76]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002a54:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a56:	2280      	movs	r2, #128	; 0x80
 8002a58:	0092      	lsls	r2, r2, #2
 8002a5a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a5c:	4b0f      	ldr	r3, [pc, #60]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a62:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a68:	4b0c      	ldr	r3, [pc, #48]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a76:	2207      	movs	r2, #7
 8002a78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a82:	2208      	movs	r2, #8
 8002a84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002a86:	4b05      	ldr	r3, [pc, #20]	; (8002a9c <MX_SPI2_Init+0x74>)
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f002 f861 	bl	8004b50 <HAL_SPI_Init>
 8002a8e:	1e03      	subs	r3, r0, #0
 8002a90:	d001      	beq.n	8002a96 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002a92:	f000 fe7f 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a96:	46c0      	nop			; (mov r8, r8)
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20000210 	.word	0x20000210
 8002aa0:	40003800 	.word	0x40003800

08002aa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002aa8:	4b14      	ldr	r3, [pc, #80]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002aaa:	4a15      	ldr	r2, [pc, #84]	; (8002b00 <MX_USART1_UART_Init+0x5c>)
 8002aac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8002aae:	4b13      	ldr	r3, [pc, #76]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ab0:	2296      	movs	r2, #150	; 0x96
 8002ab2:	0212      	lsls	r2, r2, #8
 8002ab4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ab6:	4b11      	ldr	r3, [pc, #68]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002abc:	4b0f      	ldr	r3, [pc, #60]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ac2:	4b0e      	ldr	r3, [pc, #56]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002aca:	220c      	movs	r2, #12
 8002acc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ace:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad4:	4b09      	ldr	r3, [pc, #36]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <MX_USART1_UART_Init+0x58>)
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f002 ff33 	bl	8005954 <HAL_UART_Init>
 8002aee:	1e03      	subs	r3, r0, #0
 8002af0:	d001      	beq.n	8002af6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002af2:	f000 fe4f 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002af6:	46c0      	nop			; (mov r8, r8)
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20000274 	.word	0x20000274
 8002b00:	40013800 	.word	0x40013800

08002b04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b089      	sub	sp, #36	; 0x24
 8002b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0a:	240c      	movs	r4, #12
 8002b0c:	193b      	adds	r3, r7, r4
 8002b0e:	0018      	movs	r0, r3
 8002b10:	2314      	movs	r3, #20
 8002b12:	001a      	movs	r2, r3
 8002b14:	2100      	movs	r1, #0
 8002b16:	f003 fb45 	bl	80061a4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1a:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <MX_GPIO_Init+0x8c>)
 8002b1c:	695a      	ldr	r2, [r3, #20]
 8002b1e:	4b1c      	ldr	r3, [pc, #112]	; (8002b90 <MX_GPIO_Init+0x8c>)
 8002b20:	2180      	movs	r1, #128	; 0x80
 8002b22:	02c9      	lsls	r1, r1, #11
 8002b24:	430a      	orrs	r2, r1
 8002b26:	615a      	str	r2, [r3, #20]
 8002b28:	4b19      	ldr	r3, [pc, #100]	; (8002b90 <MX_GPIO_Init+0x8c>)
 8002b2a:	695a      	ldr	r2, [r3, #20]
 8002b2c:	2380      	movs	r3, #128	; 0x80
 8002b2e:	02db      	lsls	r3, r3, #11
 8002b30:	4013      	ands	r3, r2
 8002b32:	60bb      	str	r3, [r7, #8]
 8002b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b36:	4b16      	ldr	r3, [pc, #88]	; (8002b90 <MX_GPIO_Init+0x8c>)
 8002b38:	695a      	ldr	r2, [r3, #20]
 8002b3a:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <MX_GPIO_Init+0x8c>)
 8002b3c:	2180      	movs	r1, #128	; 0x80
 8002b3e:	0289      	lsls	r1, r1, #10
 8002b40:	430a      	orrs	r2, r1
 8002b42:	615a      	str	r2, [r3, #20]
 8002b44:	4b12      	ldr	r3, [pc, #72]	; (8002b90 <MX_GPIO_Init+0x8c>)
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	029b      	lsls	r3, r3, #10
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	607b      	str	r3, [r7, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002b52:	2380      	movs	r3, #128	; 0x80
 8002b54:	015b      	lsls	r3, r3, #5
 8002b56:	480f      	ldr	r0, [pc, #60]	; (8002b94 <MX_GPIO_Init+0x90>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	0019      	movs	r1, r3
 8002b5c:	f001 fa90 	bl	8004080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002b60:	193b      	adds	r3, r7, r4
 8002b62:	2280      	movs	r2, #128	; 0x80
 8002b64:	0152      	lsls	r2, r2, #5
 8002b66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b68:	193b      	adds	r3, r7, r4
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6e:	193b      	adds	r3, r7, r4
 8002b70:	2200      	movs	r2, #0
 8002b72:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b74:	193b      	adds	r3, r7, r4
 8002b76:	2200      	movs	r2, #0
 8002b78:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7a:	193b      	adds	r3, r7, r4
 8002b7c:	4a05      	ldr	r2, [pc, #20]	; (8002b94 <MX_GPIO_Init+0x90>)
 8002b7e:	0019      	movs	r1, r3
 8002b80:	0010      	movs	r0, r2
 8002b82:	f001 f90d 	bl	8003da0 <HAL_GPIO_Init>

}
 8002b86:	46c0      	nop			; (mov r8, r8)
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	b009      	add	sp, #36	; 0x24
 8002b8c:	bd90      	pop	{r4, r7, pc}
 8002b8e:	46c0      	nop			; (mov r8, r8)
 8002b90:	40021000 	.word	0x40021000
 8002b94:	48000400 	.word	0x48000400

08002b98 <icm20948_init>:

/* Static Functions */

/* Main Functions */
void icm20948_init()
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
	while (!icm20948_who_am_i());
 8002b9c:	46c0      	nop			; (mov r8, r8)
 8002b9e:	f000 f91d 	bl	8002ddc <icm20948_who_am_i>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	001a      	movs	r2, r3
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	4053      	eors	r3, r2
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f6      	bne.n	8002b9e <icm20948_init+0x6>

	icm20948_device_reset();
 8002bb0:	f000 f929 	bl	8002e06 <icm20948_device_reset>
	icm20948_wakeup();
 8002bb4:	f000 f934 	bl	8002e20 <icm20948_wakeup>

	icm20948_clock_source(1);
 8002bb8:	2001      	movs	r0, #1
 8002bba:	f000 f96a 	bl	8002e92 <icm20948_clock_source>
	icm20948_odr_align_enable();
 8002bbe:	f000 f989 	bl	8002ed4 <icm20948_odr_align_enable>

	icm20948_spi_slave_enable();
 8002bc2:	f000 f94b 	bl	8002e5c <icm20948_spi_slave_enable>

	icm20948_gyro_low_pass_filter(0);
 8002bc6:	2000      	movs	r0, #0
 8002bc8:	f000 f98e 	bl	8002ee8 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 8002bcc:	2000      	movs	r0, #0
 8002bce:	f000 f9af 	bl	8002f30 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f000 f9d0 	bl	8002f78 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 8002bd8:	2000      	movs	r0, #0
 8002bda:	f000 f9de 	bl	8002f9a <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 8002bde:	f000 fa03 	bl	8002fe8 <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 8002be2:	f000 fac7 	bl	8003174 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 8002be6:	2003      	movs	r0, #3
 8002be8:	f000 fc18 	bl	800341c <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 8002bec:	2003      	movs	r0, #3
 8002bee:	f000 fc71 	bl	80034d4 <icm20948_accel_full_scale_select>
}
 8002bf2:	46c0      	nop			; (mov r8, r8)
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <icm20948_gyro_read>:
	ak09916_soft_reset();
	ak09916_operation_mode_setting(continuous_measurement_100hz);
}

void icm20948_gyro_read(axises *data)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
	uint8_t *temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8002c00:	2206      	movs	r2, #6
 8002c02:	2133      	movs	r1, #51	; 0x33
 8002c04:	2000      	movs	r0, #0
 8002c06:	f000 fd57 	bl	80036b8 <read_multiple_icm20948_reg>
 8002c0a:	0003      	movs	r3, r0
 8002c0c:	60fb      	str	r3, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	021b      	lsls	r3, r3, #8
 8002c14:	b21a      	sxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	b21b      	sxth	r3, r3
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	b21b      	sxth	r3, r3
 8002c22:	0018      	movs	r0, r3
 8002c24:	f7fd ff16 	bl	8000a54 <__aeabi_i2f>
 8002c28:	1c02      	adds	r2, r0, #0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3302      	adds	r3, #2
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	021b      	lsls	r3, r3, #8
 8002c36:	b21a      	sxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	3303      	adds	r3, #3
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	b21b      	sxth	r3, r3
 8002c40:	4313      	orrs	r3, r2
 8002c42:	b21b      	sxth	r3, r3
 8002c44:	0018      	movs	r0, r3
 8002c46:	f7fd ff05 	bl	8000a54 <__aeabi_i2f>
 8002c4a:	1c02      	adds	r2, r0, #0
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	3304      	adds	r3, #4
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	021b      	lsls	r3, r3, #8
 8002c58:	b21a      	sxth	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	3305      	adds	r3, #5
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	b21b      	sxth	r3, r3
 8002c62:	4313      	orrs	r3, r2
 8002c64:	b21b      	sxth	r3, r3
 8002c66:	0018      	movs	r0, r3
 8002c68:	f7fd fef4 	bl	8000a54 <__aeabi_i2f>
 8002c6c:	1c02      	adds	r2, r0, #0
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	609a      	str	r2, [r3, #8]
}
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	46bd      	mov	sp, r7
 8002c76:	b004      	add	sp, #16
 8002c78:	bd80      	pop	{r7, pc}
	...

08002c7c <icm20948_accel_read>:

void icm20948_accel_read(axises *data)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
	uint8_t *temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8002c84:	2206      	movs	r2, #6
 8002c86:	212d      	movs	r1, #45	; 0x2d
 8002c88:	2000      	movs	r0, #0
 8002c8a:	f000 fd15 	bl	80036b8 <read_multiple_icm20948_reg>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	60fb      	str	r3, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	021b      	lsls	r3, r3, #8
 8002c98:	b21a      	sxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	b21b      	sxth	r3, r3
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	b21b      	sxth	r3, r3
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7fd fed4 	bl	8000a54 <__aeabi_i2f>
 8002cac:	1c02      	adds	r2, r0, #0
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	021b      	lsls	r3, r3, #8
 8002cba:	b21a      	sxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	3303      	adds	r3, #3
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	b21b      	sxth	r3, r3
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	b21b      	sxth	r3, r3
 8002cc8:	0018      	movs	r0, r3
 8002cca:	f7fd fec3 	bl	8000a54 <__aeabi_i2f>
 8002cce:	1c02      	adds	r2, r0, #0
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	3304      	adds	r3, #4
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	b21a      	sxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	3305      	adds	r3, #5
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	b21b      	sxth	r3, r3
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	b21b      	sxth	r3, r3
 8002cea:	0018      	movs	r0, r3
 8002cec:	f7fd feb2 	bl	8000a54 <__aeabi_i2f>
 8002cf0:	1c02      	adds	r2, r0, #0
 8002cf2:	4b07      	ldr	r3, [pc, #28]	; (8002d10 <icm20948_accel_read+0x94>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	1c19      	adds	r1, r3, #0
 8002cf8:	1c10      	adds	r0, r2, #0
 8002cfa:	f7fd fbd5 	bl	80004a8 <__aeabi_fadd>
 8002cfe:	1c03      	adds	r3, r0, #0
 8002d00:	1c1a      	adds	r2, r3, #0
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	609a      	str	r2, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	b004      	add	sp, #16
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	200002fc 	.word	0x200002fc

08002d14 <icm20948_gyro_read_dps>:


void icm20948_gyro_read_dps(axises *data)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
	icm20948_gyro_read(data);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f7ff ff6a 	bl	8002bf8 <icm20948_gyro_read>

	data->x /= gyro_scale_factor;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <icm20948_gyro_read_dps+0x60>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	1c19      	adds	r1, r3, #0
 8002d2e:	1c10      	adds	r0, r2, #0
 8002d30:	f7fd fd58 	bl	80007e4 <__aeabi_fdiv>
 8002d34:	1c03      	adds	r3, r0, #0
 8002d36:	1c1a      	adds	r2, r3, #0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	601a      	str	r2, [r3, #0]
	data->y /= gyro_scale_factor;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <icm20948_gyro_read_dps+0x60>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	1c19      	adds	r1, r3, #0
 8002d46:	1c10      	adds	r0, r2, #0
 8002d48:	f7fd fd4c 	bl	80007e4 <__aeabi_fdiv>
 8002d4c:	1c03      	adds	r3, r0, #0
 8002d4e:	1c1a      	adds	r2, r3, #0
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	605a      	str	r2, [r3, #4]
	data->z /= gyro_scale_factor;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <icm20948_gyro_read_dps+0x60>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	1c19      	adds	r1, r3, #0
 8002d5e:	1c10      	adds	r0, r2, #0
 8002d60:	f7fd fd40 	bl	80007e4 <__aeabi_fdiv>
 8002d64:	1c03      	adds	r3, r0, #0
 8002d66:	1c1a      	adds	r2, r3, #0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	200002f8 	.word	0x200002f8

08002d78 <icm20948_accel_read_g>:

void icm20948_accel_read_g(axises *data)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	0018      	movs	r0, r3
 8002d84:	f7ff ff7a 	bl	8002c7c <icm20948_accel_read>

	data->x /= accel_scale_factor;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4b12      	ldr	r3, [pc, #72]	; (8002dd8 <icm20948_accel_read_g+0x60>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	1c19      	adds	r1, r3, #0
 8002d92:	1c10      	adds	r0, r2, #0
 8002d94:	f7fd fd26 	bl	80007e4 <__aeabi_fdiv>
 8002d98:	1c03      	adds	r3, r0, #0
 8002d9a:	1c1a      	adds	r2, r3, #0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	601a      	str	r2, [r3, #0]
	data->y /= accel_scale_factor;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <icm20948_accel_read_g+0x60>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	1c19      	adds	r1, r3, #0
 8002daa:	1c10      	adds	r0, r2, #0
 8002dac:	f7fd fd1a 	bl	80007e4 <__aeabi_fdiv>
 8002db0:	1c03      	adds	r3, r0, #0
 8002db2:	1c1a      	adds	r2, r3, #0
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	605a      	str	r2, [r3, #4]
	data->z /= accel_scale_factor;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <icm20948_accel_read_g+0x60>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	1c19      	adds	r1, r3, #0
 8002dc2:	1c10      	adds	r0, r2, #0
 8002dc4:	f7fd fd0e 	bl	80007e4 <__aeabi_fdiv>
 8002dc8:	1c03      	adds	r3, r0, #0
 8002dca:	1c1a      	adds	r2, r3, #0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	609a      	str	r2, [r3, #8]
}
 8002dd0:	46c0      	nop			; (mov r8, r8)
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	b002      	add	sp, #8
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	200002fc 	.word	0x200002fc

08002ddc <icm20948_who_am_i>:


/* Sub Functions */
bool icm20948_who_am_i()
{
 8002ddc:	b590      	push	{r4, r7, lr}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 8002de2:	1dfc      	adds	r4, r7, #7
 8002de4:	2100      	movs	r1, #0
 8002de6:	2000      	movs	r0, #0
 8002de8:	f000 fc06 	bl	80035f8 <read_single_icm20948_reg>
 8002dec:	0003      	movs	r3, r0
 8002dee:	7023      	strb	r3, [r4, #0]

	if (icm20948_id == ICM20948_ID)
 8002df0:	1dfb      	adds	r3, r7, #7
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2bea      	cmp	r3, #234	; 0xea
 8002df6:	d101      	bne.n	8002dfc <icm20948_who_am_i+0x20>
		return true;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e000      	b.n	8002dfe <icm20948_who_am_i+0x22>
	else
		return false;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	0018      	movs	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b003      	add	sp, #12
 8002e04:	bd90      	pop	{r4, r7, pc}

08002e06 <icm20948_device_reset>:



void icm20948_device_reset()
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8002e0a:	22c1      	movs	r2, #193	; 0xc1
 8002e0c:	2106      	movs	r1, #6
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f000 fc24 	bl	800365c <write_single_icm20948_reg>
	HAL_Delay(100);
 8002e14:	2064      	movs	r0, #100	; 0x64
 8002e16:	f000 feeb 	bl	8003bf0 <HAL_Delay>
}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <icm20948_wakeup>:



void icm20948_wakeup()
{
 8002e20:	b590      	push	{r4, r7, lr}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002e26:	1dfc      	adds	r4, r7, #7
 8002e28:	2106      	movs	r1, #6
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f000 fbe4 	bl	80035f8 <read_single_icm20948_reg>
 8002e30:	0003      	movs	r3, r0
 8002e32:	7023      	strb	r3, [r4, #0]
	new_val &= 0xBF;
 8002e34:	1dfb      	adds	r3, r7, #7
 8002e36:	1dfa      	adds	r2, r7, #7
 8002e38:	7812      	ldrb	r2, [r2, #0]
 8002e3a:	2140      	movs	r1, #64	; 0x40
 8002e3c:	438a      	bics	r2, r1
 8002e3e:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002e40:	1dfb      	adds	r3, r7, #7
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	001a      	movs	r2, r3
 8002e46:	2106      	movs	r1, #6
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f000 fc07 	bl	800365c <write_single_icm20948_reg>
	HAL_Delay(100);
 8002e4e:	2064      	movs	r0, #100	; 0x64
 8002e50:	f000 fece 	bl	8003bf0 <HAL_Delay>
}
 8002e54:	46c0      	nop			; (mov r8, r8)
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b003      	add	sp, #12
 8002e5a:	bd90      	pop	{r4, r7, pc}

08002e5c <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8002e5c:	b590      	push	{r4, r7, lr}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002e62:	1dfc      	adds	r4, r7, #7
 8002e64:	2103      	movs	r1, #3
 8002e66:	2000      	movs	r0, #0
 8002e68:	f000 fbc6 	bl	80035f8 <read_single_icm20948_reg>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	7023      	strb	r3, [r4, #0]
	new_val |= 0x10;
 8002e70:	1dfb      	adds	r3, r7, #7
 8002e72:	1dfa      	adds	r2, r7, #7
 8002e74:	7812      	ldrb	r2, [r2, #0]
 8002e76:	2110      	movs	r1, #16
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002e7c:	1dfb      	adds	r3, r7, #7
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	001a      	movs	r2, r3
 8002e82:	2103      	movs	r1, #3
 8002e84:	2000      	movs	r0, #0
 8002e86:	f000 fbe9 	bl	800365c <write_single_icm20948_reg>
}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b003      	add	sp, #12
 8002e90:	bd90      	pop	{r4, r7, pc}

08002e92 <icm20948_clock_source>:

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);
}

void icm20948_clock_source(uint8_t source)
{
 8002e92:	b5b0      	push	{r4, r5, r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	0002      	movs	r2, r0
 8002e9a:	1dfb      	adds	r3, r7, #7
 8002e9c:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002e9e:	250f      	movs	r5, #15
 8002ea0:	197c      	adds	r4, r7, r5
 8002ea2:	2106      	movs	r1, #6
 8002ea4:	2000      	movs	r0, #0
 8002ea6:	f000 fba7 	bl	80035f8 <read_single_icm20948_reg>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	7023      	strb	r3, [r4, #0]
	new_val |= source;
 8002eae:	0028      	movs	r0, r5
 8002eb0:	183b      	adds	r3, r7, r0
 8002eb2:	1839      	adds	r1, r7, r0
 8002eb4:	1dfa      	adds	r2, r7, #7
 8002eb6:	7809      	ldrb	r1, [r1, #0]
 8002eb8:	7812      	ldrb	r2, [r2, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002ebe:	183b      	adds	r3, r7, r0
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	001a      	movs	r2, r3
 8002ec4:	2106      	movs	r1, #6
 8002ec6:	2000      	movs	r0, #0
 8002ec8:	f000 fbc8 	bl	800365c <write_single_icm20948_reg>
}
 8002ecc:	46c0      	nop			; (mov r8, r8)
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	b004      	add	sp, #16
 8002ed2:	bdb0      	pop	{r4, r5, r7, pc}

08002ed4 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8002ed8:	2201      	movs	r2, #1
 8002eda:	2109      	movs	r1, #9
 8002edc:	2020      	movs	r0, #32
 8002ede:	f000 fbbd 	bl	800365c <write_single_icm20948_reg>
}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8002ee8:	b5b0      	push	{r4, r5, r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	0002      	movs	r2, r0
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8002ef4:	250f      	movs	r5, #15
 8002ef6:	197c      	adds	r4, r7, r5
 8002ef8:	2101      	movs	r1, #1
 8002efa:	2020      	movs	r0, #32
 8002efc:	f000 fb7c 	bl	80035f8 <read_single_icm20948_reg>
 8002f00:	0003      	movs	r3, r0
 8002f02:	7023      	strb	r3, [r4, #0]
	new_val |= config << 3;
 8002f04:	1dfb      	adds	r3, r7, #7
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	b25a      	sxtb	r2, r3
 8002f0c:	197b      	adds	r3, r7, r5
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	b25b      	sxtb	r3, r3
 8002f12:	4313      	orrs	r3, r2
 8002f14:	b25a      	sxtb	r2, r3
 8002f16:	197b      	adds	r3, r7, r5
 8002f18:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002f1a:	197b      	adds	r3, r7, r5
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	001a      	movs	r2, r3
 8002f20:	2101      	movs	r1, #1
 8002f22:	2020      	movs	r0, #32
 8002f24:	f000 fb9a 	bl	800365c <write_single_icm20948_reg>
}
 8002f28:	46c0      	nop			; (mov r8, r8)
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	b004      	add	sp, #16
 8002f2e:	bdb0      	pop	{r4, r5, r7, pc}

08002f30 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8002f30:	b5b0      	push	{r4, r5, r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	0002      	movs	r2, r0
 8002f38:	1dfb      	adds	r3, r7, #7
 8002f3a:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8002f3c:	250f      	movs	r5, #15
 8002f3e:	197c      	adds	r4, r7, r5
 8002f40:	2114      	movs	r1, #20
 8002f42:	2020      	movs	r0, #32
 8002f44:	f000 fb58 	bl	80035f8 <read_single_icm20948_reg>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	7023      	strb	r3, [r4, #0]
	new_val |= config << 3;
 8002f4c:	1dfb      	adds	r3, r7, #7
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	b25a      	sxtb	r2, r3
 8002f54:	197b      	adds	r3, r7, r5
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	b25b      	sxtb	r3, r3
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	b25a      	sxtb	r2, r3
 8002f5e:	197b      	adds	r3, r7, r5
 8002f60:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002f62:	197b      	adds	r3, r7, r5
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	001a      	movs	r2, r3
 8002f68:	2101      	movs	r1, #1
 8002f6a:	2020      	movs	r0, #32
 8002f6c:	f000 fb76 	bl	800365c <write_single_icm20948_reg>
}
 8002f70:	46c0      	nop			; (mov r8, r8)
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b004      	add	sp, #16
 8002f76:	bdb0      	pop	{r4, r5, r7, pc}

08002f78 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	0002      	movs	r2, r0
 8002f80:	1dfb      	adds	r3, r7, #7
 8002f82:	701a      	strb	r2, [r3, #0]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8002f84:	1dfb      	adds	r3, r7, #7
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	001a      	movs	r2, r3
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	2020      	movs	r0, #32
 8002f8e:	f000 fb65 	bl	800365c <write_single_icm20948_reg>
}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b002      	add	sp, #8
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8002f9a:	b590      	push	{r4, r7, lr}
 8002f9c:	b085      	sub	sp, #20
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	1dbb      	adds	r3, r7, #6
 8002fa4:	801a      	strh	r2, [r3, #0]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8002fa6:	1dbb      	adds	r3, r7, #6
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	200f      	movs	r0, #15
 8002fb0:	183b      	adds	r3, r7, r0
 8002fb2:	701a      	strb	r2, [r3, #0]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8002fb4:	1dbb      	adds	r3, r7, #6
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	240e      	movs	r4, #14
 8002fbc:	193b      	adds	r3, r7, r4
 8002fbe:	210f      	movs	r1, #15
 8002fc0:	400a      	ands	r2, r1
 8002fc2:	701a      	strb	r2, [r3, #0]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8002fc4:	183b      	adds	r3, r7, r0
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	001a      	movs	r2, r3
 8002fca:	2110      	movs	r1, #16
 8002fcc:	2020      	movs	r0, #32
 8002fce:	f000 fb45 	bl	800365c <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8002fd2:	193b      	adds	r3, r7, r4
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	001a      	movs	r2, r3
 8002fd8:	2111      	movs	r1, #17
 8002fda:	2020      	movs	r0, #32
 8002fdc:	f000 fb3e 	bl	800365c <write_single_icm20948_reg>
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b005      	add	sp, #20
 8002fe6:	bd90      	pop	{r4, r7, pc}

08002fe8 <icm20948_gyro_calibration>:



void icm20948_gyro_calibration()
{
 8002fe8:	b5b0      	push	{r4, r5, r7, lr}
 8002fea:	b08a      	sub	sp, #40	; 0x28
 8002fec:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8002fee:	230c      	movs	r3, #12
 8002ff0:	18fb      	adds	r3, r7, r3
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	230c      	movs	r3, #12
 8002ff6:	001a      	movs	r2, r3
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	f003 f8d3 	bl	80061a4 <memset>
	uint8_t gyro_offset[6] = {0};
 8002ffe:	1d3b      	adds	r3, r7, #4
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	2200      	movs	r2, #0
 8003006:	809a      	strh	r2, [r3, #4]

	for (int i = 0; i < 100; i++)
 8003008:	2300      	movs	r3, #0
 800300a:	627b      	str	r3, [r7, #36]	; 0x24
 800300c:	e041      	b.n	8003092 <icm20948_gyro_calibration+0xaa>
	{
		icm20948_gyro_read(&temp);
 800300e:	2518      	movs	r5, #24
 8003010:	197b      	adds	r3, r7, r5
 8003012:	0018      	movs	r0, r3
 8003014:	f7ff fdf0 	bl	8002bf8 <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8003018:	240c      	movs	r4, #12
 800301a:	193b      	adds	r3, r7, r4
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	0018      	movs	r0, r3
 8003020:	f7fd fd18 	bl	8000a54 <__aeabi_i2f>
 8003024:	1c02      	adds	r2, r0, #0
 8003026:	197b      	adds	r3, r7, r5
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	1c19      	adds	r1, r3, #0
 800302c:	1c10      	adds	r0, r2, #0
 800302e:	f7fd fa3b 	bl	80004a8 <__aeabi_fadd>
 8003032:	1c03      	adds	r3, r0, #0
 8003034:	1c18      	adds	r0, r3, #0
 8003036:	f7fd fced 	bl	8000a14 <__aeabi_f2iz>
 800303a:	0002      	movs	r2, r0
 800303c:	193b      	adds	r3, r7, r4
 800303e:	601a      	str	r2, [r3, #0]
		gyro_bias[1] += temp.y;
 8003040:	193b      	adds	r3, r7, r4
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	0018      	movs	r0, r3
 8003046:	f7fd fd05 	bl	8000a54 <__aeabi_i2f>
 800304a:	1c02      	adds	r2, r0, #0
 800304c:	197b      	adds	r3, r7, r5
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	1c19      	adds	r1, r3, #0
 8003052:	1c10      	adds	r0, r2, #0
 8003054:	f7fd fa28 	bl	80004a8 <__aeabi_fadd>
 8003058:	1c03      	adds	r3, r0, #0
 800305a:	1c18      	adds	r0, r3, #0
 800305c:	f7fd fcda 	bl	8000a14 <__aeabi_f2iz>
 8003060:	0002      	movs	r2, r0
 8003062:	193b      	adds	r3, r7, r4
 8003064:	605a      	str	r2, [r3, #4]
		gyro_bias[2] += temp.z;
 8003066:	193b      	adds	r3, r7, r4
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	0018      	movs	r0, r3
 800306c:	f7fd fcf2 	bl	8000a54 <__aeabi_i2f>
 8003070:	1c02      	adds	r2, r0, #0
 8003072:	197b      	adds	r3, r7, r5
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	1c19      	adds	r1, r3, #0
 8003078:	1c10      	adds	r0, r2, #0
 800307a:	f7fd fa15 	bl	80004a8 <__aeabi_fadd>
 800307e:	1c03      	adds	r3, r0, #0
 8003080:	1c18      	adds	r0, r3, #0
 8003082:	f7fd fcc7 	bl	8000a14 <__aeabi_f2iz>
 8003086:	0002      	movs	r2, r0
 8003088:	193b      	adds	r3, r7, r4
 800308a:	609a      	str	r2, [r3, #8]
	for (int i = 0; i < 100; i++)
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308e:	3301      	adds	r3, #1
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
 8003092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003094:	2b63      	cmp	r3, #99	; 0x63
 8003096:	ddba      	ble.n	800300e <icm20948_gyro_calibration+0x26>
	}

	gyro_bias[0] /= 100;
 8003098:	240c      	movs	r4, #12
 800309a:	193b      	adds	r3, r7, r4
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2164      	movs	r1, #100	; 0x64
 80030a0:	0018      	movs	r0, r3
 80030a2:	f7fd f8d7 	bl	8000254 <__divsi3>
 80030a6:	0003      	movs	r3, r0
 80030a8:	001a      	movs	r2, r3
 80030aa:	193b      	adds	r3, r7, r4
 80030ac:	601a      	str	r2, [r3, #0]
	gyro_bias[1] /= 100;
 80030ae:	193b      	adds	r3, r7, r4
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2164      	movs	r1, #100	; 0x64
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7fd f8cd 	bl	8000254 <__divsi3>
 80030ba:	0003      	movs	r3, r0
 80030bc:	001a      	movs	r2, r3
 80030be:	193b      	adds	r3, r7, r4
 80030c0:	605a      	str	r2, [r3, #4]
	gyro_bias[2] /= 100;
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2164      	movs	r1, #100	; 0x64
 80030c8:	0018      	movs	r0, r3
 80030ca:	f7fd f8c3 	bl	8000254 <__divsi3>
 80030ce:	0003      	movs	r3, r0
 80030d0:	001a      	movs	r2, r3
 80030d2:	193b      	adds	r3, r7, r4
 80030d4:	609a      	str	r2, [r3, #8]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF;
 80030d6:	193b      	adds	r3, r7, r4
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	425b      	negs	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	da00      	bge.n	80030e2 <icm20948_gyro_calibration+0xfa>
 80030e0:	3303      	adds	r3, #3
 80030e2:	109b      	asrs	r3, r3, #2
 80030e4:	121b      	asrs	r3, r3, #8
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	1d3b      	adds	r3, r7, #4
 80030ea:	701a      	strb	r2, [r3, #0]
	gyro_offset[1] = (-gyro_bias[0] / 4) & 0xFF;
 80030ec:	230c      	movs	r3, #12
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	425b      	negs	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	da00      	bge.n	80030fa <icm20948_gyro_calibration+0x112>
 80030f8:	3303      	adds	r3, #3
 80030fa:	109b      	asrs	r3, r3, #2
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	1d3b      	adds	r3, r7, #4
 8003100:	705a      	strb	r2, [r3, #1]
	gyro_offset[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 8003102:	230c      	movs	r3, #12
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	425b      	negs	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	da00      	bge.n	8003110 <icm20948_gyro_calibration+0x128>
 800310e:	3303      	adds	r3, #3
 8003110:	109b      	asrs	r3, r3, #2
 8003112:	121b      	asrs	r3, r3, #8
 8003114:	b2da      	uxtb	r2, r3
 8003116:	1d3b      	adds	r3, r7, #4
 8003118:	709a      	strb	r2, [r3, #2]
	gyro_offset[3] = (-gyro_bias[1] / 4) & 0xFF;
 800311a:	230c      	movs	r3, #12
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	425b      	negs	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	da00      	bge.n	8003128 <icm20948_gyro_calibration+0x140>
 8003126:	3303      	adds	r3, #3
 8003128:	109b      	asrs	r3, r3, #2
 800312a:	b2da      	uxtb	r2, r3
 800312c:	1d3b      	adds	r3, r7, #4
 800312e:	70da      	strb	r2, [r3, #3]
	gyro_offset[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 8003130:	230c      	movs	r3, #12
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	425b      	negs	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	da00      	bge.n	800313e <icm20948_gyro_calibration+0x156>
 800313c:	3303      	adds	r3, #3
 800313e:	109b      	asrs	r3, r3, #2
 8003140:	121b      	asrs	r3, r3, #8
 8003142:	b2da      	uxtb	r2, r3
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	711a      	strb	r2, [r3, #4]
	gyro_offset[5] = (-gyro_bias[2] / 4) & 0xFF;
 8003148:	230c      	movs	r3, #12
 800314a:	18fb      	adds	r3, r7, r3
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	425b      	negs	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	da00      	bge.n	8003156 <icm20948_gyro_calibration+0x16e>
 8003154:	3303      	adds	r3, #3
 8003156:	109b      	asrs	r3, r3, #2
 8003158:	b2da      	uxtb	r2, r3
 800315a:	1d3b      	adds	r3, r7, #4
 800315c:	715a      	strb	r2, [r3, #5]

	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 800315e:	1d3a      	adds	r2, r7, #4
 8003160:	2306      	movs	r3, #6
 8003162:	2103      	movs	r1, #3
 8003164:	2020      	movs	r0, #32
 8003166:	f000 fae1 	bl	800372c <write_multiple_icm20948_reg>
}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	46bd      	mov	sp, r7
 800316e:	b00a      	add	sp, #40	; 0x28
 8003170:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003174 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b090      	sub	sp, #64	; 0x40
 8003178:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t *temp2;
	uint8_t *temp3;
	uint8_t *temp4;

	int32_t accel_bias[3] = {0};
 800317a:	2318      	movs	r3, #24
 800317c:	18fb      	adds	r3, r7, r3
 800317e:	0018      	movs	r0, r3
 8003180:	230c      	movs	r3, #12
 8003182:	001a      	movs	r2, r3
 8003184:	2100      	movs	r1, #0
 8003186:	f003 f80d 	bl	80061a4 <memset>
	int32_t accel_bias_reg[3] = {0};
 800318a:	230c      	movs	r3, #12
 800318c:	18fb      	adds	r3, r7, r3
 800318e:	0018      	movs	r0, r3
 8003190:	230c      	movs	r3, #12
 8003192:	001a      	movs	r2, r3
 8003194:	2100      	movs	r1, #0
 8003196:	f003 f805 	bl	80061a4 <memset>
	uint8_t accel_offset[6] = {0};
 800319a:	1d3b      	adds	r3, r7, #4
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	2200      	movs	r2, #0
 80031a2:	809a      	strh	r2, [r3, #4]

	for (int i = 0; i < 100; i++)
 80031a4:	2300      	movs	r3, #0
 80031a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031a8:	e041      	b.n	800322e <icm20948_accel_calibration+0xba>
	{
		icm20948_accel_read(&temp);
 80031aa:	2524      	movs	r5, #36	; 0x24
 80031ac:	197b      	adds	r3, r7, r5
 80031ae:	0018      	movs	r0, r3
 80031b0:	f7ff fd64 	bl	8002c7c <icm20948_accel_read>
		accel_bias[0] += temp.x;
 80031b4:	2418      	movs	r4, #24
 80031b6:	193b      	adds	r3, r7, r4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	0018      	movs	r0, r3
 80031bc:	f7fd fc4a 	bl	8000a54 <__aeabi_i2f>
 80031c0:	1c02      	adds	r2, r0, #0
 80031c2:	197b      	adds	r3, r7, r5
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	1c19      	adds	r1, r3, #0
 80031c8:	1c10      	adds	r0, r2, #0
 80031ca:	f7fd f96d 	bl	80004a8 <__aeabi_fadd>
 80031ce:	1c03      	adds	r3, r0, #0
 80031d0:	1c18      	adds	r0, r3, #0
 80031d2:	f7fd fc1f 	bl	8000a14 <__aeabi_f2iz>
 80031d6:	0002      	movs	r2, r0
 80031d8:	193b      	adds	r3, r7, r4
 80031da:	601a      	str	r2, [r3, #0]
		accel_bias[1] += temp.y;
 80031dc:	193b      	adds	r3, r7, r4
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	0018      	movs	r0, r3
 80031e2:	f7fd fc37 	bl	8000a54 <__aeabi_i2f>
 80031e6:	1c02      	adds	r2, r0, #0
 80031e8:	197b      	adds	r3, r7, r5
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	1c19      	adds	r1, r3, #0
 80031ee:	1c10      	adds	r0, r2, #0
 80031f0:	f7fd f95a 	bl	80004a8 <__aeabi_fadd>
 80031f4:	1c03      	adds	r3, r0, #0
 80031f6:	1c18      	adds	r0, r3, #0
 80031f8:	f7fd fc0c 	bl	8000a14 <__aeabi_f2iz>
 80031fc:	0002      	movs	r2, r0
 80031fe:	193b      	adds	r3, r7, r4
 8003200:	605a      	str	r2, [r3, #4]
		accel_bias[2] += temp.z;
 8003202:	193b      	adds	r3, r7, r4
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	0018      	movs	r0, r3
 8003208:	f7fd fc24 	bl	8000a54 <__aeabi_i2f>
 800320c:	1c02      	adds	r2, r0, #0
 800320e:	197b      	adds	r3, r7, r5
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	1c19      	adds	r1, r3, #0
 8003214:	1c10      	adds	r0, r2, #0
 8003216:	f7fd f947 	bl	80004a8 <__aeabi_fadd>
 800321a:	1c03      	adds	r3, r0, #0
 800321c:	1c18      	adds	r0, r3, #0
 800321e:	f7fd fbf9 	bl	8000a14 <__aeabi_f2iz>
 8003222:	0002      	movs	r2, r0
 8003224:	193b      	adds	r3, r7, r4
 8003226:	609a      	str	r2, [r3, #8]
	for (int i = 0; i < 100; i++)
 8003228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800322a:	3301      	adds	r3, #1
 800322c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800322e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003230:	2b63      	cmp	r3, #99	; 0x63
 8003232:	ddba      	ble.n	80031aa <icm20948_accel_calibration+0x36>
	}

	accel_bias[0] /= 100;
 8003234:	2418      	movs	r4, #24
 8003236:	193b      	adds	r3, r7, r4
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2164      	movs	r1, #100	; 0x64
 800323c:	0018      	movs	r0, r3
 800323e:	f7fd f809 	bl	8000254 <__divsi3>
 8003242:	0003      	movs	r3, r0
 8003244:	001a      	movs	r2, r3
 8003246:	193b      	adds	r3, r7, r4
 8003248:	601a      	str	r2, [r3, #0]
	accel_bias[1] /= 100;
 800324a:	193b      	adds	r3, r7, r4
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2164      	movs	r1, #100	; 0x64
 8003250:	0018      	movs	r0, r3
 8003252:	f7fc ffff 	bl	8000254 <__divsi3>
 8003256:	0003      	movs	r3, r0
 8003258:	001a      	movs	r2, r3
 800325a:	193b      	adds	r3, r7, r4
 800325c:	605a      	str	r2, [r3, #4]
	accel_bias[2] /= 100;
 800325e:	193b      	adds	r3, r7, r4
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2164      	movs	r1, #100	; 0x64
 8003264:	0018      	movs	r0, r3
 8003266:	f7fc fff5 	bl	8000254 <__divsi3>
 800326a:	0003      	movs	r3, r0
 800326c:	001a      	movs	r2, r3
 800326e:	193b      	adds	r3, r7, r4
 8003270:	609a      	str	r2, [r3, #8]

	uint8_t mask_bit[3] = {0, 0, 0};
 8003272:	003b      	movs	r3, r7
 8003274:	4a68      	ldr	r2, [pc, #416]	; (8003418 <icm20948_accel_calibration+0x2a4>)
 8003276:	8811      	ldrh	r1, [r2, #0]
 8003278:	8019      	strh	r1, [r3, #0]
 800327a:	7892      	ldrb	r2, [r2, #2]
 800327c:	709a      	strb	r2, [r3, #2]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 800327e:	2202      	movs	r2, #2
 8003280:	2114      	movs	r1, #20
 8003282:	2010      	movs	r0, #16
 8003284:	f000 fa18 	bl	80036b8 <read_multiple_icm20948_reg>
 8003288:	0003      	movs	r3, r0
 800328a:	63bb      	str	r3, [r7, #56]	; 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 800328c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	021b      	lsls	r3, r3, #8
 8003292:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003294:	3201      	adds	r2, #1
 8003296:	7812      	ldrb	r2, [r2, #0]
 8003298:	431a      	orrs	r2, r3
 800329a:	250c      	movs	r5, #12
 800329c:	197b      	adds	r3, r7, r5
 800329e:	601a      	str	r2, [r3, #0]
	mask_bit[0] = temp2[1] & 0x01;
 80032a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a2:	3301      	adds	r3, #1
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2201      	movs	r2, #1
 80032a8:	4013      	ands	r3, r2
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	003b      	movs	r3, r7
 80032ae:	701a      	strb	r2, [r3, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 80032b0:	2202      	movs	r2, #2
 80032b2:	2117      	movs	r1, #23
 80032b4:	2010      	movs	r0, #16
 80032b6:	f000 f9ff 	bl	80036b8 <read_multiple_icm20948_reg>
 80032ba:	0003      	movs	r3, r0
 80032bc:	637b      	str	r3, [r7, #52]	; 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 80032be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	021b      	lsls	r3, r3, #8
 80032c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032c6:	3201      	adds	r2, #1
 80032c8:	7812      	ldrb	r2, [r2, #0]
 80032ca:	431a      	orrs	r2, r3
 80032cc:	197b      	adds	r3, r7, r5
 80032ce:	605a      	str	r2, [r3, #4]
	mask_bit[1] = temp3[1] & 0x01;
 80032d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d2:	3301      	adds	r3, #1
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	2201      	movs	r2, #1
 80032d8:	4013      	ands	r3, r2
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	003b      	movs	r3, r7
 80032de:	705a      	strb	r2, [r3, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 80032e0:	2202      	movs	r2, #2
 80032e2:	211a      	movs	r1, #26
 80032e4:	2010      	movs	r0, #16
 80032e6:	f000 f9e7 	bl	80036b8 <read_multiple_icm20948_reg>
 80032ea:	0003      	movs	r3, r0
 80032ec:	633b      	str	r3, [r7, #48]	; 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 80032ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	021b      	lsls	r3, r3, #8
 80032f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032f6:	3201      	adds	r2, #1
 80032f8:	7812      	ldrb	r2, [r2, #0]
 80032fa:	431a      	orrs	r2, r3
 80032fc:	197b      	adds	r3, r7, r5
 80032fe:	609a      	str	r2, [r3, #8]
	mask_bit[2] = temp4[1] & 0x01;
 8003300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003302:	3301      	adds	r3, #1
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2201      	movs	r2, #1
 8003308:	4013      	ands	r3, r2
 800330a:	b2da      	uxtb	r2, r3
 800330c:	003b      	movs	r3, r7
 800330e:	709a      	strb	r2, [r3, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8003310:	197b      	adds	r3, r7, r5
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	193b      	adds	r3, r7, r4
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	da00      	bge.n	800331e <icm20948_accel_calibration+0x1aa>
 800331c:	3307      	adds	r3, #7
 800331e:	10db      	asrs	r3, r3, #3
 8003320:	425b      	negs	r3, r3
 8003322:	18d2      	adds	r2, r2, r3
 8003324:	210c      	movs	r1, #12
 8003326:	187b      	adds	r3, r7, r1
 8003328:	601a      	str	r2, [r3, #0]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 800332a:	187b      	adds	r3, r7, r1
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	2318      	movs	r3, #24
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	da00      	bge.n	800333a <icm20948_accel_calibration+0x1c6>
 8003338:	3307      	adds	r3, #7
 800333a:	10db      	asrs	r3, r3, #3
 800333c:	425b      	negs	r3, r3
 800333e:	18d2      	adds	r2, r2, r3
 8003340:	210c      	movs	r1, #12
 8003342:	187b      	adds	r3, r7, r1
 8003344:	605a      	str	r2, [r3, #4]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 8003346:	187b      	adds	r3, r7, r1
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	2318      	movs	r3, #24
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	da00      	bge.n	8003356 <icm20948_accel_calibration+0x1e2>
 8003354:	3307      	adds	r3, #7
 8003356:	10db      	asrs	r3, r3, #3
 8003358:	425b      	negs	r3, r3
 800335a:	18d2      	adds	r2, r2, r3
 800335c:	210c      	movs	r1, #12
 800335e:	187b      	adds	r3, r7, r1
 8003360:	609a      	str	r2, [r3, #8]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8003362:	187b      	adds	r3, r7, r1
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	121b      	asrs	r3, r3, #8
 8003368:	b2da      	uxtb	r2, r3
 800336a:	1d3b      	adds	r3, r7, #4
 800336c:	701a      	strb	r2, [r3, #0]
	accel_offset[1] = (accel_bias_reg[0]) & 0xFE;
 800336e:	187b      	adds	r3, r7, r1
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2201      	movs	r2, #1
 8003376:	4393      	bics	r3, r2
 8003378:	b2da      	uxtb	r2, r3
 800337a:	1d3b      	adds	r3, r7, #4
 800337c:	705a      	strb	r2, [r3, #1]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 800337e:	1d3b      	adds	r3, r7, #4
 8003380:	785a      	ldrb	r2, [r3, #1]
 8003382:	003b      	movs	r3, r7
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	4313      	orrs	r3, r2
 8003388:	b2da      	uxtb	r2, r3
 800338a:	1d3b      	adds	r3, r7, #4
 800338c:	705a      	strb	r2, [r3, #1]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 800338e:	187b      	adds	r3, r7, r1
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	121b      	asrs	r3, r3, #8
 8003394:	b2da      	uxtb	r2, r3
 8003396:	1d3b      	adds	r3, r7, #4
 8003398:	709a      	strb	r2, [r3, #2]
	accel_offset[3] = (accel_bias_reg[1]) & 0xFE;
 800339a:	187b      	adds	r3, r7, r1
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2201      	movs	r2, #1
 80033a2:	4393      	bics	r3, r2
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	1d3b      	adds	r3, r7, #4
 80033a8:	70da      	strb	r2, [r3, #3]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	78da      	ldrb	r2, [r3, #3]
 80033ae:	003b      	movs	r3, r7
 80033b0:	785b      	ldrb	r3, [r3, #1]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	1d3b      	adds	r3, r7, #4
 80033b8:	70da      	strb	r2, [r3, #3]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80033ba:	187b      	adds	r3, r7, r1
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	121b      	asrs	r3, r3, #8
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	1d3b      	adds	r3, r7, #4
 80033c4:	711a      	strb	r2, [r3, #4]
	accel_offset[5] = (accel_bias_reg[2]) & 0xFE;
 80033c6:	187b      	adds	r3, r7, r1
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2201      	movs	r2, #1
 80033ce:	4393      	bics	r3, r2
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	1d3b      	adds	r3, r7, #4
 80033d4:	715a      	strb	r2, [r3, #5]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 80033d6:	1d3b      	adds	r3, r7, #4
 80033d8:	795a      	ldrb	r2, [r3, #5]
 80033da:	003b      	movs	r3, r7
 80033dc:	789b      	ldrb	r3, [r3, #2]
 80033de:	4313      	orrs	r3, r2
 80033e0:	b2da      	uxtb	r2, r3
 80033e2:	1d3b      	adds	r3, r7, #4
 80033e4:	715a      	strb	r2, [r3, #5]

	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 80033e6:	1d3a      	adds	r2, r7, #4
 80033e8:	2302      	movs	r3, #2
 80033ea:	2114      	movs	r1, #20
 80033ec:	2010      	movs	r0, #16
 80033ee:	f000 f99d 	bl	800372c <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 80033f2:	1d3b      	adds	r3, r7, #4
 80033f4:	1c9a      	adds	r2, r3, #2
 80033f6:	2302      	movs	r3, #2
 80033f8:	2117      	movs	r1, #23
 80033fa:	2010      	movs	r0, #16
 80033fc:	f000 f996 	bl	800372c <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 8003400:	1d3b      	adds	r3, r7, #4
 8003402:	1d1a      	adds	r2, r3, #4
 8003404:	2302      	movs	r3, #2
 8003406:	211a      	movs	r1, #26
 8003408:	2010      	movs	r0, #16
 800340a:	f000 f98f 	bl	800372c <write_multiple_icm20948_reg>
}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	46bd      	mov	sp, r7
 8003412:	b010      	add	sp, #64	; 0x40
 8003414:	bdb0      	pop	{r4, r5, r7, pc}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	08009118 	.word	0x08009118

0800341c <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 800341c:	b590      	push	{r4, r7, lr}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	0002      	movs	r2, r0
 8003424:	1dfb      	adds	r3, r7, #7
 8003426:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8003428:	230f      	movs	r3, #15
 800342a:	18fc      	adds	r4, r7, r3
 800342c:	2101      	movs	r1, #1
 800342e:	2020      	movs	r0, #32
 8003430:	f000 f8e2 	bl	80035f8 <read_single_icm20948_reg>
 8003434:	0003      	movs	r3, r0
 8003436:	7023      	strb	r3, [r4, #0]

	switch (full_scale)
 8003438:	1dfb      	adds	r3, r7, #7
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2b03      	cmp	r3, #3
 800343e:	d027      	beq.n	8003490 <icm20948_gyro_full_scale_select+0x74>
 8003440:	dc31      	bgt.n	80034a6 <icm20948_gyro_full_scale_select+0x8a>
 8003442:	2b02      	cmp	r3, #2
 8003444:	d019      	beq.n	800347a <icm20948_gyro_full_scale_select+0x5e>
 8003446:	dc2e      	bgt.n	80034a6 <icm20948_gyro_full_scale_select+0x8a>
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <icm20948_gyro_full_scale_select+0x36>
 800344c:	2b01      	cmp	r3, #1
 800344e:	d009      	beq.n	8003464 <icm20948_gyro_full_scale_select+0x48>
 8003450:	e029      	b.n	80034a6 <icm20948_gyro_full_scale_select+0x8a>
	{
	case _250dps:
		new_val |= 0x00;
 8003452:	220f      	movs	r2, #15
 8003454:	18bb      	adds	r3, r7, r2
 8003456:	18ba      	adds	r2, r7, r2
 8003458:	7812      	ldrb	r2, [r2, #0]
 800345a:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 131.0;
 800345c:	4b18      	ldr	r3, [pc, #96]	; (80034c0 <icm20948_gyro_full_scale_select+0xa4>)
 800345e:	4a19      	ldr	r2, [pc, #100]	; (80034c4 <icm20948_gyro_full_scale_select+0xa8>)
 8003460:	601a      	str	r2, [r3, #0]
		break;
 8003462:	e020      	b.n	80034a6 <icm20948_gyro_full_scale_select+0x8a>
	case _500dps:
		new_val |= 0x02;
 8003464:	220f      	movs	r2, #15
 8003466:	18bb      	adds	r3, r7, r2
 8003468:	18ba      	adds	r2, r7, r2
 800346a:	7812      	ldrb	r2, [r2, #0]
 800346c:	2102      	movs	r1, #2
 800346e:	430a      	orrs	r2, r1
 8003470:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 65.5;
 8003472:	4b13      	ldr	r3, [pc, #76]	; (80034c0 <icm20948_gyro_full_scale_select+0xa4>)
 8003474:	4a14      	ldr	r2, [pc, #80]	; (80034c8 <icm20948_gyro_full_scale_select+0xac>)
 8003476:	601a      	str	r2, [r3, #0]
		break;
 8003478:	e015      	b.n	80034a6 <icm20948_gyro_full_scale_select+0x8a>
	case _1000dps:
		new_val |= 0x04;
 800347a:	220f      	movs	r2, #15
 800347c:	18bb      	adds	r3, r7, r2
 800347e:	18ba      	adds	r2, r7, r2
 8003480:	7812      	ldrb	r2, [r2, #0]
 8003482:	2104      	movs	r1, #4
 8003484:	430a      	orrs	r2, r1
 8003486:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 32.8;
 8003488:	4b0d      	ldr	r3, [pc, #52]	; (80034c0 <icm20948_gyro_full_scale_select+0xa4>)
 800348a:	4a10      	ldr	r2, [pc, #64]	; (80034cc <icm20948_gyro_full_scale_select+0xb0>)
 800348c:	601a      	str	r2, [r3, #0]
		break;
 800348e:	e00a      	b.n	80034a6 <icm20948_gyro_full_scale_select+0x8a>
	case _2000dps:
		new_val |= 0x06;
 8003490:	220f      	movs	r2, #15
 8003492:	18bb      	adds	r3, r7, r2
 8003494:	18ba      	adds	r2, r7, r2
 8003496:	7812      	ldrb	r2, [r2, #0]
 8003498:	2106      	movs	r1, #6
 800349a:	430a      	orrs	r2, r1
 800349c:	701a      	strb	r2, [r3, #0]
		gyro_scale_factor = 16.4;
 800349e:	4b08      	ldr	r3, [pc, #32]	; (80034c0 <icm20948_gyro_full_scale_select+0xa4>)
 80034a0:	4a0b      	ldr	r2, [pc, #44]	; (80034d0 <icm20948_gyro_full_scale_select+0xb4>)
 80034a2:	601a      	str	r2, [r3, #0]
		break;
 80034a4:	46c0      	nop			; (mov r8, r8)
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 80034a6:	230f      	movs	r3, #15
 80034a8:	18fb      	adds	r3, r7, r3
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	001a      	movs	r2, r3
 80034ae:	2101      	movs	r1, #1
 80034b0:	2020      	movs	r0, #32
 80034b2:	f000 f8d3 	bl	800365c <write_single_icm20948_reg>
}
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b005      	add	sp, #20
 80034bc:	bd90      	pop	{r4, r7, pc}
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	200002f8 	.word	0x200002f8
 80034c4:	43030000 	.word	0x43030000
 80034c8:	42830000 	.word	0x42830000
 80034cc:	42033333 	.word	0x42033333
 80034d0:	41833333 	.word	0x41833333

080034d4 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 80034d4:	b590      	push	{r4, r7, lr}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	0002      	movs	r2, r0
 80034dc:	1dfb      	adds	r3, r7, #7
 80034de:	701a      	strb	r2, [r3, #0]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80034e0:	230f      	movs	r3, #15
 80034e2:	18fc      	adds	r4, r7, r3
 80034e4:	2114      	movs	r1, #20
 80034e6:	2020      	movs	r0, #32
 80034e8:	f000 f886 	bl	80035f8 <read_single_icm20948_reg>
 80034ec:	0003      	movs	r3, r0
 80034ee:	7023      	strb	r3, [r4, #0]

	switch (full_scale)
 80034f0:	1dfb      	adds	r3, r7, #7
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d02a      	beq.n	800354e <icm20948_accel_full_scale_select+0x7a>
 80034f8:	dc35      	bgt.n	8003566 <icm20948_accel_full_scale_select+0x92>
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d01b      	beq.n	8003536 <icm20948_accel_full_scale_select+0x62>
 80034fe:	dc32      	bgt.n	8003566 <icm20948_accel_full_scale_select+0x92>
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <icm20948_accel_full_scale_select+0x36>
 8003504:	2b01      	cmp	r3, #1
 8003506:	d00a      	beq.n	800351e <icm20948_accel_full_scale_select+0x4a>
 8003508:	e02d      	b.n	8003566 <icm20948_accel_full_scale_select+0x92>
	{
	case _2g:
		new_val |= 0x00;
 800350a:	220f      	movs	r2, #15
 800350c:	18bb      	adds	r3, r7, r2
 800350e:	18ba      	adds	r2, r7, r2
 8003510:	7812      	ldrb	r2, [r2, #0]
 8003512:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 16384;
 8003514:	4b1a      	ldr	r3, [pc, #104]	; (8003580 <icm20948_accel_full_scale_select+0xac>)
 8003516:	228d      	movs	r2, #141	; 0x8d
 8003518:	05d2      	lsls	r2, r2, #23
 800351a:	601a      	str	r2, [r3, #0]
		break;
 800351c:	e023      	b.n	8003566 <icm20948_accel_full_scale_select+0x92>
	case _4g:
		new_val |= 0x02;
 800351e:	220f      	movs	r2, #15
 8003520:	18bb      	adds	r3, r7, r2
 8003522:	18ba      	adds	r2, r7, r2
 8003524:	7812      	ldrb	r2, [r2, #0]
 8003526:	2102      	movs	r1, #2
 8003528:	430a      	orrs	r2, r1
 800352a:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 8192;
 800352c:	4b14      	ldr	r3, [pc, #80]	; (8003580 <icm20948_accel_full_scale_select+0xac>)
 800352e:	228c      	movs	r2, #140	; 0x8c
 8003530:	05d2      	lsls	r2, r2, #23
 8003532:	601a      	str	r2, [r3, #0]
		break;
 8003534:	e017      	b.n	8003566 <icm20948_accel_full_scale_select+0x92>
	case _8g:
		new_val |= 0x04;
 8003536:	220f      	movs	r2, #15
 8003538:	18bb      	adds	r3, r7, r2
 800353a:	18ba      	adds	r2, r7, r2
 800353c:	7812      	ldrb	r2, [r2, #0]
 800353e:	2104      	movs	r1, #4
 8003540:	430a      	orrs	r2, r1
 8003542:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 4096;
 8003544:	4b0e      	ldr	r3, [pc, #56]	; (8003580 <icm20948_accel_full_scale_select+0xac>)
 8003546:	228b      	movs	r2, #139	; 0x8b
 8003548:	05d2      	lsls	r2, r2, #23
 800354a:	601a      	str	r2, [r3, #0]
		break;
 800354c:	e00b      	b.n	8003566 <icm20948_accel_full_scale_select+0x92>
	case _16g:
		new_val |= 0x06;
 800354e:	220f      	movs	r2, #15
 8003550:	18bb      	adds	r3, r7, r2
 8003552:	18ba      	adds	r2, r7, r2
 8003554:	7812      	ldrb	r2, [r2, #0]
 8003556:	2106      	movs	r1, #6
 8003558:	430a      	orrs	r2, r1
 800355a:	701a      	strb	r2, [r3, #0]
		accel_scale_factor = 2048;
 800355c:	4b08      	ldr	r3, [pc, #32]	; (8003580 <icm20948_accel_full_scale_select+0xac>)
 800355e:	228a      	movs	r2, #138	; 0x8a
 8003560:	05d2      	lsls	r2, r2, #23
 8003562:	601a      	str	r2, [r3, #0]
		break;
 8003564:	46c0      	nop			; (mov r8, r8)
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8003566:	230f      	movs	r3, #15
 8003568:	18fb      	adds	r3, r7, r3
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	001a      	movs	r2, r3
 800356e:	2114      	movs	r1, #20
 8003570:	2020      	movs	r0, #32
 8003572:	f000 f873 	bl	800365c <write_single_icm20948_reg>
}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	46bd      	mov	sp, r7
 800357a:	b005      	add	sp, #20
 800357c:	bd90      	pop	{r4, r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	200002fc 	.word	0x200002fc

08003584 <cs_high>:

/* Static Functions */
static void cs_high()
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8003588:	2380      	movs	r3, #128	; 0x80
 800358a:	015b      	lsls	r3, r3, #5
 800358c:	4803      	ldr	r0, [pc, #12]	; (800359c <cs_high+0x18>)
 800358e:	2201      	movs	r2, #1
 8003590:	0019      	movs	r1, r3
 8003592:	f000 fd75 	bl	8004080 <HAL_GPIO_WritePin>
}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	48000400 	.word	0x48000400

080035a0 <cs_low>:

static void cs_low()
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80035a4:	2380      	movs	r3, #128	; 0x80
 80035a6:	015b      	lsls	r3, r3, #5
 80035a8:	4803      	ldr	r0, [pc, #12]	; (80035b8 <cs_low+0x18>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	0019      	movs	r1, r3
 80035ae:	f000 fd67 	bl	8004080 <HAL_GPIO_WritePin>
}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	48000400 	.word	0x48000400

080035bc <select_user_bank>:

static void select_user_bank(userbank ub)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	0002      	movs	r2, r0
 80035c4:	1dfb      	adds	r3, r7, #7
 80035c6:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 80035c8:	240c      	movs	r4, #12
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	227f      	movs	r2, #127	; 0x7f
 80035ce:	701a      	strb	r2, [r3, #0]
	write_reg[1] = ub;
 80035d0:	193b      	adds	r3, r7, r4
 80035d2:	1dfa      	adds	r2, r7, #7
 80035d4:	7812      	ldrb	r2, [r2, #0]
 80035d6:	705a      	strb	r2, [r3, #1]

	cs_low();
 80035d8:	f7ff ffe2 	bl	80035a0 <cs_low>
	HAL_SPI_Transmit(&hspi2, write_reg, 2, 10);
 80035dc:	1939      	adds	r1, r7, r4
 80035de:	4805      	ldr	r0, [pc, #20]	; (80035f4 <select_user_bank+0x38>)
 80035e0:	230a      	movs	r3, #10
 80035e2:	2202      	movs	r2, #2
 80035e4:	f001 fb6c 	bl	8004cc0 <HAL_SPI_Transmit>
	cs_high();
 80035e8:	f7ff ffcc 	bl	8003584 <cs_high>
}
 80035ec:	46c0      	nop			; (mov r8, r8)
 80035ee:	46bd      	mov	sp, r7
 80035f0:	b005      	add	sp, #20
 80035f2:	bd90      	pop	{r4, r7, pc}
 80035f4:	20000210 	.word	0x20000210

080035f8 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 80035f8:	b590      	push	{r4, r7, lr}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	0002      	movs	r2, r0
 8003600:	1dfb      	adds	r3, r7, #7
 8003602:	701a      	strb	r2, [r3, #0]
 8003604:	1dbb      	adds	r3, r7, #6
 8003606:	1c0a      	adds	r2, r1, #0
 8003608:	701a      	strb	r2, [r3, #0]
	uint8_t read_reg = READ | reg;
 800360a:	1dbb      	adds	r3, r7, #6
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2280      	movs	r2, #128	; 0x80
 8003610:	4252      	negs	r2, r2
 8003612:	4313      	orrs	r3, r2
 8003614:	b2da      	uxtb	r2, r3
 8003616:	240f      	movs	r4, #15
 8003618:	193b      	adds	r3, r7, r4
 800361a:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val;
	select_user_bank(ub);
 800361c:	1dfb      	adds	r3, r7, #7
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	0018      	movs	r0, r3
 8003622:	f7ff ffcb 	bl	80035bc <select_user_bank>

	cs_low();
 8003626:	f7ff ffbb 	bl	80035a0 <cs_low>
	HAL_SPI_Transmit(&hspi2, &read_reg, 1, 1000);
 800362a:	23fa      	movs	r3, #250	; 0xfa
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	1939      	adds	r1, r7, r4
 8003630:	4809      	ldr	r0, [pc, #36]	; (8003658 <read_single_icm20948_reg+0x60>)
 8003632:	2201      	movs	r2, #1
 8003634:	f001 fb44 	bl	8004cc0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_val, 1, 1000);
 8003638:	23fa      	movs	r3, #250	; 0xfa
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	240e      	movs	r4, #14
 800363e:	1939      	adds	r1, r7, r4
 8003640:	4805      	ldr	r0, [pc, #20]	; (8003658 <read_single_icm20948_reg+0x60>)
 8003642:	2201      	movs	r2, #1
 8003644:	f001 fc94 	bl	8004f70 <HAL_SPI_Receive>
	cs_high();
 8003648:	f7ff ff9c 	bl	8003584 <cs_high>

	return reg_val;
 800364c:	193b      	adds	r3, r7, r4
 800364e:	781b      	ldrb	r3, [r3, #0]
}
 8003650:	0018      	movs	r0, r3
 8003652:	46bd      	mov	sp, r7
 8003654:	b005      	add	sp, #20
 8003656:	bd90      	pop	{r4, r7, pc}
 8003658:	20000210 	.word	0x20000210

0800365c <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 800365c:	b590      	push	{r4, r7, lr}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	0004      	movs	r4, r0
 8003664:	0008      	movs	r0, r1
 8003666:	0011      	movs	r1, r2
 8003668:	1dfb      	adds	r3, r7, #7
 800366a:	1c22      	adds	r2, r4, #0
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	1dbb      	adds	r3, r7, #6
 8003670:	1c02      	adds	r2, r0, #0
 8003672:	701a      	strb	r2, [r3, #0]
 8003674:	1d7b      	adds	r3, r7, #5
 8003676:	1c0a      	adds	r2, r1, #0
 8003678:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 800367a:	240c      	movs	r4, #12
 800367c:	193b      	adds	r3, r7, r4
 800367e:	1dba      	adds	r2, r7, #6
 8003680:	7812      	ldrb	r2, [r2, #0]
 8003682:	701a      	strb	r2, [r3, #0]
	write_reg[1] = val;
 8003684:	193b      	adds	r3, r7, r4
 8003686:	1d7a      	adds	r2, r7, #5
 8003688:	7812      	ldrb	r2, [r2, #0]
 800368a:	705a      	strb	r2, [r3, #1]

	select_user_bank(ub);
 800368c:	1dfb      	adds	r3, r7, #7
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	0018      	movs	r0, r3
 8003692:	f7ff ff93 	bl	80035bc <select_user_bank>

	cs_low();
 8003696:	f7ff ff83 	bl	80035a0 <cs_low>
	HAL_SPI_Transmit(&hspi2, write_reg, 2, 1000);
 800369a:	23fa      	movs	r3, #250	; 0xfa
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	1939      	adds	r1, r7, r4
 80036a0:	4804      	ldr	r0, [pc, #16]	; (80036b4 <write_single_icm20948_reg+0x58>)
 80036a2:	2202      	movs	r2, #2
 80036a4:	f001 fb0c 	bl	8004cc0 <HAL_SPI_Transmit>
	cs_high();
 80036a8:	f7ff ff6c 	bl	8003584 <cs_high>
}
 80036ac:	46c0      	nop			; (mov r8, r8)
 80036ae:	46bd      	mov	sp, r7
 80036b0:	b005      	add	sp, #20
 80036b2:	bd90      	pop	{r4, r7, pc}
 80036b4:	20000210 	.word	0x20000210

080036b8 <read_multiple_icm20948_reg>:

static uint8_t *read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 80036b8:	b590      	push	{r4, r7, lr}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	0004      	movs	r4, r0
 80036c0:	0008      	movs	r0, r1
 80036c2:	0011      	movs	r1, r2
 80036c4:	1dfb      	adds	r3, r7, #7
 80036c6:	1c22      	adds	r2, r4, #0
 80036c8:	701a      	strb	r2, [r3, #0]
 80036ca:	1dbb      	adds	r3, r7, #6
 80036cc:	1c02      	adds	r2, r0, #0
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	1d7b      	adds	r3, r7, #5
 80036d2:	1c0a      	adds	r2, r1, #0
 80036d4:	701a      	strb	r2, [r3, #0]
	uint8_t read_reg = READ | reg;
 80036d6:	1dbb      	adds	r3, r7, #6
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2280      	movs	r2, #128	; 0x80
 80036dc:	4252      	negs	r2, r2
 80036de:	4313      	orrs	r3, r2
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	240f      	movs	r4, #15
 80036e4:	193b      	adds	r3, r7, r4
 80036e6:	701a      	strb	r2, [r3, #0]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 80036e8:	1dfb      	adds	r3, r7, #7
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f7ff ff65 	bl	80035bc <select_user_bank>

	cs_low();
 80036f2:	f7ff ff55 	bl	80035a0 <cs_low>
	HAL_SPI_Transmit(&hspi2, &read_reg, 1, 1000);
 80036f6:	23fa      	movs	r3, #250	; 0xfa
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	1939      	adds	r1, r7, r4
 80036fc:	4809      	ldr	r0, [pc, #36]	; (8003724 <read_multiple_icm20948_reg+0x6c>)
 80036fe:	2201      	movs	r2, #1
 8003700:	f001 fade 	bl	8004cc0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, reg_val, len, 1000);
 8003704:	1d7b      	adds	r3, r7, #5
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	b29a      	uxth	r2, r3
 800370a:	23fa      	movs	r3, #250	; 0xfa
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4906      	ldr	r1, [pc, #24]	; (8003728 <read_multiple_icm20948_reg+0x70>)
 8003710:	4804      	ldr	r0, [pc, #16]	; (8003724 <read_multiple_icm20948_reg+0x6c>)
 8003712:	f001 fc2d 	bl	8004f70 <HAL_SPI_Receive>
	cs_high();
 8003716:	f7ff ff35 	bl	8003584 <cs_high>

	return reg_val;
 800371a:	4b03      	ldr	r3, [pc, #12]	; (8003728 <read_multiple_icm20948_reg+0x70>)
}
 800371c:	0018      	movs	r0, r3
 800371e:	46bd      	mov	sp, r7
 8003720:	b005      	add	sp, #20
 8003722:	bd90      	pop	{r4, r7, pc}
 8003724:	20000210 	.word	0x20000210
 8003728:	20000300 	.word	0x20000300

0800372c <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t *val, uint8_t len)
{
 800372c:	b590      	push	{r4, r7, lr}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	0004      	movs	r4, r0
 8003734:	0008      	movs	r0, r1
 8003736:	603a      	str	r2, [r7, #0]
 8003738:	0019      	movs	r1, r3
 800373a:	1dfb      	adds	r3, r7, #7
 800373c:	1c22      	adds	r2, r4, #0
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	1dbb      	adds	r3, r7, #6
 8003742:	1c02      	adds	r2, r0, #0
 8003744:	701a      	strb	r2, [r3, #0]
 8003746:	1d7b      	adds	r3, r7, #5
 8003748:	1c0a      	adds	r2, r1, #0
 800374a:	701a      	strb	r2, [r3, #0]
	uint8_t write_reg = WRITE | reg;
 800374c:	240f      	movs	r4, #15
 800374e:	193b      	adds	r3, r7, r4
 8003750:	1dba      	adds	r2, r7, #6
 8003752:	7812      	ldrb	r2, [r2, #0]
 8003754:	701a      	strb	r2, [r3, #0]
	select_user_bank(ub);
 8003756:	1dfb      	adds	r3, r7, #7
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	0018      	movs	r0, r3
 800375c:	f7ff ff2e 	bl	80035bc <select_user_bank>

	cs_low();
 8003760:	f7ff ff1e 	bl	80035a0 <cs_low>
	HAL_SPI_Transmit(&hspi2, &write_reg, 1, 1000);
 8003764:	23fa      	movs	r3, #250	; 0xfa
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	1939      	adds	r1, r7, r4
 800376a:	4809      	ldr	r0, [pc, #36]	; (8003790 <write_multiple_icm20948_reg+0x64>)
 800376c:	2201      	movs	r2, #1
 800376e:	f001 faa7 	bl	8004cc0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, val, len, 1000);
 8003772:	1d7b      	adds	r3, r7, #5
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	b29a      	uxth	r2, r3
 8003778:	23fa      	movs	r3, #250	; 0xfa
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	6839      	ldr	r1, [r7, #0]
 800377e:	4804      	ldr	r0, [pc, #16]	; (8003790 <write_multiple_icm20948_reg+0x64>)
 8003780:	f001 fa9e 	bl	8004cc0 <HAL_SPI_Transmit>
	cs_high();
 8003784:	f7ff fefe 	bl	8003584 <cs_high>
}
 8003788:	46c0      	nop			; (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	b005      	add	sp, #20
 800378e:	bd90      	pop	{r4, r7, pc}
 8003790:	20000210 	.word	0x20000210

08003794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003798:	b672      	cpsid	i
}
 800379a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return statae */
	__disable_irq();
	while (1)
 800379c:	e7fe      	b.n	800379c <Error_Handler+0x8>
	...

080037a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a6:	4b0f      	ldr	r3, [pc, #60]	; (80037e4 <HAL_MspInit+0x44>)
 80037a8:	699a      	ldr	r2, [r3, #24]
 80037aa:	4b0e      	ldr	r3, [pc, #56]	; (80037e4 <HAL_MspInit+0x44>)
 80037ac:	2101      	movs	r1, #1
 80037ae:	430a      	orrs	r2, r1
 80037b0:	619a      	str	r2, [r3, #24]
 80037b2:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <HAL_MspInit+0x44>)
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	2201      	movs	r2, #1
 80037b8:	4013      	ands	r3, r2
 80037ba:	607b      	str	r3, [r7, #4]
 80037bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037be:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <HAL_MspInit+0x44>)
 80037c0:	69da      	ldr	r2, [r3, #28]
 80037c2:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <HAL_MspInit+0x44>)
 80037c4:	2180      	movs	r1, #128	; 0x80
 80037c6:	0549      	lsls	r1, r1, #21
 80037c8:	430a      	orrs	r2, r1
 80037ca:	61da      	str	r2, [r3, #28]
 80037cc:	4b05      	ldr	r3, [pc, #20]	; (80037e4 <HAL_MspInit+0x44>)
 80037ce:	69da      	ldr	r2, [r3, #28]
 80037d0:	2380      	movs	r3, #128	; 0x80
 80037d2:	055b      	lsls	r3, r3, #21
 80037d4:	4013      	ands	r3, r2
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	46bd      	mov	sp, r7
 80037de:	b002      	add	sp, #8
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	40021000 	.word	0x40021000

080037e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80037e8:	b590      	push	{r4, r7, lr}
 80037ea:	b08b      	sub	sp, #44	; 0x2c
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f0:	2414      	movs	r4, #20
 80037f2:	193b      	adds	r3, r7, r4
 80037f4:	0018      	movs	r0, r3
 80037f6:	2314      	movs	r3, #20
 80037f8:	001a      	movs	r2, r3
 80037fa:	2100      	movs	r1, #0
 80037fc:	f002 fcd2 	bl	80061a4 <memset>
  if(hspi->Instance==SPI2)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a1c      	ldr	r2, [pc, #112]	; (8003878 <HAL_SPI_MspInit+0x90>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d132      	bne.n	8003870 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800380a:	4b1c      	ldr	r3, [pc, #112]	; (800387c <HAL_SPI_MspInit+0x94>)
 800380c:	69da      	ldr	r2, [r3, #28]
 800380e:	4b1b      	ldr	r3, [pc, #108]	; (800387c <HAL_SPI_MspInit+0x94>)
 8003810:	2180      	movs	r1, #128	; 0x80
 8003812:	01c9      	lsls	r1, r1, #7
 8003814:	430a      	orrs	r2, r1
 8003816:	61da      	str	r2, [r3, #28]
 8003818:	4b18      	ldr	r3, [pc, #96]	; (800387c <HAL_SPI_MspInit+0x94>)
 800381a:	69da      	ldr	r2, [r3, #28]
 800381c:	2380      	movs	r3, #128	; 0x80
 800381e:	01db      	lsls	r3, r3, #7
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003826:	4b15      	ldr	r3, [pc, #84]	; (800387c <HAL_SPI_MspInit+0x94>)
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	4b14      	ldr	r3, [pc, #80]	; (800387c <HAL_SPI_MspInit+0x94>)
 800382c:	2180      	movs	r1, #128	; 0x80
 800382e:	02c9      	lsls	r1, r1, #11
 8003830:	430a      	orrs	r2, r1
 8003832:	615a      	str	r2, [r3, #20]
 8003834:	4b11      	ldr	r3, [pc, #68]	; (800387c <HAL_SPI_MspInit+0x94>)
 8003836:	695a      	ldr	r2, [r3, #20]
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	02db      	lsls	r3, r3, #11
 800383c:	4013      	ands	r3, r2
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003842:	193b      	adds	r3, r7, r4
 8003844:	22e0      	movs	r2, #224	; 0xe0
 8003846:	0212      	lsls	r2, r2, #8
 8003848:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800384a:	0021      	movs	r1, r4
 800384c:	187b      	adds	r3, r7, r1
 800384e:	2202      	movs	r2, #2
 8003850:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	187b      	adds	r3, r7, r1
 8003854:	2200      	movs	r2, #0
 8003856:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003858:	187b      	adds	r3, r7, r1
 800385a:	2203      	movs	r2, #3
 800385c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800385e:	187b      	adds	r3, r7, r1
 8003860:	2200      	movs	r2, #0
 8003862:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003864:	187b      	adds	r3, r7, r1
 8003866:	4a06      	ldr	r2, [pc, #24]	; (8003880 <HAL_SPI_MspInit+0x98>)
 8003868:	0019      	movs	r1, r3
 800386a:	0010      	movs	r0, r2
 800386c:	f000 fa98 	bl	8003da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003870:	46c0      	nop			; (mov r8, r8)
 8003872:	46bd      	mov	sp, r7
 8003874:	b00b      	add	sp, #44	; 0x2c
 8003876:	bd90      	pop	{r4, r7, pc}
 8003878:	40003800 	.word	0x40003800
 800387c:	40021000 	.word	0x40021000
 8003880:	48000400 	.word	0x48000400

08003884 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003884:	b590      	push	{r4, r7, lr}
 8003886:	b08b      	sub	sp, #44	; 0x2c
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800388c:	2414      	movs	r4, #20
 800388e:	193b      	adds	r3, r7, r4
 8003890:	0018      	movs	r0, r3
 8003892:	2314      	movs	r3, #20
 8003894:	001a      	movs	r2, r3
 8003896:	2100      	movs	r1, #0
 8003898:	f002 fc84 	bl	80061a4 <memset>
  if(huart->Instance==USART1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a1d      	ldr	r2, [pc, #116]	; (8003918 <HAL_UART_MspInit+0x94>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d133      	bne.n	800390e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80038a6:	4b1d      	ldr	r3, [pc, #116]	; (800391c <HAL_UART_MspInit+0x98>)
 80038a8:	699a      	ldr	r2, [r3, #24]
 80038aa:	4b1c      	ldr	r3, [pc, #112]	; (800391c <HAL_UART_MspInit+0x98>)
 80038ac:	2180      	movs	r1, #128	; 0x80
 80038ae:	01c9      	lsls	r1, r1, #7
 80038b0:	430a      	orrs	r2, r1
 80038b2:	619a      	str	r2, [r3, #24]
 80038b4:	4b19      	ldr	r3, [pc, #100]	; (800391c <HAL_UART_MspInit+0x98>)
 80038b6:	699a      	ldr	r2, [r3, #24]
 80038b8:	2380      	movs	r3, #128	; 0x80
 80038ba:	01db      	lsls	r3, r3, #7
 80038bc:	4013      	ands	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c2:	4b16      	ldr	r3, [pc, #88]	; (800391c <HAL_UART_MspInit+0x98>)
 80038c4:	695a      	ldr	r2, [r3, #20]
 80038c6:	4b15      	ldr	r3, [pc, #84]	; (800391c <HAL_UART_MspInit+0x98>)
 80038c8:	2180      	movs	r1, #128	; 0x80
 80038ca:	0289      	lsls	r1, r1, #10
 80038cc:	430a      	orrs	r2, r1
 80038ce:	615a      	str	r2, [r3, #20]
 80038d0:	4b12      	ldr	r3, [pc, #72]	; (800391c <HAL_UART_MspInit+0x98>)
 80038d2:	695a      	ldr	r2, [r3, #20]
 80038d4:	2380      	movs	r3, #128	; 0x80
 80038d6:	029b      	lsls	r3, r3, #10
 80038d8:	4013      	ands	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80038de:	193b      	adds	r3, r7, r4
 80038e0:	22c0      	movs	r2, #192	; 0xc0
 80038e2:	00d2      	lsls	r2, r2, #3
 80038e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e6:	0021      	movs	r1, r4
 80038e8:	187b      	adds	r3, r7, r1
 80038ea:	2202      	movs	r2, #2
 80038ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ee:	187b      	adds	r3, r7, r1
 80038f0:	2200      	movs	r2, #0
 80038f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038f4:	187b      	adds	r3, r7, r1
 80038f6:	2203      	movs	r2, #3
 80038f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80038fa:	187b      	adds	r3, r7, r1
 80038fc:	2201      	movs	r2, #1
 80038fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003900:	187a      	adds	r2, r7, r1
 8003902:	2390      	movs	r3, #144	; 0x90
 8003904:	05db      	lsls	r3, r3, #23
 8003906:	0011      	movs	r1, r2
 8003908:	0018      	movs	r0, r3
 800390a:	f000 fa49 	bl	8003da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	46bd      	mov	sp, r7
 8003912:	b00b      	add	sp, #44	; 0x2c
 8003914:	bd90      	pop	{r4, r7, pc}
 8003916:	46c0      	nop			; (mov r8, r8)
 8003918:	40013800 	.word	0x40013800
 800391c:	40021000 	.word	0x40021000

08003920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003924:	e7fe      	b.n	8003924 <NMI_Handler+0x4>

08003926 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800392a:	e7fe      	b.n	800392a <HardFault_Handler+0x4>

0800392c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003930:	46c0      	nop			; (mov r8, r8)
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800393a:	46c0      	nop			; (mov r8, r8)
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003944:	f000 f938 	bl	8003bb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003948:	46c0      	nop			; (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	af00      	add	r7, sp, #0
	return 1;
 8003952:	2301      	movs	r3, #1
}
 8003954:	0018      	movs	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <_kill>:

int _kill(int pid, int sig)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
 8003962:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003964:	f002 fbf4 	bl	8006150 <__errno>
 8003968:	0003      	movs	r3, r0
 800396a:	2216      	movs	r2, #22
 800396c:	601a      	str	r2, [r3, #0]
	return -1;
 800396e:	2301      	movs	r3, #1
 8003970:	425b      	negs	r3, r3
}
 8003972:	0018      	movs	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	b002      	add	sp, #8
 8003978:	bd80      	pop	{r7, pc}

0800397a <_exit>:

void _exit (int status)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b082      	sub	sp, #8
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003982:	2301      	movs	r3, #1
 8003984:	425a      	negs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	0011      	movs	r1, r2
 800398a:	0018      	movs	r0, r3
 800398c:	f7ff ffe5 	bl	800395a <_kill>
	while (1) {}		/* Make sure we hang here */
 8003990:	e7fe      	b.n	8003990 <_exit+0x16>

08003992 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b086      	sub	sp, #24
 8003996:	af00      	add	r7, sp, #0
 8003998:	60f8      	str	r0, [r7, #12]
 800399a:	60b9      	str	r1, [r7, #8]
 800399c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800399e:	2300      	movs	r3, #0
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	e00a      	b.n	80039ba <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80039a4:	e000      	b.n	80039a8 <_read+0x16>
 80039a6:	bf00      	nop
 80039a8:	0001      	movs	r1, r0
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	60ba      	str	r2, [r7, #8]
 80039b0:	b2ca      	uxtb	r2, r1
 80039b2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	3301      	adds	r3, #1
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	429a      	cmp	r2, r3
 80039c0:	dbf0      	blt.n	80039a4 <_read+0x12>
	}

return len;
 80039c2:	687b      	ldr	r3, [r7, #4]
}
 80039c4:	0018      	movs	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	b006      	add	sp, #24
 80039ca:	bd80      	pop	{r7, pc}

080039cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039d8:	2300      	movs	r3, #0
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	e009      	b.n	80039f2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	1c5a      	adds	r2, r3, #1
 80039e2:	60ba      	str	r2, [r7, #8]
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	0018      	movs	r0, r3
 80039e8:	e000      	b.n	80039ec <_write+0x20>
 80039ea:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	3301      	adds	r3, #1
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	dbf1      	blt.n	80039de <_write+0x12>
	}
	return len;
 80039fa:	687b      	ldr	r3, [r7, #4]
}
 80039fc:	0018      	movs	r0, r3
 80039fe:	46bd      	mov	sp, r7
 8003a00:	b006      	add	sp, #24
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <_close>:

int _close(int file)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
	return -1;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	425b      	negs	r3, r3
}
 8003a10:	0018      	movs	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	b002      	add	sp, #8
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2280      	movs	r2, #128	; 0x80
 8003a26:	0192      	lsls	r2, r2, #6
 8003a28:	605a      	str	r2, [r3, #4]
	return 0;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b002      	add	sp, #8
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <_isatty>:

int _isatty(int file)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
	return 1;
 8003a3c:	2301      	movs	r3, #1
}
 8003a3e:	0018      	movs	r0, r3
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b002      	add	sp, #8
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b084      	sub	sp, #16
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	60f8      	str	r0, [r7, #12]
 8003a4e:	60b9      	str	r1, [r7, #8]
 8003a50:	607a      	str	r2, [r7, #4]
	return 0;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	0018      	movs	r0, r3
 8003a56:	46bd      	mov	sp, r7
 8003a58:	b004      	add	sp, #16
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a64:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <_sbrk+0x5c>)
 8003a66:	4b15      	ldr	r3, [pc, #84]	; (8003abc <_sbrk+0x60>)
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a70:	4b13      	ldr	r3, [pc, #76]	; (8003ac0 <_sbrk+0x64>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a78:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <_sbrk+0x64>)
 8003a7a:	4a12      	ldr	r2, [pc, #72]	; (8003ac4 <_sbrk+0x68>)
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a7e:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <_sbrk+0x64>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	18d3      	adds	r3, r2, r3
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d207      	bcs.n	8003a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a8c:	f002 fb60 	bl	8006150 <__errno>
 8003a90:	0003      	movs	r3, r0
 8003a92:	220c      	movs	r2, #12
 8003a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a96:	2301      	movs	r3, #1
 8003a98:	425b      	negs	r3, r3
 8003a9a:	e009      	b.n	8003ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a9c:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <_sbrk+0x64>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <_sbrk+0x64>)
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	18d2      	adds	r2, r2, r3
 8003aaa:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <_sbrk+0x64>)
 8003aac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003aae:	68fb      	ldr	r3, [r7, #12]
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b006      	add	sp, #24
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20002000 	.word	0x20002000
 8003abc:	00000400 	.word	0x00000400
 8003ac0:	20000308 	.word	0x20000308
 8003ac4:	20000320 	.word	0x20000320

08003ac8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003acc:	46c0      	nop			; (mov r8, r8)
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ad4:	480d      	ldr	r0, [pc, #52]	; (8003b0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003ad6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ad8:	480d      	ldr	r0, [pc, #52]	; (8003b10 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ada:	490e      	ldr	r1, [pc, #56]	; (8003b14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003adc:	4a0e      	ldr	r2, [pc, #56]	; (8003b18 <LoopForever+0xe>)
  movs r3, #0
 8003ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ae0:	e002      	b.n	8003ae8 <LoopCopyDataInit>

08003ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ae6:	3304      	adds	r3, #4

08003ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003aec:	d3f9      	bcc.n	8003ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aee:	4a0b      	ldr	r2, [pc, #44]	; (8003b1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003af0:	4c0b      	ldr	r4, [pc, #44]	; (8003b20 <LoopForever+0x16>)
  movs r3, #0
 8003af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003af4:	e001      	b.n	8003afa <LoopFillZerobss>

08003af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003af8:	3204      	adds	r2, #4

08003afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003afc:	d3fb      	bcc.n	8003af6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003afe:	f7ff ffe3 	bl	8003ac8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003b02:	f002 fb2b 	bl	800615c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b06:	f7fe fe5f 	bl	80027c8 <main>

08003b0a <LoopForever>:

LoopForever:
    b LoopForever
 8003b0a:	e7fe      	b.n	8003b0a <LoopForever>
  ldr   r0, =_estack
 8003b0c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b14:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003b18:	08009634 	.word	0x08009634
  ldr r2, =_sbss
 8003b1c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003b20:	20000320 	.word	0x20000320

08003b24 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b24:	e7fe      	b.n	8003b24 <ADC1_COMP_IRQHandler>
	...

08003b28 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b2c:	4b07      	ldr	r3, [pc, #28]	; (8003b4c <HAL_Init+0x24>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	4b06      	ldr	r3, [pc, #24]	; (8003b4c <HAL_Init+0x24>)
 8003b32:	2110      	movs	r1, #16
 8003b34:	430a      	orrs	r2, r1
 8003b36:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003b38:	2003      	movs	r0, #3
 8003b3a:	f000 f809 	bl	8003b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b3e:	f7ff fe2f 	bl	80037a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	0018      	movs	r0, r3
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	46c0      	nop			; (mov r8, r8)
 8003b4c:	40022000 	.word	0x40022000

08003b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b50:	b590      	push	{r4, r7, lr}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b58:	4b14      	ldr	r3, [pc, #80]	; (8003bac <HAL_InitTick+0x5c>)
 8003b5a:	681c      	ldr	r4, [r3, #0]
 8003b5c:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <HAL_InitTick+0x60>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	0019      	movs	r1, r3
 8003b62:	23fa      	movs	r3, #250	; 0xfa
 8003b64:	0098      	lsls	r0, r3, #2
 8003b66:	f7fc faeb 	bl	8000140 <__udivsi3>
 8003b6a:	0003      	movs	r3, r0
 8003b6c:	0019      	movs	r1, r3
 8003b6e:	0020      	movs	r0, r4
 8003b70:	f7fc fae6 	bl	8000140 <__udivsi3>
 8003b74:	0003      	movs	r3, r0
 8003b76:	0018      	movs	r0, r3
 8003b78:	f000 f905 	bl	8003d86 <HAL_SYSTICK_Config>
 8003b7c:	1e03      	subs	r3, r0, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e00f      	b.n	8003ba4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b03      	cmp	r3, #3
 8003b88:	d80b      	bhi.n	8003ba2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b8a:	6879      	ldr	r1, [r7, #4]
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	425b      	negs	r3, r3
 8003b90:	2200      	movs	r2, #0
 8003b92:	0018      	movs	r0, r3
 8003b94:	f000 f8e2 	bl	8003d5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b98:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <HAL_InitTick+0x64>)
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	e000      	b.n	8003ba4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
}
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	b003      	add	sp, #12
 8003baa:	bd90      	pop	{r4, r7, pc}
 8003bac:	20000000 	.word	0x20000000
 8003bb0:	20000008 	.word	0x20000008
 8003bb4:	20000004 	.word	0x20000004

08003bb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bbc:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_IncTick+0x1c>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	001a      	movs	r2, r3
 8003bc2:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <HAL_IncTick+0x20>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	18d2      	adds	r2, r2, r3
 8003bc8:	4b03      	ldr	r3, [pc, #12]	; (8003bd8 <HAL_IncTick+0x20>)
 8003bca:	601a      	str	r2, [r3, #0]
}
 8003bcc:	46c0      	nop			; (mov r8, r8)
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	46c0      	nop			; (mov r8, r8)
 8003bd4:	20000008 	.word	0x20000008
 8003bd8:	2000030c 	.word	0x2000030c

08003bdc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  return uwTick;
 8003be0:	4b02      	ldr	r3, [pc, #8]	; (8003bec <HAL_GetTick+0x10>)
 8003be2:	681b      	ldr	r3, [r3, #0]
}
 8003be4:	0018      	movs	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	2000030c 	.word	0x2000030c

08003bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf8:	f7ff fff0 	bl	8003bdc <HAL_GetTick>
 8003bfc:	0003      	movs	r3, r0
 8003bfe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	3301      	adds	r3, #1
 8003c08:	d005      	beq.n	8003c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c0a:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <HAL_Delay+0x44>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	001a      	movs	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	189b      	adds	r3, r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	f7ff ffe0 	bl	8003bdc <HAL_GetTick>
 8003c1c:	0002      	movs	r2, r0
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d8f7      	bhi.n	8003c18 <HAL_Delay+0x28>
  {
  }
}
 8003c28:	46c0      	nop			; (mov r8, r8)
 8003c2a:	46c0      	nop			; (mov r8, r8)
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	b004      	add	sp, #16
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	46c0      	nop			; (mov r8, r8)
 8003c34:	20000008 	.word	0x20000008

08003c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c38:	b590      	push	{r4, r7, lr}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	0002      	movs	r2, r0
 8003c40:	6039      	str	r1, [r7, #0]
 8003c42:	1dfb      	adds	r3, r7, #7
 8003c44:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c46:	1dfb      	adds	r3, r7, #7
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	2b7f      	cmp	r3, #127	; 0x7f
 8003c4c:	d828      	bhi.n	8003ca0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c4e:	4a2f      	ldr	r2, [pc, #188]	; (8003d0c <__NVIC_SetPriority+0xd4>)
 8003c50:	1dfb      	adds	r3, r7, #7
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	b25b      	sxtb	r3, r3
 8003c56:	089b      	lsrs	r3, r3, #2
 8003c58:	33c0      	adds	r3, #192	; 0xc0
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	589b      	ldr	r3, [r3, r2]
 8003c5e:	1dfa      	adds	r2, r7, #7
 8003c60:	7812      	ldrb	r2, [r2, #0]
 8003c62:	0011      	movs	r1, r2
 8003c64:	2203      	movs	r2, #3
 8003c66:	400a      	ands	r2, r1
 8003c68:	00d2      	lsls	r2, r2, #3
 8003c6a:	21ff      	movs	r1, #255	; 0xff
 8003c6c:	4091      	lsls	r1, r2
 8003c6e:	000a      	movs	r2, r1
 8003c70:	43d2      	mvns	r2, r2
 8003c72:	401a      	ands	r2, r3
 8003c74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	019b      	lsls	r3, r3, #6
 8003c7a:	22ff      	movs	r2, #255	; 0xff
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	1dfb      	adds	r3, r7, #7
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	0018      	movs	r0, r3
 8003c84:	2303      	movs	r3, #3
 8003c86:	4003      	ands	r3, r0
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c8c:	481f      	ldr	r0, [pc, #124]	; (8003d0c <__NVIC_SetPriority+0xd4>)
 8003c8e:	1dfb      	adds	r3, r7, #7
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	b25b      	sxtb	r3, r3
 8003c94:	089b      	lsrs	r3, r3, #2
 8003c96:	430a      	orrs	r2, r1
 8003c98:	33c0      	adds	r3, #192	; 0xc0
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003c9e:	e031      	b.n	8003d04 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ca0:	4a1b      	ldr	r2, [pc, #108]	; (8003d10 <__NVIC_SetPriority+0xd8>)
 8003ca2:	1dfb      	adds	r3, r7, #7
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	0019      	movs	r1, r3
 8003ca8:	230f      	movs	r3, #15
 8003caa:	400b      	ands	r3, r1
 8003cac:	3b08      	subs	r3, #8
 8003cae:	089b      	lsrs	r3, r3, #2
 8003cb0:	3306      	adds	r3, #6
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	18d3      	adds	r3, r2, r3
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	1dfa      	adds	r2, r7, #7
 8003cbc:	7812      	ldrb	r2, [r2, #0]
 8003cbe:	0011      	movs	r1, r2
 8003cc0:	2203      	movs	r2, #3
 8003cc2:	400a      	ands	r2, r1
 8003cc4:	00d2      	lsls	r2, r2, #3
 8003cc6:	21ff      	movs	r1, #255	; 0xff
 8003cc8:	4091      	lsls	r1, r2
 8003cca:	000a      	movs	r2, r1
 8003ccc:	43d2      	mvns	r2, r2
 8003cce:	401a      	ands	r2, r3
 8003cd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	019b      	lsls	r3, r3, #6
 8003cd6:	22ff      	movs	r2, #255	; 0xff
 8003cd8:	401a      	ands	r2, r3
 8003cda:	1dfb      	adds	r3, r7, #7
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	0018      	movs	r0, r3
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	4003      	ands	r3, r0
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ce8:	4809      	ldr	r0, [pc, #36]	; (8003d10 <__NVIC_SetPriority+0xd8>)
 8003cea:	1dfb      	adds	r3, r7, #7
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	001c      	movs	r4, r3
 8003cf0:	230f      	movs	r3, #15
 8003cf2:	4023      	ands	r3, r4
 8003cf4:	3b08      	subs	r3, #8
 8003cf6:	089b      	lsrs	r3, r3, #2
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	3306      	adds	r3, #6
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	18c3      	adds	r3, r0, r3
 8003d00:	3304      	adds	r3, #4
 8003d02:	601a      	str	r2, [r3, #0]
}
 8003d04:	46c0      	nop			; (mov r8, r8)
 8003d06:	46bd      	mov	sp, r7
 8003d08:	b003      	add	sp, #12
 8003d0a:	bd90      	pop	{r4, r7, pc}
 8003d0c:	e000e100 	.word	0xe000e100
 8003d10:	e000ed00 	.word	0xe000ed00

08003d14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	1e5a      	subs	r2, r3, #1
 8003d20:	2380      	movs	r3, #128	; 0x80
 8003d22:	045b      	lsls	r3, r3, #17
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d301      	bcc.n	8003d2c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e010      	b.n	8003d4e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d2c:	4b0a      	ldr	r3, [pc, #40]	; (8003d58 <SysTick_Config+0x44>)
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	3a01      	subs	r2, #1
 8003d32:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d34:	2301      	movs	r3, #1
 8003d36:	425b      	negs	r3, r3
 8003d38:	2103      	movs	r1, #3
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f7ff ff7c 	bl	8003c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d40:	4b05      	ldr	r3, [pc, #20]	; (8003d58 <SysTick_Config+0x44>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d46:	4b04      	ldr	r3, [pc, #16]	; (8003d58 <SysTick_Config+0x44>)
 8003d48:	2207      	movs	r2, #7
 8003d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	0018      	movs	r0, r3
 8003d50:	46bd      	mov	sp, r7
 8003d52:	b002      	add	sp, #8
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	46c0      	nop			; (mov r8, r8)
 8003d58:	e000e010 	.word	0xe000e010

08003d5c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60b9      	str	r1, [r7, #8]
 8003d64:	607a      	str	r2, [r7, #4]
 8003d66:	210f      	movs	r1, #15
 8003d68:	187b      	adds	r3, r7, r1
 8003d6a:	1c02      	adds	r2, r0, #0
 8003d6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	187b      	adds	r3, r7, r1
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	b25b      	sxtb	r3, r3
 8003d76:	0011      	movs	r1, r2
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f7ff ff5d 	bl	8003c38 <__NVIC_SetPriority>
}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b004      	add	sp, #16
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b082      	sub	sp, #8
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	0018      	movs	r0, r3
 8003d92:	f7ff ffbf 	bl	8003d14 <SysTick_Config>
 8003d96:	0003      	movs	r3, r0
}
 8003d98:	0018      	movs	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b002      	add	sp, #8
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003daa:	2300      	movs	r3, #0
 8003dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dae:	e14f      	b.n	8004050 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2101      	movs	r1, #1
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4091      	lsls	r1, r2
 8003dba:	000a      	movs	r2, r1
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d100      	bne.n	8003dc8 <HAL_GPIO_Init+0x28>
 8003dc6:	e140      	b.n	800404a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2203      	movs	r2, #3
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d005      	beq.n	8003de0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	2203      	movs	r2, #3
 8003dda:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d130      	bne.n	8003e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	2203      	movs	r2, #3
 8003dec:	409a      	lsls	r2, r3
 8003dee:	0013      	movs	r3, r2
 8003df0:	43da      	mvns	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	68da      	ldr	r2, [r3, #12]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	409a      	lsls	r2, r3
 8003e02:	0013      	movs	r3, r2
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e16:	2201      	movs	r2, #1
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	409a      	lsls	r2, r3
 8003e1c:	0013      	movs	r3, r2
 8003e1e:	43da      	mvns	r2, r3
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	4013      	ands	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	091b      	lsrs	r3, r3, #4
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	401a      	ands	r2, r3
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	409a      	lsls	r2, r3
 8003e34:	0013      	movs	r3, r2
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2203      	movs	r2, #3
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b03      	cmp	r3, #3
 8003e4c:	d017      	beq.n	8003e7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	2203      	movs	r2, #3
 8003e5a:	409a      	lsls	r2, r3
 8003e5c:	0013      	movs	r3, r2
 8003e5e:	43da      	mvns	r2, r3
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4013      	ands	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	689a      	ldr	r2, [r3, #8]
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	005b      	lsls	r3, r3, #1
 8003e6e:	409a      	lsls	r2, r3
 8003e70:	0013      	movs	r3, r2
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2203      	movs	r2, #3
 8003e84:	4013      	ands	r3, r2
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d123      	bne.n	8003ed2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	08da      	lsrs	r2, r3, #3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3208      	adds	r2, #8
 8003e92:	0092      	lsls	r2, r2, #2
 8003e94:	58d3      	ldr	r3, [r2, r3]
 8003e96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2207      	movs	r2, #7
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	220f      	movs	r2, #15
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	0013      	movs	r3, r2
 8003ea6:	43da      	mvns	r2, r3
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	691a      	ldr	r2, [r3, #16]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2107      	movs	r1, #7
 8003eb6:	400b      	ands	r3, r1
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	0013      	movs	r3, r2
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	08da      	lsrs	r2, r3, #3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3208      	adds	r2, #8
 8003ecc:	0092      	lsls	r2, r2, #2
 8003ece:	6939      	ldr	r1, [r7, #16]
 8003ed0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	2203      	movs	r2, #3
 8003ede:	409a      	lsls	r2, r3
 8003ee0:	0013      	movs	r3, r2
 8003ee2:	43da      	mvns	r2, r3
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2203      	movs	r2, #3
 8003ef0:	401a      	ands	r2, r3
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	0013      	movs	r3, r2
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	23c0      	movs	r3, #192	; 0xc0
 8003f0c:	029b      	lsls	r3, r3, #10
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d100      	bne.n	8003f14 <HAL_GPIO_Init+0x174>
 8003f12:	e09a      	b.n	800404a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f14:	4b54      	ldr	r3, [pc, #336]	; (8004068 <HAL_GPIO_Init+0x2c8>)
 8003f16:	699a      	ldr	r2, [r3, #24]
 8003f18:	4b53      	ldr	r3, [pc, #332]	; (8004068 <HAL_GPIO_Init+0x2c8>)
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	619a      	str	r2, [r3, #24]
 8003f20:	4b51      	ldr	r3, [pc, #324]	; (8004068 <HAL_GPIO_Init+0x2c8>)
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	2201      	movs	r2, #1
 8003f26:	4013      	ands	r3, r2
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f2c:	4a4f      	ldr	r2, [pc, #316]	; (800406c <HAL_GPIO_Init+0x2cc>)
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	089b      	lsrs	r3, r3, #2
 8003f32:	3302      	adds	r3, #2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	589b      	ldr	r3, [r3, r2]
 8003f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2203      	movs	r2, #3
 8003f3e:	4013      	ands	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	220f      	movs	r2, #15
 8003f44:	409a      	lsls	r2, r3
 8003f46:	0013      	movs	r3, r2
 8003f48:	43da      	mvns	r2, r3
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	2390      	movs	r3, #144	; 0x90
 8003f54:	05db      	lsls	r3, r3, #23
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d013      	beq.n	8003f82 <HAL_GPIO_Init+0x1e2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a44      	ldr	r2, [pc, #272]	; (8004070 <HAL_GPIO_Init+0x2d0>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00d      	beq.n	8003f7e <HAL_GPIO_Init+0x1de>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a43      	ldr	r2, [pc, #268]	; (8004074 <HAL_GPIO_Init+0x2d4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d007      	beq.n	8003f7a <HAL_GPIO_Init+0x1da>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a42      	ldr	r2, [pc, #264]	; (8004078 <HAL_GPIO_Init+0x2d8>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d101      	bne.n	8003f76 <HAL_GPIO_Init+0x1d6>
 8003f72:	2303      	movs	r3, #3
 8003f74:	e006      	b.n	8003f84 <HAL_GPIO_Init+0x1e4>
 8003f76:	2305      	movs	r3, #5
 8003f78:	e004      	b.n	8003f84 <HAL_GPIO_Init+0x1e4>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e002      	b.n	8003f84 <HAL_GPIO_Init+0x1e4>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <HAL_GPIO_Init+0x1e4>
 8003f82:	2300      	movs	r3, #0
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	2103      	movs	r1, #3
 8003f88:	400a      	ands	r2, r1
 8003f8a:	0092      	lsls	r2, r2, #2
 8003f8c:	4093      	lsls	r3, r2
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f94:	4935      	ldr	r1, [pc, #212]	; (800406c <HAL_GPIO_Init+0x2cc>)
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	089b      	lsrs	r3, r3, #2
 8003f9a:	3302      	adds	r3, #2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fa2:	4b36      	ldr	r3, [pc, #216]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	43da      	mvns	r2, r3
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	025b      	lsls	r3, r3, #9
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d003      	beq.n	8003fc6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003fc6:	4b2d      	ldr	r3, [pc, #180]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003fcc:	4b2b      	ldr	r3, [pc, #172]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	43da      	mvns	r2, r3
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	2380      	movs	r3, #128	; 0x80
 8003fe2:	029b      	lsls	r3, r3, #10
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	d003      	beq.n	8003ff0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ff0:	4b22      	ldr	r3, [pc, #136]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ff6:	4b21      	ldr	r3, [pc, #132]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	43da      	mvns	r2, r3
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4013      	ands	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	2380      	movs	r3, #128	; 0x80
 800400c:	035b      	lsls	r3, r3, #13
 800400e:	4013      	ands	r3, r2
 8004010:	d003      	beq.n	800401a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4313      	orrs	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800401a:	4b18      	ldr	r3, [pc, #96]	; (800407c <HAL_GPIO_Init+0x2dc>)
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004020:	4b16      	ldr	r3, [pc, #88]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	43da      	mvns	r2, r3
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	4013      	ands	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	2380      	movs	r3, #128	; 0x80
 8004036:	039b      	lsls	r3, r3, #14
 8004038:	4013      	ands	r3, r2
 800403a:	d003      	beq.n	8004044 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	4313      	orrs	r3, r2
 8004042:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004044:	4b0d      	ldr	r3, [pc, #52]	; (800407c <HAL_GPIO_Init+0x2dc>)
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	3301      	adds	r3, #1
 800404e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	40da      	lsrs	r2, r3
 8004058:	1e13      	subs	r3, r2, #0
 800405a:	d000      	beq.n	800405e <HAL_GPIO_Init+0x2be>
 800405c:	e6a8      	b.n	8003db0 <HAL_GPIO_Init+0x10>
  } 
}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	46c0      	nop			; (mov r8, r8)
 8004062:	46bd      	mov	sp, r7
 8004064:	b006      	add	sp, #24
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40021000 	.word	0x40021000
 800406c:	40010000 	.word	0x40010000
 8004070:	48000400 	.word	0x48000400
 8004074:	48000800 	.word	0x48000800
 8004078:	48000c00 	.word	0x48000c00
 800407c:	40010400 	.word	0x40010400

08004080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	0008      	movs	r0, r1
 800408a:	0011      	movs	r1, r2
 800408c:	1cbb      	adds	r3, r7, #2
 800408e:	1c02      	adds	r2, r0, #0
 8004090:	801a      	strh	r2, [r3, #0]
 8004092:	1c7b      	adds	r3, r7, #1
 8004094:	1c0a      	adds	r2, r1, #0
 8004096:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004098:	1c7b      	adds	r3, r7, #1
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d004      	beq.n	80040aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040a0:	1cbb      	adds	r3, r7, #2
 80040a2:	881a      	ldrh	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040a8:	e003      	b.n	80040b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040aa:	1cbb      	adds	r3, r7, #2
 80040ac:	881a      	ldrh	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040b2:	46c0      	nop			; (mov r8, r8)
 80040b4:	46bd      	mov	sp, r7
 80040b6:	b002      	add	sp, #8
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b088      	sub	sp, #32
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e301      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2201      	movs	r2, #1
 80040d4:	4013      	ands	r3, r2
 80040d6:	d100      	bne.n	80040da <HAL_RCC_OscConfig+0x1e>
 80040d8:	e08d      	b.n	80041f6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80040da:	4bc3      	ldr	r3, [pc, #780]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	220c      	movs	r2, #12
 80040e0:	4013      	ands	r3, r2
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d00e      	beq.n	8004104 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040e6:	4bc0      	ldr	r3, [pc, #768]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	220c      	movs	r2, #12
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d116      	bne.n	8004120 <HAL_RCC_OscConfig+0x64>
 80040f2:	4bbd      	ldr	r3, [pc, #756]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	025b      	lsls	r3, r3, #9
 80040fa:	401a      	ands	r2, r3
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	025b      	lsls	r3, r3, #9
 8004100:	429a      	cmp	r2, r3
 8004102:	d10d      	bne.n	8004120 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004104:	4bb8      	ldr	r3, [pc, #736]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	2380      	movs	r3, #128	; 0x80
 800410a:	029b      	lsls	r3, r3, #10
 800410c:	4013      	ands	r3, r2
 800410e:	d100      	bne.n	8004112 <HAL_RCC_OscConfig+0x56>
 8004110:	e070      	b.n	80041f4 <HAL_RCC_OscConfig+0x138>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d000      	beq.n	800411c <HAL_RCC_OscConfig+0x60>
 800411a:	e06b      	b.n	80041f4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e2d8      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d107      	bne.n	8004138 <HAL_RCC_OscConfig+0x7c>
 8004128:	4baf      	ldr	r3, [pc, #700]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	4bae      	ldr	r3, [pc, #696]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800412e:	2180      	movs	r1, #128	; 0x80
 8004130:	0249      	lsls	r1, r1, #9
 8004132:	430a      	orrs	r2, r1
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	e02f      	b.n	8004198 <HAL_RCC_OscConfig+0xdc>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10c      	bne.n	800415a <HAL_RCC_OscConfig+0x9e>
 8004140:	4ba9      	ldr	r3, [pc, #676]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	4ba8      	ldr	r3, [pc, #672]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004146:	49a9      	ldr	r1, [pc, #676]	; (80043ec <HAL_RCC_OscConfig+0x330>)
 8004148:	400a      	ands	r2, r1
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	4ba6      	ldr	r3, [pc, #664]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4ba5      	ldr	r3, [pc, #660]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004152:	49a7      	ldr	r1, [pc, #668]	; (80043f0 <HAL_RCC_OscConfig+0x334>)
 8004154:	400a      	ands	r2, r1
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	e01e      	b.n	8004198 <HAL_RCC_OscConfig+0xdc>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b05      	cmp	r3, #5
 8004160:	d10e      	bne.n	8004180 <HAL_RCC_OscConfig+0xc4>
 8004162:	4ba1      	ldr	r3, [pc, #644]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	4ba0      	ldr	r3, [pc, #640]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004168:	2180      	movs	r1, #128	; 0x80
 800416a:	02c9      	lsls	r1, r1, #11
 800416c:	430a      	orrs	r2, r1
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	4b9d      	ldr	r3, [pc, #628]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	4b9c      	ldr	r3, [pc, #624]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004176:	2180      	movs	r1, #128	; 0x80
 8004178:	0249      	lsls	r1, r1, #9
 800417a:	430a      	orrs	r2, r1
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	e00b      	b.n	8004198 <HAL_RCC_OscConfig+0xdc>
 8004180:	4b99      	ldr	r3, [pc, #612]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4b98      	ldr	r3, [pc, #608]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004186:	4999      	ldr	r1, [pc, #612]	; (80043ec <HAL_RCC_OscConfig+0x330>)
 8004188:	400a      	ands	r2, r1
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	4b96      	ldr	r3, [pc, #600]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	4b95      	ldr	r3, [pc, #596]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004192:	4997      	ldr	r1, [pc, #604]	; (80043f0 <HAL_RCC_OscConfig+0x334>)
 8004194:	400a      	ands	r2, r1
 8004196:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d014      	beq.n	80041ca <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a0:	f7ff fd1c 	bl	8003bdc <HAL_GetTick>
 80041a4:	0003      	movs	r3, r0
 80041a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a8:	e008      	b.n	80041bc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041aa:	f7ff fd17 	bl	8003bdc <HAL_GetTick>
 80041ae:	0002      	movs	r2, r0
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b64      	cmp	r3, #100	; 0x64
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e28a      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041bc:	4b8a      	ldr	r3, [pc, #552]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	2380      	movs	r3, #128	; 0x80
 80041c2:	029b      	lsls	r3, r3, #10
 80041c4:	4013      	ands	r3, r2
 80041c6:	d0f0      	beq.n	80041aa <HAL_RCC_OscConfig+0xee>
 80041c8:	e015      	b.n	80041f6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ca:	f7ff fd07 	bl	8003bdc <HAL_GetTick>
 80041ce:	0003      	movs	r3, r0
 80041d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041d4:	f7ff fd02 	bl	8003bdc <HAL_GetTick>
 80041d8:	0002      	movs	r2, r0
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b64      	cmp	r3, #100	; 0x64
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e275      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041e6:	4b80      	ldr	r3, [pc, #512]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	2380      	movs	r3, #128	; 0x80
 80041ec:	029b      	lsls	r3, r3, #10
 80041ee:	4013      	ands	r3, r2
 80041f0:	d1f0      	bne.n	80041d4 <HAL_RCC_OscConfig+0x118>
 80041f2:	e000      	b.n	80041f6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2202      	movs	r2, #2
 80041fc:	4013      	ands	r3, r2
 80041fe:	d100      	bne.n	8004202 <HAL_RCC_OscConfig+0x146>
 8004200:	e069      	b.n	80042d6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004202:	4b79      	ldr	r3, [pc, #484]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	220c      	movs	r2, #12
 8004208:	4013      	ands	r3, r2
 800420a:	d00b      	beq.n	8004224 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800420c:	4b76      	ldr	r3, [pc, #472]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	220c      	movs	r2, #12
 8004212:	4013      	ands	r3, r2
 8004214:	2b08      	cmp	r3, #8
 8004216:	d11c      	bne.n	8004252 <HAL_RCC_OscConfig+0x196>
 8004218:	4b73      	ldr	r3, [pc, #460]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	2380      	movs	r3, #128	; 0x80
 800421e:	025b      	lsls	r3, r3, #9
 8004220:	4013      	ands	r3, r2
 8004222:	d116      	bne.n	8004252 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004224:	4b70      	ldr	r3, [pc, #448]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2202      	movs	r2, #2
 800422a:	4013      	ands	r3, r2
 800422c:	d005      	beq.n	800423a <HAL_RCC_OscConfig+0x17e>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d001      	beq.n	800423a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e24b      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800423a:	4b6b      	ldr	r3, [pc, #428]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	22f8      	movs	r2, #248	; 0xf8
 8004240:	4393      	bics	r3, r2
 8004242:	0019      	movs	r1, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	00da      	lsls	r2, r3, #3
 800424a:	4b67      	ldr	r3, [pc, #412]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800424c:	430a      	orrs	r2, r1
 800424e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004250:	e041      	b.n	80042d6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d024      	beq.n	80042a4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800425a:	4b63      	ldr	r3, [pc, #396]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	4b62      	ldr	r3, [pc, #392]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004260:	2101      	movs	r1, #1
 8004262:	430a      	orrs	r2, r1
 8004264:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004266:	f7ff fcb9 	bl	8003bdc <HAL_GetTick>
 800426a:	0003      	movs	r3, r0
 800426c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800426e:	e008      	b.n	8004282 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004270:	f7ff fcb4 	bl	8003bdc <HAL_GetTick>
 8004274:	0002      	movs	r2, r0
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e227      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004282:	4b59      	ldr	r3, [pc, #356]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2202      	movs	r2, #2
 8004288:	4013      	ands	r3, r2
 800428a:	d0f1      	beq.n	8004270 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800428c:	4b56      	ldr	r3, [pc, #344]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	22f8      	movs	r2, #248	; 0xf8
 8004292:	4393      	bics	r3, r2
 8004294:	0019      	movs	r1, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	00da      	lsls	r2, r3, #3
 800429c:	4b52      	ldr	r3, [pc, #328]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800429e:	430a      	orrs	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]
 80042a2:	e018      	b.n	80042d6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042a4:	4b50      	ldr	r3, [pc, #320]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	4b4f      	ldr	r3, [pc, #316]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80042aa:	2101      	movs	r1, #1
 80042ac:	438a      	bics	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b0:	f7ff fc94 	bl	8003bdc <HAL_GetTick>
 80042b4:	0003      	movs	r3, r0
 80042b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042ba:	f7ff fc8f 	bl	8003bdc <HAL_GetTick>
 80042be:	0002      	movs	r2, r0
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e202      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042cc:	4b46      	ldr	r3, [pc, #280]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2202      	movs	r2, #2
 80042d2:	4013      	ands	r3, r2
 80042d4:	d1f1      	bne.n	80042ba <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2208      	movs	r2, #8
 80042dc:	4013      	ands	r3, r2
 80042de:	d036      	beq.n	800434e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d019      	beq.n	800431c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042e8:	4b3f      	ldr	r3, [pc, #252]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80042ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042ec:	4b3e      	ldr	r3, [pc, #248]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80042ee:	2101      	movs	r1, #1
 80042f0:	430a      	orrs	r2, r1
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f4:	f7ff fc72 	bl	8003bdc <HAL_GetTick>
 80042f8:	0003      	movs	r3, r0
 80042fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042fc:	e008      	b.n	8004310 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042fe:	f7ff fc6d 	bl	8003bdc <HAL_GetTick>
 8004302:	0002      	movs	r2, r0
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e1e0      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004310:	4b35      	ldr	r3, [pc, #212]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004314:	2202      	movs	r2, #2
 8004316:	4013      	ands	r3, r2
 8004318:	d0f1      	beq.n	80042fe <HAL_RCC_OscConfig+0x242>
 800431a:	e018      	b.n	800434e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800431c:	4b32      	ldr	r3, [pc, #200]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800431e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004320:	4b31      	ldr	r3, [pc, #196]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004322:	2101      	movs	r1, #1
 8004324:	438a      	bics	r2, r1
 8004326:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004328:	f7ff fc58 	bl	8003bdc <HAL_GetTick>
 800432c:	0003      	movs	r3, r0
 800432e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004332:	f7ff fc53 	bl	8003bdc <HAL_GetTick>
 8004336:	0002      	movs	r2, r0
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e1c6      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004344:	4b28      	ldr	r3, [pc, #160]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004348:	2202      	movs	r2, #2
 800434a:	4013      	ands	r3, r2
 800434c:	d1f1      	bne.n	8004332 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2204      	movs	r2, #4
 8004354:	4013      	ands	r3, r2
 8004356:	d100      	bne.n	800435a <HAL_RCC_OscConfig+0x29e>
 8004358:	e0b4      	b.n	80044c4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800435a:	201f      	movs	r0, #31
 800435c:	183b      	adds	r3, r7, r0
 800435e:	2200      	movs	r2, #0
 8004360:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004362:	4b21      	ldr	r3, [pc, #132]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004364:	69da      	ldr	r2, [r3, #28]
 8004366:	2380      	movs	r3, #128	; 0x80
 8004368:	055b      	lsls	r3, r3, #21
 800436a:	4013      	ands	r3, r2
 800436c:	d110      	bne.n	8004390 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800436e:	4b1e      	ldr	r3, [pc, #120]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004370:	69da      	ldr	r2, [r3, #28]
 8004372:	4b1d      	ldr	r3, [pc, #116]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 8004374:	2180      	movs	r1, #128	; 0x80
 8004376:	0549      	lsls	r1, r1, #21
 8004378:	430a      	orrs	r2, r1
 800437a:	61da      	str	r2, [r3, #28]
 800437c:	4b1a      	ldr	r3, [pc, #104]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 800437e:	69da      	ldr	r2, [r3, #28]
 8004380:	2380      	movs	r3, #128	; 0x80
 8004382:	055b      	lsls	r3, r3, #21
 8004384:	4013      	ands	r3, r2
 8004386:	60fb      	str	r3, [r7, #12]
 8004388:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800438a:	183b      	adds	r3, r7, r0
 800438c:	2201      	movs	r2, #1
 800438e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004390:	4b18      	ldr	r3, [pc, #96]	; (80043f4 <HAL_RCC_OscConfig+0x338>)
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	2380      	movs	r3, #128	; 0x80
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	4013      	ands	r3, r2
 800439a:	d11a      	bne.n	80043d2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800439c:	4b15      	ldr	r3, [pc, #84]	; (80043f4 <HAL_RCC_OscConfig+0x338>)
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	4b14      	ldr	r3, [pc, #80]	; (80043f4 <HAL_RCC_OscConfig+0x338>)
 80043a2:	2180      	movs	r1, #128	; 0x80
 80043a4:	0049      	lsls	r1, r1, #1
 80043a6:	430a      	orrs	r2, r1
 80043a8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043aa:	f7ff fc17 	bl	8003bdc <HAL_GetTick>
 80043ae:	0003      	movs	r3, r0
 80043b0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b4:	f7ff fc12 	bl	8003bdc <HAL_GetTick>
 80043b8:	0002      	movs	r2, r0
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b64      	cmp	r3, #100	; 0x64
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e185      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <HAL_RCC_OscConfig+0x338>)
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	2380      	movs	r3, #128	; 0x80
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	4013      	ands	r3, r2
 80043d0:	d0f0      	beq.n	80043b4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d10e      	bne.n	80043f8 <HAL_RCC_OscConfig+0x33c>
 80043da:	4b03      	ldr	r3, [pc, #12]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80043dc:	6a1a      	ldr	r2, [r3, #32]
 80043de:	4b02      	ldr	r3, [pc, #8]	; (80043e8 <HAL_RCC_OscConfig+0x32c>)
 80043e0:	2101      	movs	r1, #1
 80043e2:	430a      	orrs	r2, r1
 80043e4:	621a      	str	r2, [r3, #32]
 80043e6:	e035      	b.n	8004454 <HAL_RCC_OscConfig+0x398>
 80043e8:	40021000 	.word	0x40021000
 80043ec:	fffeffff 	.word	0xfffeffff
 80043f0:	fffbffff 	.word	0xfffbffff
 80043f4:	40007000 	.word	0x40007000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d10c      	bne.n	800441a <HAL_RCC_OscConfig+0x35e>
 8004400:	4bb6      	ldr	r3, [pc, #728]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004402:	6a1a      	ldr	r2, [r3, #32]
 8004404:	4bb5      	ldr	r3, [pc, #724]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004406:	2101      	movs	r1, #1
 8004408:	438a      	bics	r2, r1
 800440a:	621a      	str	r2, [r3, #32]
 800440c:	4bb3      	ldr	r3, [pc, #716]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800440e:	6a1a      	ldr	r2, [r3, #32]
 8004410:	4bb2      	ldr	r3, [pc, #712]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004412:	2104      	movs	r1, #4
 8004414:	438a      	bics	r2, r1
 8004416:	621a      	str	r2, [r3, #32]
 8004418:	e01c      	b.n	8004454 <HAL_RCC_OscConfig+0x398>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	2b05      	cmp	r3, #5
 8004420:	d10c      	bne.n	800443c <HAL_RCC_OscConfig+0x380>
 8004422:	4bae      	ldr	r3, [pc, #696]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004424:	6a1a      	ldr	r2, [r3, #32]
 8004426:	4bad      	ldr	r3, [pc, #692]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004428:	2104      	movs	r1, #4
 800442a:	430a      	orrs	r2, r1
 800442c:	621a      	str	r2, [r3, #32]
 800442e:	4bab      	ldr	r3, [pc, #684]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004430:	6a1a      	ldr	r2, [r3, #32]
 8004432:	4baa      	ldr	r3, [pc, #680]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004434:	2101      	movs	r1, #1
 8004436:	430a      	orrs	r2, r1
 8004438:	621a      	str	r2, [r3, #32]
 800443a:	e00b      	b.n	8004454 <HAL_RCC_OscConfig+0x398>
 800443c:	4ba7      	ldr	r3, [pc, #668]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800443e:	6a1a      	ldr	r2, [r3, #32]
 8004440:	4ba6      	ldr	r3, [pc, #664]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004442:	2101      	movs	r1, #1
 8004444:	438a      	bics	r2, r1
 8004446:	621a      	str	r2, [r3, #32]
 8004448:	4ba4      	ldr	r3, [pc, #656]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800444a:	6a1a      	ldr	r2, [r3, #32]
 800444c:	4ba3      	ldr	r3, [pc, #652]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800444e:	2104      	movs	r1, #4
 8004450:	438a      	bics	r2, r1
 8004452:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d014      	beq.n	8004486 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800445c:	f7ff fbbe 	bl	8003bdc <HAL_GetTick>
 8004460:	0003      	movs	r3, r0
 8004462:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004464:	e009      	b.n	800447a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004466:	f7ff fbb9 	bl	8003bdc <HAL_GetTick>
 800446a:	0002      	movs	r2, r0
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	4a9b      	ldr	r2, [pc, #620]	; (80046e0 <HAL_RCC_OscConfig+0x624>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e12b      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800447a:	4b98      	ldr	r3, [pc, #608]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	2202      	movs	r2, #2
 8004480:	4013      	ands	r3, r2
 8004482:	d0f0      	beq.n	8004466 <HAL_RCC_OscConfig+0x3aa>
 8004484:	e013      	b.n	80044ae <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004486:	f7ff fba9 	bl	8003bdc <HAL_GetTick>
 800448a:	0003      	movs	r3, r0
 800448c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800448e:	e009      	b.n	80044a4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004490:	f7ff fba4 	bl	8003bdc <HAL_GetTick>
 8004494:	0002      	movs	r2, r0
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	4a91      	ldr	r2, [pc, #580]	; (80046e0 <HAL_RCC_OscConfig+0x624>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d901      	bls.n	80044a4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e116      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044a4:	4b8d      	ldr	r3, [pc, #564]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	2202      	movs	r2, #2
 80044aa:	4013      	ands	r3, r2
 80044ac:	d1f0      	bne.n	8004490 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044ae:	231f      	movs	r3, #31
 80044b0:	18fb      	adds	r3, r7, r3
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d105      	bne.n	80044c4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044b8:	4b88      	ldr	r3, [pc, #544]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044ba:	69da      	ldr	r2, [r3, #28]
 80044bc:	4b87      	ldr	r3, [pc, #540]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044be:	4989      	ldr	r1, [pc, #548]	; (80046e4 <HAL_RCC_OscConfig+0x628>)
 80044c0:	400a      	ands	r2, r1
 80044c2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2210      	movs	r2, #16
 80044ca:	4013      	ands	r3, r2
 80044cc:	d063      	beq.n	8004596 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d12a      	bne.n	800452c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80044d6:	4b81      	ldr	r3, [pc, #516]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044da:	4b80      	ldr	r3, [pc, #512]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044dc:	2104      	movs	r1, #4
 80044de:	430a      	orrs	r2, r1
 80044e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80044e2:	4b7e      	ldr	r3, [pc, #504]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044e6:	4b7d      	ldr	r3, [pc, #500]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80044e8:	2101      	movs	r1, #1
 80044ea:	430a      	orrs	r2, r1
 80044ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ee:	f7ff fb75 	bl	8003bdc <HAL_GetTick>
 80044f2:	0003      	movs	r3, r0
 80044f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80044f8:	f7ff fb70 	bl	8003bdc <HAL_GetTick>
 80044fc:	0002      	movs	r2, r0
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e0e3      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800450a:	4b74      	ldr	r3, [pc, #464]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800450c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450e:	2202      	movs	r2, #2
 8004510:	4013      	ands	r3, r2
 8004512:	d0f1      	beq.n	80044f8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004514:	4b71      	ldr	r3, [pc, #452]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004518:	22f8      	movs	r2, #248	; 0xf8
 800451a:	4393      	bics	r3, r2
 800451c:	0019      	movs	r1, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	00da      	lsls	r2, r3, #3
 8004524:	4b6d      	ldr	r3, [pc, #436]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004526:	430a      	orrs	r2, r1
 8004528:	635a      	str	r2, [r3, #52]	; 0x34
 800452a:	e034      	b.n	8004596 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	3305      	adds	r3, #5
 8004532:	d111      	bne.n	8004558 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004534:	4b69      	ldr	r3, [pc, #420]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004536:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004538:	4b68      	ldr	r3, [pc, #416]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800453a:	2104      	movs	r1, #4
 800453c:	438a      	bics	r2, r1
 800453e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004540:	4b66      	ldr	r3, [pc, #408]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004544:	22f8      	movs	r2, #248	; 0xf8
 8004546:	4393      	bics	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	00da      	lsls	r2, r3, #3
 8004550:	4b62      	ldr	r3, [pc, #392]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004552:	430a      	orrs	r2, r1
 8004554:	635a      	str	r2, [r3, #52]	; 0x34
 8004556:	e01e      	b.n	8004596 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004558:	4b60      	ldr	r3, [pc, #384]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800455a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800455c:	4b5f      	ldr	r3, [pc, #380]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800455e:	2104      	movs	r1, #4
 8004560:	430a      	orrs	r2, r1
 8004562:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004564:	4b5d      	ldr	r3, [pc, #372]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004566:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004568:	4b5c      	ldr	r3, [pc, #368]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800456a:	2101      	movs	r1, #1
 800456c:	438a      	bics	r2, r1
 800456e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004570:	f7ff fb34 	bl	8003bdc <HAL_GetTick>
 8004574:	0003      	movs	r3, r0
 8004576:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004578:	e008      	b.n	800458c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800457a:	f7ff fb2f 	bl	8003bdc <HAL_GetTick>
 800457e:	0002      	movs	r2, r0
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e0a2      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800458c:	4b53      	ldr	r3, [pc, #332]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800458e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004590:	2202      	movs	r2, #2
 8004592:	4013      	ands	r3, r2
 8004594:	d1f1      	bne.n	800457a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d100      	bne.n	80045a0 <HAL_RCC_OscConfig+0x4e4>
 800459e:	e097      	b.n	80046d0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045a0:	4b4e      	ldr	r3, [pc, #312]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	220c      	movs	r2, #12
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	d100      	bne.n	80045ae <HAL_RCC_OscConfig+0x4f2>
 80045ac:	e06b      	b.n	8004686 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d14c      	bne.n	8004650 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b6:	4b49      	ldr	r3, [pc, #292]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	4b48      	ldr	r3, [pc, #288]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80045bc:	494a      	ldr	r1, [pc, #296]	; (80046e8 <HAL_RCC_OscConfig+0x62c>)
 80045be:	400a      	ands	r2, r1
 80045c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c2:	f7ff fb0b 	bl	8003bdc <HAL_GetTick>
 80045c6:	0003      	movs	r3, r0
 80045c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045ca:	e008      	b.n	80045de <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045cc:	f7ff fb06 	bl	8003bdc <HAL_GetTick>
 80045d0:	0002      	movs	r2, r0
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d901      	bls.n	80045de <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e079      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045de:	4b3f      	ldr	r3, [pc, #252]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	2380      	movs	r3, #128	; 0x80
 80045e4:	049b      	lsls	r3, r3, #18
 80045e6:	4013      	ands	r3, r2
 80045e8:	d1f0      	bne.n	80045cc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045ea:	4b3c      	ldr	r3, [pc, #240]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80045ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ee:	220f      	movs	r2, #15
 80045f0:	4393      	bics	r3, r2
 80045f2:	0019      	movs	r1, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045f8:	4b38      	ldr	r3, [pc, #224]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 80045fa:	430a      	orrs	r2, r1
 80045fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80045fe:	4b37      	ldr	r3, [pc, #220]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	4a3a      	ldr	r2, [pc, #232]	; (80046ec <HAL_RCC_OscConfig+0x630>)
 8004604:	4013      	ands	r3, r2
 8004606:	0019      	movs	r1, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	431a      	orrs	r2, r3
 8004612:	4b32      	ldr	r3, [pc, #200]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004614:	430a      	orrs	r2, r1
 8004616:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004618:	4b30      	ldr	r3, [pc, #192]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	4b2f      	ldr	r3, [pc, #188]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800461e:	2180      	movs	r1, #128	; 0x80
 8004620:	0449      	lsls	r1, r1, #17
 8004622:	430a      	orrs	r2, r1
 8004624:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004626:	f7ff fad9 	bl	8003bdc <HAL_GetTick>
 800462a:	0003      	movs	r3, r0
 800462c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004630:	f7ff fad4 	bl	8003bdc <HAL_GetTick>
 8004634:	0002      	movs	r2, r0
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e047      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004642:	4b26      	ldr	r3, [pc, #152]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	2380      	movs	r3, #128	; 0x80
 8004648:	049b      	lsls	r3, r3, #18
 800464a:	4013      	ands	r3, r2
 800464c:	d0f0      	beq.n	8004630 <HAL_RCC_OscConfig+0x574>
 800464e:	e03f      	b.n	80046d0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004650:	4b22      	ldr	r3, [pc, #136]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	4b21      	ldr	r3, [pc, #132]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004656:	4924      	ldr	r1, [pc, #144]	; (80046e8 <HAL_RCC_OscConfig+0x62c>)
 8004658:	400a      	ands	r2, r1
 800465a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7ff fabe 	bl	8003bdc <HAL_GetTick>
 8004660:	0003      	movs	r3, r0
 8004662:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004666:	f7ff fab9 	bl	8003bdc <HAL_GetTick>
 800466a:	0002      	movs	r2, r0
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e02c      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004678:	4b18      	ldr	r3, [pc, #96]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	2380      	movs	r3, #128	; 0x80
 800467e:	049b      	lsls	r3, r3, #18
 8004680:	4013      	ands	r3, r2
 8004682:	d1f0      	bne.n	8004666 <HAL_RCC_OscConfig+0x5aa>
 8004684:	e024      	b.n	80046d0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d101      	bne.n	8004692 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e01f      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004692:	4b12      	ldr	r3, [pc, #72]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004698:	4b10      	ldr	r3, [pc, #64]	; (80046dc <HAL_RCC_OscConfig+0x620>)
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	2380      	movs	r3, #128	; 0x80
 80046a2:	025b      	lsls	r3, r3, #9
 80046a4:	401a      	ands	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d10e      	bne.n	80046cc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	220f      	movs	r2, #15
 80046b2:	401a      	ands	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d107      	bne.n	80046cc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	23f0      	movs	r3, #240	; 0xf0
 80046c0:	039b      	lsls	r3, r3, #14
 80046c2:	401a      	ands	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d001      	beq.n	80046d0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	0018      	movs	r0, r3
 80046d4:	46bd      	mov	sp, r7
 80046d6:	b008      	add	sp, #32
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	46c0      	nop			; (mov r8, r8)
 80046dc:	40021000 	.word	0x40021000
 80046e0:	00001388 	.word	0x00001388
 80046e4:	efffffff 	.word	0xefffffff
 80046e8:	feffffff 	.word	0xfeffffff
 80046ec:	ffc2ffff 	.word	0xffc2ffff

080046f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e0b3      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004704:	4b5b      	ldr	r3, [pc, #364]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2201      	movs	r2, #1
 800470a:	4013      	ands	r3, r2
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d911      	bls.n	8004736 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004712:	4b58      	ldr	r3, [pc, #352]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2201      	movs	r2, #1
 8004718:	4393      	bics	r3, r2
 800471a:	0019      	movs	r1, r3
 800471c:	4b55      	ldr	r3, [pc, #340]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	430a      	orrs	r2, r1
 8004722:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004724:	4b53      	ldr	r3, [pc, #332]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2201      	movs	r2, #1
 800472a:	4013      	ands	r3, r2
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d001      	beq.n	8004736 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e09a      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2202      	movs	r2, #2
 800473c:	4013      	ands	r3, r2
 800473e:	d015      	beq.n	800476c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2204      	movs	r2, #4
 8004746:	4013      	ands	r3, r2
 8004748:	d006      	beq.n	8004758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800474a:	4b4b      	ldr	r3, [pc, #300]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	4b4a      	ldr	r3, [pc, #296]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004750:	21e0      	movs	r1, #224	; 0xe0
 8004752:	00c9      	lsls	r1, r1, #3
 8004754:	430a      	orrs	r2, r1
 8004756:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004758:	4b47      	ldr	r3, [pc, #284]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	22f0      	movs	r2, #240	; 0xf0
 800475e:	4393      	bics	r3, r2
 8004760:	0019      	movs	r1, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689a      	ldr	r2, [r3, #8]
 8004766:	4b44      	ldr	r3, [pc, #272]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004768:	430a      	orrs	r2, r1
 800476a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2201      	movs	r2, #1
 8004772:	4013      	ands	r3, r2
 8004774:	d040      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d107      	bne.n	800478e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477e:	4b3e      	ldr	r3, [pc, #248]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	2380      	movs	r3, #128	; 0x80
 8004784:	029b      	lsls	r3, r3, #10
 8004786:	4013      	ands	r3, r2
 8004788:	d114      	bne.n	80047b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e06e      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d107      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004796:	4b38      	ldr	r3, [pc, #224]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	2380      	movs	r3, #128	; 0x80
 800479c:	049b      	lsls	r3, r3, #18
 800479e:	4013      	ands	r3, r2
 80047a0:	d108      	bne.n	80047b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e062      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a6:	4b34      	ldr	r3, [pc, #208]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2202      	movs	r2, #2
 80047ac:	4013      	ands	r3, r2
 80047ae:	d101      	bne.n	80047b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e05b      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047b4:	4b30      	ldr	r3, [pc, #192]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2203      	movs	r2, #3
 80047ba:	4393      	bics	r3, r2
 80047bc:	0019      	movs	r1, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	4b2d      	ldr	r3, [pc, #180]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 80047c4:	430a      	orrs	r2, r1
 80047c6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c8:	f7ff fa08 	bl	8003bdc <HAL_GetTick>
 80047cc:	0003      	movs	r3, r0
 80047ce:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d0:	e009      	b.n	80047e6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d2:	f7ff fa03 	bl	8003bdc <HAL_GetTick>
 80047d6:	0002      	movs	r2, r0
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	4a27      	ldr	r2, [pc, #156]	; (800487c <HAL_RCC_ClockConfig+0x18c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e042      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e6:	4b24      	ldr	r3, [pc, #144]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	220c      	movs	r2, #12
 80047ec:	401a      	ands	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d1ec      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047f8:	4b1e      	ldr	r3, [pc, #120]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2201      	movs	r2, #1
 80047fe:	4013      	ands	r3, r2
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	429a      	cmp	r2, r3
 8004804:	d211      	bcs.n	800482a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004806:	4b1b      	ldr	r3, [pc, #108]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2201      	movs	r2, #1
 800480c:	4393      	bics	r3, r2
 800480e:	0019      	movs	r1, r3
 8004810:	4b18      	ldr	r3, [pc, #96]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004818:	4b16      	ldr	r3, [pc, #88]	; (8004874 <HAL_RCC_ClockConfig+0x184>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2201      	movs	r2, #1
 800481e:	4013      	ands	r3, r2
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	429a      	cmp	r2, r3
 8004824:	d001      	beq.n	800482a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e020      	b.n	800486c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2204      	movs	r2, #4
 8004830:	4013      	ands	r3, r2
 8004832:	d009      	beq.n	8004848 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004834:	4b10      	ldr	r3, [pc, #64]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	4a11      	ldr	r2, [pc, #68]	; (8004880 <HAL_RCC_ClockConfig+0x190>)
 800483a:	4013      	ands	r3, r2
 800483c:	0019      	movs	r1, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	4b0d      	ldr	r3, [pc, #52]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004844:	430a      	orrs	r2, r1
 8004846:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004848:	f000 f820 	bl	800488c <HAL_RCC_GetSysClockFreq>
 800484c:	0001      	movs	r1, r0
 800484e:	4b0a      	ldr	r3, [pc, #40]	; (8004878 <HAL_RCC_ClockConfig+0x188>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	091b      	lsrs	r3, r3, #4
 8004854:	220f      	movs	r2, #15
 8004856:	4013      	ands	r3, r2
 8004858:	4a0a      	ldr	r2, [pc, #40]	; (8004884 <HAL_RCC_ClockConfig+0x194>)
 800485a:	5cd3      	ldrb	r3, [r2, r3]
 800485c:	000a      	movs	r2, r1
 800485e:	40da      	lsrs	r2, r3
 8004860:	4b09      	ldr	r3, [pc, #36]	; (8004888 <HAL_RCC_ClockConfig+0x198>)
 8004862:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004864:	2003      	movs	r0, #3
 8004866:	f7ff f973 	bl	8003b50 <HAL_InitTick>
  
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	0018      	movs	r0, r3
 800486e:	46bd      	mov	sp, r7
 8004870:	b004      	add	sp, #16
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40022000 	.word	0x40022000
 8004878:	40021000 	.word	0x40021000
 800487c:	00001388 	.word	0x00001388
 8004880:	fffff8ff 	.word	0xfffff8ff
 8004884:	0800923c 	.word	0x0800923c
 8004888:	20000000 	.word	0x20000000

0800488c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800488c:	b590      	push	{r4, r7, lr}
 800488e:	b08f      	sub	sp, #60	; 0x3c
 8004890:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004892:	2314      	movs	r3, #20
 8004894:	18fb      	adds	r3, r7, r3
 8004896:	4a2b      	ldr	r2, [pc, #172]	; (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004898:	ca13      	ldmia	r2!, {r0, r1, r4}
 800489a:	c313      	stmia	r3!, {r0, r1, r4}
 800489c:	6812      	ldr	r2, [r2, #0]
 800489e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80048a0:	1d3b      	adds	r3, r7, #4
 80048a2:	4a29      	ldr	r2, [pc, #164]	; (8004948 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80048a6:	c313      	stmia	r3!, {r0, r1, r4}
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048b0:	2300      	movs	r3, #0
 80048b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80048b4:	2300      	movs	r3, #0
 80048b6:	637b      	str	r3, [r7, #52]	; 0x34
 80048b8:	2300      	movs	r3, #0
 80048ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80048c0:	4b22      	ldr	r3, [pc, #136]	; (800494c <HAL_RCC_GetSysClockFreq+0xc0>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c8:	220c      	movs	r2, #12
 80048ca:	4013      	ands	r3, r2
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d002      	beq.n	80048d6 <HAL_RCC_GetSysClockFreq+0x4a>
 80048d0:	2b08      	cmp	r3, #8
 80048d2:	d003      	beq.n	80048dc <HAL_RCC_GetSysClockFreq+0x50>
 80048d4:	e02d      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048d6:	4b1e      	ldr	r3, [pc, #120]	; (8004950 <HAL_RCC_GetSysClockFreq+0xc4>)
 80048d8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80048da:	e02d      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80048dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048de:	0c9b      	lsrs	r3, r3, #18
 80048e0:	220f      	movs	r2, #15
 80048e2:	4013      	ands	r3, r2
 80048e4:	2214      	movs	r2, #20
 80048e6:	18ba      	adds	r2, r7, r2
 80048e8:	5cd3      	ldrb	r3, [r2, r3]
 80048ea:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80048ec:	4b17      	ldr	r3, [pc, #92]	; (800494c <HAL_RCC_GetSysClockFreq+0xc0>)
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	220f      	movs	r2, #15
 80048f2:	4013      	ands	r3, r2
 80048f4:	1d3a      	adds	r2, r7, #4
 80048f6:	5cd3      	ldrb	r3, [r2, r3]
 80048f8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80048fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048fc:	2380      	movs	r3, #128	; 0x80
 80048fe:	025b      	lsls	r3, r3, #9
 8004900:	4013      	ands	r3, r2
 8004902:	d009      	beq.n	8004918 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004904:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004906:	4812      	ldr	r0, [pc, #72]	; (8004950 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004908:	f7fb fc1a 	bl	8000140 <__udivsi3>
 800490c:	0003      	movs	r3, r0
 800490e:	001a      	movs	r2, r3
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	4353      	muls	r3, r2
 8004914:	637b      	str	r3, [r7, #52]	; 0x34
 8004916:	e009      	b.n	800492c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004918:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800491a:	000a      	movs	r2, r1
 800491c:	0152      	lsls	r2, r2, #5
 800491e:	1a52      	subs	r2, r2, r1
 8004920:	0193      	lsls	r3, r2, #6
 8004922:	1a9b      	subs	r3, r3, r2
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	185b      	adds	r3, r3, r1
 8004928:	021b      	lsls	r3, r3, #8
 800492a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800492c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800492e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004930:	e002      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004932:	4b07      	ldr	r3, [pc, #28]	; (8004950 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004934:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004936:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800493a:	0018      	movs	r0, r3
 800493c:	46bd      	mov	sp, r7
 800493e:	b00f      	add	sp, #60	; 0x3c
 8004940:	bd90      	pop	{r4, r7, pc}
 8004942:	46c0      	nop			; (mov r8, r8)
 8004944:	0800911c 	.word	0x0800911c
 8004948:	0800912c 	.word	0x0800912c
 800494c:	40021000 	.word	0x40021000
 8004950:	007a1200 	.word	0x007a1200

08004954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004958:	4b02      	ldr	r3, [pc, #8]	; (8004964 <HAL_RCC_GetHCLKFreq+0x10>)
 800495a:	681b      	ldr	r3, [r3, #0]
}
 800495c:	0018      	movs	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	20000000 	.word	0x20000000

08004968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800496c:	f7ff fff2 	bl	8004954 <HAL_RCC_GetHCLKFreq>
 8004970:	0001      	movs	r1, r0
 8004972:	4b06      	ldr	r3, [pc, #24]	; (800498c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	0a1b      	lsrs	r3, r3, #8
 8004978:	2207      	movs	r2, #7
 800497a:	4013      	ands	r3, r2
 800497c:	4a04      	ldr	r2, [pc, #16]	; (8004990 <HAL_RCC_GetPCLK1Freq+0x28>)
 800497e:	5cd3      	ldrb	r3, [r2, r3]
 8004980:	40d9      	lsrs	r1, r3
 8004982:	000b      	movs	r3, r1
}    
 8004984:	0018      	movs	r0, r3
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	40021000 	.word	0x40021000
 8004990:	0800924c 	.word	0x0800924c

08004994 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	2380      	movs	r3, #128	; 0x80
 80049aa:	025b      	lsls	r3, r3, #9
 80049ac:	4013      	ands	r3, r2
 80049ae:	d100      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80049b0:	e08e      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80049b2:	2017      	movs	r0, #23
 80049b4:	183b      	adds	r3, r7, r0
 80049b6:	2200      	movs	r2, #0
 80049b8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ba:	4b5f      	ldr	r3, [pc, #380]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049bc:	69da      	ldr	r2, [r3, #28]
 80049be:	2380      	movs	r3, #128	; 0x80
 80049c0:	055b      	lsls	r3, r3, #21
 80049c2:	4013      	ands	r3, r2
 80049c4:	d110      	bne.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80049c6:	4b5c      	ldr	r3, [pc, #368]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049c8:	69da      	ldr	r2, [r3, #28]
 80049ca:	4b5b      	ldr	r3, [pc, #364]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049cc:	2180      	movs	r1, #128	; 0x80
 80049ce:	0549      	lsls	r1, r1, #21
 80049d0:	430a      	orrs	r2, r1
 80049d2:	61da      	str	r2, [r3, #28]
 80049d4:	4b58      	ldr	r3, [pc, #352]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049d6:	69da      	ldr	r2, [r3, #28]
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	055b      	lsls	r3, r3, #21
 80049dc:	4013      	ands	r3, r2
 80049de:	60bb      	str	r3, [r7, #8]
 80049e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049e2:	183b      	adds	r3, r7, r0
 80049e4:	2201      	movs	r2, #1
 80049e6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e8:	4b54      	ldr	r3, [pc, #336]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	2380      	movs	r3, #128	; 0x80
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	4013      	ands	r3, r2
 80049f2:	d11a      	bne.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049f4:	4b51      	ldr	r3, [pc, #324]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	4b50      	ldr	r3, [pc, #320]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80049fa:	2180      	movs	r1, #128	; 0x80
 80049fc:	0049      	lsls	r1, r1, #1
 80049fe:	430a      	orrs	r2, r1
 8004a00:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a02:	f7ff f8eb 	bl	8003bdc <HAL_GetTick>
 8004a06:	0003      	movs	r3, r0
 8004a08:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a0a:	e008      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a0c:	f7ff f8e6 	bl	8003bdc <HAL_GetTick>
 8004a10:	0002      	movs	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b64      	cmp	r3, #100	; 0x64
 8004a18:	d901      	bls.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e087      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1e:	4b47      	ldr	r3, [pc, #284]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	2380      	movs	r3, #128	; 0x80
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	4013      	ands	r3, r2
 8004a28:	d0f0      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a2a:	4b43      	ldr	r3, [pc, #268]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a2c:	6a1a      	ldr	r2, [r3, #32]
 8004a2e:	23c0      	movs	r3, #192	; 0xc0
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4013      	ands	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d034      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	23c0      	movs	r3, #192	; 0xc0
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4013      	ands	r3, r2
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d02c      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a4c:	4b3a      	ldr	r3, [pc, #232]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	4a3b      	ldr	r2, [pc, #236]	; (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a52:	4013      	ands	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a56:	4b38      	ldr	r3, [pc, #224]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a58:	6a1a      	ldr	r2, [r3, #32]
 8004a5a:	4b37      	ldr	r3, [pc, #220]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a5c:	2180      	movs	r1, #128	; 0x80
 8004a5e:	0249      	lsls	r1, r1, #9
 8004a60:	430a      	orrs	r2, r1
 8004a62:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a64:	4b34      	ldr	r3, [pc, #208]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a66:	6a1a      	ldr	r2, [r3, #32]
 8004a68:	4b33      	ldr	r3, [pc, #204]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a6a:	4936      	ldr	r1, [pc, #216]	; (8004b44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004a6c:	400a      	ands	r2, r1
 8004a6e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a70:	4b31      	ldr	r3, [pc, #196]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d013      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7e:	f7ff f8ad 	bl	8003bdc <HAL_GetTick>
 8004a82:	0003      	movs	r3, r0
 8004a84:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a86:	e009      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a88:	f7ff f8a8 	bl	8003bdc <HAL_GetTick>
 8004a8c:	0002      	movs	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	4a2d      	ldr	r2, [pc, #180]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e048      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9c:	4b26      	ldr	r3, [pc, #152]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d0f0      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aa6:	4b24      	ldr	r3, [pc, #144]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	4a25      	ldr	r2, [pc, #148]	; (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004aac:	4013      	ands	r3, r2
 8004aae:	0019      	movs	r1, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004aba:	2317      	movs	r3, #23
 8004abc:	18fb      	adds	r3, r7, r3
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d105      	bne.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ac4:	4b1c      	ldr	r3, [pc, #112]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004ac6:	69da      	ldr	r2, [r3, #28]
 8004ac8:	4b1b      	ldr	r3, [pc, #108]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004aca:	4920      	ldr	r1, [pc, #128]	; (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004acc:	400a      	ands	r2, r1
 8004ace:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d009      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ada:	4b17      	ldr	r3, [pc, #92]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ade:	2203      	movs	r2, #3
 8004ae0:	4393      	bics	r3, r2
 8004ae2:	0019      	movs	r1, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	4b13      	ldr	r3, [pc, #76]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004aea:	430a      	orrs	r2, r1
 8004aec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2220      	movs	r2, #32
 8004af4:	4013      	ands	r3, r2
 8004af6:	d009      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004af8:	4b0f      	ldr	r3, [pc, #60]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afc:	2210      	movs	r2, #16
 8004afe:	4393      	bics	r3, r2
 8004b00:	0019      	movs	r1, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	4b0c      	ldr	r3, [pc, #48]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	4013      	ands	r3, r2
 8004b16:	d009      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b18:	4b07      	ldr	r3, [pc, #28]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1c:	2240      	movs	r2, #64	; 0x40
 8004b1e:	4393      	bics	r3, r2
 8004b20:	0019      	movs	r1, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	4b04      	ldr	r3, [pc, #16]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	0018      	movs	r0, r3
 8004b30:	46bd      	mov	sp, r7
 8004b32:	b006      	add	sp, #24
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	40007000 	.word	0x40007000
 8004b40:	fffffcff 	.word	0xfffffcff
 8004b44:	fffeffff 	.word	0xfffeffff
 8004b48:	00001388 	.word	0x00001388
 8004b4c:	efffffff 	.word	0xefffffff

08004b50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e0a8      	b.n	8004cb4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d109      	bne.n	8004b7e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	2382      	movs	r3, #130	; 0x82
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d009      	beq.n	8004b8a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	61da      	str	r2, [r3, #28]
 8004b7c:	e005      	b.n	8004b8a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	225d      	movs	r2, #93	; 0x5d
 8004b94:	5c9b      	ldrb	r3, [r3, r2]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d107      	bne.n	8004bac <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	225c      	movs	r2, #92	; 0x5c
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f7fe fe1e 	bl	80037e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	225d      	movs	r2, #93	; 0x5d
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2140      	movs	r1, #64	; 0x40
 8004bc0:	438a      	bics	r2, r1
 8004bc2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	23e0      	movs	r3, #224	; 0xe0
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d902      	bls.n	8004bd6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	e002      	b.n	8004bdc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	015b      	lsls	r3, r3, #5
 8004bda:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	23f0      	movs	r3, #240	; 0xf0
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d008      	beq.n	8004bfa <HAL_SPI_Init+0xaa>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	23e0      	movs	r3, #224	; 0xe0
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d002      	beq.n	8004bfa <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	2382      	movs	r3, #130	; 0x82
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	401a      	ands	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6899      	ldr	r1, [r3, #8]
 8004c08:	2384      	movs	r3, #132	; 0x84
 8004c0a:	021b      	lsls	r3, r3, #8
 8004c0c:	400b      	ands	r3, r1
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	2102      	movs	r1, #2
 8004c16:	400b      	ands	r3, r1
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	2101      	movs	r1, #1
 8004c20:	400b      	ands	r3, r1
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6999      	ldr	r1, [r3, #24]
 8004c28:	2380      	movs	r3, #128	; 0x80
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	400b      	ands	r3, r1
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	2138      	movs	r1, #56	; 0x38
 8004c36:	400b      	ands	r3, r1
 8004c38:	431a      	orrs	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	2180      	movs	r1, #128	; 0x80
 8004c40:	400b      	ands	r3, r1
 8004c42:	431a      	orrs	r2, r3
 8004c44:	0011      	movs	r1, r2
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c4a:	2380      	movs	r3, #128	; 0x80
 8004c4c:	019b      	lsls	r3, r3, #6
 8004c4e:	401a      	ands	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	0c1b      	lsrs	r3, r3, #16
 8004c5e:	2204      	movs	r2, #4
 8004c60:	401a      	ands	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	2110      	movs	r1, #16
 8004c68:	400b      	ands	r3, r1
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c70:	2108      	movs	r1, #8
 8004c72:	400b      	ands	r3, r1
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68d9      	ldr	r1, [r3, #12]
 8004c7a:	23f0      	movs	r3, #240	; 0xf0
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	400b      	ands	r3, r1
 8004c80:	431a      	orrs	r2, r3
 8004c82:	0011      	movs	r1, r2
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	2380      	movs	r3, #128	; 0x80
 8004c88:	015b      	lsls	r3, r3, #5
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	69da      	ldr	r2, [r3, #28]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4907      	ldr	r1, [pc, #28]	; (8004cbc <HAL_SPI_Init+0x16c>)
 8004ca0:	400a      	ands	r2, r1
 8004ca2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	225d      	movs	r2, #93	; 0x5d
 8004cae:	2101      	movs	r1, #1
 8004cb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	b004      	add	sp, #16
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	fffff7ff 	.word	0xfffff7ff

08004cc0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	603b      	str	r3, [r7, #0]
 8004ccc:	1dbb      	adds	r3, r7, #6
 8004cce:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cd0:	231f      	movs	r3, #31
 8004cd2:	18fb      	adds	r3, r7, r3
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	225c      	movs	r2, #92	; 0x5c
 8004cdc:	5c9b      	ldrb	r3, [r3, r2]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d101      	bne.n	8004ce6 <HAL_SPI_Transmit+0x26>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e140      	b.n	8004f68 <HAL_SPI_Transmit+0x2a8>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	225c      	movs	r2, #92	; 0x5c
 8004cea:	2101      	movs	r1, #1
 8004cec:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cee:	f7fe ff75 	bl	8003bdc <HAL_GetTick>
 8004cf2:	0003      	movs	r3, r0
 8004cf4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004cf6:	2316      	movs	r3, #22
 8004cf8:	18fb      	adds	r3, r7, r3
 8004cfa:	1dba      	adds	r2, r7, #6
 8004cfc:	8812      	ldrh	r2, [r2, #0]
 8004cfe:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	225d      	movs	r2, #93	; 0x5d
 8004d04:	5c9b      	ldrb	r3, [r3, r2]
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d004      	beq.n	8004d16 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004d0c:	231f      	movs	r3, #31
 8004d0e:	18fb      	adds	r3, r7, r3
 8004d10:	2202      	movs	r2, #2
 8004d12:	701a      	strb	r2, [r3, #0]
    goto error;
 8004d14:	e11d      	b.n	8004f52 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <HAL_SPI_Transmit+0x64>
 8004d1c:	1dbb      	adds	r3, r7, #6
 8004d1e:	881b      	ldrh	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d104      	bne.n	8004d2e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004d24:	231f      	movs	r3, #31
 8004d26:	18fb      	adds	r3, r7, r3
 8004d28:	2201      	movs	r2, #1
 8004d2a:	701a      	strb	r2, [r3, #0]
    goto error;
 8004d2c:	e111      	b.n	8004f52 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	225d      	movs	r2, #93	; 0x5d
 8004d32:	2103      	movs	r1, #3
 8004d34:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	1dba      	adds	r2, r7, #6
 8004d46:	8812      	ldrh	r2, [r2, #0]
 8004d48:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	1dba      	adds	r2, r7, #6
 8004d4e:	8812      	ldrh	r2, [r2, #0]
 8004d50:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2244      	movs	r2, #68	; 0x44
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2246      	movs	r2, #70	; 0x46
 8004d64:	2100      	movs	r1, #0
 8004d66:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	2380      	movs	r3, #128	; 0x80
 8004d7a:	021b      	lsls	r3, r3, #8
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d110      	bne.n	8004da2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2140      	movs	r1, #64	; 0x40
 8004d8c:	438a      	bics	r2, r1
 8004d8e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2180      	movs	r1, #128	; 0x80
 8004d9c:	01c9      	lsls	r1, r1, #7
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2240      	movs	r2, #64	; 0x40
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b40      	cmp	r3, #64	; 0x40
 8004dae:	d007      	beq.n	8004dc0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2140      	movs	r1, #64	; 0x40
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	68da      	ldr	r2, [r3, #12]
 8004dc4:	23e0      	movs	r3, #224	; 0xe0
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d94e      	bls.n	8004e6a <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d004      	beq.n	8004dde <HAL_SPI_Transmit+0x11e>
 8004dd4:	2316      	movs	r3, #22
 8004dd6:	18fb      	adds	r3, r7, r3
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d13f      	bne.n	8004e5e <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de2:	881a      	ldrh	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dee:	1c9a      	adds	r2, r3, #2
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e02:	e02c      	b.n	8004e5e <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d112      	bne.n	8004e38 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e16:	881a      	ldrh	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e22:	1c9a      	adds	r2, r3, #2
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	b29a      	uxth	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e36:	e012      	b.n	8004e5e <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e38:	f7fe fed0 	bl	8003bdc <HAL_GetTick>
 8004e3c:	0002      	movs	r2, r0
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d802      	bhi.n	8004e4e <HAL_SPI_Transmit+0x18e>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	d102      	bne.n	8004e54 <HAL_SPI_Transmit+0x194>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d104      	bne.n	8004e5e <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8004e54:	231f      	movs	r3, #31
 8004e56:	18fb      	adds	r3, r7, r3
 8004e58:	2203      	movs	r2, #3
 8004e5a:	701a      	strb	r2, [r3, #0]
          goto error;
 8004e5c:	e079      	b.n	8004f52 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1cd      	bne.n	8004e04 <HAL_SPI_Transmit+0x144>
 8004e68:	e04f      	b.n	8004f0a <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d004      	beq.n	8004e7c <HAL_SPI_Transmit+0x1bc>
 8004e72:	2316      	movs	r3, #22
 8004e74:	18fb      	adds	r3, r7, r3
 8004e76:	881b      	ldrh	r3, [r3, #0]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d141      	bne.n	8004f00 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	330c      	adds	r3, #12
 8004e86:	7812      	ldrb	r2, [r2, #0]
 8004e88:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8e:	1c5a      	adds	r2, r3, #1
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8004ea2:	e02d      	b.n	8004f00 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	4013      	ands	r3, r2
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d113      	bne.n	8004eda <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	330c      	adds	r3, #12
 8004ebc:	7812      	ldrb	r2, [r2, #0]
 8004ebe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	1c5a      	adds	r2, r3, #1
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ed8:	e012      	b.n	8004f00 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eda:	f7fe fe7f 	bl	8003bdc <HAL_GetTick>
 8004ede:	0002      	movs	r2, r0
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d802      	bhi.n	8004ef0 <HAL_SPI_Transmit+0x230>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	3301      	adds	r3, #1
 8004eee:	d102      	bne.n	8004ef6 <HAL_SPI_Transmit+0x236>
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d104      	bne.n	8004f00 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8004ef6:	231f      	movs	r3, #31
 8004ef8:	18fb      	adds	r3, r7, r3
 8004efa:	2203      	movs	r2, #3
 8004efc:	701a      	strb	r2, [r3, #0]
          goto error;
 8004efe:	e028      	b.n	8004f52 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1cc      	bne.n	8004ea4 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	6839      	ldr	r1, [r7, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	0018      	movs	r0, r3
 8004f12:	f000 fcd9 	bl	80058c8 <SPI_EndRxTxTransaction>
 8004f16:	1e03      	subs	r3, r0, #0
 8004f18:	d002      	beq.n	8004f20 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10a      	bne.n	8004f3e <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f28:	2300      	movs	r3, #0
 8004f2a:	613b      	str	r3, [r7, #16]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	613b      	str	r3, [r7, #16]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	613b      	str	r3, [r7, #16]
 8004f3c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d004      	beq.n	8004f50 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8004f46:	231f      	movs	r3, #31
 8004f48:	18fb      	adds	r3, r7, r3
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	701a      	strb	r2, [r3, #0]
 8004f4e:	e000      	b.n	8004f52 <HAL_SPI_Transmit+0x292>
  }

error:
 8004f50:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	225d      	movs	r2, #93	; 0x5d
 8004f56:	2101      	movs	r1, #1
 8004f58:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	225c      	movs	r2, #92	; 0x5c
 8004f5e:	2100      	movs	r1, #0
 8004f60:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004f62:	231f      	movs	r3, #31
 8004f64:	18fb      	adds	r3, r7, r3
 8004f66:	781b      	ldrb	r3, [r3, #0]
}
 8004f68:	0018      	movs	r0, r3
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	b008      	add	sp, #32
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f70:	b590      	push	{r4, r7, lr}
 8004f72:	b089      	sub	sp, #36	; 0x24
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	603b      	str	r3, [r7, #0]
 8004f7c:	1dbb      	adds	r3, r7, #6
 8004f7e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f80:	2317      	movs	r3, #23
 8004f82:	18fb      	adds	r3, r7, r3
 8004f84:	2200      	movs	r2, #0
 8004f86:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	2382      	movs	r3, #130	; 0x82
 8004f8e:	005b      	lsls	r3, r3, #1
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d113      	bne.n	8004fbc <HAL_SPI_Receive+0x4c>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10f      	bne.n	8004fbc <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	225d      	movs	r2, #93	; 0x5d
 8004fa0:	2104      	movs	r1, #4
 8004fa2:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004fa4:	1dbb      	adds	r3, r7, #6
 8004fa6:	881c      	ldrh	r4, [r3, #0]
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	68b9      	ldr	r1, [r7, #8]
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	0023      	movs	r3, r4
 8004fb4:	f000 f928 	bl	8005208 <HAL_SPI_TransmitReceive>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	e11c      	b.n	80051f6 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	225c      	movs	r2, #92	; 0x5c
 8004fc0:	5c9b      	ldrb	r3, [r3, r2]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d101      	bne.n	8004fca <HAL_SPI_Receive+0x5a>
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e115      	b.n	80051f6 <HAL_SPI_Receive+0x286>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	225c      	movs	r2, #92	; 0x5c
 8004fce:	2101      	movs	r1, #1
 8004fd0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fd2:	f7fe fe03 	bl	8003bdc <HAL_GetTick>
 8004fd6:	0003      	movs	r3, r0
 8004fd8:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	225d      	movs	r2, #93	; 0x5d
 8004fde:	5c9b      	ldrb	r3, [r3, r2]
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d004      	beq.n	8004ff0 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8004fe6:	2317      	movs	r3, #23
 8004fe8:	18fb      	adds	r3, r7, r3
 8004fea:	2202      	movs	r2, #2
 8004fec:	701a      	strb	r2, [r3, #0]
    goto error;
 8004fee:	e0f7      	b.n	80051e0 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_SPI_Receive+0x8e>
 8004ff6:	1dbb      	adds	r3, r7, #6
 8004ff8:	881b      	ldrh	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d104      	bne.n	8005008 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8004ffe:	2317      	movs	r3, #23
 8005000:	18fb      	adds	r3, r7, r3
 8005002:	2201      	movs	r2, #1
 8005004:	701a      	strb	r2, [r3, #0]
    goto error;
 8005006:	e0eb      	b.n	80051e0 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	225d      	movs	r2, #93	; 0x5d
 800500c:	2104      	movs	r1, #4
 800500e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1dba      	adds	r2, r7, #6
 8005020:	2144      	movs	r1, #68	; 0x44
 8005022:	8812      	ldrh	r2, [r2, #0]
 8005024:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	1dba      	adds	r2, r7, #6
 800502a:	2146      	movs	r1, #70	; 0x46
 800502c:	8812      	ldrh	r2, [r2, #0]
 800502e:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	68da      	ldr	r2, [r3, #12]
 8005052:	23e0      	movs	r3, #224	; 0xe0
 8005054:	00db      	lsls	r3, r3, #3
 8005056:	429a      	cmp	r2, r3
 8005058:	d908      	bls.n	800506c <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685a      	ldr	r2, [r3, #4]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4966      	ldr	r1, [pc, #408]	; (8005200 <HAL_SPI_Receive+0x290>)
 8005066:	400a      	ands	r2, r1
 8005068:	605a      	str	r2, [r3, #4]
 800506a:	e008      	b.n	800507e <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2180      	movs	r1, #128	; 0x80
 8005078:	0149      	lsls	r1, r1, #5
 800507a:	430a      	orrs	r2, r1
 800507c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689a      	ldr	r2, [r3, #8]
 8005082:	2380      	movs	r3, #128	; 0x80
 8005084:	021b      	lsls	r3, r3, #8
 8005086:	429a      	cmp	r2, r3
 8005088:	d10f      	bne.n	80050aa <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2140      	movs	r1, #64	; 0x40
 8005096:	438a      	bics	r2, r1
 8005098:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4957      	ldr	r1, [pc, #348]	; (8005204 <HAL_SPI_Receive+0x294>)
 80050a6:	400a      	ands	r2, r1
 80050a8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2240      	movs	r2, #64	; 0x40
 80050b2:	4013      	ands	r3, r2
 80050b4:	2b40      	cmp	r3, #64	; 0x40
 80050b6:	d007      	beq.n	80050c8 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2140      	movs	r1, #64	; 0x40
 80050c4:	430a      	orrs	r2, r1
 80050c6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	68da      	ldr	r2, [r3, #12]
 80050cc:	23e0      	movs	r3, #224	; 0xe0
 80050ce:	00db      	lsls	r3, r3, #3
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d900      	bls.n	80050d6 <HAL_SPI_Receive+0x166>
 80050d4:	e069      	b.n	80051aa <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80050d6:	e031      	b.n	800513c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	2201      	movs	r2, #1
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d117      	bne.n	8005116 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	330c      	adds	r3, #12
 80050ec:	001a      	movs	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	7812      	ldrb	r2, [r2, #0]
 80050f4:	b2d2      	uxtb	r2, r2
 80050f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2246      	movs	r2, #70	; 0x46
 8005106:	5a9b      	ldrh	r3, [r3, r2]
 8005108:	b29b      	uxth	r3, r3
 800510a:	3b01      	subs	r3, #1
 800510c:	b299      	uxth	r1, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2246      	movs	r2, #70	; 0x46
 8005112:	5299      	strh	r1, [r3, r2]
 8005114:	e012      	b.n	800513c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005116:	f7fe fd61 	bl	8003bdc <HAL_GetTick>
 800511a:	0002      	movs	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d802      	bhi.n	800512c <HAL_SPI_Receive+0x1bc>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	3301      	adds	r3, #1
 800512a:	d102      	bne.n	8005132 <HAL_SPI_Receive+0x1c2>
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d104      	bne.n	800513c <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8005132:	2317      	movs	r3, #23
 8005134:	18fb      	adds	r3, r7, r3
 8005136:	2203      	movs	r2, #3
 8005138:	701a      	strb	r2, [r3, #0]
          goto error;
 800513a:	e051      	b.n	80051e0 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2246      	movs	r2, #70	; 0x46
 8005140:	5a9b      	ldrh	r3, [r3, r2]
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1c7      	bne.n	80050d8 <HAL_SPI_Receive+0x168>
 8005148:	e035      	b.n	80051b6 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	2201      	movs	r2, #1
 8005152:	4013      	ands	r3, r2
 8005154:	2b01      	cmp	r3, #1
 8005156:	d115      	bne.n	8005184 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68da      	ldr	r2, [r3, #12]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	b292      	uxth	r2, r2
 8005164:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	1c9a      	adds	r2, r3, #2
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2246      	movs	r2, #70	; 0x46
 8005174:	5a9b      	ldrh	r3, [r3, r2]
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b01      	subs	r3, #1
 800517a:	b299      	uxth	r1, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2246      	movs	r2, #70	; 0x46
 8005180:	5299      	strh	r1, [r3, r2]
 8005182:	e012      	b.n	80051aa <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005184:	f7fe fd2a 	bl	8003bdc <HAL_GetTick>
 8005188:	0002      	movs	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	429a      	cmp	r2, r3
 8005192:	d802      	bhi.n	800519a <HAL_SPI_Receive+0x22a>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	3301      	adds	r3, #1
 8005198:	d102      	bne.n	80051a0 <HAL_SPI_Receive+0x230>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d104      	bne.n	80051aa <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 80051a0:	2317      	movs	r3, #23
 80051a2:	18fb      	adds	r3, r7, r3
 80051a4:	2203      	movs	r2, #3
 80051a6:	701a      	strb	r2, [r3, #0]
          goto error;
 80051a8:	e01a      	b.n	80051e0 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2246      	movs	r2, #70	; 0x46
 80051ae:	5a9b      	ldrh	r3, [r3, r2]
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1c9      	bne.n	800514a <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	6839      	ldr	r1, [r7, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	0018      	movs	r0, r3
 80051be:	f000 fb25 	bl	800580c <SPI_EndRxTransaction>
 80051c2:	1e03      	subs	r3, r0, #0
 80051c4:	d002      	beq.n	80051cc <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2220      	movs	r2, #32
 80051ca:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d004      	beq.n	80051de <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 80051d4:	2317      	movs	r3, #23
 80051d6:	18fb      	adds	r3, r7, r3
 80051d8:	2201      	movs	r2, #1
 80051da:	701a      	strb	r2, [r3, #0]
 80051dc:	e000      	b.n	80051e0 <HAL_SPI_Receive+0x270>
  }

error :
 80051de:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	225d      	movs	r2, #93	; 0x5d
 80051e4:	2101      	movs	r1, #1
 80051e6:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	225c      	movs	r2, #92	; 0x5c
 80051ec:	2100      	movs	r1, #0
 80051ee:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80051f0:	2317      	movs	r3, #23
 80051f2:	18fb      	adds	r3, r7, r3
 80051f4:	781b      	ldrb	r3, [r3, #0]
}
 80051f6:	0018      	movs	r0, r3
 80051f8:	46bd      	mov	sp, r7
 80051fa:	b007      	add	sp, #28
 80051fc:	bd90      	pop	{r4, r7, pc}
 80051fe:	46c0      	nop			; (mov r8, r8)
 8005200:	ffffefff 	.word	0xffffefff
 8005204:	ffffbfff 	.word	0xffffbfff

08005208 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b08a      	sub	sp, #40	; 0x28
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
 8005214:	001a      	movs	r2, r3
 8005216:	1cbb      	adds	r3, r7, #2
 8005218:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800521a:	2301      	movs	r3, #1
 800521c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800521e:	2323      	movs	r3, #35	; 0x23
 8005220:	18fb      	adds	r3, r7, r3
 8005222:	2200      	movs	r2, #0
 8005224:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	225c      	movs	r2, #92	; 0x5c
 800522a:	5c9b      	ldrb	r3, [r3, r2]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d101      	bne.n	8005234 <HAL_SPI_TransmitReceive+0x2c>
 8005230:	2302      	movs	r3, #2
 8005232:	e1b5      	b.n	80055a0 <HAL_SPI_TransmitReceive+0x398>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	225c      	movs	r2, #92	; 0x5c
 8005238:	2101      	movs	r1, #1
 800523a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800523c:	f7fe fcce 	bl	8003bdc <HAL_GetTick>
 8005240:	0003      	movs	r3, r0
 8005242:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005244:	201b      	movs	r0, #27
 8005246:	183b      	adds	r3, r7, r0
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	215d      	movs	r1, #93	; 0x5d
 800524c:	5c52      	ldrb	r2, [r2, r1]
 800524e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005256:	2312      	movs	r3, #18
 8005258:	18fb      	adds	r3, r7, r3
 800525a:	1cba      	adds	r2, r7, #2
 800525c:	8812      	ldrh	r2, [r2, #0]
 800525e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005260:	183b      	adds	r3, r7, r0
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d011      	beq.n	800528c <HAL_SPI_TransmitReceive+0x84>
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	2382      	movs	r3, #130	; 0x82
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	429a      	cmp	r2, r3
 8005270:	d107      	bne.n	8005282 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d103      	bne.n	8005282 <HAL_SPI_TransmitReceive+0x7a>
 800527a:	183b      	adds	r3, r7, r0
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	2b04      	cmp	r3, #4
 8005280:	d004      	beq.n	800528c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005282:	2323      	movs	r3, #35	; 0x23
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	2202      	movs	r2, #2
 8005288:	701a      	strb	r2, [r3, #0]
    goto error;
 800528a:	e17e      	b.n	800558a <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d006      	beq.n	80052a0 <HAL_SPI_TransmitReceive+0x98>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <HAL_SPI_TransmitReceive+0x98>
 8005298:	1cbb      	adds	r3, r7, #2
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d104      	bne.n	80052aa <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80052a0:	2323      	movs	r3, #35	; 0x23
 80052a2:	18fb      	adds	r3, r7, r3
 80052a4:	2201      	movs	r2, #1
 80052a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80052a8:	e16f      	b.n	800558a <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	225d      	movs	r2, #93	; 0x5d
 80052ae:	5c9b      	ldrb	r3, [r3, r2]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d003      	beq.n	80052be <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	225d      	movs	r2, #93	; 0x5d
 80052ba:	2105      	movs	r1, #5
 80052bc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	1cba      	adds	r2, r7, #2
 80052ce:	2146      	movs	r1, #70	; 0x46
 80052d0:	8812      	ldrh	r2, [r2, #0]
 80052d2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	1cba      	adds	r2, r7, #2
 80052d8:	2144      	movs	r1, #68	; 0x44
 80052da:	8812      	ldrh	r2, [r2, #0]
 80052dc:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	1cba      	adds	r2, r7, #2
 80052e8:	8812      	ldrh	r2, [r2, #0]
 80052ea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	1cba      	adds	r2, r7, #2
 80052f0:	8812      	ldrh	r2, [r2, #0]
 80052f2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	68da      	ldr	r2, [r3, #12]
 8005304:	23e0      	movs	r3, #224	; 0xe0
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	429a      	cmp	r2, r3
 800530a:	d908      	bls.n	800531e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	49a4      	ldr	r1, [pc, #656]	; (80055a8 <HAL_SPI_TransmitReceive+0x3a0>)
 8005318:	400a      	ands	r2, r1
 800531a:	605a      	str	r2, [r3, #4]
 800531c:	e008      	b.n	8005330 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2180      	movs	r1, #128	; 0x80
 800532a:	0149      	lsls	r1, r1, #5
 800532c:	430a      	orrs	r2, r1
 800532e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2240      	movs	r2, #64	; 0x40
 8005338:	4013      	ands	r3, r2
 800533a:	2b40      	cmp	r3, #64	; 0x40
 800533c:	d007      	beq.n	800534e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2140      	movs	r1, #64	; 0x40
 800534a:	430a      	orrs	r2, r1
 800534c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	23e0      	movs	r3, #224	; 0xe0
 8005354:	00db      	lsls	r3, r3, #3
 8005356:	429a      	cmp	r2, r3
 8005358:	d800      	bhi.n	800535c <HAL_SPI_TransmitReceive+0x154>
 800535a:	e07f      	b.n	800545c <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d005      	beq.n	8005370 <HAL_SPI_TransmitReceive+0x168>
 8005364:	2312      	movs	r3, #18
 8005366:	18fb      	adds	r3, r7, r3
 8005368:	881b      	ldrh	r3, [r3, #0]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d000      	beq.n	8005370 <HAL_SPI_TransmitReceive+0x168>
 800536e:	e069      	b.n	8005444 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005374:	881a      	ldrh	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005380:	1c9a      	adds	r2, r3, #2
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800538a:	b29b      	uxth	r3, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005394:	e056      	b.n	8005444 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	2202      	movs	r2, #2
 800539e:	4013      	ands	r3, r2
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d11b      	bne.n	80053dc <HAL_SPI_TransmitReceive+0x1d4>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d016      	beq.n	80053dc <HAL_SPI_TransmitReceive+0x1d4>
 80053ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d113      	bne.n	80053dc <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	881a      	ldrh	r2, [r3, #0]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c4:	1c9a      	adds	r2, r3, #2
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	3b01      	subs	r3, #1
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	2201      	movs	r2, #1
 80053e4:	4013      	ands	r3, r2
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d11c      	bne.n	8005424 <HAL_SPI_TransmitReceive+0x21c>
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2246      	movs	r2, #70	; 0x46
 80053ee:	5a9b      	ldrh	r3, [r3, r2]
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d016      	beq.n	8005424 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68da      	ldr	r2, [r3, #12]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005400:	b292      	uxth	r2, r2
 8005402:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005408:	1c9a      	adds	r2, r3, #2
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2246      	movs	r2, #70	; 0x46
 8005412:	5a9b      	ldrh	r3, [r3, r2]
 8005414:	b29b      	uxth	r3, r3
 8005416:	3b01      	subs	r3, #1
 8005418:	b299      	uxth	r1, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2246      	movs	r2, #70	; 0x46
 800541e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005420:	2301      	movs	r3, #1
 8005422:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005424:	f7fe fbda 	bl	8003bdc <HAL_GetTick>
 8005428:	0002      	movs	r2, r0
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005430:	429a      	cmp	r2, r3
 8005432:	d807      	bhi.n	8005444 <HAL_SPI_TransmitReceive+0x23c>
 8005434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005436:	3301      	adds	r3, #1
 8005438:	d004      	beq.n	8005444 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800543a:	2323      	movs	r3, #35	; 0x23
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	2203      	movs	r2, #3
 8005440:	701a      	strb	r2, [r3, #0]
        goto error;
 8005442:	e0a2      	b.n	800558a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005448:	b29b      	uxth	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1a3      	bne.n	8005396 <HAL_SPI_TransmitReceive+0x18e>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2246      	movs	r2, #70	; 0x46
 8005452:	5a9b      	ldrh	r3, [r3, r2]
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d19d      	bne.n	8005396 <HAL_SPI_TransmitReceive+0x18e>
 800545a:	e085      	b.n	8005568 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d005      	beq.n	8005470 <HAL_SPI_TransmitReceive+0x268>
 8005464:	2312      	movs	r3, #18
 8005466:	18fb      	adds	r3, r7, r3
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d000      	beq.n	8005470 <HAL_SPI_TransmitReceive+0x268>
 800546e:	e070      	b.n	8005552 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	330c      	adds	r3, #12
 800547a:	7812      	ldrb	r2, [r2, #0]
 800547c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800548c:	b29b      	uxth	r3, r3
 800548e:	3b01      	subs	r3, #1
 8005490:	b29a      	uxth	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005496:	e05c      	b.n	8005552 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	2202      	movs	r2, #2
 80054a0:	4013      	ands	r3, r2
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d11c      	bne.n	80054e0 <HAL_SPI_TransmitReceive+0x2d8>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d017      	beq.n	80054e0 <HAL_SPI_TransmitReceive+0x2d8>
 80054b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d114      	bne.n	80054e0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	330c      	adds	r3, #12
 80054c0:	7812      	ldrb	r2, [r2, #0]
 80054c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c8:	1c5a      	adds	r2, r3, #1
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2201      	movs	r2, #1
 80054e8:	4013      	ands	r3, r2
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d11e      	bne.n	800552c <HAL_SPI_TransmitReceive+0x324>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2246      	movs	r2, #70	; 0x46
 80054f2:	5a9b      	ldrh	r3, [r3, r2]
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d018      	beq.n	800552c <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	330c      	adds	r3, #12
 8005500:	001a      	movs	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	7812      	ldrb	r2, [r2, #0]
 8005508:	b2d2      	uxtb	r2, r2
 800550a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	1c5a      	adds	r2, r3, #1
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2246      	movs	r2, #70	; 0x46
 800551a:	5a9b      	ldrh	r3, [r3, r2]
 800551c:	b29b      	uxth	r3, r3
 800551e:	3b01      	subs	r3, #1
 8005520:	b299      	uxth	r1, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2246      	movs	r2, #70	; 0x46
 8005526:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005528:	2301      	movs	r3, #1
 800552a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800552c:	f7fe fb56 	bl	8003bdc <HAL_GetTick>
 8005530:	0002      	movs	r2, r0
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005538:	429a      	cmp	r2, r3
 800553a:	d802      	bhi.n	8005542 <HAL_SPI_TransmitReceive+0x33a>
 800553c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800553e:	3301      	adds	r3, #1
 8005540:	d102      	bne.n	8005548 <HAL_SPI_TransmitReceive+0x340>
 8005542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005544:	2b00      	cmp	r3, #0
 8005546:	d104      	bne.n	8005552 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8005548:	2323      	movs	r3, #35	; 0x23
 800554a:	18fb      	adds	r3, r7, r3
 800554c:	2203      	movs	r2, #3
 800554e:	701a      	strb	r2, [r3, #0]
        goto error;
 8005550:	e01b      	b.n	800558a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005556:	b29b      	uxth	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d19d      	bne.n	8005498 <HAL_SPI_TransmitReceive+0x290>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2246      	movs	r2, #70	; 0x46
 8005560:	5a9b      	ldrh	r3, [r3, r2]
 8005562:	b29b      	uxth	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	d197      	bne.n	8005498 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	0018      	movs	r0, r3
 8005570:	f000 f9aa 	bl	80058c8 <SPI_EndRxTxTransaction>
 8005574:	1e03      	subs	r3, r0, #0
 8005576:	d007      	beq.n	8005588 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8005578:	2323      	movs	r3, #35	; 0x23
 800557a:	18fb      	adds	r3, r7, r3
 800557c:	2201      	movs	r2, #1
 800557e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2220      	movs	r2, #32
 8005584:	661a      	str	r2, [r3, #96]	; 0x60
 8005586:	e000      	b.n	800558a <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8005588:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	225d      	movs	r2, #93	; 0x5d
 800558e:	2101      	movs	r1, #1
 8005590:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	225c      	movs	r2, #92	; 0x5c
 8005596:	2100      	movs	r1, #0
 8005598:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800559a:	2323      	movs	r3, #35	; 0x23
 800559c:	18fb      	adds	r3, r7, r3
 800559e:	781b      	ldrb	r3, [r3, #0]
}
 80055a0:	0018      	movs	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	b00a      	add	sp, #40	; 0x28
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	ffffefff 	.word	0xffffefff

080055ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b088      	sub	sp, #32
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	603b      	str	r3, [r7, #0]
 80055b8:	1dfb      	adds	r3, r7, #7
 80055ba:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80055bc:	f7fe fb0e 	bl	8003bdc <HAL_GetTick>
 80055c0:	0002      	movs	r2, r0
 80055c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c4:	1a9b      	subs	r3, r3, r2
 80055c6:	683a      	ldr	r2, [r7, #0]
 80055c8:	18d3      	adds	r3, r2, r3
 80055ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80055cc:	f7fe fb06 	bl	8003bdc <HAL_GetTick>
 80055d0:	0003      	movs	r3, r0
 80055d2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80055d4:	4b3a      	ldr	r3, [pc, #232]	; (80056c0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	015b      	lsls	r3, r3, #5
 80055da:	0d1b      	lsrs	r3, r3, #20
 80055dc:	69fa      	ldr	r2, [r7, #28]
 80055de:	4353      	muls	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055e2:	e058      	b.n	8005696 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	3301      	adds	r3, #1
 80055e8:	d055      	beq.n	8005696 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055ea:	f7fe faf7 	bl	8003bdc <HAL_GetTick>
 80055ee:	0002      	movs	r2, r0
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	69fa      	ldr	r2, [r7, #28]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d902      	bls.n	8005600 <SPI_WaitFlagStateUntilTimeout+0x54>
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d142      	bne.n	8005686 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	21e0      	movs	r1, #224	; 0xe0
 800560c:	438a      	bics	r2, r1
 800560e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	685a      	ldr	r2, [r3, #4]
 8005614:	2382      	movs	r3, #130	; 0x82
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	429a      	cmp	r2, r3
 800561a:	d113      	bne.n	8005644 <SPI_WaitFlagStateUntilTimeout+0x98>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	2380      	movs	r3, #128	; 0x80
 8005622:	021b      	lsls	r3, r3, #8
 8005624:	429a      	cmp	r2, r3
 8005626:	d005      	beq.n	8005634 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	2380      	movs	r3, #128	; 0x80
 800562e:	00db      	lsls	r3, r3, #3
 8005630:	429a      	cmp	r2, r3
 8005632:	d107      	bne.n	8005644 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2140      	movs	r1, #64	; 0x40
 8005640:	438a      	bics	r2, r1
 8005642:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005648:	2380      	movs	r3, #128	; 0x80
 800564a:	019b      	lsls	r3, r3, #6
 800564c:	429a      	cmp	r2, r3
 800564e:	d110      	bne.n	8005672 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	491a      	ldr	r1, [pc, #104]	; (80056c4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800565c:	400a      	ands	r2, r1
 800565e:	601a      	str	r2, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2180      	movs	r1, #128	; 0x80
 800566c:	0189      	lsls	r1, r1, #6
 800566e:	430a      	orrs	r2, r1
 8005670:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	225d      	movs	r2, #93	; 0x5d
 8005676:	2101      	movs	r1, #1
 8005678:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	225c      	movs	r2, #92	; 0x5c
 800567e:	2100      	movs	r1, #0
 8005680:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e017      	b.n	80056b6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d101      	bne.n	8005690 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	3b01      	subs	r3, #1
 8005694:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	4013      	ands	r3, r2
 80056a0:	68ba      	ldr	r2, [r7, #8]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	425a      	negs	r2, r3
 80056a6:	4153      	adcs	r3, r2
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	001a      	movs	r2, r3
 80056ac:	1dfb      	adds	r3, r7, #7
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d197      	bne.n	80055e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	0018      	movs	r0, r3
 80056b8:	46bd      	mov	sp, r7
 80056ba:	b008      	add	sp, #32
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	20000000 	.word	0x20000000
 80056c4:	ffffdfff 	.word	0xffffdfff

080056c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b08a      	sub	sp, #40	; 0x28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80056d6:	2317      	movs	r3, #23
 80056d8:	18fb      	adds	r3, r7, r3
 80056da:	2200      	movs	r2, #0
 80056dc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80056de:	f7fe fa7d 	bl	8003bdc <HAL_GetTick>
 80056e2:	0002      	movs	r2, r0
 80056e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	683a      	ldr	r2, [r7, #0]
 80056ea:	18d3      	adds	r3, r2, r3
 80056ec:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80056ee:	f7fe fa75 	bl	8003bdc <HAL_GetTick>
 80056f2:	0003      	movs	r3, r0
 80056f4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	330c      	adds	r3, #12
 80056fc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80056fe:	4b41      	ldr	r3, [pc, #260]	; (8005804 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	0013      	movs	r3, r2
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	189b      	adds	r3, r3, r2
 8005708:	00da      	lsls	r2, r3, #3
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	0d1b      	lsrs	r3, r3, #20
 800570e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005710:	4353      	muls	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005714:	e068      	b.n	80057e8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	23c0      	movs	r3, #192	; 0xc0
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	429a      	cmp	r2, r3
 800571e:	d10a      	bne.n	8005736 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d107      	bne.n	8005736 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	b2da      	uxtb	r2, r3
 800572c:	2117      	movs	r1, #23
 800572e:	187b      	adds	r3, r7, r1
 8005730:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005732:	187b      	adds	r3, r7, r1
 8005734:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	3301      	adds	r3, #1
 800573a:	d055      	beq.n	80057e8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800573c:	f7fe fa4e 	bl	8003bdc <HAL_GetTick>
 8005740:	0002      	movs	r2, r0
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005748:	429a      	cmp	r2, r3
 800574a:	d902      	bls.n	8005752 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	2b00      	cmp	r3, #0
 8005750:	d142      	bne.n	80057d8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	21e0      	movs	r1, #224	; 0xe0
 800575e:	438a      	bics	r2, r1
 8005760:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	2382      	movs	r3, #130	; 0x82
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	429a      	cmp	r2, r3
 800576c:	d113      	bne.n	8005796 <SPI_WaitFifoStateUntilTimeout+0xce>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	2380      	movs	r3, #128	; 0x80
 8005774:	021b      	lsls	r3, r3, #8
 8005776:	429a      	cmp	r2, r3
 8005778:	d005      	beq.n	8005786 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	2380      	movs	r3, #128	; 0x80
 8005780:	00db      	lsls	r3, r3, #3
 8005782:	429a      	cmp	r2, r3
 8005784:	d107      	bne.n	8005796 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2140      	movs	r1, #64	; 0x40
 8005792:	438a      	bics	r2, r1
 8005794:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800579a:	2380      	movs	r3, #128	; 0x80
 800579c:	019b      	lsls	r3, r3, #6
 800579e:	429a      	cmp	r2, r3
 80057a0:	d110      	bne.n	80057c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4916      	ldr	r1, [pc, #88]	; (8005808 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80057ae:	400a      	ands	r2, r1
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2180      	movs	r1, #128	; 0x80
 80057be:	0189      	lsls	r1, r1, #6
 80057c0:	430a      	orrs	r2, r1
 80057c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	225d      	movs	r2, #93	; 0x5d
 80057c8:	2101      	movs	r1, #1
 80057ca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	225c      	movs	r2, #92	; 0x5c
 80057d0:	2100      	movs	r1, #0
 80057d2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e010      	b.n	80057fa <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80057de:	2300      	movs	r3, #0
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	3b01      	subs	r3, #1
 80057e6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	4013      	ands	r3, r2
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d18e      	bne.n	8005716 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	0018      	movs	r0, r3
 80057fc:	46bd      	mov	sp, r7
 80057fe:	b00a      	add	sp, #40	; 0x28
 8005800:	bd80      	pop	{r7, pc}
 8005802:	46c0      	nop			; (mov r8, r8)
 8005804:	20000000 	.word	0x20000000
 8005808:	ffffdfff 	.word	0xffffdfff

0800580c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af02      	add	r7, sp, #8
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	2382      	movs	r3, #130	; 0x82
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	429a      	cmp	r2, r3
 8005822:	d113      	bne.n	800584c <SPI_EndRxTransaction+0x40>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	2380      	movs	r3, #128	; 0x80
 800582a:	021b      	lsls	r3, r3, #8
 800582c:	429a      	cmp	r2, r3
 800582e:	d005      	beq.n	800583c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	2380      	movs	r3, #128	; 0x80
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	429a      	cmp	r2, r3
 800583a:	d107      	bne.n	800584c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2140      	movs	r1, #64	; 0x40
 8005848:	438a      	bics	r2, r1
 800584a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	0013      	movs	r3, r2
 8005856:	2200      	movs	r2, #0
 8005858:	2180      	movs	r1, #128	; 0x80
 800585a:	f7ff fea7 	bl	80055ac <SPI_WaitFlagStateUntilTimeout>
 800585e:	1e03      	subs	r3, r0, #0
 8005860:	d007      	beq.n	8005872 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005866:	2220      	movs	r2, #32
 8005868:	431a      	orrs	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e026      	b.n	80058c0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	2382      	movs	r3, #130	; 0x82
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	429a      	cmp	r2, r3
 800587c:	d11f      	bne.n	80058be <SPI_EndRxTransaction+0xb2>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	2380      	movs	r3, #128	; 0x80
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	429a      	cmp	r2, r3
 8005888:	d005      	beq.n	8005896 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689a      	ldr	r2, [r3, #8]
 800588e:	2380      	movs	r3, #128	; 0x80
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	429a      	cmp	r2, r3
 8005894:	d113      	bne.n	80058be <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	23c0      	movs	r3, #192	; 0xc0
 800589a:	00d9      	lsls	r1, r3, #3
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	0013      	movs	r3, r2
 80058a4:	2200      	movs	r2, #0
 80058a6:	f7ff ff0f 	bl	80056c8 <SPI_WaitFifoStateUntilTimeout>
 80058aa:	1e03      	subs	r3, r0, #0
 80058ac:	d007      	beq.n	80058be <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058b2:	2220      	movs	r2, #32
 80058b4:	431a      	orrs	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e000      	b.n	80058c0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	0018      	movs	r0, r3
 80058c2:	46bd      	mov	sp, r7
 80058c4:	b004      	add	sp, #16
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af02      	add	r7, sp, #8
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	23c0      	movs	r3, #192	; 0xc0
 80058d8:	0159      	lsls	r1, r3, #5
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	0013      	movs	r3, r2
 80058e2:	2200      	movs	r2, #0
 80058e4:	f7ff fef0 	bl	80056c8 <SPI_WaitFifoStateUntilTimeout>
 80058e8:	1e03      	subs	r3, r0, #0
 80058ea:	d007      	beq.n	80058fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058f0:	2220      	movs	r2, #32
 80058f2:	431a      	orrs	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e027      	b.n	800594c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	9300      	str	r3, [sp, #0]
 8005904:	0013      	movs	r3, r2
 8005906:	2200      	movs	r2, #0
 8005908:	2180      	movs	r1, #128	; 0x80
 800590a:	f7ff fe4f 	bl	80055ac <SPI_WaitFlagStateUntilTimeout>
 800590e:	1e03      	subs	r3, r0, #0
 8005910:	d007      	beq.n	8005922 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005916:	2220      	movs	r2, #32
 8005918:	431a      	orrs	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e014      	b.n	800594c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	23c0      	movs	r3, #192	; 0xc0
 8005926:	00d9      	lsls	r1, r3, #3
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	0013      	movs	r3, r2
 8005930:	2200      	movs	r2, #0
 8005932:	f7ff fec9 	bl	80056c8 <SPI_WaitFifoStateUntilTimeout>
 8005936:	1e03      	subs	r3, r0, #0
 8005938:	d007      	beq.n	800594a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800593e:	2220      	movs	r2, #32
 8005940:	431a      	orrs	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e000      	b.n	800594c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800594a:	2300      	movs	r3, #0
}
 800594c:	0018      	movs	r0, r3
 800594e:	46bd      	mov	sp, r7
 8005950:	b004      	add	sp, #16
 8005952:	bd80      	pop	{r7, pc}

08005954 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e044      	b.n	80059f0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800596a:	2b00      	cmp	r3, #0
 800596c:	d107      	bne.n	800597e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2274      	movs	r2, #116	; 0x74
 8005972:	2100      	movs	r1, #0
 8005974:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	0018      	movs	r0, r3
 800597a:	f7fd ff83 	bl	8003884 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2224      	movs	r2, #36	; 0x24
 8005982:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2101      	movs	r1, #1
 8005990:	438a      	bics	r2, r1
 8005992:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	0018      	movs	r0, r3
 8005998:	f000 f8da 	bl	8005b50 <UART_SetConfig>
 800599c:	0003      	movs	r3, r0
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d101      	bne.n	80059a6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e024      	b.n	80059f0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d003      	beq.n	80059b6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	0018      	movs	r0, r3
 80059b2:	f000 fa0d 	bl	8005dd0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	490d      	ldr	r1, [pc, #52]	; (80059f8 <HAL_UART_Init+0xa4>)
 80059c2:	400a      	ands	r2, r1
 80059c4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	212a      	movs	r1, #42	; 0x2a
 80059d2:	438a      	bics	r2, r1
 80059d4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2101      	movs	r1, #1
 80059e2:	430a      	orrs	r2, r1
 80059e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	0018      	movs	r0, r3
 80059ea:	f000 faa5 	bl	8005f38 <UART_CheckIdleState>
 80059ee:	0003      	movs	r3, r0
}
 80059f0:	0018      	movs	r0, r3
 80059f2:	46bd      	mov	sp, r7
 80059f4:	b002      	add	sp, #8
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	ffffb7ff 	.word	0xffffb7ff

080059fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08a      	sub	sp, #40	; 0x28
 8005a00:	af02      	add	r7, sp, #8
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	603b      	str	r3, [r7, #0]
 8005a08:	1dbb      	adds	r3, r7, #6
 8005a0a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a10:	2b20      	cmp	r3, #32
 8005a12:	d000      	beq.n	8005a16 <HAL_UART_Transmit+0x1a>
 8005a14:	e096      	b.n	8005b44 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <HAL_UART_Transmit+0x28>
 8005a1c:	1dbb      	adds	r3, r7, #6
 8005a1e:	881b      	ldrh	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e08e      	b.n	8005b46 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	2380      	movs	r3, #128	; 0x80
 8005a2e:	015b      	lsls	r3, r3, #5
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d109      	bne.n	8005a48 <HAL_UART_Transmit+0x4c>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d105      	bne.n	8005a48 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	4013      	ands	r3, r2
 8005a42:	d001      	beq.n	8005a48 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e07e      	b.n	8005b46 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2274      	movs	r2, #116	; 0x74
 8005a4c:	5c9b      	ldrb	r3, [r3, r2]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d101      	bne.n	8005a56 <HAL_UART_Transmit+0x5a>
 8005a52:	2302      	movs	r3, #2
 8005a54:	e077      	b.n	8005b46 <HAL_UART_Transmit+0x14a>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2274      	movs	r2, #116	; 0x74
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2280      	movs	r2, #128	; 0x80
 8005a62:	2100      	movs	r1, #0
 8005a64:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2221      	movs	r2, #33	; 0x21
 8005a6a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a6c:	f7fe f8b6 	bl	8003bdc <HAL_GetTick>
 8005a70:	0003      	movs	r3, r0
 8005a72:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	1dba      	adds	r2, r7, #6
 8005a78:	2150      	movs	r1, #80	; 0x50
 8005a7a:	8812      	ldrh	r2, [r2, #0]
 8005a7c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	1dba      	adds	r2, r7, #6
 8005a82:	2152      	movs	r1, #82	; 0x52
 8005a84:	8812      	ldrh	r2, [r2, #0]
 8005a86:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	2380      	movs	r3, #128	; 0x80
 8005a8e:	015b      	lsls	r3, r3, #5
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d108      	bne.n	8005aa6 <HAL_UART_Transmit+0xaa>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d104      	bne.n	8005aa6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	61bb      	str	r3, [r7, #24]
 8005aa4:	e003      	b.n	8005aae <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2274      	movs	r2, #116	; 0x74
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005ab6:	e02d      	b.n	8005b14 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	9300      	str	r3, [sp, #0]
 8005ac0:	0013      	movs	r3, r2
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	2180      	movs	r1, #128	; 0x80
 8005ac6:	f000 fa7f 	bl	8005fc8 <UART_WaitOnFlagUntilTimeout>
 8005aca:	1e03      	subs	r3, r0, #0
 8005acc:	d001      	beq.n	8005ad2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e039      	b.n	8005b46 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d10b      	bne.n	8005af0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ad8:	69bb      	ldr	r3, [r7, #24]
 8005ada:	881a      	ldrh	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	05d2      	lsls	r2, r2, #23
 8005ae2:	0dd2      	lsrs	r2, r2, #23
 8005ae4:	b292      	uxth	r2, r2
 8005ae6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	3302      	adds	r3, #2
 8005aec:	61bb      	str	r3, [r7, #24]
 8005aee:	e008      	b.n	8005b02 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	781a      	ldrb	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	b292      	uxth	r2, r2
 8005afa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	3301      	adds	r3, #1
 8005b00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2252      	movs	r2, #82	; 0x52
 8005b06:	5a9b      	ldrh	r3, [r3, r2]
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	b299      	uxth	r1, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2252      	movs	r2, #82	; 0x52
 8005b12:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2252      	movs	r2, #82	; 0x52
 8005b18:	5a9b      	ldrh	r3, [r3, r2]
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1cb      	bne.n	8005ab8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	0013      	movs	r3, r2
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	2140      	movs	r1, #64	; 0x40
 8005b2e:	f000 fa4b 	bl	8005fc8 <UART_WaitOnFlagUntilTimeout>
 8005b32:	1e03      	subs	r3, r0, #0
 8005b34:	d001      	beq.n	8005b3a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e005      	b.n	8005b46 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005b40:	2300      	movs	r3, #0
 8005b42:	e000      	b.n	8005b46 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005b44:	2302      	movs	r3, #2
  }
}
 8005b46:	0018      	movs	r0, r3
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	b008      	add	sp, #32
 8005b4c:	bd80      	pop	{r7, pc}
	...

08005b50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b088      	sub	sp, #32
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b58:	231e      	movs	r3, #30
 8005b5a:	18fb      	adds	r3, r7, r3
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a8d      	ldr	r2, [pc, #564]	; (8005db4 <UART_SetConfig+0x264>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	0019      	movs	r1, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	4a88      	ldr	r2, [pc, #544]	; (8005db8 <UART_SetConfig+0x268>)
 8005b96:	4013      	ands	r3, r2
 8005b98:	0019      	movs	r1, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	4a7f      	ldr	r2, [pc, #508]	; (8005dbc <UART_SetConfig+0x26c>)
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	0019      	movs	r1, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a7b      	ldr	r2, [pc, #492]	; (8005dc0 <UART_SetConfig+0x270>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d127      	bne.n	8005c26 <UART_SetConfig+0xd6>
 8005bd6:	4b7b      	ldr	r3, [pc, #492]	; (8005dc4 <UART_SetConfig+0x274>)
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bda:	2203      	movs	r2, #3
 8005bdc:	4013      	ands	r3, r2
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d00d      	beq.n	8005bfe <UART_SetConfig+0xae>
 8005be2:	d81b      	bhi.n	8005c1c <UART_SetConfig+0xcc>
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d014      	beq.n	8005c12 <UART_SetConfig+0xc2>
 8005be8:	d818      	bhi.n	8005c1c <UART_SetConfig+0xcc>
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <UART_SetConfig+0xa4>
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d00a      	beq.n	8005c08 <UART_SetConfig+0xb8>
 8005bf2:	e013      	b.n	8005c1c <UART_SetConfig+0xcc>
 8005bf4:	231f      	movs	r3, #31
 8005bf6:	18fb      	adds	r3, r7, r3
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	701a      	strb	r2, [r3, #0]
 8005bfc:	e021      	b.n	8005c42 <UART_SetConfig+0xf2>
 8005bfe:	231f      	movs	r3, #31
 8005c00:	18fb      	adds	r3, r7, r3
 8005c02:	2202      	movs	r2, #2
 8005c04:	701a      	strb	r2, [r3, #0]
 8005c06:	e01c      	b.n	8005c42 <UART_SetConfig+0xf2>
 8005c08:	231f      	movs	r3, #31
 8005c0a:	18fb      	adds	r3, r7, r3
 8005c0c:	2204      	movs	r2, #4
 8005c0e:	701a      	strb	r2, [r3, #0]
 8005c10:	e017      	b.n	8005c42 <UART_SetConfig+0xf2>
 8005c12:	231f      	movs	r3, #31
 8005c14:	18fb      	adds	r3, r7, r3
 8005c16:	2208      	movs	r2, #8
 8005c18:	701a      	strb	r2, [r3, #0]
 8005c1a:	e012      	b.n	8005c42 <UART_SetConfig+0xf2>
 8005c1c:	231f      	movs	r3, #31
 8005c1e:	18fb      	adds	r3, r7, r3
 8005c20:	2210      	movs	r2, #16
 8005c22:	701a      	strb	r2, [r3, #0]
 8005c24:	e00d      	b.n	8005c42 <UART_SetConfig+0xf2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a67      	ldr	r2, [pc, #412]	; (8005dc8 <UART_SetConfig+0x278>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d104      	bne.n	8005c3a <UART_SetConfig+0xea>
 8005c30:	231f      	movs	r3, #31
 8005c32:	18fb      	adds	r3, r7, r3
 8005c34:	2200      	movs	r2, #0
 8005c36:	701a      	strb	r2, [r3, #0]
 8005c38:	e003      	b.n	8005c42 <UART_SetConfig+0xf2>
 8005c3a:	231f      	movs	r3, #31
 8005c3c:	18fb      	adds	r3, r7, r3
 8005c3e:	2210      	movs	r2, #16
 8005c40:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	69da      	ldr	r2, [r3, #28]
 8005c46:	2380      	movs	r3, #128	; 0x80
 8005c48:	021b      	lsls	r3, r3, #8
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d15d      	bne.n	8005d0a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8005c4e:	231f      	movs	r3, #31
 8005c50:	18fb      	adds	r3, r7, r3
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d015      	beq.n	8005c84 <UART_SetConfig+0x134>
 8005c58:	dc18      	bgt.n	8005c8c <UART_SetConfig+0x13c>
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	d00d      	beq.n	8005c7a <UART_SetConfig+0x12a>
 8005c5e:	dc15      	bgt.n	8005c8c <UART_SetConfig+0x13c>
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <UART_SetConfig+0x11a>
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d005      	beq.n	8005c74 <UART_SetConfig+0x124>
 8005c68:	e010      	b.n	8005c8c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c6a:	f7fe fe7d 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8005c6e:	0003      	movs	r3, r0
 8005c70:	61bb      	str	r3, [r7, #24]
        break;
 8005c72:	e012      	b.n	8005c9a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c74:	4b55      	ldr	r3, [pc, #340]	; (8005dcc <UART_SetConfig+0x27c>)
 8005c76:	61bb      	str	r3, [r7, #24]
        break;
 8005c78:	e00f      	b.n	8005c9a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c7a:	f7fe fe07 	bl	800488c <HAL_RCC_GetSysClockFreq>
 8005c7e:	0003      	movs	r3, r0
 8005c80:	61bb      	str	r3, [r7, #24]
        break;
 8005c82:	e00a      	b.n	8005c9a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c84:	2380      	movs	r3, #128	; 0x80
 8005c86:	021b      	lsls	r3, r3, #8
 8005c88:	61bb      	str	r3, [r7, #24]
        break;
 8005c8a:	e006      	b.n	8005c9a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005c90:	231e      	movs	r3, #30
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	2201      	movs	r2, #1
 8005c96:	701a      	strb	r2, [r3, #0]
        break;
 8005c98:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d100      	bne.n	8005ca2 <UART_SetConfig+0x152>
 8005ca0:	e07b      	b.n	8005d9a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	005a      	lsls	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	085b      	lsrs	r3, r3, #1
 8005cac:	18d2      	adds	r2, r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	0019      	movs	r1, r3
 8005cb4:	0010      	movs	r0, r2
 8005cb6:	f7fa fa43 	bl	8000140 <__udivsi3>
 8005cba:	0003      	movs	r3, r0
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	2b0f      	cmp	r3, #15
 8005cc4:	d91c      	bls.n	8005d00 <UART_SetConfig+0x1b0>
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	2380      	movs	r3, #128	; 0x80
 8005cca:	025b      	lsls	r3, r3, #9
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d217      	bcs.n	8005d00 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	200e      	movs	r0, #14
 8005cd6:	183b      	adds	r3, r7, r0
 8005cd8:	210f      	movs	r1, #15
 8005cda:	438a      	bics	r2, r1
 8005cdc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	085b      	lsrs	r3, r3, #1
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2207      	movs	r2, #7
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	b299      	uxth	r1, r3
 8005cea:	183b      	adds	r3, r7, r0
 8005cec:	183a      	adds	r2, r7, r0
 8005cee:	8812      	ldrh	r2, [r2, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	183a      	adds	r2, r7, r0
 8005cfa:	8812      	ldrh	r2, [r2, #0]
 8005cfc:	60da      	str	r2, [r3, #12]
 8005cfe:	e04c      	b.n	8005d9a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005d00:	231e      	movs	r3, #30
 8005d02:	18fb      	adds	r3, r7, r3
 8005d04:	2201      	movs	r2, #1
 8005d06:	701a      	strb	r2, [r3, #0]
 8005d08:	e047      	b.n	8005d9a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d0a:	231f      	movs	r3, #31
 8005d0c:	18fb      	adds	r3, r7, r3
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	2b08      	cmp	r3, #8
 8005d12:	d015      	beq.n	8005d40 <UART_SetConfig+0x1f0>
 8005d14:	dc18      	bgt.n	8005d48 <UART_SetConfig+0x1f8>
 8005d16:	2b04      	cmp	r3, #4
 8005d18:	d00d      	beq.n	8005d36 <UART_SetConfig+0x1e6>
 8005d1a:	dc15      	bgt.n	8005d48 <UART_SetConfig+0x1f8>
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d002      	beq.n	8005d26 <UART_SetConfig+0x1d6>
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d005      	beq.n	8005d30 <UART_SetConfig+0x1e0>
 8005d24:	e010      	b.n	8005d48 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d26:	f7fe fe1f 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8005d2a:	0003      	movs	r3, r0
 8005d2c:	61bb      	str	r3, [r7, #24]
        break;
 8005d2e:	e012      	b.n	8005d56 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d30:	4b26      	ldr	r3, [pc, #152]	; (8005dcc <UART_SetConfig+0x27c>)
 8005d32:	61bb      	str	r3, [r7, #24]
        break;
 8005d34:	e00f      	b.n	8005d56 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d36:	f7fe fda9 	bl	800488c <HAL_RCC_GetSysClockFreq>
 8005d3a:	0003      	movs	r3, r0
 8005d3c:	61bb      	str	r3, [r7, #24]
        break;
 8005d3e:	e00a      	b.n	8005d56 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d40:	2380      	movs	r3, #128	; 0x80
 8005d42:	021b      	lsls	r3, r3, #8
 8005d44:	61bb      	str	r3, [r7, #24]
        break;
 8005d46:	e006      	b.n	8005d56 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d4c:	231e      	movs	r3, #30
 8005d4e:	18fb      	adds	r3, r7, r3
 8005d50:	2201      	movs	r2, #1
 8005d52:	701a      	strb	r2, [r3, #0]
        break;
 8005d54:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d01e      	beq.n	8005d9a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	085a      	lsrs	r2, r3, #1
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	18d2      	adds	r2, r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	0019      	movs	r1, r3
 8005d6c:	0010      	movs	r0, r2
 8005d6e:	f7fa f9e7 	bl	8000140 <__udivsi3>
 8005d72:	0003      	movs	r3, r0
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	2b0f      	cmp	r3, #15
 8005d7c:	d909      	bls.n	8005d92 <UART_SetConfig+0x242>
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	2380      	movs	r3, #128	; 0x80
 8005d82:	025b      	lsls	r3, r3, #9
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d204      	bcs.n	8005d92 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	60da      	str	r2, [r3, #12]
 8005d90:	e003      	b.n	8005d9a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005d92:	231e      	movs	r3, #30
 8005d94:	18fb      	adds	r3, r7, r3
 8005d96:	2201      	movs	r2, #1
 8005d98:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005da6:	231e      	movs	r3, #30
 8005da8:	18fb      	adds	r3, r7, r3
 8005daa:	781b      	ldrb	r3, [r3, #0]
}
 8005dac:	0018      	movs	r0, r3
 8005dae:	46bd      	mov	sp, r7
 8005db0:	b008      	add	sp, #32
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	ffff69f3 	.word	0xffff69f3
 8005db8:	ffffcfff 	.word	0xffffcfff
 8005dbc:	fffff4ff 	.word	0xfffff4ff
 8005dc0:	40013800 	.word	0x40013800
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	40004400 	.word	0x40004400
 8005dcc:	007a1200 	.word	0x007a1200

08005dd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	2201      	movs	r2, #1
 8005dde:	4013      	ands	r3, r2
 8005de0:	d00b      	beq.n	8005dfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	4a4a      	ldr	r2, [pc, #296]	; (8005f14 <UART_AdvFeatureConfig+0x144>)
 8005dea:	4013      	ands	r3, r2
 8005dec:	0019      	movs	r1, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	2202      	movs	r2, #2
 8005e00:	4013      	ands	r3, r2
 8005e02:	d00b      	beq.n	8005e1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	4a43      	ldr	r2, [pc, #268]	; (8005f18 <UART_AdvFeatureConfig+0x148>)
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	0019      	movs	r1, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e20:	2204      	movs	r2, #4
 8005e22:	4013      	ands	r3, r2
 8005e24:	d00b      	beq.n	8005e3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	4a3b      	ldr	r2, [pc, #236]	; (8005f1c <UART_AdvFeatureConfig+0x14c>)
 8005e2e:	4013      	ands	r3, r2
 8005e30:	0019      	movs	r1, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	2208      	movs	r2, #8
 8005e44:	4013      	ands	r3, r2
 8005e46:	d00b      	beq.n	8005e60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	4a34      	ldr	r2, [pc, #208]	; (8005f20 <UART_AdvFeatureConfig+0x150>)
 8005e50:	4013      	ands	r3, r2
 8005e52:	0019      	movs	r1, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e64:	2210      	movs	r2, #16
 8005e66:	4013      	ands	r3, r2
 8005e68:	d00b      	beq.n	8005e82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	4a2c      	ldr	r2, [pc, #176]	; (8005f24 <UART_AdvFeatureConfig+0x154>)
 8005e72:	4013      	ands	r3, r2
 8005e74:	0019      	movs	r1, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e86:	2220      	movs	r2, #32
 8005e88:	4013      	ands	r3, r2
 8005e8a:	d00b      	beq.n	8005ea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	4a25      	ldr	r2, [pc, #148]	; (8005f28 <UART_AdvFeatureConfig+0x158>)
 8005e94:	4013      	ands	r3, r2
 8005e96:	0019      	movs	r1, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea8:	2240      	movs	r2, #64	; 0x40
 8005eaa:	4013      	ands	r3, r2
 8005eac:	d01d      	beq.n	8005eea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	4a1d      	ldr	r2, [pc, #116]	; (8005f2c <UART_AdvFeatureConfig+0x15c>)
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	0019      	movs	r1, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005eca:	2380      	movs	r3, #128	; 0x80
 8005ecc:	035b      	lsls	r3, r3, #13
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d10b      	bne.n	8005eea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	4a15      	ldr	r2, [pc, #84]	; (8005f30 <UART_AdvFeatureConfig+0x160>)
 8005eda:	4013      	ands	r3, r2
 8005edc:	0019      	movs	r1, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eee:	2280      	movs	r2, #128	; 0x80
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	d00b      	beq.n	8005f0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	4a0e      	ldr	r2, [pc, #56]	; (8005f34 <UART_AdvFeatureConfig+0x164>)
 8005efc:	4013      	ands	r3, r2
 8005efe:	0019      	movs	r1, r3
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	605a      	str	r2, [r3, #4]
  }
}
 8005f0c:	46c0      	nop			; (mov r8, r8)
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	b002      	add	sp, #8
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	fffdffff 	.word	0xfffdffff
 8005f18:	fffeffff 	.word	0xfffeffff
 8005f1c:	fffbffff 	.word	0xfffbffff
 8005f20:	ffff7fff 	.word	0xffff7fff
 8005f24:	ffffefff 	.word	0xffffefff
 8005f28:	ffffdfff 	.word	0xffffdfff
 8005f2c:	ffefffff 	.word	0xffefffff
 8005f30:	ff9fffff 	.word	0xff9fffff
 8005f34:	fff7ffff 	.word	0xfff7ffff

08005f38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b086      	sub	sp, #24
 8005f3c:	af02      	add	r7, sp, #8
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2280      	movs	r2, #128	; 0x80
 8005f44:	2100      	movs	r1, #0
 8005f46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f48:	f7fd fe48 	bl	8003bdc <HAL_GetTick>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2208      	movs	r2, #8
 8005f58:	4013      	ands	r3, r2
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d10c      	bne.n	8005f78 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2280      	movs	r2, #128	; 0x80
 8005f62:	0391      	lsls	r1, r2, #14
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	4a17      	ldr	r2, [pc, #92]	; (8005fc4 <UART_CheckIdleState+0x8c>)
 8005f68:	9200      	str	r2, [sp, #0]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f000 f82c 	bl	8005fc8 <UART_WaitOnFlagUntilTimeout>
 8005f70:	1e03      	subs	r3, r0, #0
 8005f72:	d001      	beq.n	8005f78 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e021      	b.n	8005fbc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2204      	movs	r2, #4
 8005f80:	4013      	ands	r3, r2
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	d10c      	bne.n	8005fa0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2280      	movs	r2, #128	; 0x80
 8005f8a:	03d1      	lsls	r1, r2, #15
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4a0d      	ldr	r2, [pc, #52]	; (8005fc4 <UART_CheckIdleState+0x8c>)
 8005f90:	9200      	str	r2, [sp, #0]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f000 f818 	bl	8005fc8 <UART_WaitOnFlagUntilTimeout>
 8005f98:	1e03      	subs	r3, r0, #0
 8005f9a:	d001      	beq.n	8005fa0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	e00d      	b.n	8005fbc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2220      	movs	r2, #32
 8005faa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2274      	movs	r2, #116	; 0x74
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	0018      	movs	r0, r3
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	b004      	add	sp, #16
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	01ffffff 	.word	0x01ffffff

08005fc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b094      	sub	sp, #80	; 0x50
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	603b      	str	r3, [r7, #0]
 8005fd4:	1dfb      	adds	r3, r7, #7
 8005fd6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fd8:	e0a3      	b.n	8006122 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005fdc:	3301      	adds	r3, #1
 8005fde:	d100      	bne.n	8005fe2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005fe0:	e09f      	b.n	8006122 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fe2:	f7fd fdfb 	bl	8003bdc <HAL_GetTick>
 8005fe6:	0002      	movs	r2, r0
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d302      	bcc.n	8005ff8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ff2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d13d      	bne.n	8006074 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8005ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006000:	647b      	str	r3, [r7, #68]	; 0x44
 8006002:	2301      	movs	r3, #1
 8006004:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006008:	f383 8810 	msr	PRIMASK, r3
}
 800600c:	46c0      	nop			; (mov r8, r8)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	494c      	ldr	r1, [pc, #304]	; (800614c <UART_WaitOnFlagUntilTimeout+0x184>)
 800601a:	400a      	ands	r2, r1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006020:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006024:	f383 8810 	msr	PRIMASK, r3
}
 8006028:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800602a:	f3ef 8310 	mrs	r3, PRIMASK
 800602e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006032:	643b      	str	r3, [r7, #64]	; 0x40
 8006034:	2301      	movs	r3, #1
 8006036:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603a:	f383 8810 	msr	PRIMASK, r3
}
 800603e:	46c0      	nop			; (mov r8, r8)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2101      	movs	r1, #1
 800604c:	438a      	bics	r2, r1
 800604e:	609a      	str	r2, [r3, #8]
 8006050:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006052:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006056:	f383 8810 	msr	PRIMASK, r3
}
 800605a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2220      	movs	r2, #32
 8006060:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2220      	movs	r2, #32
 8006066:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2274      	movs	r2, #116	; 0x74
 800606c:	2100      	movs	r1, #0
 800606e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	e067      	b.n	8006144 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2204      	movs	r2, #4
 800607c:	4013      	ands	r3, r2
 800607e:	d050      	beq.n	8006122 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	69da      	ldr	r2, [r3, #28]
 8006086:	2380      	movs	r3, #128	; 0x80
 8006088:	011b      	lsls	r3, r3, #4
 800608a:	401a      	ands	r2, r3
 800608c:	2380      	movs	r3, #128	; 0x80
 800608e:	011b      	lsls	r3, r3, #4
 8006090:	429a      	cmp	r2, r3
 8006092:	d146      	bne.n	8006122 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2280      	movs	r2, #128	; 0x80
 800609a:	0112      	lsls	r2, r2, #4
 800609c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800609e:	f3ef 8310 	mrs	r3, PRIMASK
 80060a2:	613b      	str	r3, [r7, #16]
  return(result);
 80060a4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060a8:	2301      	movs	r3, #1
 80060aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f383 8810 	msr	PRIMASK, r3
}
 80060b2:	46c0      	nop			; (mov r8, r8)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4923      	ldr	r1, [pc, #140]	; (800614c <UART_WaitOnFlagUntilTimeout+0x184>)
 80060c0:	400a      	ands	r2, r1
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	f383 8810 	msr	PRIMASK, r3
}
 80060ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060d0:	f3ef 8310 	mrs	r3, PRIMASK
 80060d4:	61fb      	str	r3, [r7, #28]
  return(result);
 80060d6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80060da:	2301      	movs	r3, #1
 80060dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060de:	6a3b      	ldr	r3, [r7, #32]
 80060e0:	f383 8810 	msr	PRIMASK, r3
}
 80060e4:	46c0      	nop			; (mov r8, r8)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2101      	movs	r1, #1
 80060f2:	438a      	bics	r2, r1
 80060f4:	609a      	str	r2, [r3, #8]
 80060f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060f8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	f383 8810 	msr	PRIMASK, r3
}
 8006100:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2220      	movs	r2, #32
 8006106:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2280      	movs	r2, #128	; 0x80
 8006112:	2120      	movs	r1, #32
 8006114:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2274      	movs	r2, #116	; 0x74
 800611a:	2100      	movs	r1, #0
 800611c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e010      	b.n	8006144 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	4013      	ands	r3, r2
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	425a      	negs	r2, r3
 8006132:	4153      	adcs	r3, r2
 8006134:	b2db      	uxtb	r3, r3
 8006136:	001a      	movs	r2, r3
 8006138:	1dfb      	adds	r3, r7, #7
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	429a      	cmp	r2, r3
 800613e:	d100      	bne.n	8006142 <UART_WaitOnFlagUntilTimeout+0x17a>
 8006140:	e74b      	b.n	8005fda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	0018      	movs	r0, r3
 8006146:	46bd      	mov	sp, r7
 8006148:	b014      	add	sp, #80	; 0x50
 800614a:	bd80      	pop	{r7, pc}
 800614c:	fffffe5f 	.word	0xfffffe5f

08006150 <__errno>:
 8006150:	4b01      	ldr	r3, [pc, #4]	; (8006158 <__errno+0x8>)
 8006152:	6818      	ldr	r0, [r3, #0]
 8006154:	4770      	bx	lr
 8006156:	46c0      	nop			; (mov r8, r8)
 8006158:	2000000c 	.word	0x2000000c

0800615c <__libc_init_array>:
 800615c:	b570      	push	{r4, r5, r6, lr}
 800615e:	2600      	movs	r6, #0
 8006160:	4d0c      	ldr	r5, [pc, #48]	; (8006194 <__libc_init_array+0x38>)
 8006162:	4c0d      	ldr	r4, [pc, #52]	; (8006198 <__libc_init_array+0x3c>)
 8006164:	1b64      	subs	r4, r4, r5
 8006166:	10a4      	asrs	r4, r4, #2
 8006168:	42a6      	cmp	r6, r4
 800616a:	d109      	bne.n	8006180 <__libc_init_array+0x24>
 800616c:	2600      	movs	r6, #0
 800616e:	f002 ffbb 	bl	80090e8 <_init>
 8006172:	4d0a      	ldr	r5, [pc, #40]	; (800619c <__libc_init_array+0x40>)
 8006174:	4c0a      	ldr	r4, [pc, #40]	; (80061a0 <__libc_init_array+0x44>)
 8006176:	1b64      	subs	r4, r4, r5
 8006178:	10a4      	asrs	r4, r4, #2
 800617a:	42a6      	cmp	r6, r4
 800617c:	d105      	bne.n	800618a <__libc_init_array+0x2e>
 800617e:	bd70      	pop	{r4, r5, r6, pc}
 8006180:	00b3      	lsls	r3, r6, #2
 8006182:	58eb      	ldr	r3, [r5, r3]
 8006184:	4798      	blx	r3
 8006186:	3601      	adds	r6, #1
 8006188:	e7ee      	b.n	8006168 <__libc_init_array+0xc>
 800618a:	00b3      	lsls	r3, r6, #2
 800618c:	58eb      	ldr	r3, [r5, r3]
 800618e:	4798      	blx	r3
 8006190:	3601      	adds	r6, #1
 8006192:	e7f2      	b.n	800617a <__libc_init_array+0x1e>
 8006194:	0800962c 	.word	0x0800962c
 8006198:	0800962c 	.word	0x0800962c
 800619c:	0800962c 	.word	0x0800962c
 80061a0:	08009630 	.word	0x08009630

080061a4 <memset>:
 80061a4:	0003      	movs	r3, r0
 80061a6:	1882      	adds	r2, r0, r2
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d100      	bne.n	80061ae <memset+0xa>
 80061ac:	4770      	bx	lr
 80061ae:	7019      	strb	r1, [r3, #0]
 80061b0:	3301      	adds	r3, #1
 80061b2:	e7f9      	b.n	80061a8 <memset+0x4>

080061b4 <__cvt>:
 80061b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061b6:	001e      	movs	r6, r3
 80061b8:	2300      	movs	r3, #0
 80061ba:	0014      	movs	r4, r2
 80061bc:	b08b      	sub	sp, #44	; 0x2c
 80061be:	429e      	cmp	r6, r3
 80061c0:	da04      	bge.n	80061cc <__cvt+0x18>
 80061c2:	2180      	movs	r1, #128	; 0x80
 80061c4:	0609      	lsls	r1, r1, #24
 80061c6:	1873      	adds	r3, r6, r1
 80061c8:	001e      	movs	r6, r3
 80061ca:	232d      	movs	r3, #45	; 0x2d
 80061cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80061ce:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80061d0:	7013      	strb	r3, [r2, #0]
 80061d2:	2320      	movs	r3, #32
 80061d4:	2203      	movs	r2, #3
 80061d6:	439f      	bics	r7, r3
 80061d8:	2f46      	cmp	r7, #70	; 0x46
 80061da:	d007      	beq.n	80061ec <__cvt+0x38>
 80061dc:	003b      	movs	r3, r7
 80061de:	3b45      	subs	r3, #69	; 0x45
 80061e0:	4259      	negs	r1, r3
 80061e2:	414b      	adcs	r3, r1
 80061e4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80061e6:	3a01      	subs	r2, #1
 80061e8:	18cb      	adds	r3, r1, r3
 80061ea:	9310      	str	r3, [sp, #64]	; 0x40
 80061ec:	ab09      	add	r3, sp, #36	; 0x24
 80061ee:	9304      	str	r3, [sp, #16]
 80061f0:	ab08      	add	r3, sp, #32
 80061f2:	9303      	str	r3, [sp, #12]
 80061f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80061f6:	9200      	str	r2, [sp, #0]
 80061f8:	9302      	str	r3, [sp, #8]
 80061fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061fc:	0022      	movs	r2, r4
 80061fe:	9301      	str	r3, [sp, #4]
 8006200:	0033      	movs	r3, r6
 8006202:	f000 fcf1 	bl	8006be8 <_dtoa_r>
 8006206:	0005      	movs	r5, r0
 8006208:	2f47      	cmp	r7, #71	; 0x47
 800620a:	d102      	bne.n	8006212 <__cvt+0x5e>
 800620c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800620e:	07db      	lsls	r3, r3, #31
 8006210:	d528      	bpl.n	8006264 <__cvt+0xb0>
 8006212:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006214:	18eb      	adds	r3, r5, r3
 8006216:	9307      	str	r3, [sp, #28]
 8006218:	2f46      	cmp	r7, #70	; 0x46
 800621a:	d114      	bne.n	8006246 <__cvt+0x92>
 800621c:	782b      	ldrb	r3, [r5, #0]
 800621e:	2b30      	cmp	r3, #48	; 0x30
 8006220:	d10c      	bne.n	800623c <__cvt+0x88>
 8006222:	2200      	movs	r2, #0
 8006224:	2300      	movs	r3, #0
 8006226:	0020      	movs	r0, r4
 8006228:	0031      	movs	r1, r6
 800622a:	f7fa f90f 	bl	800044c <__aeabi_dcmpeq>
 800622e:	2800      	cmp	r0, #0
 8006230:	d104      	bne.n	800623c <__cvt+0x88>
 8006232:	2301      	movs	r3, #1
 8006234:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006236:	1a9b      	subs	r3, r3, r2
 8006238:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800623e:	9a07      	ldr	r2, [sp, #28]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	18d3      	adds	r3, r2, r3
 8006244:	9307      	str	r3, [sp, #28]
 8006246:	2200      	movs	r2, #0
 8006248:	2300      	movs	r3, #0
 800624a:	0020      	movs	r0, r4
 800624c:	0031      	movs	r1, r6
 800624e:	f7fa f8fd 	bl	800044c <__aeabi_dcmpeq>
 8006252:	2800      	cmp	r0, #0
 8006254:	d001      	beq.n	800625a <__cvt+0xa6>
 8006256:	9b07      	ldr	r3, [sp, #28]
 8006258:	9309      	str	r3, [sp, #36]	; 0x24
 800625a:	2230      	movs	r2, #48	; 0x30
 800625c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800625e:	9907      	ldr	r1, [sp, #28]
 8006260:	428b      	cmp	r3, r1
 8006262:	d306      	bcc.n	8006272 <__cvt+0xbe>
 8006264:	0028      	movs	r0, r5
 8006266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006268:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800626a:	1b5b      	subs	r3, r3, r5
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	b00b      	add	sp, #44	; 0x2c
 8006270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006272:	1c59      	adds	r1, r3, #1
 8006274:	9109      	str	r1, [sp, #36]	; 0x24
 8006276:	701a      	strb	r2, [r3, #0]
 8006278:	e7f0      	b.n	800625c <__cvt+0xa8>

0800627a <__exponent>:
 800627a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800627c:	1c83      	adds	r3, r0, #2
 800627e:	b087      	sub	sp, #28
 8006280:	9303      	str	r3, [sp, #12]
 8006282:	0005      	movs	r5, r0
 8006284:	000c      	movs	r4, r1
 8006286:	232b      	movs	r3, #43	; 0x2b
 8006288:	7002      	strb	r2, [r0, #0]
 800628a:	2900      	cmp	r1, #0
 800628c:	da01      	bge.n	8006292 <__exponent+0x18>
 800628e:	424c      	negs	r4, r1
 8006290:	3302      	adds	r3, #2
 8006292:	706b      	strb	r3, [r5, #1]
 8006294:	2c09      	cmp	r4, #9
 8006296:	dd31      	ble.n	80062fc <__exponent+0x82>
 8006298:	270a      	movs	r7, #10
 800629a:	ab04      	add	r3, sp, #16
 800629c:	1dde      	adds	r6, r3, #7
 800629e:	0020      	movs	r0, r4
 80062a0:	0039      	movs	r1, r7
 80062a2:	9601      	str	r6, [sp, #4]
 80062a4:	f7fa f8bc 	bl	8000420 <__aeabi_idivmod>
 80062a8:	3e01      	subs	r6, #1
 80062aa:	3130      	adds	r1, #48	; 0x30
 80062ac:	0020      	movs	r0, r4
 80062ae:	7031      	strb	r1, [r6, #0]
 80062b0:	0039      	movs	r1, r7
 80062b2:	9402      	str	r4, [sp, #8]
 80062b4:	f7f9 ffce 	bl	8000254 <__divsi3>
 80062b8:	9b02      	ldr	r3, [sp, #8]
 80062ba:	0004      	movs	r4, r0
 80062bc:	2b63      	cmp	r3, #99	; 0x63
 80062be:	dcee      	bgt.n	800629e <__exponent+0x24>
 80062c0:	9b01      	ldr	r3, [sp, #4]
 80062c2:	3430      	adds	r4, #48	; 0x30
 80062c4:	1e9a      	subs	r2, r3, #2
 80062c6:	0013      	movs	r3, r2
 80062c8:	9903      	ldr	r1, [sp, #12]
 80062ca:	7014      	strb	r4, [r2, #0]
 80062cc:	a804      	add	r0, sp, #16
 80062ce:	3007      	adds	r0, #7
 80062d0:	4298      	cmp	r0, r3
 80062d2:	d80e      	bhi.n	80062f2 <__exponent+0x78>
 80062d4:	ab04      	add	r3, sp, #16
 80062d6:	3307      	adds	r3, #7
 80062d8:	2000      	movs	r0, #0
 80062da:	429a      	cmp	r2, r3
 80062dc:	d804      	bhi.n	80062e8 <__exponent+0x6e>
 80062de:	ab04      	add	r3, sp, #16
 80062e0:	3009      	adds	r0, #9
 80062e2:	18c0      	adds	r0, r0, r3
 80062e4:	9b01      	ldr	r3, [sp, #4]
 80062e6:	1ac0      	subs	r0, r0, r3
 80062e8:	9b03      	ldr	r3, [sp, #12]
 80062ea:	1818      	adds	r0, r3, r0
 80062ec:	1b40      	subs	r0, r0, r5
 80062ee:	b007      	add	sp, #28
 80062f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062f2:	7818      	ldrb	r0, [r3, #0]
 80062f4:	3301      	adds	r3, #1
 80062f6:	7008      	strb	r0, [r1, #0]
 80062f8:	3101      	adds	r1, #1
 80062fa:	e7e7      	b.n	80062cc <__exponent+0x52>
 80062fc:	2330      	movs	r3, #48	; 0x30
 80062fe:	18e4      	adds	r4, r4, r3
 8006300:	70ab      	strb	r3, [r5, #2]
 8006302:	1d28      	adds	r0, r5, #4
 8006304:	70ec      	strb	r4, [r5, #3]
 8006306:	e7f1      	b.n	80062ec <__exponent+0x72>

08006308 <_printf_float>:
 8006308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800630a:	b095      	sub	sp, #84	; 0x54
 800630c:	000c      	movs	r4, r1
 800630e:	9209      	str	r2, [sp, #36]	; 0x24
 8006310:	001e      	movs	r6, r3
 8006312:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006314:	0007      	movs	r7, r0
 8006316:	f001 fa81 	bl	800781c <_localeconv_r>
 800631a:	6803      	ldr	r3, [r0, #0]
 800631c:	0018      	movs	r0, r3
 800631e:	930c      	str	r3, [sp, #48]	; 0x30
 8006320:	f7f9 fef2 	bl	8000108 <strlen>
 8006324:	2300      	movs	r3, #0
 8006326:	9312      	str	r3, [sp, #72]	; 0x48
 8006328:	7e23      	ldrb	r3, [r4, #24]
 800632a:	2207      	movs	r2, #7
 800632c:	930a      	str	r3, [sp, #40]	; 0x28
 800632e:	6823      	ldr	r3, [r4, #0]
 8006330:	900e      	str	r0, [sp, #56]	; 0x38
 8006332:	930d      	str	r3, [sp, #52]	; 0x34
 8006334:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006336:	682b      	ldr	r3, [r5, #0]
 8006338:	05c9      	lsls	r1, r1, #23
 800633a:	d547      	bpl.n	80063cc <_printf_float+0xc4>
 800633c:	189b      	adds	r3, r3, r2
 800633e:	4393      	bics	r3, r2
 8006340:	001a      	movs	r2, r3
 8006342:	3208      	adds	r2, #8
 8006344:	602a      	str	r2, [r5, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	64a2      	str	r2, [r4, #72]	; 0x48
 800634c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800634e:	2201      	movs	r2, #1
 8006350:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006352:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006354:	930b      	str	r3, [sp, #44]	; 0x2c
 8006356:	006b      	lsls	r3, r5, #1
 8006358:	085b      	lsrs	r3, r3, #1
 800635a:	930f      	str	r3, [sp, #60]	; 0x3c
 800635c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800635e:	4ba7      	ldr	r3, [pc, #668]	; (80065fc <_printf_float+0x2f4>)
 8006360:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006362:	4252      	negs	r2, r2
 8006364:	f7fc f900 	bl	8002568 <__aeabi_dcmpun>
 8006368:	2800      	cmp	r0, #0
 800636a:	d131      	bne.n	80063d0 <_printf_float+0xc8>
 800636c:	2201      	movs	r2, #1
 800636e:	4ba3      	ldr	r3, [pc, #652]	; (80065fc <_printf_float+0x2f4>)
 8006370:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006372:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006374:	4252      	negs	r2, r2
 8006376:	f7fa f879 	bl	800046c <__aeabi_dcmple>
 800637a:	2800      	cmp	r0, #0
 800637c:	d128      	bne.n	80063d0 <_printf_float+0xc8>
 800637e:	2200      	movs	r2, #0
 8006380:	2300      	movs	r3, #0
 8006382:	0029      	movs	r1, r5
 8006384:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006386:	f7fa f867 	bl	8000458 <__aeabi_dcmplt>
 800638a:	2800      	cmp	r0, #0
 800638c:	d003      	beq.n	8006396 <_printf_float+0x8e>
 800638e:	0023      	movs	r3, r4
 8006390:	222d      	movs	r2, #45	; 0x2d
 8006392:	3343      	adds	r3, #67	; 0x43
 8006394:	701a      	strb	r2, [r3, #0]
 8006396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006398:	4d99      	ldr	r5, [pc, #612]	; (8006600 <_printf_float+0x2f8>)
 800639a:	2b47      	cmp	r3, #71	; 0x47
 800639c:	d900      	bls.n	80063a0 <_printf_float+0x98>
 800639e:	4d99      	ldr	r5, [pc, #612]	; (8006604 <_printf_float+0x2fc>)
 80063a0:	2303      	movs	r3, #3
 80063a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063a4:	6123      	str	r3, [r4, #16]
 80063a6:	3301      	adds	r3, #1
 80063a8:	439a      	bics	r2, r3
 80063aa:	2300      	movs	r3, #0
 80063ac:	6022      	str	r2, [r4, #0]
 80063ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80063b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b2:	0021      	movs	r1, r4
 80063b4:	0038      	movs	r0, r7
 80063b6:	9600      	str	r6, [sp, #0]
 80063b8:	aa13      	add	r2, sp, #76	; 0x4c
 80063ba:	f000 f9e7 	bl	800678c <_printf_common>
 80063be:	1c43      	adds	r3, r0, #1
 80063c0:	d000      	beq.n	80063c4 <_printf_float+0xbc>
 80063c2:	e0a2      	b.n	800650a <_printf_float+0x202>
 80063c4:	2001      	movs	r0, #1
 80063c6:	4240      	negs	r0, r0
 80063c8:	b015      	add	sp, #84	; 0x54
 80063ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063cc:	3307      	adds	r3, #7
 80063ce:	e7b6      	b.n	800633e <_printf_float+0x36>
 80063d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80063d2:	002b      	movs	r3, r5
 80063d4:	0010      	movs	r0, r2
 80063d6:	0029      	movs	r1, r5
 80063d8:	f7fc f8c6 	bl	8002568 <__aeabi_dcmpun>
 80063dc:	2800      	cmp	r0, #0
 80063de:	d00b      	beq.n	80063f8 <_printf_float+0xf0>
 80063e0:	2d00      	cmp	r5, #0
 80063e2:	da03      	bge.n	80063ec <_printf_float+0xe4>
 80063e4:	0023      	movs	r3, r4
 80063e6:	222d      	movs	r2, #45	; 0x2d
 80063e8:	3343      	adds	r3, #67	; 0x43
 80063ea:	701a      	strb	r2, [r3, #0]
 80063ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ee:	4d86      	ldr	r5, [pc, #536]	; (8006608 <_printf_float+0x300>)
 80063f0:	2b47      	cmp	r3, #71	; 0x47
 80063f2:	d9d5      	bls.n	80063a0 <_printf_float+0x98>
 80063f4:	4d85      	ldr	r5, [pc, #532]	; (800660c <_printf_float+0x304>)
 80063f6:	e7d3      	b.n	80063a0 <_printf_float+0x98>
 80063f8:	2220      	movs	r2, #32
 80063fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80063fc:	6863      	ldr	r3, [r4, #4]
 80063fe:	4391      	bics	r1, r2
 8006400:	910f      	str	r1, [sp, #60]	; 0x3c
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	d149      	bne.n	800649a <_printf_float+0x192>
 8006406:	3307      	adds	r3, #7
 8006408:	6063      	str	r3, [r4, #4]
 800640a:	2380      	movs	r3, #128	; 0x80
 800640c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800640e:	00db      	lsls	r3, r3, #3
 8006410:	4313      	orrs	r3, r2
 8006412:	2200      	movs	r2, #0
 8006414:	9206      	str	r2, [sp, #24]
 8006416:	aa12      	add	r2, sp, #72	; 0x48
 8006418:	9205      	str	r2, [sp, #20]
 800641a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800641c:	a908      	add	r1, sp, #32
 800641e:	9204      	str	r2, [sp, #16]
 8006420:	aa11      	add	r2, sp, #68	; 0x44
 8006422:	9203      	str	r2, [sp, #12]
 8006424:	2223      	movs	r2, #35	; 0x23
 8006426:	6023      	str	r3, [r4, #0]
 8006428:	9301      	str	r3, [sp, #4]
 800642a:	6863      	ldr	r3, [r4, #4]
 800642c:	1852      	adds	r2, r2, r1
 800642e:	9202      	str	r2, [sp, #8]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	0038      	movs	r0, r7
 8006434:	002b      	movs	r3, r5
 8006436:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006438:	f7ff febc 	bl	80061b4 <__cvt>
 800643c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800643e:	0005      	movs	r5, r0
 8006440:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006442:	2b47      	cmp	r3, #71	; 0x47
 8006444:	d108      	bne.n	8006458 <_printf_float+0x150>
 8006446:	1ccb      	adds	r3, r1, #3
 8006448:	db02      	blt.n	8006450 <_printf_float+0x148>
 800644a:	6863      	ldr	r3, [r4, #4]
 800644c:	4299      	cmp	r1, r3
 800644e:	dd48      	ble.n	80064e2 <_printf_float+0x1da>
 8006450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006452:	3b02      	subs	r3, #2
 8006454:	b2db      	uxtb	r3, r3
 8006456:	930a      	str	r3, [sp, #40]	; 0x28
 8006458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800645a:	2b65      	cmp	r3, #101	; 0x65
 800645c:	d824      	bhi.n	80064a8 <_printf_float+0x1a0>
 800645e:	0020      	movs	r0, r4
 8006460:	001a      	movs	r2, r3
 8006462:	3901      	subs	r1, #1
 8006464:	3050      	adds	r0, #80	; 0x50
 8006466:	9111      	str	r1, [sp, #68]	; 0x44
 8006468:	f7ff ff07 	bl	800627a <__exponent>
 800646c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800646e:	900b      	str	r0, [sp, #44]	; 0x2c
 8006470:	1813      	adds	r3, r2, r0
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	2a01      	cmp	r2, #1
 8006476:	dc02      	bgt.n	800647e <_printf_float+0x176>
 8006478:	6822      	ldr	r2, [r4, #0]
 800647a:	07d2      	lsls	r2, r2, #31
 800647c:	d501      	bpl.n	8006482 <_printf_float+0x17a>
 800647e:	3301      	adds	r3, #1
 8006480:	6123      	str	r3, [r4, #16]
 8006482:	2323      	movs	r3, #35	; 0x23
 8006484:	aa08      	add	r2, sp, #32
 8006486:	189b      	adds	r3, r3, r2
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d100      	bne.n	8006490 <_printf_float+0x188>
 800648e:	e78f      	b.n	80063b0 <_printf_float+0xa8>
 8006490:	0023      	movs	r3, r4
 8006492:	222d      	movs	r2, #45	; 0x2d
 8006494:	3343      	adds	r3, #67	; 0x43
 8006496:	701a      	strb	r2, [r3, #0]
 8006498:	e78a      	b.n	80063b0 <_printf_float+0xa8>
 800649a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800649c:	2a47      	cmp	r2, #71	; 0x47
 800649e:	d1b4      	bne.n	800640a <_printf_float+0x102>
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1b2      	bne.n	800640a <_printf_float+0x102>
 80064a4:	3301      	adds	r3, #1
 80064a6:	e7af      	b.n	8006408 <_printf_float+0x100>
 80064a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064aa:	2b66      	cmp	r3, #102	; 0x66
 80064ac:	d11b      	bne.n	80064e6 <_printf_float+0x1de>
 80064ae:	6863      	ldr	r3, [r4, #4]
 80064b0:	2900      	cmp	r1, #0
 80064b2:	dd0d      	ble.n	80064d0 <_printf_float+0x1c8>
 80064b4:	6121      	str	r1, [r4, #16]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d102      	bne.n	80064c0 <_printf_float+0x1b8>
 80064ba:	6822      	ldr	r2, [r4, #0]
 80064bc:	07d2      	lsls	r2, r2, #31
 80064be:	d502      	bpl.n	80064c6 <_printf_float+0x1be>
 80064c0:	3301      	adds	r3, #1
 80064c2:	1859      	adds	r1, r3, r1
 80064c4:	6121      	str	r1, [r4, #16]
 80064c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064c8:	65a3      	str	r3, [r4, #88]	; 0x58
 80064ca:	2300      	movs	r3, #0
 80064cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80064ce:	e7d8      	b.n	8006482 <_printf_float+0x17a>
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d103      	bne.n	80064dc <_printf_float+0x1d4>
 80064d4:	2201      	movs	r2, #1
 80064d6:	6821      	ldr	r1, [r4, #0]
 80064d8:	4211      	tst	r1, r2
 80064da:	d000      	beq.n	80064de <_printf_float+0x1d6>
 80064dc:	1c9a      	adds	r2, r3, #2
 80064de:	6122      	str	r2, [r4, #16]
 80064e0:	e7f1      	b.n	80064c6 <_printf_float+0x1be>
 80064e2:	2367      	movs	r3, #103	; 0x67
 80064e4:	930a      	str	r3, [sp, #40]	; 0x28
 80064e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064ea:	4293      	cmp	r3, r2
 80064ec:	db06      	blt.n	80064fc <_printf_float+0x1f4>
 80064ee:	6822      	ldr	r2, [r4, #0]
 80064f0:	6123      	str	r3, [r4, #16]
 80064f2:	07d2      	lsls	r2, r2, #31
 80064f4:	d5e7      	bpl.n	80064c6 <_printf_float+0x1be>
 80064f6:	3301      	adds	r3, #1
 80064f8:	6123      	str	r3, [r4, #16]
 80064fa:	e7e4      	b.n	80064c6 <_printf_float+0x1be>
 80064fc:	2101      	movs	r1, #1
 80064fe:	2b00      	cmp	r3, #0
 8006500:	dc01      	bgt.n	8006506 <_printf_float+0x1fe>
 8006502:	1849      	adds	r1, r1, r1
 8006504:	1ac9      	subs	r1, r1, r3
 8006506:	1852      	adds	r2, r2, r1
 8006508:	e7e9      	b.n	80064de <_printf_float+0x1d6>
 800650a:	6822      	ldr	r2, [r4, #0]
 800650c:	0553      	lsls	r3, r2, #21
 800650e:	d407      	bmi.n	8006520 <_printf_float+0x218>
 8006510:	6923      	ldr	r3, [r4, #16]
 8006512:	002a      	movs	r2, r5
 8006514:	0038      	movs	r0, r7
 8006516:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006518:	47b0      	blx	r6
 800651a:	1c43      	adds	r3, r0, #1
 800651c:	d128      	bne.n	8006570 <_printf_float+0x268>
 800651e:	e751      	b.n	80063c4 <_printf_float+0xbc>
 8006520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006522:	2b65      	cmp	r3, #101	; 0x65
 8006524:	d800      	bhi.n	8006528 <_printf_float+0x220>
 8006526:	e0e1      	b.n	80066ec <_printf_float+0x3e4>
 8006528:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800652a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800652c:	2200      	movs	r2, #0
 800652e:	2300      	movs	r3, #0
 8006530:	f7f9 ff8c 	bl	800044c <__aeabi_dcmpeq>
 8006534:	2800      	cmp	r0, #0
 8006536:	d031      	beq.n	800659c <_printf_float+0x294>
 8006538:	2301      	movs	r3, #1
 800653a:	0038      	movs	r0, r7
 800653c:	4a34      	ldr	r2, [pc, #208]	; (8006610 <_printf_float+0x308>)
 800653e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006540:	47b0      	blx	r6
 8006542:	1c43      	adds	r3, r0, #1
 8006544:	d100      	bne.n	8006548 <_printf_float+0x240>
 8006546:	e73d      	b.n	80063c4 <_printf_float+0xbc>
 8006548:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800654a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800654c:	4293      	cmp	r3, r2
 800654e:	db02      	blt.n	8006556 <_printf_float+0x24e>
 8006550:	6823      	ldr	r3, [r4, #0]
 8006552:	07db      	lsls	r3, r3, #31
 8006554:	d50c      	bpl.n	8006570 <_printf_float+0x268>
 8006556:	0038      	movs	r0, r7
 8006558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800655a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800655c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800655e:	47b0      	blx	r6
 8006560:	2500      	movs	r5, #0
 8006562:	1c43      	adds	r3, r0, #1
 8006564:	d100      	bne.n	8006568 <_printf_float+0x260>
 8006566:	e72d      	b.n	80063c4 <_printf_float+0xbc>
 8006568:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800656a:	3b01      	subs	r3, #1
 800656c:	42ab      	cmp	r3, r5
 800656e:	dc0a      	bgt.n	8006586 <_printf_float+0x27e>
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	079b      	lsls	r3, r3, #30
 8006574:	d500      	bpl.n	8006578 <_printf_float+0x270>
 8006576:	e106      	b.n	8006786 <_printf_float+0x47e>
 8006578:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800657a:	68e0      	ldr	r0, [r4, #12]
 800657c:	4298      	cmp	r0, r3
 800657e:	db00      	blt.n	8006582 <_printf_float+0x27a>
 8006580:	e722      	b.n	80063c8 <_printf_float+0xc0>
 8006582:	0018      	movs	r0, r3
 8006584:	e720      	b.n	80063c8 <_printf_float+0xc0>
 8006586:	0022      	movs	r2, r4
 8006588:	2301      	movs	r3, #1
 800658a:	0038      	movs	r0, r7
 800658c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800658e:	321a      	adds	r2, #26
 8006590:	47b0      	blx	r6
 8006592:	1c43      	adds	r3, r0, #1
 8006594:	d100      	bne.n	8006598 <_printf_float+0x290>
 8006596:	e715      	b.n	80063c4 <_printf_float+0xbc>
 8006598:	3501      	adds	r5, #1
 800659a:	e7e5      	b.n	8006568 <_printf_float+0x260>
 800659c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800659e:	2b00      	cmp	r3, #0
 80065a0:	dc38      	bgt.n	8006614 <_printf_float+0x30c>
 80065a2:	2301      	movs	r3, #1
 80065a4:	0038      	movs	r0, r7
 80065a6:	4a1a      	ldr	r2, [pc, #104]	; (8006610 <_printf_float+0x308>)
 80065a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065aa:	47b0      	blx	r6
 80065ac:	1c43      	adds	r3, r0, #1
 80065ae:	d100      	bne.n	80065b2 <_printf_float+0x2aa>
 80065b0:	e708      	b.n	80063c4 <_printf_float+0xbc>
 80065b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065b6:	4313      	orrs	r3, r2
 80065b8:	d102      	bne.n	80065c0 <_printf_float+0x2b8>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	07db      	lsls	r3, r3, #31
 80065be:	d5d7      	bpl.n	8006570 <_printf_float+0x268>
 80065c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065c2:	0038      	movs	r0, r7
 80065c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065c8:	47b0      	blx	r6
 80065ca:	1c43      	adds	r3, r0, #1
 80065cc:	d100      	bne.n	80065d0 <_printf_float+0x2c8>
 80065ce:	e6f9      	b.n	80063c4 <_printf_float+0xbc>
 80065d0:	2300      	movs	r3, #0
 80065d2:	930a      	str	r3, [sp, #40]	; 0x28
 80065d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065d8:	425b      	negs	r3, r3
 80065da:	4293      	cmp	r3, r2
 80065dc:	dc01      	bgt.n	80065e2 <_printf_float+0x2da>
 80065de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065e0:	e797      	b.n	8006512 <_printf_float+0x20a>
 80065e2:	0022      	movs	r2, r4
 80065e4:	2301      	movs	r3, #1
 80065e6:	0038      	movs	r0, r7
 80065e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065ea:	321a      	adds	r2, #26
 80065ec:	47b0      	blx	r6
 80065ee:	1c43      	adds	r3, r0, #1
 80065f0:	d100      	bne.n	80065f4 <_printf_float+0x2ec>
 80065f2:	e6e7      	b.n	80063c4 <_printf_float+0xbc>
 80065f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f6:	3301      	adds	r3, #1
 80065f8:	e7eb      	b.n	80065d2 <_printf_float+0x2ca>
 80065fa:	46c0      	nop			; (mov r8, r8)
 80065fc:	7fefffff 	.word	0x7fefffff
 8006600:	08009258 	.word	0x08009258
 8006604:	0800925c 	.word	0x0800925c
 8006608:	08009260 	.word	0x08009260
 800660c:	08009264 	.word	0x08009264
 8006610:	08009268 	.word	0x08009268
 8006614:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006616:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006618:	920a      	str	r2, [sp, #40]	; 0x28
 800661a:	429a      	cmp	r2, r3
 800661c:	dd00      	ble.n	8006620 <_printf_float+0x318>
 800661e:	930a      	str	r3, [sp, #40]	; 0x28
 8006620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006622:	2b00      	cmp	r3, #0
 8006624:	dc3c      	bgt.n	80066a0 <_printf_float+0x398>
 8006626:	2300      	movs	r3, #0
 8006628:	930d      	str	r3, [sp, #52]	; 0x34
 800662a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800662c:	43db      	mvns	r3, r3
 800662e:	17db      	asrs	r3, r3, #31
 8006630:	930f      	str	r3, [sp, #60]	; 0x3c
 8006632:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006634:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006636:	930b      	str	r3, [sp, #44]	; 0x2c
 8006638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800663a:	4013      	ands	r3, r2
 800663c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006642:	4293      	cmp	r3, r2
 8006644:	dc34      	bgt.n	80066b0 <_printf_float+0x3a8>
 8006646:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006648:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800664a:	4293      	cmp	r3, r2
 800664c:	db3d      	blt.n	80066ca <_printf_float+0x3c2>
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	07db      	lsls	r3, r3, #31
 8006652:	d43a      	bmi.n	80066ca <_printf_float+0x3c2>
 8006654:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006656:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006658:	9911      	ldr	r1, [sp, #68]	; 0x44
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	1a52      	subs	r2, r2, r1
 800665e:	920a      	str	r2, [sp, #40]	; 0x28
 8006660:	429a      	cmp	r2, r3
 8006662:	dd00      	ble.n	8006666 <_printf_float+0x35e>
 8006664:	930a      	str	r3, [sp, #40]	; 0x28
 8006666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006668:	2b00      	cmp	r3, #0
 800666a:	dc36      	bgt.n	80066da <_printf_float+0x3d2>
 800666c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800666e:	2500      	movs	r5, #0
 8006670:	43db      	mvns	r3, r3
 8006672:	17db      	asrs	r3, r3, #31
 8006674:	930b      	str	r3, [sp, #44]	; 0x2c
 8006676:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006678:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800667a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800667c:	1a9b      	subs	r3, r3, r2
 800667e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006680:	400a      	ands	r2, r1
 8006682:	1a9b      	subs	r3, r3, r2
 8006684:	42ab      	cmp	r3, r5
 8006686:	dc00      	bgt.n	800668a <_printf_float+0x382>
 8006688:	e772      	b.n	8006570 <_printf_float+0x268>
 800668a:	0022      	movs	r2, r4
 800668c:	2301      	movs	r3, #1
 800668e:	0038      	movs	r0, r7
 8006690:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006692:	321a      	adds	r2, #26
 8006694:	47b0      	blx	r6
 8006696:	1c43      	adds	r3, r0, #1
 8006698:	d100      	bne.n	800669c <_printf_float+0x394>
 800669a:	e693      	b.n	80063c4 <_printf_float+0xbc>
 800669c:	3501      	adds	r5, #1
 800669e:	e7ea      	b.n	8006676 <_printf_float+0x36e>
 80066a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a2:	002a      	movs	r2, r5
 80066a4:	0038      	movs	r0, r7
 80066a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066a8:	47b0      	blx	r6
 80066aa:	1c43      	adds	r3, r0, #1
 80066ac:	d1bb      	bne.n	8006626 <_printf_float+0x31e>
 80066ae:	e689      	b.n	80063c4 <_printf_float+0xbc>
 80066b0:	0022      	movs	r2, r4
 80066b2:	2301      	movs	r3, #1
 80066b4:	0038      	movs	r0, r7
 80066b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066b8:	321a      	adds	r2, #26
 80066ba:	47b0      	blx	r6
 80066bc:	1c43      	adds	r3, r0, #1
 80066be:	d100      	bne.n	80066c2 <_printf_float+0x3ba>
 80066c0:	e680      	b.n	80063c4 <_printf_float+0xbc>
 80066c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066c4:	3301      	adds	r3, #1
 80066c6:	930d      	str	r3, [sp, #52]	; 0x34
 80066c8:	e7b3      	b.n	8006632 <_printf_float+0x32a>
 80066ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066cc:	0038      	movs	r0, r7
 80066ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066d2:	47b0      	blx	r6
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	d1bd      	bne.n	8006654 <_printf_float+0x34c>
 80066d8:	e674      	b.n	80063c4 <_printf_float+0xbc>
 80066da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066dc:	0038      	movs	r0, r7
 80066de:	18ea      	adds	r2, r5, r3
 80066e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066e4:	47b0      	blx	r6
 80066e6:	1c43      	adds	r3, r0, #1
 80066e8:	d1c0      	bne.n	800666c <_printf_float+0x364>
 80066ea:	e66b      	b.n	80063c4 <_printf_float+0xbc>
 80066ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	dc02      	bgt.n	80066f8 <_printf_float+0x3f0>
 80066f2:	2301      	movs	r3, #1
 80066f4:	421a      	tst	r2, r3
 80066f6:	d034      	beq.n	8006762 <_printf_float+0x45a>
 80066f8:	2301      	movs	r3, #1
 80066fa:	002a      	movs	r2, r5
 80066fc:	0038      	movs	r0, r7
 80066fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006700:	47b0      	blx	r6
 8006702:	1c43      	adds	r3, r0, #1
 8006704:	d100      	bne.n	8006708 <_printf_float+0x400>
 8006706:	e65d      	b.n	80063c4 <_printf_float+0xbc>
 8006708:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800670a:	0038      	movs	r0, r7
 800670c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800670e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006710:	47b0      	blx	r6
 8006712:	1c43      	adds	r3, r0, #1
 8006714:	d100      	bne.n	8006718 <_printf_float+0x410>
 8006716:	e655      	b.n	80063c4 <_printf_float+0xbc>
 8006718:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800671a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800671c:	2200      	movs	r2, #0
 800671e:	2300      	movs	r3, #0
 8006720:	f7f9 fe94 	bl	800044c <__aeabi_dcmpeq>
 8006724:	2800      	cmp	r0, #0
 8006726:	d11a      	bne.n	800675e <_printf_float+0x456>
 8006728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800672a:	1c6a      	adds	r2, r5, #1
 800672c:	3b01      	subs	r3, #1
 800672e:	0038      	movs	r0, r7
 8006730:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006732:	47b0      	blx	r6
 8006734:	1c43      	adds	r3, r0, #1
 8006736:	d10e      	bne.n	8006756 <_printf_float+0x44e>
 8006738:	e644      	b.n	80063c4 <_printf_float+0xbc>
 800673a:	0022      	movs	r2, r4
 800673c:	2301      	movs	r3, #1
 800673e:	0038      	movs	r0, r7
 8006740:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006742:	321a      	adds	r2, #26
 8006744:	47b0      	blx	r6
 8006746:	1c43      	adds	r3, r0, #1
 8006748:	d100      	bne.n	800674c <_printf_float+0x444>
 800674a:	e63b      	b.n	80063c4 <_printf_float+0xbc>
 800674c:	3501      	adds	r5, #1
 800674e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006750:	3b01      	subs	r3, #1
 8006752:	42ab      	cmp	r3, r5
 8006754:	dcf1      	bgt.n	800673a <_printf_float+0x432>
 8006756:	0022      	movs	r2, r4
 8006758:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800675a:	3250      	adds	r2, #80	; 0x50
 800675c:	e6da      	b.n	8006514 <_printf_float+0x20c>
 800675e:	2500      	movs	r5, #0
 8006760:	e7f5      	b.n	800674e <_printf_float+0x446>
 8006762:	002a      	movs	r2, r5
 8006764:	e7e3      	b.n	800672e <_printf_float+0x426>
 8006766:	0022      	movs	r2, r4
 8006768:	2301      	movs	r3, #1
 800676a:	0038      	movs	r0, r7
 800676c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800676e:	3219      	adds	r2, #25
 8006770:	47b0      	blx	r6
 8006772:	1c43      	adds	r3, r0, #1
 8006774:	d100      	bne.n	8006778 <_printf_float+0x470>
 8006776:	e625      	b.n	80063c4 <_printf_float+0xbc>
 8006778:	3501      	adds	r5, #1
 800677a:	68e3      	ldr	r3, [r4, #12]
 800677c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800677e:	1a9b      	subs	r3, r3, r2
 8006780:	42ab      	cmp	r3, r5
 8006782:	dcf0      	bgt.n	8006766 <_printf_float+0x45e>
 8006784:	e6f8      	b.n	8006578 <_printf_float+0x270>
 8006786:	2500      	movs	r5, #0
 8006788:	e7f7      	b.n	800677a <_printf_float+0x472>
 800678a:	46c0      	nop			; (mov r8, r8)

0800678c <_printf_common>:
 800678c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800678e:	0015      	movs	r5, r2
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	688a      	ldr	r2, [r1, #8]
 8006794:	690b      	ldr	r3, [r1, #16]
 8006796:	000c      	movs	r4, r1
 8006798:	9000      	str	r0, [sp, #0]
 800679a:	4293      	cmp	r3, r2
 800679c:	da00      	bge.n	80067a0 <_printf_common+0x14>
 800679e:	0013      	movs	r3, r2
 80067a0:	0022      	movs	r2, r4
 80067a2:	602b      	str	r3, [r5, #0]
 80067a4:	3243      	adds	r2, #67	; 0x43
 80067a6:	7812      	ldrb	r2, [r2, #0]
 80067a8:	2a00      	cmp	r2, #0
 80067aa:	d001      	beq.n	80067b0 <_printf_common+0x24>
 80067ac:	3301      	adds	r3, #1
 80067ae:	602b      	str	r3, [r5, #0]
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	069b      	lsls	r3, r3, #26
 80067b4:	d502      	bpl.n	80067bc <_printf_common+0x30>
 80067b6:	682b      	ldr	r3, [r5, #0]
 80067b8:	3302      	adds	r3, #2
 80067ba:	602b      	str	r3, [r5, #0]
 80067bc:	6822      	ldr	r2, [r4, #0]
 80067be:	2306      	movs	r3, #6
 80067c0:	0017      	movs	r7, r2
 80067c2:	401f      	ands	r7, r3
 80067c4:	421a      	tst	r2, r3
 80067c6:	d027      	beq.n	8006818 <_printf_common+0x8c>
 80067c8:	0023      	movs	r3, r4
 80067ca:	3343      	adds	r3, #67	; 0x43
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	1e5a      	subs	r2, r3, #1
 80067d0:	4193      	sbcs	r3, r2
 80067d2:	6822      	ldr	r2, [r4, #0]
 80067d4:	0692      	lsls	r2, r2, #26
 80067d6:	d430      	bmi.n	800683a <_printf_common+0xae>
 80067d8:	0022      	movs	r2, r4
 80067da:	9901      	ldr	r1, [sp, #4]
 80067dc:	9800      	ldr	r0, [sp, #0]
 80067de:	9e08      	ldr	r6, [sp, #32]
 80067e0:	3243      	adds	r2, #67	; 0x43
 80067e2:	47b0      	blx	r6
 80067e4:	1c43      	adds	r3, r0, #1
 80067e6:	d025      	beq.n	8006834 <_printf_common+0xa8>
 80067e8:	2306      	movs	r3, #6
 80067ea:	6820      	ldr	r0, [r4, #0]
 80067ec:	682a      	ldr	r2, [r5, #0]
 80067ee:	68e1      	ldr	r1, [r4, #12]
 80067f0:	2500      	movs	r5, #0
 80067f2:	4003      	ands	r3, r0
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	d103      	bne.n	8006800 <_printf_common+0x74>
 80067f8:	1a8d      	subs	r5, r1, r2
 80067fa:	43eb      	mvns	r3, r5
 80067fc:	17db      	asrs	r3, r3, #31
 80067fe:	401d      	ands	r5, r3
 8006800:	68a3      	ldr	r3, [r4, #8]
 8006802:	6922      	ldr	r2, [r4, #16]
 8006804:	4293      	cmp	r3, r2
 8006806:	dd01      	ble.n	800680c <_printf_common+0x80>
 8006808:	1a9b      	subs	r3, r3, r2
 800680a:	18ed      	adds	r5, r5, r3
 800680c:	2700      	movs	r7, #0
 800680e:	42bd      	cmp	r5, r7
 8006810:	d120      	bne.n	8006854 <_printf_common+0xc8>
 8006812:	2000      	movs	r0, #0
 8006814:	e010      	b.n	8006838 <_printf_common+0xac>
 8006816:	3701      	adds	r7, #1
 8006818:	68e3      	ldr	r3, [r4, #12]
 800681a:	682a      	ldr	r2, [r5, #0]
 800681c:	1a9b      	subs	r3, r3, r2
 800681e:	42bb      	cmp	r3, r7
 8006820:	ddd2      	ble.n	80067c8 <_printf_common+0x3c>
 8006822:	0022      	movs	r2, r4
 8006824:	2301      	movs	r3, #1
 8006826:	9901      	ldr	r1, [sp, #4]
 8006828:	9800      	ldr	r0, [sp, #0]
 800682a:	9e08      	ldr	r6, [sp, #32]
 800682c:	3219      	adds	r2, #25
 800682e:	47b0      	blx	r6
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	d1f0      	bne.n	8006816 <_printf_common+0x8a>
 8006834:	2001      	movs	r0, #1
 8006836:	4240      	negs	r0, r0
 8006838:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800683a:	2030      	movs	r0, #48	; 0x30
 800683c:	18e1      	adds	r1, r4, r3
 800683e:	3143      	adds	r1, #67	; 0x43
 8006840:	7008      	strb	r0, [r1, #0]
 8006842:	0021      	movs	r1, r4
 8006844:	1c5a      	adds	r2, r3, #1
 8006846:	3145      	adds	r1, #69	; 0x45
 8006848:	7809      	ldrb	r1, [r1, #0]
 800684a:	18a2      	adds	r2, r4, r2
 800684c:	3243      	adds	r2, #67	; 0x43
 800684e:	3302      	adds	r3, #2
 8006850:	7011      	strb	r1, [r2, #0]
 8006852:	e7c1      	b.n	80067d8 <_printf_common+0x4c>
 8006854:	0022      	movs	r2, r4
 8006856:	2301      	movs	r3, #1
 8006858:	9901      	ldr	r1, [sp, #4]
 800685a:	9800      	ldr	r0, [sp, #0]
 800685c:	9e08      	ldr	r6, [sp, #32]
 800685e:	321a      	adds	r2, #26
 8006860:	47b0      	blx	r6
 8006862:	1c43      	adds	r3, r0, #1
 8006864:	d0e6      	beq.n	8006834 <_printf_common+0xa8>
 8006866:	3701      	adds	r7, #1
 8006868:	e7d1      	b.n	800680e <_printf_common+0x82>
	...

0800686c <_printf_i>:
 800686c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800686e:	b08b      	sub	sp, #44	; 0x2c
 8006870:	9206      	str	r2, [sp, #24]
 8006872:	000a      	movs	r2, r1
 8006874:	3243      	adds	r2, #67	; 0x43
 8006876:	9307      	str	r3, [sp, #28]
 8006878:	9005      	str	r0, [sp, #20]
 800687a:	9204      	str	r2, [sp, #16]
 800687c:	7e0a      	ldrb	r2, [r1, #24]
 800687e:	000c      	movs	r4, r1
 8006880:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006882:	2a78      	cmp	r2, #120	; 0x78
 8006884:	d807      	bhi.n	8006896 <_printf_i+0x2a>
 8006886:	2a62      	cmp	r2, #98	; 0x62
 8006888:	d809      	bhi.n	800689e <_printf_i+0x32>
 800688a:	2a00      	cmp	r2, #0
 800688c:	d100      	bne.n	8006890 <_printf_i+0x24>
 800688e:	e0c1      	b.n	8006a14 <_printf_i+0x1a8>
 8006890:	2a58      	cmp	r2, #88	; 0x58
 8006892:	d100      	bne.n	8006896 <_printf_i+0x2a>
 8006894:	e08c      	b.n	80069b0 <_printf_i+0x144>
 8006896:	0026      	movs	r6, r4
 8006898:	3642      	adds	r6, #66	; 0x42
 800689a:	7032      	strb	r2, [r6, #0]
 800689c:	e022      	b.n	80068e4 <_printf_i+0x78>
 800689e:	0010      	movs	r0, r2
 80068a0:	3863      	subs	r0, #99	; 0x63
 80068a2:	2815      	cmp	r0, #21
 80068a4:	d8f7      	bhi.n	8006896 <_printf_i+0x2a>
 80068a6:	f7f9 fc41 	bl	800012c <__gnu_thumb1_case_shi>
 80068aa:	0016      	.short	0x0016
 80068ac:	fff6001f 	.word	0xfff6001f
 80068b0:	fff6fff6 	.word	0xfff6fff6
 80068b4:	001ffff6 	.word	0x001ffff6
 80068b8:	fff6fff6 	.word	0xfff6fff6
 80068bc:	fff6fff6 	.word	0xfff6fff6
 80068c0:	003600a8 	.word	0x003600a8
 80068c4:	fff6009a 	.word	0xfff6009a
 80068c8:	00b9fff6 	.word	0x00b9fff6
 80068cc:	0036fff6 	.word	0x0036fff6
 80068d0:	fff6fff6 	.word	0xfff6fff6
 80068d4:	009e      	.short	0x009e
 80068d6:	0026      	movs	r6, r4
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	3642      	adds	r6, #66	; 0x42
 80068dc:	1d11      	adds	r1, r2, #4
 80068de:	6019      	str	r1, [r3, #0]
 80068e0:	6813      	ldr	r3, [r2, #0]
 80068e2:	7033      	strb	r3, [r6, #0]
 80068e4:	2301      	movs	r3, #1
 80068e6:	e0a7      	b.n	8006a38 <_printf_i+0x1cc>
 80068e8:	6808      	ldr	r0, [r1, #0]
 80068ea:	6819      	ldr	r1, [r3, #0]
 80068ec:	1d0a      	adds	r2, r1, #4
 80068ee:	0605      	lsls	r5, r0, #24
 80068f0:	d50b      	bpl.n	800690a <_printf_i+0x9e>
 80068f2:	680d      	ldr	r5, [r1, #0]
 80068f4:	601a      	str	r2, [r3, #0]
 80068f6:	2d00      	cmp	r5, #0
 80068f8:	da03      	bge.n	8006902 <_printf_i+0x96>
 80068fa:	232d      	movs	r3, #45	; 0x2d
 80068fc:	9a04      	ldr	r2, [sp, #16]
 80068fe:	426d      	negs	r5, r5
 8006900:	7013      	strb	r3, [r2, #0]
 8006902:	4b61      	ldr	r3, [pc, #388]	; (8006a88 <_printf_i+0x21c>)
 8006904:	270a      	movs	r7, #10
 8006906:	9303      	str	r3, [sp, #12]
 8006908:	e01b      	b.n	8006942 <_printf_i+0xd6>
 800690a:	680d      	ldr	r5, [r1, #0]
 800690c:	601a      	str	r2, [r3, #0]
 800690e:	0641      	lsls	r1, r0, #25
 8006910:	d5f1      	bpl.n	80068f6 <_printf_i+0x8a>
 8006912:	b22d      	sxth	r5, r5
 8006914:	e7ef      	b.n	80068f6 <_printf_i+0x8a>
 8006916:	680d      	ldr	r5, [r1, #0]
 8006918:	6819      	ldr	r1, [r3, #0]
 800691a:	1d08      	adds	r0, r1, #4
 800691c:	6018      	str	r0, [r3, #0]
 800691e:	062e      	lsls	r6, r5, #24
 8006920:	d501      	bpl.n	8006926 <_printf_i+0xba>
 8006922:	680d      	ldr	r5, [r1, #0]
 8006924:	e003      	b.n	800692e <_printf_i+0xc2>
 8006926:	066d      	lsls	r5, r5, #25
 8006928:	d5fb      	bpl.n	8006922 <_printf_i+0xb6>
 800692a:	680d      	ldr	r5, [r1, #0]
 800692c:	b2ad      	uxth	r5, r5
 800692e:	4b56      	ldr	r3, [pc, #344]	; (8006a88 <_printf_i+0x21c>)
 8006930:	2708      	movs	r7, #8
 8006932:	9303      	str	r3, [sp, #12]
 8006934:	2a6f      	cmp	r2, #111	; 0x6f
 8006936:	d000      	beq.n	800693a <_printf_i+0xce>
 8006938:	3702      	adds	r7, #2
 800693a:	0023      	movs	r3, r4
 800693c:	2200      	movs	r2, #0
 800693e:	3343      	adds	r3, #67	; 0x43
 8006940:	701a      	strb	r2, [r3, #0]
 8006942:	6863      	ldr	r3, [r4, #4]
 8006944:	60a3      	str	r3, [r4, #8]
 8006946:	2b00      	cmp	r3, #0
 8006948:	db03      	blt.n	8006952 <_printf_i+0xe6>
 800694a:	2204      	movs	r2, #4
 800694c:	6821      	ldr	r1, [r4, #0]
 800694e:	4391      	bics	r1, r2
 8006950:	6021      	str	r1, [r4, #0]
 8006952:	2d00      	cmp	r5, #0
 8006954:	d102      	bne.n	800695c <_printf_i+0xf0>
 8006956:	9e04      	ldr	r6, [sp, #16]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00c      	beq.n	8006976 <_printf_i+0x10a>
 800695c:	9e04      	ldr	r6, [sp, #16]
 800695e:	0028      	movs	r0, r5
 8006960:	0039      	movs	r1, r7
 8006962:	f7f9 fc73 	bl	800024c <__aeabi_uidivmod>
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	3e01      	subs	r6, #1
 800696a:	5c5b      	ldrb	r3, [r3, r1]
 800696c:	7033      	strb	r3, [r6, #0]
 800696e:	002b      	movs	r3, r5
 8006970:	0005      	movs	r5, r0
 8006972:	429f      	cmp	r7, r3
 8006974:	d9f3      	bls.n	800695e <_printf_i+0xf2>
 8006976:	2f08      	cmp	r7, #8
 8006978:	d109      	bne.n	800698e <_printf_i+0x122>
 800697a:	6823      	ldr	r3, [r4, #0]
 800697c:	07db      	lsls	r3, r3, #31
 800697e:	d506      	bpl.n	800698e <_printf_i+0x122>
 8006980:	6863      	ldr	r3, [r4, #4]
 8006982:	6922      	ldr	r2, [r4, #16]
 8006984:	4293      	cmp	r3, r2
 8006986:	dc02      	bgt.n	800698e <_printf_i+0x122>
 8006988:	2330      	movs	r3, #48	; 0x30
 800698a:	3e01      	subs	r6, #1
 800698c:	7033      	strb	r3, [r6, #0]
 800698e:	9b04      	ldr	r3, [sp, #16]
 8006990:	1b9b      	subs	r3, r3, r6
 8006992:	6123      	str	r3, [r4, #16]
 8006994:	9b07      	ldr	r3, [sp, #28]
 8006996:	0021      	movs	r1, r4
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	9805      	ldr	r0, [sp, #20]
 800699c:	9b06      	ldr	r3, [sp, #24]
 800699e:	aa09      	add	r2, sp, #36	; 0x24
 80069a0:	f7ff fef4 	bl	800678c <_printf_common>
 80069a4:	1c43      	adds	r3, r0, #1
 80069a6:	d14c      	bne.n	8006a42 <_printf_i+0x1d6>
 80069a8:	2001      	movs	r0, #1
 80069aa:	4240      	negs	r0, r0
 80069ac:	b00b      	add	sp, #44	; 0x2c
 80069ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069b0:	3145      	adds	r1, #69	; 0x45
 80069b2:	700a      	strb	r2, [r1, #0]
 80069b4:	4a34      	ldr	r2, [pc, #208]	; (8006a88 <_printf_i+0x21c>)
 80069b6:	9203      	str	r2, [sp, #12]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	6821      	ldr	r1, [r4, #0]
 80069bc:	ca20      	ldmia	r2!, {r5}
 80069be:	601a      	str	r2, [r3, #0]
 80069c0:	0608      	lsls	r0, r1, #24
 80069c2:	d516      	bpl.n	80069f2 <_printf_i+0x186>
 80069c4:	07cb      	lsls	r3, r1, #31
 80069c6:	d502      	bpl.n	80069ce <_printf_i+0x162>
 80069c8:	2320      	movs	r3, #32
 80069ca:	4319      	orrs	r1, r3
 80069cc:	6021      	str	r1, [r4, #0]
 80069ce:	2710      	movs	r7, #16
 80069d0:	2d00      	cmp	r5, #0
 80069d2:	d1b2      	bne.n	800693a <_printf_i+0xce>
 80069d4:	2320      	movs	r3, #32
 80069d6:	6822      	ldr	r2, [r4, #0]
 80069d8:	439a      	bics	r2, r3
 80069da:	6022      	str	r2, [r4, #0]
 80069dc:	e7ad      	b.n	800693a <_printf_i+0xce>
 80069de:	2220      	movs	r2, #32
 80069e0:	6809      	ldr	r1, [r1, #0]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	6022      	str	r2, [r4, #0]
 80069e6:	0022      	movs	r2, r4
 80069e8:	2178      	movs	r1, #120	; 0x78
 80069ea:	3245      	adds	r2, #69	; 0x45
 80069ec:	7011      	strb	r1, [r2, #0]
 80069ee:	4a27      	ldr	r2, [pc, #156]	; (8006a8c <_printf_i+0x220>)
 80069f0:	e7e1      	b.n	80069b6 <_printf_i+0x14a>
 80069f2:	0648      	lsls	r0, r1, #25
 80069f4:	d5e6      	bpl.n	80069c4 <_printf_i+0x158>
 80069f6:	b2ad      	uxth	r5, r5
 80069f8:	e7e4      	b.n	80069c4 <_printf_i+0x158>
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	680d      	ldr	r5, [r1, #0]
 80069fe:	1d10      	adds	r0, r2, #4
 8006a00:	6949      	ldr	r1, [r1, #20]
 8006a02:	6018      	str	r0, [r3, #0]
 8006a04:	6813      	ldr	r3, [r2, #0]
 8006a06:	062e      	lsls	r6, r5, #24
 8006a08:	d501      	bpl.n	8006a0e <_printf_i+0x1a2>
 8006a0a:	6019      	str	r1, [r3, #0]
 8006a0c:	e002      	b.n	8006a14 <_printf_i+0x1a8>
 8006a0e:	066d      	lsls	r5, r5, #25
 8006a10:	d5fb      	bpl.n	8006a0a <_printf_i+0x19e>
 8006a12:	8019      	strh	r1, [r3, #0]
 8006a14:	2300      	movs	r3, #0
 8006a16:	9e04      	ldr	r6, [sp, #16]
 8006a18:	6123      	str	r3, [r4, #16]
 8006a1a:	e7bb      	b.n	8006994 <_printf_i+0x128>
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	1d11      	adds	r1, r2, #4
 8006a20:	6019      	str	r1, [r3, #0]
 8006a22:	6816      	ldr	r6, [r2, #0]
 8006a24:	2100      	movs	r1, #0
 8006a26:	0030      	movs	r0, r6
 8006a28:	6862      	ldr	r2, [r4, #4]
 8006a2a:	f000 ff05 	bl	8007838 <memchr>
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d001      	beq.n	8006a36 <_printf_i+0x1ca>
 8006a32:	1b80      	subs	r0, r0, r6
 8006a34:	6060      	str	r0, [r4, #4]
 8006a36:	6863      	ldr	r3, [r4, #4]
 8006a38:	6123      	str	r3, [r4, #16]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	9a04      	ldr	r2, [sp, #16]
 8006a3e:	7013      	strb	r3, [r2, #0]
 8006a40:	e7a8      	b.n	8006994 <_printf_i+0x128>
 8006a42:	6923      	ldr	r3, [r4, #16]
 8006a44:	0032      	movs	r2, r6
 8006a46:	9906      	ldr	r1, [sp, #24]
 8006a48:	9805      	ldr	r0, [sp, #20]
 8006a4a:	9d07      	ldr	r5, [sp, #28]
 8006a4c:	47a8      	blx	r5
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	d0aa      	beq.n	80069a8 <_printf_i+0x13c>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	079b      	lsls	r3, r3, #30
 8006a56:	d415      	bmi.n	8006a84 <_printf_i+0x218>
 8006a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a5a:	68e0      	ldr	r0, [r4, #12]
 8006a5c:	4298      	cmp	r0, r3
 8006a5e:	daa5      	bge.n	80069ac <_printf_i+0x140>
 8006a60:	0018      	movs	r0, r3
 8006a62:	e7a3      	b.n	80069ac <_printf_i+0x140>
 8006a64:	0022      	movs	r2, r4
 8006a66:	2301      	movs	r3, #1
 8006a68:	9906      	ldr	r1, [sp, #24]
 8006a6a:	9805      	ldr	r0, [sp, #20]
 8006a6c:	9e07      	ldr	r6, [sp, #28]
 8006a6e:	3219      	adds	r2, #25
 8006a70:	47b0      	blx	r6
 8006a72:	1c43      	adds	r3, r0, #1
 8006a74:	d098      	beq.n	80069a8 <_printf_i+0x13c>
 8006a76:	3501      	adds	r5, #1
 8006a78:	68e3      	ldr	r3, [r4, #12]
 8006a7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a7c:	1a9b      	subs	r3, r3, r2
 8006a7e:	42ab      	cmp	r3, r5
 8006a80:	dcf0      	bgt.n	8006a64 <_printf_i+0x1f8>
 8006a82:	e7e9      	b.n	8006a58 <_printf_i+0x1ec>
 8006a84:	2500      	movs	r5, #0
 8006a86:	e7f7      	b.n	8006a78 <_printf_i+0x20c>
 8006a88:	0800926a 	.word	0x0800926a
 8006a8c:	0800927b 	.word	0x0800927b

08006a90 <siprintf>:
 8006a90:	b40e      	push	{r1, r2, r3}
 8006a92:	b500      	push	{lr}
 8006a94:	490b      	ldr	r1, [pc, #44]	; (8006ac4 <siprintf+0x34>)
 8006a96:	b09c      	sub	sp, #112	; 0x70
 8006a98:	ab1d      	add	r3, sp, #116	; 0x74
 8006a9a:	9002      	str	r0, [sp, #8]
 8006a9c:	9006      	str	r0, [sp, #24]
 8006a9e:	9107      	str	r1, [sp, #28]
 8006aa0:	9104      	str	r1, [sp, #16]
 8006aa2:	4809      	ldr	r0, [pc, #36]	; (8006ac8 <siprintf+0x38>)
 8006aa4:	4909      	ldr	r1, [pc, #36]	; (8006acc <siprintf+0x3c>)
 8006aa6:	cb04      	ldmia	r3!, {r2}
 8006aa8:	9105      	str	r1, [sp, #20]
 8006aaa:	6800      	ldr	r0, [r0, #0]
 8006aac:	a902      	add	r1, sp, #8
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	f001 fbe2 	bl	8008278 <_svfiprintf_r>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	9a02      	ldr	r2, [sp, #8]
 8006ab8:	7013      	strb	r3, [r2, #0]
 8006aba:	b01c      	add	sp, #112	; 0x70
 8006abc:	bc08      	pop	{r3}
 8006abe:	b003      	add	sp, #12
 8006ac0:	4718      	bx	r3
 8006ac2:	46c0      	nop			; (mov r8, r8)
 8006ac4:	7fffffff 	.word	0x7fffffff
 8006ac8:	2000000c 	.word	0x2000000c
 8006acc:	ffff0208 	.word	0xffff0208

08006ad0 <quorem>:
 8006ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ad2:	0006      	movs	r6, r0
 8006ad4:	690b      	ldr	r3, [r1, #16]
 8006ad6:	6932      	ldr	r2, [r6, #16]
 8006ad8:	b087      	sub	sp, #28
 8006ada:	2000      	movs	r0, #0
 8006adc:	9103      	str	r1, [sp, #12]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	db65      	blt.n	8006bae <quorem+0xde>
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	009c      	lsls	r4, r3, #2
 8006ae6:	9300      	str	r3, [sp, #0]
 8006ae8:	000b      	movs	r3, r1
 8006aea:	3314      	adds	r3, #20
 8006aec:	9305      	str	r3, [sp, #20]
 8006aee:	191b      	adds	r3, r3, r4
 8006af0:	9304      	str	r3, [sp, #16]
 8006af2:	0033      	movs	r3, r6
 8006af4:	3314      	adds	r3, #20
 8006af6:	9302      	str	r3, [sp, #8]
 8006af8:	191c      	adds	r4, r3, r4
 8006afa:	9b04      	ldr	r3, [sp, #16]
 8006afc:	6827      	ldr	r7, [r4, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	0038      	movs	r0, r7
 8006b02:	1c5d      	adds	r5, r3, #1
 8006b04:	0029      	movs	r1, r5
 8006b06:	9301      	str	r3, [sp, #4]
 8006b08:	f7f9 fb1a 	bl	8000140 <__udivsi3>
 8006b0c:	9001      	str	r0, [sp, #4]
 8006b0e:	42af      	cmp	r7, r5
 8006b10:	d324      	bcc.n	8006b5c <quorem+0x8c>
 8006b12:	2500      	movs	r5, #0
 8006b14:	46ac      	mov	ip, r5
 8006b16:	9802      	ldr	r0, [sp, #8]
 8006b18:	9f05      	ldr	r7, [sp, #20]
 8006b1a:	cf08      	ldmia	r7!, {r3}
 8006b1c:	9a01      	ldr	r2, [sp, #4]
 8006b1e:	b299      	uxth	r1, r3
 8006b20:	4351      	muls	r1, r2
 8006b22:	0c1b      	lsrs	r3, r3, #16
 8006b24:	4353      	muls	r3, r2
 8006b26:	1949      	adds	r1, r1, r5
 8006b28:	0c0a      	lsrs	r2, r1, #16
 8006b2a:	189b      	adds	r3, r3, r2
 8006b2c:	6802      	ldr	r2, [r0, #0]
 8006b2e:	b289      	uxth	r1, r1
 8006b30:	b292      	uxth	r2, r2
 8006b32:	4462      	add	r2, ip
 8006b34:	1a52      	subs	r2, r2, r1
 8006b36:	6801      	ldr	r1, [r0, #0]
 8006b38:	0c1d      	lsrs	r5, r3, #16
 8006b3a:	0c09      	lsrs	r1, r1, #16
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	1acb      	subs	r3, r1, r3
 8006b40:	1411      	asrs	r1, r2, #16
 8006b42:	185b      	adds	r3, r3, r1
 8006b44:	1419      	asrs	r1, r3, #16
 8006b46:	b292      	uxth	r2, r2
 8006b48:	041b      	lsls	r3, r3, #16
 8006b4a:	431a      	orrs	r2, r3
 8006b4c:	9b04      	ldr	r3, [sp, #16]
 8006b4e:	468c      	mov	ip, r1
 8006b50:	c004      	stmia	r0!, {r2}
 8006b52:	42bb      	cmp	r3, r7
 8006b54:	d2e1      	bcs.n	8006b1a <quorem+0x4a>
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d030      	beq.n	8006bbe <quorem+0xee>
 8006b5c:	0030      	movs	r0, r6
 8006b5e:	9903      	ldr	r1, [sp, #12]
 8006b60:	f001 f902 	bl	8007d68 <__mcmp>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	db21      	blt.n	8006bac <quorem+0xdc>
 8006b68:	0030      	movs	r0, r6
 8006b6a:	2400      	movs	r4, #0
 8006b6c:	9b01      	ldr	r3, [sp, #4]
 8006b6e:	9903      	ldr	r1, [sp, #12]
 8006b70:	3301      	adds	r3, #1
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	3014      	adds	r0, #20
 8006b76:	3114      	adds	r1, #20
 8006b78:	6803      	ldr	r3, [r0, #0]
 8006b7a:	c920      	ldmia	r1!, {r5}
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	1914      	adds	r4, r2, r4
 8006b80:	b2aa      	uxth	r2, r5
 8006b82:	1aa2      	subs	r2, r4, r2
 8006b84:	0c1b      	lsrs	r3, r3, #16
 8006b86:	0c2d      	lsrs	r5, r5, #16
 8006b88:	1414      	asrs	r4, r2, #16
 8006b8a:	1b5b      	subs	r3, r3, r5
 8006b8c:	191b      	adds	r3, r3, r4
 8006b8e:	141c      	asrs	r4, r3, #16
 8006b90:	b292      	uxth	r2, r2
 8006b92:	041b      	lsls	r3, r3, #16
 8006b94:	4313      	orrs	r3, r2
 8006b96:	c008      	stmia	r0!, {r3}
 8006b98:	9b04      	ldr	r3, [sp, #16]
 8006b9a:	428b      	cmp	r3, r1
 8006b9c:	d2ec      	bcs.n	8006b78 <quorem+0xa8>
 8006b9e:	9b00      	ldr	r3, [sp, #0]
 8006ba0:	9a02      	ldr	r2, [sp, #8]
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	18d3      	adds	r3, r2, r3
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	2a00      	cmp	r2, #0
 8006baa:	d015      	beq.n	8006bd8 <quorem+0x108>
 8006bac:	9801      	ldr	r0, [sp, #4]
 8006bae:	b007      	add	sp, #28
 8006bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d106      	bne.n	8006bc6 <quorem+0xf6>
 8006bb8:	9b00      	ldr	r3, [sp, #0]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	9b02      	ldr	r3, [sp, #8]
 8006bc0:	3c04      	subs	r4, #4
 8006bc2:	42a3      	cmp	r3, r4
 8006bc4:	d3f5      	bcc.n	8006bb2 <quorem+0xe2>
 8006bc6:	9b00      	ldr	r3, [sp, #0]
 8006bc8:	6133      	str	r3, [r6, #16]
 8006bca:	e7c7      	b.n	8006b5c <quorem+0x8c>
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	2a00      	cmp	r2, #0
 8006bd0:	d106      	bne.n	8006be0 <quorem+0x110>
 8006bd2:	9a00      	ldr	r2, [sp, #0]
 8006bd4:	3a01      	subs	r2, #1
 8006bd6:	9200      	str	r2, [sp, #0]
 8006bd8:	9a02      	ldr	r2, [sp, #8]
 8006bda:	3b04      	subs	r3, #4
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d3f5      	bcc.n	8006bcc <quorem+0xfc>
 8006be0:	9b00      	ldr	r3, [sp, #0]
 8006be2:	6133      	str	r3, [r6, #16]
 8006be4:	e7e2      	b.n	8006bac <quorem+0xdc>
	...

08006be8 <_dtoa_r>:
 8006be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bea:	b09d      	sub	sp, #116	; 0x74
 8006bec:	9202      	str	r2, [sp, #8]
 8006bee:	9303      	str	r3, [sp, #12]
 8006bf0:	9b02      	ldr	r3, [sp, #8]
 8006bf2:	9c03      	ldr	r4, [sp, #12]
 8006bf4:	9308      	str	r3, [sp, #32]
 8006bf6:	9409      	str	r4, [sp, #36]	; 0x24
 8006bf8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006bfa:	0007      	movs	r7, r0
 8006bfc:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8006bfe:	2c00      	cmp	r4, #0
 8006c00:	d10e      	bne.n	8006c20 <_dtoa_r+0x38>
 8006c02:	2010      	movs	r0, #16
 8006c04:	f000 fe0e 	bl	8007824 <malloc>
 8006c08:	1e02      	subs	r2, r0, #0
 8006c0a:	6278      	str	r0, [r7, #36]	; 0x24
 8006c0c:	d104      	bne.n	8006c18 <_dtoa_r+0x30>
 8006c0e:	21ea      	movs	r1, #234	; 0xea
 8006c10:	4bc7      	ldr	r3, [pc, #796]	; (8006f30 <_dtoa_r+0x348>)
 8006c12:	48c8      	ldr	r0, [pc, #800]	; (8006f34 <_dtoa_r+0x34c>)
 8006c14:	f001 fc42 	bl	800849c <__assert_func>
 8006c18:	6044      	str	r4, [r0, #4]
 8006c1a:	6084      	str	r4, [r0, #8]
 8006c1c:	6004      	str	r4, [r0, #0]
 8006c1e:	60c4      	str	r4, [r0, #12]
 8006c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c22:	6819      	ldr	r1, [r3, #0]
 8006c24:	2900      	cmp	r1, #0
 8006c26:	d00a      	beq.n	8006c3e <_dtoa_r+0x56>
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	4093      	lsls	r3, r2
 8006c2e:	604a      	str	r2, [r1, #4]
 8006c30:	608b      	str	r3, [r1, #8]
 8006c32:	0038      	movs	r0, r7
 8006c34:	f000 fe58 	bl	80078e8 <_Bfree>
 8006c38:	2200      	movs	r2, #0
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	9b03      	ldr	r3, [sp, #12]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	da20      	bge.n	8006c86 <_dtoa_r+0x9e>
 8006c44:	2301      	movs	r3, #1
 8006c46:	602b      	str	r3, [r5, #0]
 8006c48:	9b03      	ldr	r3, [sp, #12]
 8006c4a:	005b      	lsls	r3, r3, #1
 8006c4c:	085b      	lsrs	r3, r3, #1
 8006c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c50:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006c52:	4bb9      	ldr	r3, [pc, #740]	; (8006f38 <_dtoa_r+0x350>)
 8006c54:	4ab8      	ldr	r2, [pc, #736]	; (8006f38 <_dtoa_r+0x350>)
 8006c56:	402b      	ands	r3, r5
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d117      	bne.n	8006c8c <_dtoa_r+0xa4>
 8006c5c:	4bb7      	ldr	r3, [pc, #732]	; (8006f3c <_dtoa_r+0x354>)
 8006c5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c60:	0328      	lsls	r0, r5, #12
 8006c62:	6013      	str	r3, [r2, #0]
 8006c64:	9b02      	ldr	r3, [sp, #8]
 8006c66:	0b00      	lsrs	r0, r0, #12
 8006c68:	4318      	orrs	r0, r3
 8006c6a:	d101      	bne.n	8006c70 <_dtoa_r+0x88>
 8006c6c:	f000 fdbf 	bl	80077ee <_dtoa_r+0xc06>
 8006c70:	48b3      	ldr	r0, [pc, #716]	; (8006f40 <_dtoa_r+0x358>)
 8006c72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c74:	9006      	str	r0, [sp, #24]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <_dtoa_r+0x98>
 8006c7a:	4bb2      	ldr	r3, [pc, #712]	; (8006f44 <_dtoa_r+0x35c>)
 8006c7c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c7e:	6013      	str	r3, [r2, #0]
 8006c80:	9806      	ldr	r0, [sp, #24]
 8006c82:	b01d      	add	sp, #116	; 0x74
 8006c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c86:	2300      	movs	r3, #0
 8006c88:	602b      	str	r3, [r5, #0]
 8006c8a:	e7e1      	b.n	8006c50 <_dtoa_r+0x68>
 8006c8c:	9b08      	ldr	r3, [sp, #32]
 8006c8e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8006c90:	9312      	str	r3, [sp, #72]	; 0x48
 8006c92:	9413      	str	r4, [sp, #76]	; 0x4c
 8006c94:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006c96:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006c98:	2200      	movs	r2, #0
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	f7f9 fbd6 	bl	800044c <__aeabi_dcmpeq>
 8006ca0:	1e04      	subs	r4, r0, #0
 8006ca2:	d009      	beq.n	8006cb8 <_dtoa_r+0xd0>
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006ca8:	6013      	str	r3, [r2, #0]
 8006caa:	4ba7      	ldr	r3, [pc, #668]	; (8006f48 <_dtoa_r+0x360>)
 8006cac:	9306      	str	r3, [sp, #24]
 8006cae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d0e5      	beq.n	8006c80 <_dtoa_r+0x98>
 8006cb4:	4ba5      	ldr	r3, [pc, #660]	; (8006f4c <_dtoa_r+0x364>)
 8006cb6:	e7e1      	b.n	8006c7c <_dtoa_r+0x94>
 8006cb8:	ab1a      	add	r3, sp, #104	; 0x68
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	ab1b      	add	r3, sp, #108	; 0x6c
 8006cbe:	9300      	str	r3, [sp, #0]
 8006cc0:	0038      	movs	r0, r7
 8006cc2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cc6:	f001 f903 	bl	8007ed0 <__d2b>
 8006cca:	006e      	lsls	r6, r5, #1
 8006ccc:	9005      	str	r0, [sp, #20]
 8006cce:	0d76      	lsrs	r6, r6, #21
 8006cd0:	d100      	bne.n	8006cd4 <_dtoa_r+0xec>
 8006cd2:	e07c      	b.n	8006dce <_dtoa_r+0x1e6>
 8006cd4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006cd6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006cd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cda:	4a9d      	ldr	r2, [pc, #628]	; (8006f50 <_dtoa_r+0x368>)
 8006cdc:	031b      	lsls	r3, r3, #12
 8006cde:	0b1b      	lsrs	r3, r3, #12
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	0011      	movs	r1, r2
 8006ce4:	4b9b      	ldr	r3, [pc, #620]	; (8006f54 <_dtoa_r+0x36c>)
 8006ce6:	9418      	str	r4, [sp, #96]	; 0x60
 8006ce8:	18f6      	adds	r6, r6, r3
 8006cea:	2200      	movs	r2, #0
 8006cec:	4b9a      	ldr	r3, [pc, #616]	; (8006f58 <_dtoa_r+0x370>)
 8006cee:	f7fb f8a9 	bl	8001e44 <__aeabi_dsub>
 8006cf2:	4a9a      	ldr	r2, [pc, #616]	; (8006f5c <_dtoa_r+0x374>)
 8006cf4:	4b9a      	ldr	r3, [pc, #616]	; (8006f60 <_dtoa_r+0x378>)
 8006cf6:	f7fa fe39 	bl	800196c <__aeabi_dmul>
 8006cfa:	4a9a      	ldr	r2, [pc, #616]	; (8006f64 <_dtoa_r+0x37c>)
 8006cfc:	4b9a      	ldr	r3, [pc, #616]	; (8006f68 <_dtoa_r+0x380>)
 8006cfe:	f7f9 fef7 	bl	8000af0 <__aeabi_dadd>
 8006d02:	0004      	movs	r4, r0
 8006d04:	0030      	movs	r0, r6
 8006d06:	000d      	movs	r5, r1
 8006d08:	f7fb fc82 	bl	8002610 <__aeabi_i2d>
 8006d0c:	4a97      	ldr	r2, [pc, #604]	; (8006f6c <_dtoa_r+0x384>)
 8006d0e:	4b98      	ldr	r3, [pc, #608]	; (8006f70 <_dtoa_r+0x388>)
 8006d10:	f7fa fe2c 	bl	800196c <__aeabi_dmul>
 8006d14:	0002      	movs	r2, r0
 8006d16:	000b      	movs	r3, r1
 8006d18:	0020      	movs	r0, r4
 8006d1a:	0029      	movs	r1, r5
 8006d1c:	f7f9 fee8 	bl	8000af0 <__aeabi_dadd>
 8006d20:	0004      	movs	r4, r0
 8006d22:	000d      	movs	r5, r1
 8006d24:	f7fb fc3e 	bl	80025a4 <__aeabi_d2iz>
 8006d28:	2200      	movs	r2, #0
 8006d2a:	9002      	str	r0, [sp, #8]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	0020      	movs	r0, r4
 8006d30:	0029      	movs	r1, r5
 8006d32:	f7f9 fb91 	bl	8000458 <__aeabi_dcmplt>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d00b      	beq.n	8006d52 <_dtoa_r+0x16a>
 8006d3a:	9802      	ldr	r0, [sp, #8]
 8006d3c:	f7fb fc68 	bl	8002610 <__aeabi_i2d>
 8006d40:	002b      	movs	r3, r5
 8006d42:	0022      	movs	r2, r4
 8006d44:	f7f9 fb82 	bl	800044c <__aeabi_dcmpeq>
 8006d48:	4243      	negs	r3, r0
 8006d4a:	4158      	adcs	r0, r3
 8006d4c:	9b02      	ldr	r3, [sp, #8]
 8006d4e:	1a1b      	subs	r3, r3, r0
 8006d50:	9302      	str	r3, [sp, #8]
 8006d52:	2301      	movs	r3, #1
 8006d54:	9316      	str	r3, [sp, #88]	; 0x58
 8006d56:	9b02      	ldr	r3, [sp, #8]
 8006d58:	2b16      	cmp	r3, #22
 8006d5a:	d80f      	bhi.n	8006d7c <_dtoa_r+0x194>
 8006d5c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006d5e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006d60:	00da      	lsls	r2, r3, #3
 8006d62:	4b84      	ldr	r3, [pc, #528]	; (8006f74 <_dtoa_r+0x38c>)
 8006d64:	189b      	adds	r3, r3, r2
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f7f9 fb75 	bl	8000458 <__aeabi_dcmplt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d049      	beq.n	8006e06 <_dtoa_r+0x21e>
 8006d72:	9b02      	ldr	r3, [sp, #8]
 8006d74:	3b01      	subs	r3, #1
 8006d76:	9302      	str	r3, [sp, #8]
 8006d78:	2300      	movs	r3, #0
 8006d7a:	9316      	str	r3, [sp, #88]	; 0x58
 8006d7c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006d7e:	1b9e      	subs	r6, r3, r6
 8006d80:	2300      	movs	r3, #0
 8006d82:	930a      	str	r3, [sp, #40]	; 0x28
 8006d84:	0033      	movs	r3, r6
 8006d86:	3b01      	subs	r3, #1
 8006d88:	930d      	str	r3, [sp, #52]	; 0x34
 8006d8a:	d504      	bpl.n	8006d96 <_dtoa_r+0x1ae>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	1b9b      	subs	r3, r3, r6
 8006d90:	930a      	str	r3, [sp, #40]	; 0x28
 8006d92:	2300      	movs	r3, #0
 8006d94:	930d      	str	r3, [sp, #52]	; 0x34
 8006d96:	9b02      	ldr	r3, [sp, #8]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	db36      	blt.n	8006e0a <_dtoa_r+0x222>
 8006d9c:	9a02      	ldr	r2, [sp, #8]
 8006d9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006da0:	4694      	mov	ip, r2
 8006da2:	4463      	add	r3, ip
 8006da4:	930d      	str	r3, [sp, #52]	; 0x34
 8006da6:	2300      	movs	r3, #0
 8006da8:	9215      	str	r2, [sp, #84]	; 0x54
 8006daa:	930e      	str	r3, [sp, #56]	; 0x38
 8006dac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dae:	2401      	movs	r4, #1
 8006db0:	2b09      	cmp	r3, #9
 8006db2:	d864      	bhi.n	8006e7e <_dtoa_r+0x296>
 8006db4:	2b05      	cmp	r3, #5
 8006db6:	dd02      	ble.n	8006dbe <_dtoa_r+0x1d6>
 8006db8:	2400      	movs	r4, #0
 8006dba:	3b04      	subs	r3, #4
 8006dbc:	9322      	str	r3, [sp, #136]	; 0x88
 8006dbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dc0:	1e98      	subs	r0, r3, #2
 8006dc2:	2803      	cmp	r0, #3
 8006dc4:	d864      	bhi.n	8006e90 <_dtoa_r+0x2a8>
 8006dc6:	f7f9 f9a7 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006dca:	3829      	.short	0x3829
 8006dcc:	5836      	.short	0x5836
 8006dce:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006dd0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006dd2:	189e      	adds	r6, r3, r2
 8006dd4:	4b68      	ldr	r3, [pc, #416]	; (8006f78 <_dtoa_r+0x390>)
 8006dd6:	18f2      	adds	r2, r6, r3
 8006dd8:	2a20      	cmp	r2, #32
 8006dda:	dd0f      	ble.n	8006dfc <_dtoa_r+0x214>
 8006ddc:	2340      	movs	r3, #64	; 0x40
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	409d      	lsls	r5, r3
 8006de2:	4b66      	ldr	r3, [pc, #408]	; (8006f7c <_dtoa_r+0x394>)
 8006de4:	9802      	ldr	r0, [sp, #8]
 8006de6:	18f3      	adds	r3, r6, r3
 8006de8:	40d8      	lsrs	r0, r3
 8006dea:	4328      	orrs	r0, r5
 8006dec:	f7fb fc40 	bl	8002670 <__aeabi_ui2d>
 8006df0:	2301      	movs	r3, #1
 8006df2:	4c63      	ldr	r4, [pc, #396]	; (8006f80 <_dtoa_r+0x398>)
 8006df4:	3e01      	subs	r6, #1
 8006df6:	1909      	adds	r1, r1, r4
 8006df8:	9318      	str	r3, [sp, #96]	; 0x60
 8006dfa:	e776      	b.n	8006cea <_dtoa_r+0x102>
 8006dfc:	2320      	movs	r3, #32
 8006dfe:	9802      	ldr	r0, [sp, #8]
 8006e00:	1a9b      	subs	r3, r3, r2
 8006e02:	4098      	lsls	r0, r3
 8006e04:	e7f2      	b.n	8006dec <_dtoa_r+0x204>
 8006e06:	9016      	str	r0, [sp, #88]	; 0x58
 8006e08:	e7b8      	b.n	8006d7c <_dtoa_r+0x194>
 8006e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e0c:	9a02      	ldr	r2, [sp, #8]
 8006e0e:	1a9b      	subs	r3, r3, r2
 8006e10:	930a      	str	r3, [sp, #40]	; 0x28
 8006e12:	4253      	negs	r3, r2
 8006e14:	930e      	str	r3, [sp, #56]	; 0x38
 8006e16:	2300      	movs	r3, #0
 8006e18:	9315      	str	r3, [sp, #84]	; 0x54
 8006e1a:	e7c7      	b.n	8006dac <_dtoa_r+0x1c4>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e22:	930c      	str	r3, [sp, #48]	; 0x30
 8006e24:	9307      	str	r3, [sp, #28]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	dc13      	bgt.n	8006e52 <_dtoa_r+0x26a>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	001a      	movs	r2, r3
 8006e2e:	930c      	str	r3, [sp, #48]	; 0x30
 8006e30:	9307      	str	r3, [sp, #28]
 8006e32:	9223      	str	r2, [sp, #140]	; 0x8c
 8006e34:	e00d      	b.n	8006e52 <_dtoa_r+0x26a>
 8006e36:	2301      	movs	r3, #1
 8006e38:	e7f1      	b.n	8006e1e <_dtoa_r+0x236>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006e3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e40:	4694      	mov	ip, r2
 8006e42:	9b02      	ldr	r3, [sp, #8]
 8006e44:	4463      	add	r3, ip
 8006e46:	930c      	str	r3, [sp, #48]	; 0x30
 8006e48:	3301      	adds	r3, #1
 8006e4a:	9307      	str	r3, [sp, #28]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	dc00      	bgt.n	8006e52 <_dtoa_r+0x26a>
 8006e50:	2301      	movs	r3, #1
 8006e52:	2200      	movs	r2, #0
 8006e54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e56:	6042      	str	r2, [r0, #4]
 8006e58:	3204      	adds	r2, #4
 8006e5a:	0015      	movs	r5, r2
 8006e5c:	3514      	adds	r5, #20
 8006e5e:	6841      	ldr	r1, [r0, #4]
 8006e60:	429d      	cmp	r5, r3
 8006e62:	d919      	bls.n	8006e98 <_dtoa_r+0x2b0>
 8006e64:	0038      	movs	r0, r7
 8006e66:	f000 fcfb 	bl	8007860 <_Balloc>
 8006e6a:	9006      	str	r0, [sp, #24]
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	d117      	bne.n	8006ea0 <_dtoa_r+0x2b8>
 8006e70:	21d5      	movs	r1, #213	; 0xd5
 8006e72:	0002      	movs	r2, r0
 8006e74:	4b43      	ldr	r3, [pc, #268]	; (8006f84 <_dtoa_r+0x39c>)
 8006e76:	0049      	lsls	r1, r1, #1
 8006e78:	e6cb      	b.n	8006c12 <_dtoa_r+0x2a>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e7de      	b.n	8006e3c <_dtoa_r+0x254>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	940f      	str	r4, [sp, #60]	; 0x3c
 8006e82:	9322      	str	r3, [sp, #136]	; 0x88
 8006e84:	3b01      	subs	r3, #1
 8006e86:	930c      	str	r3, [sp, #48]	; 0x30
 8006e88:	9307      	str	r3, [sp, #28]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	3313      	adds	r3, #19
 8006e8e:	e7d0      	b.n	8006e32 <_dtoa_r+0x24a>
 8006e90:	2301      	movs	r3, #1
 8006e92:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e94:	3b02      	subs	r3, #2
 8006e96:	e7f6      	b.n	8006e86 <_dtoa_r+0x29e>
 8006e98:	3101      	adds	r1, #1
 8006e9a:	6041      	str	r1, [r0, #4]
 8006e9c:	0052      	lsls	r2, r2, #1
 8006e9e:	e7dc      	b.n	8006e5a <_dtoa_r+0x272>
 8006ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea2:	9a06      	ldr	r2, [sp, #24]
 8006ea4:	601a      	str	r2, [r3, #0]
 8006ea6:	9b07      	ldr	r3, [sp, #28]
 8006ea8:	2b0e      	cmp	r3, #14
 8006eaa:	d900      	bls.n	8006eae <_dtoa_r+0x2c6>
 8006eac:	e0eb      	b.n	8007086 <_dtoa_r+0x49e>
 8006eae:	2c00      	cmp	r4, #0
 8006eb0:	d100      	bne.n	8006eb4 <_dtoa_r+0x2cc>
 8006eb2:	e0e8      	b.n	8007086 <_dtoa_r+0x49e>
 8006eb4:	9b02      	ldr	r3, [sp, #8]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	dd68      	ble.n	8006f8c <_dtoa_r+0x3a4>
 8006eba:	001a      	movs	r2, r3
 8006ebc:	210f      	movs	r1, #15
 8006ebe:	4b2d      	ldr	r3, [pc, #180]	; (8006f74 <_dtoa_r+0x38c>)
 8006ec0:	400a      	ands	r2, r1
 8006ec2:	00d2      	lsls	r2, r2, #3
 8006ec4:	189b      	adds	r3, r3, r2
 8006ec6:	681d      	ldr	r5, [r3, #0]
 8006ec8:	685e      	ldr	r6, [r3, #4]
 8006eca:	9b02      	ldr	r3, [sp, #8]
 8006ecc:	111c      	asrs	r4, r3, #4
 8006ece:	2302      	movs	r3, #2
 8006ed0:	9310      	str	r3, [sp, #64]	; 0x40
 8006ed2:	9b02      	ldr	r3, [sp, #8]
 8006ed4:	05db      	lsls	r3, r3, #23
 8006ed6:	d50b      	bpl.n	8006ef0 <_dtoa_r+0x308>
 8006ed8:	4b2b      	ldr	r3, [pc, #172]	; (8006f88 <_dtoa_r+0x3a0>)
 8006eda:	400c      	ands	r4, r1
 8006edc:	6a1a      	ldr	r2, [r3, #32]
 8006ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006ee2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006ee4:	f7fa f940 	bl	8001168 <__aeabi_ddiv>
 8006ee8:	2303      	movs	r3, #3
 8006eea:	9008      	str	r0, [sp, #32]
 8006eec:	9109      	str	r1, [sp, #36]	; 0x24
 8006eee:	9310      	str	r3, [sp, #64]	; 0x40
 8006ef0:	4b25      	ldr	r3, [pc, #148]	; (8006f88 <_dtoa_r+0x3a0>)
 8006ef2:	9314      	str	r3, [sp, #80]	; 0x50
 8006ef4:	2c00      	cmp	r4, #0
 8006ef6:	d108      	bne.n	8006f0a <_dtoa_r+0x322>
 8006ef8:	9808      	ldr	r0, [sp, #32]
 8006efa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006efc:	002a      	movs	r2, r5
 8006efe:	0033      	movs	r3, r6
 8006f00:	f7fa f932 	bl	8001168 <__aeabi_ddiv>
 8006f04:	9008      	str	r0, [sp, #32]
 8006f06:	9109      	str	r1, [sp, #36]	; 0x24
 8006f08:	e05c      	b.n	8006fc4 <_dtoa_r+0x3dc>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	421c      	tst	r4, r3
 8006f0e:	d00b      	beq.n	8006f28 <_dtoa_r+0x340>
 8006f10:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f12:	0028      	movs	r0, r5
 8006f14:	3301      	adds	r3, #1
 8006f16:	9310      	str	r3, [sp, #64]	; 0x40
 8006f18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f1a:	0031      	movs	r1, r6
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	f7fa fd24 	bl	800196c <__aeabi_dmul>
 8006f24:	0005      	movs	r5, r0
 8006f26:	000e      	movs	r6, r1
 8006f28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f2a:	1064      	asrs	r4, r4, #1
 8006f2c:	3308      	adds	r3, #8
 8006f2e:	e7e0      	b.n	8006ef2 <_dtoa_r+0x30a>
 8006f30:	08009299 	.word	0x08009299
 8006f34:	080092b0 	.word	0x080092b0
 8006f38:	7ff00000 	.word	0x7ff00000
 8006f3c:	0000270f 	.word	0x0000270f
 8006f40:	08009295 	.word	0x08009295
 8006f44:	08009298 	.word	0x08009298
 8006f48:	08009268 	.word	0x08009268
 8006f4c:	08009269 	.word	0x08009269
 8006f50:	3ff00000 	.word	0x3ff00000
 8006f54:	fffffc01 	.word	0xfffffc01
 8006f58:	3ff80000 	.word	0x3ff80000
 8006f5c:	636f4361 	.word	0x636f4361
 8006f60:	3fd287a7 	.word	0x3fd287a7
 8006f64:	8b60c8b3 	.word	0x8b60c8b3
 8006f68:	3fc68a28 	.word	0x3fc68a28
 8006f6c:	509f79fb 	.word	0x509f79fb
 8006f70:	3fd34413 	.word	0x3fd34413
 8006f74:	080093a0 	.word	0x080093a0
 8006f78:	00000432 	.word	0x00000432
 8006f7c:	00000412 	.word	0x00000412
 8006f80:	fe100000 	.word	0xfe100000
 8006f84:	0800930b 	.word	0x0800930b
 8006f88:	08009378 	.word	0x08009378
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	9310      	str	r3, [sp, #64]	; 0x40
 8006f90:	9b02      	ldr	r3, [sp, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d016      	beq.n	8006fc4 <_dtoa_r+0x3dc>
 8006f96:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006f98:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006f9a:	425c      	negs	r4, r3
 8006f9c:	230f      	movs	r3, #15
 8006f9e:	4ab6      	ldr	r2, [pc, #728]	; (8007278 <_dtoa_r+0x690>)
 8006fa0:	4023      	ands	r3, r4
 8006fa2:	00db      	lsls	r3, r3, #3
 8006fa4:	18d3      	adds	r3, r2, r3
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	f7fa fcdf 	bl	800196c <__aeabi_dmul>
 8006fae:	2601      	movs	r6, #1
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	9008      	str	r0, [sp, #32]
 8006fb4:	9109      	str	r1, [sp, #36]	; 0x24
 8006fb6:	4db1      	ldr	r5, [pc, #708]	; (800727c <_dtoa_r+0x694>)
 8006fb8:	1124      	asrs	r4, r4, #4
 8006fba:	2c00      	cmp	r4, #0
 8006fbc:	d000      	beq.n	8006fc0 <_dtoa_r+0x3d8>
 8006fbe:	e094      	b.n	80070ea <_dtoa_r+0x502>
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d19f      	bne.n	8006f04 <_dtoa_r+0x31c>
 8006fc4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d100      	bne.n	8006fcc <_dtoa_r+0x3e4>
 8006fca:	e09b      	b.n	8007104 <_dtoa_r+0x51c>
 8006fcc:	9c08      	ldr	r4, [sp, #32]
 8006fce:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	0020      	movs	r0, r4
 8006fd4:	0029      	movs	r1, r5
 8006fd6:	4baa      	ldr	r3, [pc, #680]	; (8007280 <_dtoa_r+0x698>)
 8006fd8:	f7f9 fa3e 	bl	8000458 <__aeabi_dcmplt>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	d100      	bne.n	8006fe2 <_dtoa_r+0x3fa>
 8006fe0:	e090      	b.n	8007104 <_dtoa_r+0x51c>
 8006fe2:	9b07      	ldr	r3, [sp, #28]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d100      	bne.n	8006fea <_dtoa_r+0x402>
 8006fe8:	e08c      	b.n	8007104 <_dtoa_r+0x51c>
 8006fea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	dd46      	ble.n	800707e <_dtoa_r+0x496>
 8006ff0:	9b02      	ldr	r3, [sp, #8]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	0020      	movs	r0, r4
 8006ff6:	0029      	movs	r1, r5
 8006ff8:	1e5e      	subs	r6, r3, #1
 8006ffa:	4ba2      	ldr	r3, [pc, #648]	; (8007284 <_dtoa_r+0x69c>)
 8006ffc:	f7fa fcb6 	bl	800196c <__aeabi_dmul>
 8007000:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007002:	9008      	str	r0, [sp, #32]
 8007004:	9109      	str	r1, [sp, #36]	; 0x24
 8007006:	3301      	adds	r3, #1
 8007008:	9310      	str	r3, [sp, #64]	; 0x40
 800700a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800700c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800700e:	9c08      	ldr	r4, [sp, #32]
 8007010:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007012:	9314      	str	r3, [sp, #80]	; 0x50
 8007014:	f7fb fafc 	bl	8002610 <__aeabi_i2d>
 8007018:	0022      	movs	r2, r4
 800701a:	002b      	movs	r3, r5
 800701c:	f7fa fca6 	bl	800196c <__aeabi_dmul>
 8007020:	2200      	movs	r2, #0
 8007022:	4b99      	ldr	r3, [pc, #612]	; (8007288 <_dtoa_r+0x6a0>)
 8007024:	f7f9 fd64 	bl	8000af0 <__aeabi_dadd>
 8007028:	9010      	str	r0, [sp, #64]	; 0x40
 800702a:	9111      	str	r1, [sp, #68]	; 0x44
 800702c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800702e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007030:	9208      	str	r2, [sp, #32]
 8007032:	9309      	str	r3, [sp, #36]	; 0x24
 8007034:	4a95      	ldr	r2, [pc, #596]	; (800728c <_dtoa_r+0x6a4>)
 8007036:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007038:	4694      	mov	ip, r2
 800703a:	4463      	add	r3, ip
 800703c:	9317      	str	r3, [sp, #92]	; 0x5c
 800703e:	9309      	str	r3, [sp, #36]	; 0x24
 8007040:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007042:	2b00      	cmp	r3, #0
 8007044:	d161      	bne.n	800710a <_dtoa_r+0x522>
 8007046:	2200      	movs	r2, #0
 8007048:	0020      	movs	r0, r4
 800704a:	0029      	movs	r1, r5
 800704c:	4b90      	ldr	r3, [pc, #576]	; (8007290 <_dtoa_r+0x6a8>)
 800704e:	f7fa fef9 	bl	8001e44 <__aeabi_dsub>
 8007052:	9a08      	ldr	r2, [sp, #32]
 8007054:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007056:	0004      	movs	r4, r0
 8007058:	000d      	movs	r5, r1
 800705a:	f7f9 fa11 	bl	8000480 <__aeabi_dcmpgt>
 800705e:	2800      	cmp	r0, #0
 8007060:	d000      	beq.n	8007064 <_dtoa_r+0x47c>
 8007062:	e2af      	b.n	80075c4 <_dtoa_r+0x9dc>
 8007064:	488b      	ldr	r0, [pc, #556]	; (8007294 <_dtoa_r+0x6ac>)
 8007066:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007068:	4684      	mov	ip, r0
 800706a:	4461      	add	r1, ip
 800706c:	000b      	movs	r3, r1
 800706e:	0020      	movs	r0, r4
 8007070:	0029      	movs	r1, r5
 8007072:	9a08      	ldr	r2, [sp, #32]
 8007074:	f7f9 f9f0 	bl	8000458 <__aeabi_dcmplt>
 8007078:	2800      	cmp	r0, #0
 800707a:	d000      	beq.n	800707e <_dtoa_r+0x496>
 800707c:	e29f      	b.n	80075be <_dtoa_r+0x9d6>
 800707e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007080:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8007082:	9308      	str	r3, [sp, #32]
 8007084:	9409      	str	r4, [sp, #36]	; 0x24
 8007086:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007088:	2b00      	cmp	r3, #0
 800708a:	da00      	bge.n	800708e <_dtoa_r+0x4a6>
 800708c:	e172      	b.n	8007374 <_dtoa_r+0x78c>
 800708e:	9a02      	ldr	r2, [sp, #8]
 8007090:	2a0e      	cmp	r2, #14
 8007092:	dd00      	ble.n	8007096 <_dtoa_r+0x4ae>
 8007094:	e16e      	b.n	8007374 <_dtoa_r+0x78c>
 8007096:	4b78      	ldr	r3, [pc, #480]	; (8007278 <_dtoa_r+0x690>)
 8007098:	00d2      	lsls	r2, r2, #3
 800709a:	189b      	adds	r3, r3, r2
 800709c:	685c      	ldr	r4, [r3, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	930a      	str	r3, [sp, #40]	; 0x28
 80070a2:	940b      	str	r4, [sp, #44]	; 0x2c
 80070a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	db00      	blt.n	80070ac <_dtoa_r+0x4c4>
 80070aa:	e0f7      	b.n	800729c <_dtoa_r+0x6b4>
 80070ac:	9b07      	ldr	r3, [sp, #28]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	dd00      	ble.n	80070b4 <_dtoa_r+0x4cc>
 80070b2:	e0f3      	b.n	800729c <_dtoa_r+0x6b4>
 80070b4:	d000      	beq.n	80070b8 <_dtoa_r+0x4d0>
 80070b6:	e282      	b.n	80075be <_dtoa_r+0x9d6>
 80070b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80070ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070bc:	2200      	movs	r2, #0
 80070be:	4b74      	ldr	r3, [pc, #464]	; (8007290 <_dtoa_r+0x6a8>)
 80070c0:	f7fa fc54 	bl	800196c <__aeabi_dmul>
 80070c4:	9a08      	ldr	r2, [sp, #32]
 80070c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070c8:	f7f9 f9e4 	bl	8000494 <__aeabi_dcmpge>
 80070cc:	9e07      	ldr	r6, [sp, #28]
 80070ce:	0035      	movs	r5, r6
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d000      	beq.n	80070d6 <_dtoa_r+0x4ee>
 80070d4:	e259      	b.n	800758a <_dtoa_r+0x9a2>
 80070d6:	9b06      	ldr	r3, [sp, #24]
 80070d8:	9a06      	ldr	r2, [sp, #24]
 80070da:	3301      	adds	r3, #1
 80070dc:	9308      	str	r3, [sp, #32]
 80070de:	2331      	movs	r3, #49	; 0x31
 80070e0:	7013      	strb	r3, [r2, #0]
 80070e2:	9b02      	ldr	r3, [sp, #8]
 80070e4:	3301      	adds	r3, #1
 80070e6:	9302      	str	r3, [sp, #8]
 80070e8:	e254      	b.n	8007594 <_dtoa_r+0x9ac>
 80070ea:	4234      	tst	r4, r6
 80070ec:	d007      	beq.n	80070fe <_dtoa_r+0x516>
 80070ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070f0:	3301      	adds	r3, #1
 80070f2:	9310      	str	r3, [sp, #64]	; 0x40
 80070f4:	682a      	ldr	r2, [r5, #0]
 80070f6:	686b      	ldr	r3, [r5, #4]
 80070f8:	f7fa fc38 	bl	800196c <__aeabi_dmul>
 80070fc:	0033      	movs	r3, r6
 80070fe:	1064      	asrs	r4, r4, #1
 8007100:	3508      	adds	r5, #8
 8007102:	e75a      	b.n	8006fba <_dtoa_r+0x3d2>
 8007104:	9e02      	ldr	r6, [sp, #8]
 8007106:	9b07      	ldr	r3, [sp, #28]
 8007108:	e780      	b.n	800700c <_dtoa_r+0x424>
 800710a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800710c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800710e:	1e5a      	subs	r2, r3, #1
 8007110:	4b59      	ldr	r3, [pc, #356]	; (8007278 <_dtoa_r+0x690>)
 8007112:	00d2      	lsls	r2, r2, #3
 8007114:	189b      	adds	r3, r3, r2
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	2900      	cmp	r1, #0
 800711c:	d051      	beq.n	80071c2 <_dtoa_r+0x5da>
 800711e:	2000      	movs	r0, #0
 8007120:	495d      	ldr	r1, [pc, #372]	; (8007298 <_dtoa_r+0x6b0>)
 8007122:	f7fa f821 	bl	8001168 <__aeabi_ddiv>
 8007126:	9a08      	ldr	r2, [sp, #32]
 8007128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800712a:	f7fa fe8b 	bl	8001e44 <__aeabi_dsub>
 800712e:	9a06      	ldr	r2, [sp, #24]
 8007130:	9b06      	ldr	r3, [sp, #24]
 8007132:	4694      	mov	ip, r2
 8007134:	9317      	str	r3, [sp, #92]	; 0x5c
 8007136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007138:	9010      	str	r0, [sp, #64]	; 0x40
 800713a:	9111      	str	r1, [sp, #68]	; 0x44
 800713c:	4463      	add	r3, ip
 800713e:	9319      	str	r3, [sp, #100]	; 0x64
 8007140:	0029      	movs	r1, r5
 8007142:	0020      	movs	r0, r4
 8007144:	f7fb fa2e 	bl	80025a4 <__aeabi_d2iz>
 8007148:	9014      	str	r0, [sp, #80]	; 0x50
 800714a:	f7fb fa61 	bl	8002610 <__aeabi_i2d>
 800714e:	0002      	movs	r2, r0
 8007150:	000b      	movs	r3, r1
 8007152:	0020      	movs	r0, r4
 8007154:	0029      	movs	r1, r5
 8007156:	f7fa fe75 	bl	8001e44 <__aeabi_dsub>
 800715a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800715c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800715e:	3301      	adds	r3, #1
 8007160:	9308      	str	r3, [sp, #32]
 8007162:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007164:	0004      	movs	r4, r0
 8007166:	3330      	adds	r3, #48	; 0x30
 8007168:	7013      	strb	r3, [r2, #0]
 800716a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800716c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800716e:	000d      	movs	r5, r1
 8007170:	f7f9 f972 	bl	8000458 <__aeabi_dcmplt>
 8007174:	2800      	cmp	r0, #0
 8007176:	d175      	bne.n	8007264 <_dtoa_r+0x67c>
 8007178:	0022      	movs	r2, r4
 800717a:	002b      	movs	r3, r5
 800717c:	2000      	movs	r0, #0
 800717e:	4940      	ldr	r1, [pc, #256]	; (8007280 <_dtoa_r+0x698>)
 8007180:	f7fa fe60 	bl	8001e44 <__aeabi_dsub>
 8007184:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007186:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007188:	f7f9 f966 	bl	8000458 <__aeabi_dcmplt>
 800718c:	2800      	cmp	r0, #0
 800718e:	d000      	beq.n	8007192 <_dtoa_r+0x5aa>
 8007190:	e0d2      	b.n	8007338 <_dtoa_r+0x750>
 8007192:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007194:	9a08      	ldr	r2, [sp, #32]
 8007196:	4293      	cmp	r3, r2
 8007198:	d100      	bne.n	800719c <_dtoa_r+0x5b4>
 800719a:	e770      	b.n	800707e <_dtoa_r+0x496>
 800719c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800719e:	9911      	ldr	r1, [sp, #68]	; 0x44
 80071a0:	2200      	movs	r2, #0
 80071a2:	4b38      	ldr	r3, [pc, #224]	; (8007284 <_dtoa_r+0x69c>)
 80071a4:	f7fa fbe2 	bl	800196c <__aeabi_dmul>
 80071a8:	4b36      	ldr	r3, [pc, #216]	; (8007284 <_dtoa_r+0x69c>)
 80071aa:	9010      	str	r0, [sp, #64]	; 0x40
 80071ac:	9111      	str	r1, [sp, #68]	; 0x44
 80071ae:	2200      	movs	r2, #0
 80071b0:	0020      	movs	r0, r4
 80071b2:	0029      	movs	r1, r5
 80071b4:	f7fa fbda 	bl	800196c <__aeabi_dmul>
 80071b8:	9b08      	ldr	r3, [sp, #32]
 80071ba:	0004      	movs	r4, r0
 80071bc:	000d      	movs	r5, r1
 80071be:	9317      	str	r3, [sp, #92]	; 0x5c
 80071c0:	e7be      	b.n	8007140 <_dtoa_r+0x558>
 80071c2:	9808      	ldr	r0, [sp, #32]
 80071c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071c6:	f7fa fbd1 	bl	800196c <__aeabi_dmul>
 80071ca:	9a06      	ldr	r2, [sp, #24]
 80071cc:	9b06      	ldr	r3, [sp, #24]
 80071ce:	4694      	mov	ip, r2
 80071d0:	9308      	str	r3, [sp, #32]
 80071d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071d4:	9010      	str	r0, [sp, #64]	; 0x40
 80071d6:	9111      	str	r1, [sp, #68]	; 0x44
 80071d8:	4463      	add	r3, ip
 80071da:	9319      	str	r3, [sp, #100]	; 0x64
 80071dc:	0029      	movs	r1, r5
 80071de:	0020      	movs	r0, r4
 80071e0:	f7fb f9e0 	bl	80025a4 <__aeabi_d2iz>
 80071e4:	9017      	str	r0, [sp, #92]	; 0x5c
 80071e6:	f7fb fa13 	bl	8002610 <__aeabi_i2d>
 80071ea:	0002      	movs	r2, r0
 80071ec:	000b      	movs	r3, r1
 80071ee:	0020      	movs	r0, r4
 80071f0:	0029      	movs	r1, r5
 80071f2:	f7fa fe27 	bl	8001e44 <__aeabi_dsub>
 80071f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071f8:	9a08      	ldr	r2, [sp, #32]
 80071fa:	3330      	adds	r3, #48	; 0x30
 80071fc:	7013      	strb	r3, [r2, #0]
 80071fe:	0013      	movs	r3, r2
 8007200:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007202:	3301      	adds	r3, #1
 8007204:	0004      	movs	r4, r0
 8007206:	000d      	movs	r5, r1
 8007208:	9308      	str	r3, [sp, #32]
 800720a:	4293      	cmp	r3, r2
 800720c:	d12c      	bne.n	8007268 <_dtoa_r+0x680>
 800720e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007210:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007212:	9a06      	ldr	r2, [sp, #24]
 8007214:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007216:	4694      	mov	ip, r2
 8007218:	4463      	add	r3, ip
 800721a:	2200      	movs	r2, #0
 800721c:	9308      	str	r3, [sp, #32]
 800721e:	4b1e      	ldr	r3, [pc, #120]	; (8007298 <_dtoa_r+0x6b0>)
 8007220:	f7f9 fc66 	bl	8000af0 <__aeabi_dadd>
 8007224:	0002      	movs	r2, r0
 8007226:	000b      	movs	r3, r1
 8007228:	0020      	movs	r0, r4
 800722a:	0029      	movs	r1, r5
 800722c:	f7f9 f928 	bl	8000480 <__aeabi_dcmpgt>
 8007230:	2800      	cmp	r0, #0
 8007232:	d000      	beq.n	8007236 <_dtoa_r+0x64e>
 8007234:	e080      	b.n	8007338 <_dtoa_r+0x750>
 8007236:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007238:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800723a:	2000      	movs	r0, #0
 800723c:	4916      	ldr	r1, [pc, #88]	; (8007298 <_dtoa_r+0x6b0>)
 800723e:	f7fa fe01 	bl	8001e44 <__aeabi_dsub>
 8007242:	0002      	movs	r2, r0
 8007244:	000b      	movs	r3, r1
 8007246:	0020      	movs	r0, r4
 8007248:	0029      	movs	r1, r5
 800724a:	f7f9 f905 	bl	8000458 <__aeabi_dcmplt>
 800724e:	2800      	cmp	r0, #0
 8007250:	d100      	bne.n	8007254 <_dtoa_r+0x66c>
 8007252:	e714      	b.n	800707e <_dtoa_r+0x496>
 8007254:	9b08      	ldr	r3, [sp, #32]
 8007256:	001a      	movs	r2, r3
 8007258:	3a01      	subs	r2, #1
 800725a:	9208      	str	r2, [sp, #32]
 800725c:	7812      	ldrb	r2, [r2, #0]
 800725e:	2a30      	cmp	r2, #48	; 0x30
 8007260:	d0f8      	beq.n	8007254 <_dtoa_r+0x66c>
 8007262:	9308      	str	r3, [sp, #32]
 8007264:	9602      	str	r6, [sp, #8]
 8007266:	e055      	b.n	8007314 <_dtoa_r+0x72c>
 8007268:	2200      	movs	r2, #0
 800726a:	4b06      	ldr	r3, [pc, #24]	; (8007284 <_dtoa_r+0x69c>)
 800726c:	f7fa fb7e 	bl	800196c <__aeabi_dmul>
 8007270:	0004      	movs	r4, r0
 8007272:	000d      	movs	r5, r1
 8007274:	e7b2      	b.n	80071dc <_dtoa_r+0x5f4>
 8007276:	46c0      	nop			; (mov r8, r8)
 8007278:	080093a0 	.word	0x080093a0
 800727c:	08009378 	.word	0x08009378
 8007280:	3ff00000 	.word	0x3ff00000
 8007284:	40240000 	.word	0x40240000
 8007288:	401c0000 	.word	0x401c0000
 800728c:	fcc00000 	.word	0xfcc00000
 8007290:	40140000 	.word	0x40140000
 8007294:	7cc00000 	.word	0x7cc00000
 8007298:	3fe00000 	.word	0x3fe00000
 800729c:	9b07      	ldr	r3, [sp, #28]
 800729e:	9e06      	ldr	r6, [sp, #24]
 80072a0:	3b01      	subs	r3, #1
 80072a2:	199b      	adds	r3, r3, r6
 80072a4:	930c      	str	r3, [sp, #48]	; 0x30
 80072a6:	9c08      	ldr	r4, [sp, #32]
 80072a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80072aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072ae:	0020      	movs	r0, r4
 80072b0:	0029      	movs	r1, r5
 80072b2:	f7f9 ff59 	bl	8001168 <__aeabi_ddiv>
 80072b6:	f7fb f975 	bl	80025a4 <__aeabi_d2iz>
 80072ba:	9007      	str	r0, [sp, #28]
 80072bc:	f7fb f9a8 	bl	8002610 <__aeabi_i2d>
 80072c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072c4:	f7fa fb52 	bl	800196c <__aeabi_dmul>
 80072c8:	0002      	movs	r2, r0
 80072ca:	000b      	movs	r3, r1
 80072cc:	0020      	movs	r0, r4
 80072ce:	0029      	movs	r1, r5
 80072d0:	f7fa fdb8 	bl	8001e44 <__aeabi_dsub>
 80072d4:	0033      	movs	r3, r6
 80072d6:	9a07      	ldr	r2, [sp, #28]
 80072d8:	3601      	adds	r6, #1
 80072da:	3230      	adds	r2, #48	; 0x30
 80072dc:	701a      	strb	r2, [r3, #0]
 80072de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072e0:	9608      	str	r6, [sp, #32]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d139      	bne.n	800735a <_dtoa_r+0x772>
 80072e6:	0002      	movs	r2, r0
 80072e8:	000b      	movs	r3, r1
 80072ea:	f7f9 fc01 	bl	8000af0 <__aeabi_dadd>
 80072ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072f2:	0004      	movs	r4, r0
 80072f4:	000d      	movs	r5, r1
 80072f6:	f7f9 f8c3 	bl	8000480 <__aeabi_dcmpgt>
 80072fa:	2800      	cmp	r0, #0
 80072fc:	d11b      	bne.n	8007336 <_dtoa_r+0x74e>
 80072fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007302:	0020      	movs	r0, r4
 8007304:	0029      	movs	r1, r5
 8007306:	f7f9 f8a1 	bl	800044c <__aeabi_dcmpeq>
 800730a:	2800      	cmp	r0, #0
 800730c:	d002      	beq.n	8007314 <_dtoa_r+0x72c>
 800730e:	9b07      	ldr	r3, [sp, #28]
 8007310:	07db      	lsls	r3, r3, #31
 8007312:	d410      	bmi.n	8007336 <_dtoa_r+0x74e>
 8007314:	0038      	movs	r0, r7
 8007316:	9905      	ldr	r1, [sp, #20]
 8007318:	f000 fae6 	bl	80078e8 <_Bfree>
 800731c:	2300      	movs	r3, #0
 800731e:	9a08      	ldr	r2, [sp, #32]
 8007320:	9802      	ldr	r0, [sp, #8]
 8007322:	7013      	strb	r3, [r2, #0]
 8007324:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007326:	3001      	adds	r0, #1
 8007328:	6018      	str	r0, [r3, #0]
 800732a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800732c:	2b00      	cmp	r3, #0
 800732e:	d100      	bne.n	8007332 <_dtoa_r+0x74a>
 8007330:	e4a6      	b.n	8006c80 <_dtoa_r+0x98>
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	e4a4      	b.n	8006c80 <_dtoa_r+0x98>
 8007336:	9e02      	ldr	r6, [sp, #8]
 8007338:	9b08      	ldr	r3, [sp, #32]
 800733a:	9308      	str	r3, [sp, #32]
 800733c:	3b01      	subs	r3, #1
 800733e:	781a      	ldrb	r2, [r3, #0]
 8007340:	2a39      	cmp	r2, #57	; 0x39
 8007342:	d106      	bne.n	8007352 <_dtoa_r+0x76a>
 8007344:	9a06      	ldr	r2, [sp, #24]
 8007346:	429a      	cmp	r2, r3
 8007348:	d1f7      	bne.n	800733a <_dtoa_r+0x752>
 800734a:	2230      	movs	r2, #48	; 0x30
 800734c:	9906      	ldr	r1, [sp, #24]
 800734e:	3601      	adds	r6, #1
 8007350:	700a      	strb	r2, [r1, #0]
 8007352:	781a      	ldrb	r2, [r3, #0]
 8007354:	3201      	adds	r2, #1
 8007356:	701a      	strb	r2, [r3, #0]
 8007358:	e784      	b.n	8007264 <_dtoa_r+0x67c>
 800735a:	2200      	movs	r2, #0
 800735c:	4baa      	ldr	r3, [pc, #680]	; (8007608 <_dtoa_r+0xa20>)
 800735e:	f7fa fb05 	bl	800196c <__aeabi_dmul>
 8007362:	2200      	movs	r2, #0
 8007364:	2300      	movs	r3, #0
 8007366:	0004      	movs	r4, r0
 8007368:	000d      	movs	r5, r1
 800736a:	f7f9 f86f 	bl	800044c <__aeabi_dcmpeq>
 800736e:	2800      	cmp	r0, #0
 8007370:	d09b      	beq.n	80072aa <_dtoa_r+0x6c2>
 8007372:	e7cf      	b.n	8007314 <_dtoa_r+0x72c>
 8007374:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007376:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007378:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800737a:	2d00      	cmp	r5, #0
 800737c:	d012      	beq.n	80073a4 <_dtoa_r+0x7bc>
 800737e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007380:	2a01      	cmp	r2, #1
 8007382:	dc66      	bgt.n	8007452 <_dtoa_r+0x86a>
 8007384:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007386:	2a00      	cmp	r2, #0
 8007388:	d05d      	beq.n	8007446 <_dtoa_r+0x85e>
 800738a:	4aa0      	ldr	r2, [pc, #640]	; (800760c <_dtoa_r+0xa24>)
 800738c:	189b      	adds	r3, r3, r2
 800738e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007390:	2101      	movs	r1, #1
 8007392:	18d2      	adds	r2, r2, r3
 8007394:	920a      	str	r2, [sp, #40]	; 0x28
 8007396:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007398:	0038      	movs	r0, r7
 800739a:	18d3      	adds	r3, r2, r3
 800739c:	930d      	str	r3, [sp, #52]	; 0x34
 800739e:	f000 fb53 	bl	8007a48 <__i2b>
 80073a2:	0005      	movs	r5, r0
 80073a4:	2c00      	cmp	r4, #0
 80073a6:	dd0e      	ble.n	80073c6 <_dtoa_r+0x7de>
 80073a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	dd0b      	ble.n	80073c6 <_dtoa_r+0x7de>
 80073ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073b0:	0023      	movs	r3, r4
 80073b2:	4294      	cmp	r4, r2
 80073b4:	dd00      	ble.n	80073b8 <_dtoa_r+0x7d0>
 80073b6:	0013      	movs	r3, r2
 80073b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073ba:	1ae4      	subs	r4, r4, r3
 80073bc:	1ad2      	subs	r2, r2, r3
 80073be:	920a      	str	r2, [sp, #40]	; 0x28
 80073c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073c2:	1ad3      	subs	r3, r2, r3
 80073c4:	930d      	str	r3, [sp, #52]	; 0x34
 80073c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d01f      	beq.n	800740c <_dtoa_r+0x824>
 80073cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d054      	beq.n	800747c <_dtoa_r+0x894>
 80073d2:	2e00      	cmp	r6, #0
 80073d4:	dd11      	ble.n	80073fa <_dtoa_r+0x812>
 80073d6:	0029      	movs	r1, r5
 80073d8:	0032      	movs	r2, r6
 80073da:	0038      	movs	r0, r7
 80073dc:	f000 fbfa 	bl	8007bd4 <__pow5mult>
 80073e0:	9a05      	ldr	r2, [sp, #20]
 80073e2:	0001      	movs	r1, r0
 80073e4:	0005      	movs	r5, r0
 80073e6:	0038      	movs	r0, r7
 80073e8:	f000 fb44 	bl	8007a74 <__multiply>
 80073ec:	9905      	ldr	r1, [sp, #20]
 80073ee:	9014      	str	r0, [sp, #80]	; 0x50
 80073f0:	0038      	movs	r0, r7
 80073f2:	f000 fa79 	bl	80078e8 <_Bfree>
 80073f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80073f8:	9305      	str	r3, [sp, #20]
 80073fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073fc:	1b9a      	subs	r2, r3, r6
 80073fe:	42b3      	cmp	r3, r6
 8007400:	d004      	beq.n	800740c <_dtoa_r+0x824>
 8007402:	0038      	movs	r0, r7
 8007404:	9905      	ldr	r1, [sp, #20]
 8007406:	f000 fbe5 	bl	8007bd4 <__pow5mult>
 800740a:	9005      	str	r0, [sp, #20]
 800740c:	2101      	movs	r1, #1
 800740e:	0038      	movs	r0, r7
 8007410:	f000 fb1a 	bl	8007a48 <__i2b>
 8007414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007416:	0006      	movs	r6, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	dd31      	ble.n	8007480 <_dtoa_r+0x898>
 800741c:	001a      	movs	r2, r3
 800741e:	0001      	movs	r1, r0
 8007420:	0038      	movs	r0, r7
 8007422:	f000 fbd7 	bl	8007bd4 <__pow5mult>
 8007426:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007428:	0006      	movs	r6, r0
 800742a:	2b01      	cmp	r3, #1
 800742c:	dd2d      	ble.n	800748a <_dtoa_r+0x8a2>
 800742e:	2300      	movs	r3, #0
 8007430:	930e      	str	r3, [sp, #56]	; 0x38
 8007432:	6933      	ldr	r3, [r6, #16]
 8007434:	3303      	adds	r3, #3
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	18f3      	adds	r3, r6, r3
 800743a:	6858      	ldr	r0, [r3, #4]
 800743c:	f000 fabc 	bl	80079b8 <__hi0bits>
 8007440:	2320      	movs	r3, #32
 8007442:	1a18      	subs	r0, r3, r0
 8007444:	e039      	b.n	80074ba <_dtoa_r+0x8d2>
 8007446:	2336      	movs	r3, #54	; 0x36
 8007448:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800744a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800744c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800744e:	1a9b      	subs	r3, r3, r2
 8007450:	e79d      	b.n	800738e <_dtoa_r+0x7a6>
 8007452:	9b07      	ldr	r3, [sp, #28]
 8007454:	1e5e      	subs	r6, r3, #1
 8007456:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007458:	42b3      	cmp	r3, r6
 800745a:	db07      	blt.n	800746c <_dtoa_r+0x884>
 800745c:	1b9e      	subs	r6, r3, r6
 800745e:	9b07      	ldr	r3, [sp, #28]
 8007460:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007462:	2b00      	cmp	r3, #0
 8007464:	da93      	bge.n	800738e <_dtoa_r+0x7a6>
 8007466:	1ae4      	subs	r4, r4, r3
 8007468:	2300      	movs	r3, #0
 800746a:	e790      	b.n	800738e <_dtoa_r+0x7a6>
 800746c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800746e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007470:	1af3      	subs	r3, r6, r3
 8007472:	18d3      	adds	r3, r2, r3
 8007474:	960e      	str	r6, [sp, #56]	; 0x38
 8007476:	9315      	str	r3, [sp, #84]	; 0x54
 8007478:	2600      	movs	r6, #0
 800747a:	e7f0      	b.n	800745e <_dtoa_r+0x876>
 800747c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800747e:	e7c0      	b.n	8007402 <_dtoa_r+0x81a>
 8007480:	2300      	movs	r3, #0
 8007482:	930e      	str	r3, [sp, #56]	; 0x38
 8007484:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007486:	2b01      	cmp	r3, #1
 8007488:	dc13      	bgt.n	80074b2 <_dtoa_r+0x8ca>
 800748a:	2300      	movs	r3, #0
 800748c:	930e      	str	r3, [sp, #56]	; 0x38
 800748e:	9b08      	ldr	r3, [sp, #32]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10e      	bne.n	80074b2 <_dtoa_r+0x8ca>
 8007494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007496:	031b      	lsls	r3, r3, #12
 8007498:	d10b      	bne.n	80074b2 <_dtoa_r+0x8ca>
 800749a:	4b5d      	ldr	r3, [pc, #372]	; (8007610 <_dtoa_r+0xa28>)
 800749c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800749e:	4213      	tst	r3, r2
 80074a0:	d007      	beq.n	80074b2 <_dtoa_r+0x8ca>
 80074a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074a4:	3301      	adds	r3, #1
 80074a6:	930a      	str	r3, [sp, #40]	; 0x28
 80074a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074aa:	3301      	adds	r3, #1
 80074ac:	930d      	str	r3, [sp, #52]	; 0x34
 80074ae:	2301      	movs	r3, #1
 80074b0:	930e      	str	r3, [sp, #56]	; 0x38
 80074b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074b4:	2001      	movs	r0, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d1bb      	bne.n	8007432 <_dtoa_r+0x84a>
 80074ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074bc:	221f      	movs	r2, #31
 80074be:	1818      	adds	r0, r3, r0
 80074c0:	0003      	movs	r3, r0
 80074c2:	4013      	ands	r3, r2
 80074c4:	4210      	tst	r0, r2
 80074c6:	d046      	beq.n	8007556 <_dtoa_r+0x96e>
 80074c8:	3201      	adds	r2, #1
 80074ca:	1ad2      	subs	r2, r2, r3
 80074cc:	2a04      	cmp	r2, #4
 80074ce:	dd3f      	ble.n	8007550 <_dtoa_r+0x968>
 80074d0:	221c      	movs	r2, #28
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074d6:	18e4      	adds	r4, r4, r3
 80074d8:	18d2      	adds	r2, r2, r3
 80074da:	920a      	str	r2, [sp, #40]	; 0x28
 80074dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074de:	18d3      	adds	r3, r2, r3
 80074e0:	930d      	str	r3, [sp, #52]	; 0x34
 80074e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	dd05      	ble.n	80074f4 <_dtoa_r+0x90c>
 80074e8:	001a      	movs	r2, r3
 80074ea:	0038      	movs	r0, r7
 80074ec:	9905      	ldr	r1, [sp, #20]
 80074ee:	f000 fbcd 	bl	8007c8c <__lshift>
 80074f2:	9005      	str	r0, [sp, #20]
 80074f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	dd05      	ble.n	8007506 <_dtoa_r+0x91e>
 80074fa:	0031      	movs	r1, r6
 80074fc:	001a      	movs	r2, r3
 80074fe:	0038      	movs	r0, r7
 8007500:	f000 fbc4 	bl	8007c8c <__lshift>
 8007504:	0006      	movs	r6, r0
 8007506:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007508:	2b00      	cmp	r3, #0
 800750a:	d026      	beq.n	800755a <_dtoa_r+0x972>
 800750c:	0031      	movs	r1, r6
 800750e:	9805      	ldr	r0, [sp, #20]
 8007510:	f000 fc2a 	bl	8007d68 <__mcmp>
 8007514:	2800      	cmp	r0, #0
 8007516:	da20      	bge.n	800755a <_dtoa_r+0x972>
 8007518:	9b02      	ldr	r3, [sp, #8]
 800751a:	220a      	movs	r2, #10
 800751c:	3b01      	subs	r3, #1
 800751e:	9302      	str	r3, [sp, #8]
 8007520:	0038      	movs	r0, r7
 8007522:	2300      	movs	r3, #0
 8007524:	9905      	ldr	r1, [sp, #20]
 8007526:	f000 fa03 	bl	8007930 <__multadd>
 800752a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800752c:	9005      	str	r0, [sp, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d100      	bne.n	8007534 <_dtoa_r+0x94c>
 8007532:	e166      	b.n	8007802 <_dtoa_r+0xc1a>
 8007534:	2300      	movs	r3, #0
 8007536:	0029      	movs	r1, r5
 8007538:	220a      	movs	r2, #10
 800753a:	0038      	movs	r0, r7
 800753c:	f000 f9f8 	bl	8007930 <__multadd>
 8007540:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007542:	0005      	movs	r5, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	dc47      	bgt.n	80075d8 <_dtoa_r+0x9f0>
 8007548:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800754a:	2b02      	cmp	r3, #2
 800754c:	dc0d      	bgt.n	800756a <_dtoa_r+0x982>
 800754e:	e043      	b.n	80075d8 <_dtoa_r+0x9f0>
 8007550:	2a04      	cmp	r2, #4
 8007552:	d0c6      	beq.n	80074e2 <_dtoa_r+0x8fa>
 8007554:	0013      	movs	r3, r2
 8007556:	331c      	adds	r3, #28
 8007558:	e7bc      	b.n	80074d4 <_dtoa_r+0x8ec>
 800755a:	9b07      	ldr	r3, [sp, #28]
 800755c:	2b00      	cmp	r3, #0
 800755e:	dc35      	bgt.n	80075cc <_dtoa_r+0x9e4>
 8007560:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007562:	2b02      	cmp	r3, #2
 8007564:	dd32      	ble.n	80075cc <_dtoa_r+0x9e4>
 8007566:	9b07      	ldr	r3, [sp, #28]
 8007568:	930c      	str	r3, [sp, #48]	; 0x30
 800756a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10c      	bne.n	800758a <_dtoa_r+0x9a2>
 8007570:	0031      	movs	r1, r6
 8007572:	2205      	movs	r2, #5
 8007574:	0038      	movs	r0, r7
 8007576:	f000 f9db 	bl	8007930 <__multadd>
 800757a:	0006      	movs	r6, r0
 800757c:	0001      	movs	r1, r0
 800757e:	9805      	ldr	r0, [sp, #20]
 8007580:	f000 fbf2 	bl	8007d68 <__mcmp>
 8007584:	2800      	cmp	r0, #0
 8007586:	dd00      	ble.n	800758a <_dtoa_r+0x9a2>
 8007588:	e5a5      	b.n	80070d6 <_dtoa_r+0x4ee>
 800758a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800758c:	43db      	mvns	r3, r3
 800758e:	9302      	str	r3, [sp, #8]
 8007590:	9b06      	ldr	r3, [sp, #24]
 8007592:	9308      	str	r3, [sp, #32]
 8007594:	2400      	movs	r4, #0
 8007596:	0031      	movs	r1, r6
 8007598:	0038      	movs	r0, r7
 800759a:	f000 f9a5 	bl	80078e8 <_Bfree>
 800759e:	2d00      	cmp	r5, #0
 80075a0:	d100      	bne.n	80075a4 <_dtoa_r+0x9bc>
 80075a2:	e6b7      	b.n	8007314 <_dtoa_r+0x72c>
 80075a4:	2c00      	cmp	r4, #0
 80075a6:	d005      	beq.n	80075b4 <_dtoa_r+0x9cc>
 80075a8:	42ac      	cmp	r4, r5
 80075aa:	d003      	beq.n	80075b4 <_dtoa_r+0x9cc>
 80075ac:	0021      	movs	r1, r4
 80075ae:	0038      	movs	r0, r7
 80075b0:	f000 f99a 	bl	80078e8 <_Bfree>
 80075b4:	0029      	movs	r1, r5
 80075b6:	0038      	movs	r0, r7
 80075b8:	f000 f996 	bl	80078e8 <_Bfree>
 80075bc:	e6aa      	b.n	8007314 <_dtoa_r+0x72c>
 80075be:	2600      	movs	r6, #0
 80075c0:	0035      	movs	r5, r6
 80075c2:	e7e2      	b.n	800758a <_dtoa_r+0x9a2>
 80075c4:	9602      	str	r6, [sp, #8]
 80075c6:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80075c8:	0035      	movs	r5, r6
 80075ca:	e584      	b.n	80070d6 <_dtoa_r+0x4ee>
 80075cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d100      	bne.n	80075d4 <_dtoa_r+0x9ec>
 80075d2:	e0ce      	b.n	8007772 <_dtoa_r+0xb8a>
 80075d4:	9b07      	ldr	r3, [sp, #28]
 80075d6:	930c      	str	r3, [sp, #48]	; 0x30
 80075d8:	2c00      	cmp	r4, #0
 80075da:	dd05      	ble.n	80075e8 <_dtoa_r+0xa00>
 80075dc:	0029      	movs	r1, r5
 80075de:	0022      	movs	r2, r4
 80075e0:	0038      	movs	r0, r7
 80075e2:	f000 fb53 	bl	8007c8c <__lshift>
 80075e6:	0005      	movs	r5, r0
 80075e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ea:	0028      	movs	r0, r5
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d022      	beq.n	8007636 <_dtoa_r+0xa4e>
 80075f0:	0038      	movs	r0, r7
 80075f2:	6869      	ldr	r1, [r5, #4]
 80075f4:	f000 f934 	bl	8007860 <_Balloc>
 80075f8:	1e04      	subs	r4, r0, #0
 80075fa:	d10f      	bne.n	800761c <_dtoa_r+0xa34>
 80075fc:	0002      	movs	r2, r0
 80075fe:	4b05      	ldr	r3, [pc, #20]	; (8007614 <_dtoa_r+0xa2c>)
 8007600:	4905      	ldr	r1, [pc, #20]	; (8007618 <_dtoa_r+0xa30>)
 8007602:	f7ff fb06 	bl	8006c12 <_dtoa_r+0x2a>
 8007606:	46c0      	nop			; (mov r8, r8)
 8007608:	40240000 	.word	0x40240000
 800760c:	00000433 	.word	0x00000433
 8007610:	7ff00000 	.word	0x7ff00000
 8007614:	0800930b 	.word	0x0800930b
 8007618:	000002ea 	.word	0x000002ea
 800761c:	0029      	movs	r1, r5
 800761e:	692b      	ldr	r3, [r5, #16]
 8007620:	310c      	adds	r1, #12
 8007622:	1c9a      	adds	r2, r3, #2
 8007624:	0092      	lsls	r2, r2, #2
 8007626:	300c      	adds	r0, #12
 8007628:	f000 f911 	bl	800784e <memcpy>
 800762c:	2201      	movs	r2, #1
 800762e:	0021      	movs	r1, r4
 8007630:	0038      	movs	r0, r7
 8007632:	f000 fb2b 	bl	8007c8c <__lshift>
 8007636:	9b06      	ldr	r3, [sp, #24]
 8007638:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800763a:	930a      	str	r3, [sp, #40]	; 0x28
 800763c:	3b01      	subs	r3, #1
 800763e:	189b      	adds	r3, r3, r2
 8007640:	2201      	movs	r2, #1
 8007642:	002c      	movs	r4, r5
 8007644:	0005      	movs	r5, r0
 8007646:	9314      	str	r3, [sp, #80]	; 0x50
 8007648:	9b08      	ldr	r3, [sp, #32]
 800764a:	4013      	ands	r3, r2
 800764c:	930f      	str	r3, [sp, #60]	; 0x3c
 800764e:	0031      	movs	r1, r6
 8007650:	9805      	ldr	r0, [sp, #20]
 8007652:	f7ff fa3d 	bl	8006ad0 <quorem>
 8007656:	0003      	movs	r3, r0
 8007658:	0021      	movs	r1, r4
 800765a:	3330      	adds	r3, #48	; 0x30
 800765c:	900d      	str	r0, [sp, #52]	; 0x34
 800765e:	9805      	ldr	r0, [sp, #20]
 8007660:	9307      	str	r3, [sp, #28]
 8007662:	f000 fb81 	bl	8007d68 <__mcmp>
 8007666:	002a      	movs	r2, r5
 8007668:	900e      	str	r0, [sp, #56]	; 0x38
 800766a:	0031      	movs	r1, r6
 800766c:	0038      	movs	r0, r7
 800766e:	f000 fb97 	bl	8007da0 <__mdiff>
 8007672:	68c3      	ldr	r3, [r0, #12]
 8007674:	9008      	str	r0, [sp, #32]
 8007676:	9310      	str	r3, [sp, #64]	; 0x40
 8007678:	2301      	movs	r3, #1
 800767a:	930c      	str	r3, [sp, #48]	; 0x30
 800767c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800767e:	2b00      	cmp	r3, #0
 8007680:	d104      	bne.n	800768c <_dtoa_r+0xaa4>
 8007682:	0001      	movs	r1, r0
 8007684:	9805      	ldr	r0, [sp, #20]
 8007686:	f000 fb6f 	bl	8007d68 <__mcmp>
 800768a:	900c      	str	r0, [sp, #48]	; 0x30
 800768c:	0038      	movs	r0, r7
 800768e:	9908      	ldr	r1, [sp, #32]
 8007690:	f000 f92a 	bl	80078e8 <_Bfree>
 8007694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007696:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007698:	3301      	adds	r3, #1
 800769a:	9308      	str	r3, [sp, #32]
 800769c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800769e:	4313      	orrs	r3, r2
 80076a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076a2:	4313      	orrs	r3, r2
 80076a4:	d10c      	bne.n	80076c0 <_dtoa_r+0xad8>
 80076a6:	9b07      	ldr	r3, [sp, #28]
 80076a8:	2b39      	cmp	r3, #57	; 0x39
 80076aa:	d026      	beq.n	80076fa <_dtoa_r+0xb12>
 80076ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	dd02      	ble.n	80076b8 <_dtoa_r+0xad0>
 80076b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076b4:	3331      	adds	r3, #49	; 0x31
 80076b6:	9307      	str	r3, [sp, #28]
 80076b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ba:	9a07      	ldr	r2, [sp, #28]
 80076bc:	701a      	strb	r2, [r3, #0]
 80076be:	e76a      	b.n	8007596 <_dtoa_r+0x9ae>
 80076c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	db04      	blt.n	80076d0 <_dtoa_r+0xae8>
 80076c6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80076c8:	4313      	orrs	r3, r2
 80076ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076cc:	4313      	orrs	r3, r2
 80076ce:	d11f      	bne.n	8007710 <_dtoa_r+0xb28>
 80076d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	ddf0      	ble.n	80076b8 <_dtoa_r+0xad0>
 80076d6:	9905      	ldr	r1, [sp, #20]
 80076d8:	2201      	movs	r2, #1
 80076da:	0038      	movs	r0, r7
 80076dc:	f000 fad6 	bl	8007c8c <__lshift>
 80076e0:	0031      	movs	r1, r6
 80076e2:	9005      	str	r0, [sp, #20]
 80076e4:	f000 fb40 	bl	8007d68 <__mcmp>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	dc03      	bgt.n	80076f4 <_dtoa_r+0xb0c>
 80076ec:	d1e4      	bne.n	80076b8 <_dtoa_r+0xad0>
 80076ee:	9b07      	ldr	r3, [sp, #28]
 80076f0:	07db      	lsls	r3, r3, #31
 80076f2:	d5e1      	bpl.n	80076b8 <_dtoa_r+0xad0>
 80076f4:	9b07      	ldr	r3, [sp, #28]
 80076f6:	2b39      	cmp	r3, #57	; 0x39
 80076f8:	d1db      	bne.n	80076b2 <_dtoa_r+0xaca>
 80076fa:	2339      	movs	r3, #57	; 0x39
 80076fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076fe:	7013      	strb	r3, [r2, #0]
 8007700:	9b08      	ldr	r3, [sp, #32]
 8007702:	9308      	str	r3, [sp, #32]
 8007704:	3b01      	subs	r3, #1
 8007706:	781a      	ldrb	r2, [r3, #0]
 8007708:	2a39      	cmp	r2, #57	; 0x39
 800770a:	d068      	beq.n	80077de <_dtoa_r+0xbf6>
 800770c:	3201      	adds	r2, #1
 800770e:	e7d5      	b.n	80076bc <_dtoa_r+0xad4>
 8007710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007712:	2b00      	cmp	r3, #0
 8007714:	dd07      	ble.n	8007726 <_dtoa_r+0xb3e>
 8007716:	9b07      	ldr	r3, [sp, #28]
 8007718:	2b39      	cmp	r3, #57	; 0x39
 800771a:	d0ee      	beq.n	80076fa <_dtoa_r+0xb12>
 800771c:	9b07      	ldr	r3, [sp, #28]
 800771e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007720:	3301      	adds	r3, #1
 8007722:	7013      	strb	r3, [r2, #0]
 8007724:	e737      	b.n	8007596 <_dtoa_r+0x9ae>
 8007726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007728:	9a07      	ldr	r2, [sp, #28]
 800772a:	701a      	strb	r2, [r3, #0]
 800772c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800772e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007730:	4293      	cmp	r3, r2
 8007732:	d03e      	beq.n	80077b2 <_dtoa_r+0xbca>
 8007734:	2300      	movs	r3, #0
 8007736:	220a      	movs	r2, #10
 8007738:	9905      	ldr	r1, [sp, #20]
 800773a:	0038      	movs	r0, r7
 800773c:	f000 f8f8 	bl	8007930 <__multadd>
 8007740:	2300      	movs	r3, #0
 8007742:	9005      	str	r0, [sp, #20]
 8007744:	220a      	movs	r2, #10
 8007746:	0021      	movs	r1, r4
 8007748:	0038      	movs	r0, r7
 800774a:	42ac      	cmp	r4, r5
 800774c:	d106      	bne.n	800775c <_dtoa_r+0xb74>
 800774e:	f000 f8ef 	bl	8007930 <__multadd>
 8007752:	0004      	movs	r4, r0
 8007754:	0005      	movs	r5, r0
 8007756:	9b08      	ldr	r3, [sp, #32]
 8007758:	930a      	str	r3, [sp, #40]	; 0x28
 800775a:	e778      	b.n	800764e <_dtoa_r+0xa66>
 800775c:	f000 f8e8 	bl	8007930 <__multadd>
 8007760:	0029      	movs	r1, r5
 8007762:	0004      	movs	r4, r0
 8007764:	2300      	movs	r3, #0
 8007766:	220a      	movs	r2, #10
 8007768:	0038      	movs	r0, r7
 800776a:	f000 f8e1 	bl	8007930 <__multadd>
 800776e:	0005      	movs	r5, r0
 8007770:	e7f1      	b.n	8007756 <_dtoa_r+0xb6e>
 8007772:	9b07      	ldr	r3, [sp, #28]
 8007774:	930c      	str	r3, [sp, #48]	; 0x30
 8007776:	2400      	movs	r4, #0
 8007778:	0031      	movs	r1, r6
 800777a:	9805      	ldr	r0, [sp, #20]
 800777c:	f7ff f9a8 	bl	8006ad0 <quorem>
 8007780:	9b06      	ldr	r3, [sp, #24]
 8007782:	3030      	adds	r0, #48	; 0x30
 8007784:	5518      	strb	r0, [r3, r4]
 8007786:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007788:	3401      	adds	r4, #1
 800778a:	9007      	str	r0, [sp, #28]
 800778c:	42a3      	cmp	r3, r4
 800778e:	dd07      	ble.n	80077a0 <_dtoa_r+0xbb8>
 8007790:	2300      	movs	r3, #0
 8007792:	220a      	movs	r2, #10
 8007794:	0038      	movs	r0, r7
 8007796:	9905      	ldr	r1, [sp, #20]
 8007798:	f000 f8ca 	bl	8007930 <__multadd>
 800779c:	9005      	str	r0, [sp, #20]
 800779e:	e7eb      	b.n	8007778 <_dtoa_r+0xb90>
 80077a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077a2:	2001      	movs	r0, #1
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	dd00      	ble.n	80077aa <_dtoa_r+0xbc2>
 80077a8:	0018      	movs	r0, r3
 80077aa:	2400      	movs	r4, #0
 80077ac:	9b06      	ldr	r3, [sp, #24]
 80077ae:	181b      	adds	r3, r3, r0
 80077b0:	9308      	str	r3, [sp, #32]
 80077b2:	9905      	ldr	r1, [sp, #20]
 80077b4:	2201      	movs	r2, #1
 80077b6:	0038      	movs	r0, r7
 80077b8:	f000 fa68 	bl	8007c8c <__lshift>
 80077bc:	0031      	movs	r1, r6
 80077be:	9005      	str	r0, [sp, #20]
 80077c0:	f000 fad2 	bl	8007d68 <__mcmp>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	dc9b      	bgt.n	8007700 <_dtoa_r+0xb18>
 80077c8:	d102      	bne.n	80077d0 <_dtoa_r+0xbe8>
 80077ca:	9b07      	ldr	r3, [sp, #28]
 80077cc:	07db      	lsls	r3, r3, #31
 80077ce:	d497      	bmi.n	8007700 <_dtoa_r+0xb18>
 80077d0:	9b08      	ldr	r3, [sp, #32]
 80077d2:	9308      	str	r3, [sp, #32]
 80077d4:	3b01      	subs	r3, #1
 80077d6:	781a      	ldrb	r2, [r3, #0]
 80077d8:	2a30      	cmp	r2, #48	; 0x30
 80077da:	d0fa      	beq.n	80077d2 <_dtoa_r+0xbea>
 80077dc:	e6db      	b.n	8007596 <_dtoa_r+0x9ae>
 80077de:	9a06      	ldr	r2, [sp, #24]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d18e      	bne.n	8007702 <_dtoa_r+0xb1a>
 80077e4:	9b02      	ldr	r3, [sp, #8]
 80077e6:	3301      	adds	r3, #1
 80077e8:	9302      	str	r3, [sp, #8]
 80077ea:	2331      	movs	r3, #49	; 0x31
 80077ec:	e799      	b.n	8007722 <_dtoa_r+0xb3a>
 80077ee:	4b09      	ldr	r3, [pc, #36]	; (8007814 <_dtoa_r+0xc2c>)
 80077f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80077f2:	9306      	str	r3, [sp, #24]
 80077f4:	4b08      	ldr	r3, [pc, #32]	; (8007818 <_dtoa_r+0xc30>)
 80077f6:	2a00      	cmp	r2, #0
 80077f8:	d001      	beq.n	80077fe <_dtoa_r+0xc16>
 80077fa:	f7ff fa3f 	bl	8006c7c <_dtoa_r+0x94>
 80077fe:	f7ff fa3f 	bl	8006c80 <_dtoa_r+0x98>
 8007802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007804:	2b00      	cmp	r3, #0
 8007806:	dcb6      	bgt.n	8007776 <_dtoa_r+0xb8e>
 8007808:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800780a:	2b02      	cmp	r3, #2
 800780c:	dd00      	ble.n	8007810 <_dtoa_r+0xc28>
 800780e:	e6ac      	b.n	800756a <_dtoa_r+0x982>
 8007810:	e7b1      	b.n	8007776 <_dtoa_r+0xb8e>
 8007812:	46c0      	nop			; (mov r8, r8)
 8007814:	0800928c 	.word	0x0800928c
 8007818:	08009294 	.word	0x08009294

0800781c <_localeconv_r>:
 800781c:	4800      	ldr	r0, [pc, #0]	; (8007820 <_localeconv_r+0x4>)
 800781e:	4770      	bx	lr
 8007820:	20000160 	.word	0x20000160

08007824 <malloc>:
 8007824:	b510      	push	{r4, lr}
 8007826:	4b03      	ldr	r3, [pc, #12]	; (8007834 <malloc+0x10>)
 8007828:	0001      	movs	r1, r0
 800782a:	6818      	ldr	r0, [r3, #0]
 800782c:	f000 fc4c 	bl	80080c8 <_malloc_r>
 8007830:	bd10      	pop	{r4, pc}
 8007832:	46c0      	nop			; (mov r8, r8)
 8007834:	2000000c 	.word	0x2000000c

08007838 <memchr>:
 8007838:	b2c9      	uxtb	r1, r1
 800783a:	1882      	adds	r2, r0, r2
 800783c:	4290      	cmp	r0, r2
 800783e:	d101      	bne.n	8007844 <memchr+0xc>
 8007840:	2000      	movs	r0, #0
 8007842:	4770      	bx	lr
 8007844:	7803      	ldrb	r3, [r0, #0]
 8007846:	428b      	cmp	r3, r1
 8007848:	d0fb      	beq.n	8007842 <memchr+0xa>
 800784a:	3001      	adds	r0, #1
 800784c:	e7f6      	b.n	800783c <memchr+0x4>

0800784e <memcpy>:
 800784e:	2300      	movs	r3, #0
 8007850:	b510      	push	{r4, lr}
 8007852:	429a      	cmp	r2, r3
 8007854:	d100      	bne.n	8007858 <memcpy+0xa>
 8007856:	bd10      	pop	{r4, pc}
 8007858:	5ccc      	ldrb	r4, [r1, r3]
 800785a:	54c4      	strb	r4, [r0, r3]
 800785c:	3301      	adds	r3, #1
 800785e:	e7f8      	b.n	8007852 <memcpy+0x4>

08007860 <_Balloc>:
 8007860:	b570      	push	{r4, r5, r6, lr}
 8007862:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007864:	0006      	movs	r6, r0
 8007866:	000c      	movs	r4, r1
 8007868:	2d00      	cmp	r5, #0
 800786a:	d10e      	bne.n	800788a <_Balloc+0x2a>
 800786c:	2010      	movs	r0, #16
 800786e:	f7ff ffd9 	bl	8007824 <malloc>
 8007872:	1e02      	subs	r2, r0, #0
 8007874:	6270      	str	r0, [r6, #36]	; 0x24
 8007876:	d104      	bne.n	8007882 <_Balloc+0x22>
 8007878:	2166      	movs	r1, #102	; 0x66
 800787a:	4b19      	ldr	r3, [pc, #100]	; (80078e0 <_Balloc+0x80>)
 800787c:	4819      	ldr	r0, [pc, #100]	; (80078e4 <_Balloc+0x84>)
 800787e:	f000 fe0d 	bl	800849c <__assert_func>
 8007882:	6045      	str	r5, [r0, #4]
 8007884:	6085      	str	r5, [r0, #8]
 8007886:	6005      	str	r5, [r0, #0]
 8007888:	60c5      	str	r5, [r0, #12]
 800788a:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800788c:	68eb      	ldr	r3, [r5, #12]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d013      	beq.n	80078ba <_Balloc+0x5a>
 8007892:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007894:	00a2      	lsls	r2, r4, #2
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	189b      	adds	r3, r3, r2
 800789a:	6818      	ldr	r0, [r3, #0]
 800789c:	2800      	cmp	r0, #0
 800789e:	d118      	bne.n	80078d2 <_Balloc+0x72>
 80078a0:	2101      	movs	r1, #1
 80078a2:	000d      	movs	r5, r1
 80078a4:	40a5      	lsls	r5, r4
 80078a6:	1d6a      	adds	r2, r5, #5
 80078a8:	0030      	movs	r0, r6
 80078aa:	0092      	lsls	r2, r2, #2
 80078ac:	f000 fb74 	bl	8007f98 <_calloc_r>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d00c      	beq.n	80078ce <_Balloc+0x6e>
 80078b4:	6044      	str	r4, [r0, #4]
 80078b6:	6085      	str	r5, [r0, #8]
 80078b8:	e00d      	b.n	80078d6 <_Balloc+0x76>
 80078ba:	2221      	movs	r2, #33	; 0x21
 80078bc:	2104      	movs	r1, #4
 80078be:	0030      	movs	r0, r6
 80078c0:	f000 fb6a 	bl	8007f98 <_calloc_r>
 80078c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80078c6:	60e8      	str	r0, [r5, #12]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e1      	bne.n	8007892 <_Balloc+0x32>
 80078ce:	2000      	movs	r0, #0
 80078d0:	bd70      	pop	{r4, r5, r6, pc}
 80078d2:	6802      	ldr	r2, [r0, #0]
 80078d4:	601a      	str	r2, [r3, #0]
 80078d6:	2300      	movs	r3, #0
 80078d8:	6103      	str	r3, [r0, #16]
 80078da:	60c3      	str	r3, [r0, #12]
 80078dc:	e7f8      	b.n	80078d0 <_Balloc+0x70>
 80078de:	46c0      	nop			; (mov r8, r8)
 80078e0:	08009299 	.word	0x08009299
 80078e4:	0800931c 	.word	0x0800931c

080078e8 <_Bfree>:
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078ec:	0005      	movs	r5, r0
 80078ee:	000c      	movs	r4, r1
 80078f0:	2e00      	cmp	r6, #0
 80078f2:	d10e      	bne.n	8007912 <_Bfree+0x2a>
 80078f4:	2010      	movs	r0, #16
 80078f6:	f7ff ff95 	bl	8007824 <malloc>
 80078fa:	1e02      	subs	r2, r0, #0
 80078fc:	6268      	str	r0, [r5, #36]	; 0x24
 80078fe:	d104      	bne.n	800790a <_Bfree+0x22>
 8007900:	218a      	movs	r1, #138	; 0x8a
 8007902:	4b09      	ldr	r3, [pc, #36]	; (8007928 <_Bfree+0x40>)
 8007904:	4809      	ldr	r0, [pc, #36]	; (800792c <_Bfree+0x44>)
 8007906:	f000 fdc9 	bl	800849c <__assert_func>
 800790a:	6046      	str	r6, [r0, #4]
 800790c:	6086      	str	r6, [r0, #8]
 800790e:	6006      	str	r6, [r0, #0]
 8007910:	60c6      	str	r6, [r0, #12]
 8007912:	2c00      	cmp	r4, #0
 8007914:	d007      	beq.n	8007926 <_Bfree+0x3e>
 8007916:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007918:	6862      	ldr	r2, [r4, #4]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	0092      	lsls	r2, r2, #2
 800791e:	189b      	adds	r3, r3, r2
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	6022      	str	r2, [r4, #0]
 8007924:	601c      	str	r4, [r3, #0]
 8007926:	bd70      	pop	{r4, r5, r6, pc}
 8007928:	08009299 	.word	0x08009299
 800792c:	0800931c 	.word	0x0800931c

08007930 <__multadd>:
 8007930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007932:	000e      	movs	r6, r1
 8007934:	9001      	str	r0, [sp, #4]
 8007936:	000c      	movs	r4, r1
 8007938:	001d      	movs	r5, r3
 800793a:	2000      	movs	r0, #0
 800793c:	690f      	ldr	r7, [r1, #16]
 800793e:	3614      	adds	r6, #20
 8007940:	6833      	ldr	r3, [r6, #0]
 8007942:	3001      	adds	r0, #1
 8007944:	b299      	uxth	r1, r3
 8007946:	4351      	muls	r1, r2
 8007948:	0c1b      	lsrs	r3, r3, #16
 800794a:	4353      	muls	r3, r2
 800794c:	1949      	adds	r1, r1, r5
 800794e:	0c0d      	lsrs	r5, r1, #16
 8007950:	195b      	adds	r3, r3, r5
 8007952:	0c1d      	lsrs	r5, r3, #16
 8007954:	b289      	uxth	r1, r1
 8007956:	041b      	lsls	r3, r3, #16
 8007958:	185b      	adds	r3, r3, r1
 800795a:	c608      	stmia	r6!, {r3}
 800795c:	4287      	cmp	r7, r0
 800795e:	dcef      	bgt.n	8007940 <__multadd+0x10>
 8007960:	2d00      	cmp	r5, #0
 8007962:	d022      	beq.n	80079aa <__multadd+0x7a>
 8007964:	68a3      	ldr	r3, [r4, #8]
 8007966:	42bb      	cmp	r3, r7
 8007968:	dc19      	bgt.n	800799e <__multadd+0x6e>
 800796a:	6863      	ldr	r3, [r4, #4]
 800796c:	9801      	ldr	r0, [sp, #4]
 800796e:	1c59      	adds	r1, r3, #1
 8007970:	f7ff ff76 	bl	8007860 <_Balloc>
 8007974:	1e06      	subs	r6, r0, #0
 8007976:	d105      	bne.n	8007984 <__multadd+0x54>
 8007978:	0002      	movs	r2, r0
 800797a:	21b5      	movs	r1, #181	; 0xb5
 800797c:	4b0c      	ldr	r3, [pc, #48]	; (80079b0 <__multadd+0x80>)
 800797e:	480d      	ldr	r0, [pc, #52]	; (80079b4 <__multadd+0x84>)
 8007980:	f000 fd8c 	bl	800849c <__assert_func>
 8007984:	0021      	movs	r1, r4
 8007986:	6923      	ldr	r3, [r4, #16]
 8007988:	310c      	adds	r1, #12
 800798a:	1c9a      	adds	r2, r3, #2
 800798c:	0092      	lsls	r2, r2, #2
 800798e:	300c      	adds	r0, #12
 8007990:	f7ff ff5d 	bl	800784e <memcpy>
 8007994:	0021      	movs	r1, r4
 8007996:	9801      	ldr	r0, [sp, #4]
 8007998:	f7ff ffa6 	bl	80078e8 <_Bfree>
 800799c:	0034      	movs	r4, r6
 800799e:	1d3b      	adds	r3, r7, #4
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	18e3      	adds	r3, r4, r3
 80079a4:	605d      	str	r5, [r3, #4]
 80079a6:	1c7b      	adds	r3, r7, #1
 80079a8:	6123      	str	r3, [r4, #16]
 80079aa:	0020      	movs	r0, r4
 80079ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80079ae:	46c0      	nop			; (mov r8, r8)
 80079b0:	0800930b 	.word	0x0800930b
 80079b4:	0800931c 	.word	0x0800931c

080079b8 <__hi0bits>:
 80079b8:	0003      	movs	r3, r0
 80079ba:	0c02      	lsrs	r2, r0, #16
 80079bc:	2000      	movs	r0, #0
 80079be:	4282      	cmp	r2, r0
 80079c0:	d101      	bne.n	80079c6 <__hi0bits+0xe>
 80079c2:	041b      	lsls	r3, r3, #16
 80079c4:	3010      	adds	r0, #16
 80079c6:	0e1a      	lsrs	r2, r3, #24
 80079c8:	d101      	bne.n	80079ce <__hi0bits+0x16>
 80079ca:	3008      	adds	r0, #8
 80079cc:	021b      	lsls	r3, r3, #8
 80079ce:	0f1a      	lsrs	r2, r3, #28
 80079d0:	d101      	bne.n	80079d6 <__hi0bits+0x1e>
 80079d2:	3004      	adds	r0, #4
 80079d4:	011b      	lsls	r3, r3, #4
 80079d6:	0f9a      	lsrs	r2, r3, #30
 80079d8:	d101      	bne.n	80079de <__hi0bits+0x26>
 80079da:	3002      	adds	r0, #2
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	2b00      	cmp	r3, #0
 80079e0:	db03      	blt.n	80079ea <__hi0bits+0x32>
 80079e2:	3001      	adds	r0, #1
 80079e4:	005b      	lsls	r3, r3, #1
 80079e6:	d400      	bmi.n	80079ea <__hi0bits+0x32>
 80079e8:	2020      	movs	r0, #32
 80079ea:	4770      	bx	lr

080079ec <__lo0bits>:
 80079ec:	6803      	ldr	r3, [r0, #0]
 80079ee:	0002      	movs	r2, r0
 80079f0:	2107      	movs	r1, #7
 80079f2:	0018      	movs	r0, r3
 80079f4:	4008      	ands	r0, r1
 80079f6:	420b      	tst	r3, r1
 80079f8:	d00d      	beq.n	8007a16 <__lo0bits+0x2a>
 80079fa:	3906      	subs	r1, #6
 80079fc:	2000      	movs	r0, #0
 80079fe:	420b      	tst	r3, r1
 8007a00:	d105      	bne.n	8007a0e <__lo0bits+0x22>
 8007a02:	3002      	adds	r0, #2
 8007a04:	4203      	tst	r3, r0
 8007a06:	d003      	beq.n	8007a10 <__lo0bits+0x24>
 8007a08:	40cb      	lsrs	r3, r1
 8007a0a:	0008      	movs	r0, r1
 8007a0c:	6013      	str	r3, [r2, #0]
 8007a0e:	4770      	bx	lr
 8007a10:	089b      	lsrs	r3, r3, #2
 8007a12:	6013      	str	r3, [r2, #0]
 8007a14:	e7fb      	b.n	8007a0e <__lo0bits+0x22>
 8007a16:	b299      	uxth	r1, r3
 8007a18:	2900      	cmp	r1, #0
 8007a1a:	d101      	bne.n	8007a20 <__lo0bits+0x34>
 8007a1c:	2010      	movs	r0, #16
 8007a1e:	0c1b      	lsrs	r3, r3, #16
 8007a20:	b2d9      	uxtb	r1, r3
 8007a22:	2900      	cmp	r1, #0
 8007a24:	d101      	bne.n	8007a2a <__lo0bits+0x3e>
 8007a26:	3008      	adds	r0, #8
 8007a28:	0a1b      	lsrs	r3, r3, #8
 8007a2a:	0719      	lsls	r1, r3, #28
 8007a2c:	d101      	bne.n	8007a32 <__lo0bits+0x46>
 8007a2e:	3004      	adds	r0, #4
 8007a30:	091b      	lsrs	r3, r3, #4
 8007a32:	0799      	lsls	r1, r3, #30
 8007a34:	d101      	bne.n	8007a3a <__lo0bits+0x4e>
 8007a36:	3002      	adds	r0, #2
 8007a38:	089b      	lsrs	r3, r3, #2
 8007a3a:	07d9      	lsls	r1, r3, #31
 8007a3c:	d4e9      	bmi.n	8007a12 <__lo0bits+0x26>
 8007a3e:	3001      	adds	r0, #1
 8007a40:	085b      	lsrs	r3, r3, #1
 8007a42:	d1e6      	bne.n	8007a12 <__lo0bits+0x26>
 8007a44:	2020      	movs	r0, #32
 8007a46:	e7e2      	b.n	8007a0e <__lo0bits+0x22>

08007a48 <__i2b>:
 8007a48:	b510      	push	{r4, lr}
 8007a4a:	000c      	movs	r4, r1
 8007a4c:	2101      	movs	r1, #1
 8007a4e:	f7ff ff07 	bl	8007860 <_Balloc>
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d106      	bne.n	8007a64 <__i2b+0x1c>
 8007a56:	21a0      	movs	r1, #160	; 0xa0
 8007a58:	0002      	movs	r2, r0
 8007a5a:	4b04      	ldr	r3, [pc, #16]	; (8007a6c <__i2b+0x24>)
 8007a5c:	4804      	ldr	r0, [pc, #16]	; (8007a70 <__i2b+0x28>)
 8007a5e:	0049      	lsls	r1, r1, #1
 8007a60:	f000 fd1c 	bl	800849c <__assert_func>
 8007a64:	2301      	movs	r3, #1
 8007a66:	6144      	str	r4, [r0, #20]
 8007a68:	6103      	str	r3, [r0, #16]
 8007a6a:	bd10      	pop	{r4, pc}
 8007a6c:	0800930b 	.word	0x0800930b
 8007a70:	0800931c 	.word	0x0800931c

08007a74 <__multiply>:
 8007a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a76:	690b      	ldr	r3, [r1, #16]
 8007a78:	0014      	movs	r4, r2
 8007a7a:	6912      	ldr	r2, [r2, #16]
 8007a7c:	000d      	movs	r5, r1
 8007a7e:	b089      	sub	sp, #36	; 0x24
 8007a80:	4293      	cmp	r3, r2
 8007a82:	da01      	bge.n	8007a88 <__multiply+0x14>
 8007a84:	0025      	movs	r5, r4
 8007a86:	000c      	movs	r4, r1
 8007a88:	692f      	ldr	r7, [r5, #16]
 8007a8a:	6926      	ldr	r6, [r4, #16]
 8007a8c:	6869      	ldr	r1, [r5, #4]
 8007a8e:	19bb      	adds	r3, r7, r6
 8007a90:	9302      	str	r3, [sp, #8]
 8007a92:	68ab      	ldr	r3, [r5, #8]
 8007a94:	19ba      	adds	r2, r7, r6
 8007a96:	4293      	cmp	r3, r2
 8007a98:	da00      	bge.n	8007a9c <__multiply+0x28>
 8007a9a:	3101      	adds	r1, #1
 8007a9c:	f7ff fee0 	bl	8007860 <_Balloc>
 8007aa0:	9001      	str	r0, [sp, #4]
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d106      	bne.n	8007ab4 <__multiply+0x40>
 8007aa6:	215e      	movs	r1, #94	; 0x5e
 8007aa8:	0002      	movs	r2, r0
 8007aaa:	4b48      	ldr	r3, [pc, #288]	; (8007bcc <__multiply+0x158>)
 8007aac:	4848      	ldr	r0, [pc, #288]	; (8007bd0 <__multiply+0x15c>)
 8007aae:	31ff      	adds	r1, #255	; 0xff
 8007ab0:	f000 fcf4 	bl	800849c <__assert_func>
 8007ab4:	9b01      	ldr	r3, [sp, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	3314      	adds	r3, #20
 8007aba:	469c      	mov	ip, r3
 8007abc:	19bb      	adds	r3, r7, r6
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4463      	add	r3, ip
 8007ac2:	9303      	str	r3, [sp, #12]
 8007ac4:	4663      	mov	r3, ip
 8007ac6:	9903      	ldr	r1, [sp, #12]
 8007ac8:	428b      	cmp	r3, r1
 8007aca:	d32c      	bcc.n	8007b26 <__multiply+0xb2>
 8007acc:	002b      	movs	r3, r5
 8007ace:	0022      	movs	r2, r4
 8007ad0:	3314      	adds	r3, #20
 8007ad2:	00bf      	lsls	r7, r7, #2
 8007ad4:	3214      	adds	r2, #20
 8007ad6:	9306      	str	r3, [sp, #24]
 8007ad8:	00b6      	lsls	r6, r6, #2
 8007ada:	19db      	adds	r3, r3, r7
 8007adc:	9304      	str	r3, [sp, #16]
 8007ade:	1993      	adds	r3, r2, r6
 8007ae0:	9307      	str	r3, [sp, #28]
 8007ae2:	2304      	movs	r3, #4
 8007ae4:	9305      	str	r3, [sp, #20]
 8007ae6:	002b      	movs	r3, r5
 8007ae8:	9904      	ldr	r1, [sp, #16]
 8007aea:	3315      	adds	r3, #21
 8007aec:	9200      	str	r2, [sp, #0]
 8007aee:	4299      	cmp	r1, r3
 8007af0:	d305      	bcc.n	8007afe <__multiply+0x8a>
 8007af2:	1b4b      	subs	r3, r1, r5
 8007af4:	3b15      	subs	r3, #21
 8007af6:	089b      	lsrs	r3, r3, #2
 8007af8:	3301      	adds	r3, #1
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	9305      	str	r3, [sp, #20]
 8007afe:	9b07      	ldr	r3, [sp, #28]
 8007b00:	9a00      	ldr	r2, [sp, #0]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d311      	bcc.n	8007b2a <__multiply+0xb6>
 8007b06:	9b02      	ldr	r3, [sp, #8]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	dd06      	ble.n	8007b1a <__multiply+0xa6>
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	3b04      	subs	r3, #4
 8007b10:	9303      	str	r3, [sp, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d053      	beq.n	8007bc2 <__multiply+0x14e>
 8007b1a:	9b01      	ldr	r3, [sp, #4]
 8007b1c:	9a02      	ldr	r2, [sp, #8]
 8007b1e:	0018      	movs	r0, r3
 8007b20:	611a      	str	r2, [r3, #16]
 8007b22:	b009      	add	sp, #36	; 0x24
 8007b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b26:	c304      	stmia	r3!, {r2}
 8007b28:	e7cd      	b.n	8007ac6 <__multiply+0x52>
 8007b2a:	9b00      	ldr	r3, [sp, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	b298      	uxth	r0, r3
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d01b      	beq.n	8007b6c <__multiply+0xf8>
 8007b34:	4667      	mov	r7, ip
 8007b36:	2400      	movs	r4, #0
 8007b38:	9e06      	ldr	r6, [sp, #24]
 8007b3a:	ce02      	ldmia	r6!, {r1}
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	b28b      	uxth	r3, r1
 8007b40:	4343      	muls	r3, r0
 8007b42:	b292      	uxth	r2, r2
 8007b44:	189b      	adds	r3, r3, r2
 8007b46:	191b      	adds	r3, r3, r4
 8007b48:	0c0c      	lsrs	r4, r1, #16
 8007b4a:	4344      	muls	r4, r0
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	0c11      	lsrs	r1, r2, #16
 8007b50:	1861      	adds	r1, r4, r1
 8007b52:	0c1c      	lsrs	r4, r3, #16
 8007b54:	1909      	adds	r1, r1, r4
 8007b56:	0c0c      	lsrs	r4, r1, #16
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	0409      	lsls	r1, r1, #16
 8007b5c:	430b      	orrs	r3, r1
 8007b5e:	c708      	stmia	r7!, {r3}
 8007b60:	9b04      	ldr	r3, [sp, #16]
 8007b62:	42b3      	cmp	r3, r6
 8007b64:	d8e9      	bhi.n	8007b3a <__multiply+0xc6>
 8007b66:	4663      	mov	r3, ip
 8007b68:	9a05      	ldr	r2, [sp, #20]
 8007b6a:	509c      	str	r4, [r3, r2]
 8007b6c:	9b00      	ldr	r3, [sp, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	0c1e      	lsrs	r6, r3, #16
 8007b72:	d020      	beq.n	8007bb6 <__multiply+0x142>
 8007b74:	4663      	mov	r3, ip
 8007b76:	002c      	movs	r4, r5
 8007b78:	4660      	mov	r0, ip
 8007b7a:	2700      	movs	r7, #0
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	3414      	adds	r4, #20
 8007b80:	6822      	ldr	r2, [r4, #0]
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	b291      	uxth	r1, r2
 8007b86:	4371      	muls	r1, r6
 8007b88:	6802      	ldr	r2, [r0, #0]
 8007b8a:	0c12      	lsrs	r2, r2, #16
 8007b8c:	1889      	adds	r1, r1, r2
 8007b8e:	19cf      	adds	r7, r1, r7
 8007b90:	0439      	lsls	r1, r7, #16
 8007b92:	430b      	orrs	r3, r1
 8007b94:	6003      	str	r3, [r0, #0]
 8007b96:	cc02      	ldmia	r4!, {r1}
 8007b98:	6843      	ldr	r3, [r0, #4]
 8007b9a:	0c09      	lsrs	r1, r1, #16
 8007b9c:	4371      	muls	r1, r6
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	0c3f      	lsrs	r7, r7, #16
 8007ba2:	18cb      	adds	r3, r1, r3
 8007ba4:	9a04      	ldr	r2, [sp, #16]
 8007ba6:	19db      	adds	r3, r3, r7
 8007ba8:	0c1f      	lsrs	r7, r3, #16
 8007baa:	3004      	adds	r0, #4
 8007bac:	42a2      	cmp	r2, r4
 8007bae:	d8e7      	bhi.n	8007b80 <__multiply+0x10c>
 8007bb0:	4662      	mov	r2, ip
 8007bb2:	9905      	ldr	r1, [sp, #20]
 8007bb4:	5053      	str	r3, [r2, r1]
 8007bb6:	9b00      	ldr	r3, [sp, #0]
 8007bb8:	3304      	adds	r3, #4
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	2304      	movs	r3, #4
 8007bbe:	449c      	add	ip, r3
 8007bc0:	e79d      	b.n	8007afe <__multiply+0x8a>
 8007bc2:	9b02      	ldr	r3, [sp, #8]
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	9302      	str	r3, [sp, #8]
 8007bc8:	e79d      	b.n	8007b06 <__multiply+0x92>
 8007bca:	46c0      	nop			; (mov r8, r8)
 8007bcc:	0800930b 	.word	0x0800930b
 8007bd0:	0800931c 	.word	0x0800931c

08007bd4 <__pow5mult>:
 8007bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	0015      	movs	r5, r2
 8007bda:	0007      	movs	r7, r0
 8007bdc:	000e      	movs	r6, r1
 8007bde:	401a      	ands	r2, r3
 8007be0:	421d      	tst	r5, r3
 8007be2:	d008      	beq.n	8007bf6 <__pow5mult+0x22>
 8007be4:	4925      	ldr	r1, [pc, #148]	; (8007c7c <__pow5mult+0xa8>)
 8007be6:	3a01      	subs	r2, #1
 8007be8:	0092      	lsls	r2, r2, #2
 8007bea:	5852      	ldr	r2, [r2, r1]
 8007bec:	2300      	movs	r3, #0
 8007bee:	0031      	movs	r1, r6
 8007bf0:	f7ff fe9e 	bl	8007930 <__multadd>
 8007bf4:	0006      	movs	r6, r0
 8007bf6:	10ad      	asrs	r5, r5, #2
 8007bf8:	d03d      	beq.n	8007c76 <__pow5mult+0xa2>
 8007bfa:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8007bfc:	2c00      	cmp	r4, #0
 8007bfe:	d10f      	bne.n	8007c20 <__pow5mult+0x4c>
 8007c00:	2010      	movs	r0, #16
 8007c02:	f7ff fe0f 	bl	8007824 <malloc>
 8007c06:	1e02      	subs	r2, r0, #0
 8007c08:	6278      	str	r0, [r7, #36]	; 0x24
 8007c0a:	d105      	bne.n	8007c18 <__pow5mult+0x44>
 8007c0c:	21d7      	movs	r1, #215	; 0xd7
 8007c0e:	4b1c      	ldr	r3, [pc, #112]	; (8007c80 <__pow5mult+0xac>)
 8007c10:	481c      	ldr	r0, [pc, #112]	; (8007c84 <__pow5mult+0xb0>)
 8007c12:	0049      	lsls	r1, r1, #1
 8007c14:	f000 fc42 	bl	800849c <__assert_func>
 8007c18:	6044      	str	r4, [r0, #4]
 8007c1a:	6084      	str	r4, [r0, #8]
 8007c1c:	6004      	str	r4, [r0, #0]
 8007c1e:	60c4      	str	r4, [r0, #12]
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	689c      	ldr	r4, [r3, #8]
 8007c24:	9301      	str	r3, [sp, #4]
 8007c26:	2c00      	cmp	r4, #0
 8007c28:	d108      	bne.n	8007c3c <__pow5mult+0x68>
 8007c2a:	0038      	movs	r0, r7
 8007c2c:	4916      	ldr	r1, [pc, #88]	; (8007c88 <__pow5mult+0xb4>)
 8007c2e:	f7ff ff0b 	bl	8007a48 <__i2b>
 8007c32:	9b01      	ldr	r3, [sp, #4]
 8007c34:	0004      	movs	r4, r0
 8007c36:	6098      	str	r0, [r3, #8]
 8007c38:	2300      	movs	r3, #0
 8007c3a:	6003      	str	r3, [r0, #0]
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	421d      	tst	r5, r3
 8007c40:	d00a      	beq.n	8007c58 <__pow5mult+0x84>
 8007c42:	0031      	movs	r1, r6
 8007c44:	0022      	movs	r2, r4
 8007c46:	0038      	movs	r0, r7
 8007c48:	f7ff ff14 	bl	8007a74 <__multiply>
 8007c4c:	0031      	movs	r1, r6
 8007c4e:	9001      	str	r0, [sp, #4]
 8007c50:	0038      	movs	r0, r7
 8007c52:	f7ff fe49 	bl	80078e8 <_Bfree>
 8007c56:	9e01      	ldr	r6, [sp, #4]
 8007c58:	106d      	asrs	r5, r5, #1
 8007c5a:	d00c      	beq.n	8007c76 <__pow5mult+0xa2>
 8007c5c:	6820      	ldr	r0, [r4, #0]
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d107      	bne.n	8007c72 <__pow5mult+0x9e>
 8007c62:	0022      	movs	r2, r4
 8007c64:	0021      	movs	r1, r4
 8007c66:	0038      	movs	r0, r7
 8007c68:	f7ff ff04 	bl	8007a74 <__multiply>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	6020      	str	r0, [r4, #0]
 8007c70:	6003      	str	r3, [r0, #0]
 8007c72:	0004      	movs	r4, r0
 8007c74:	e7e2      	b.n	8007c3c <__pow5mult+0x68>
 8007c76:	0030      	movs	r0, r6
 8007c78:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c7a:	46c0      	nop			; (mov r8, r8)
 8007c7c:	08009468 	.word	0x08009468
 8007c80:	08009299 	.word	0x08009299
 8007c84:	0800931c 	.word	0x0800931c
 8007c88:	00000271 	.word	0x00000271

08007c8c <__lshift>:
 8007c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c8e:	000c      	movs	r4, r1
 8007c90:	0017      	movs	r7, r2
 8007c92:	6923      	ldr	r3, [r4, #16]
 8007c94:	1155      	asrs	r5, r2, #5
 8007c96:	b087      	sub	sp, #28
 8007c98:	18eb      	adds	r3, r5, r3
 8007c9a:	9302      	str	r3, [sp, #8]
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	9301      	str	r3, [sp, #4]
 8007ca0:	6849      	ldr	r1, [r1, #4]
 8007ca2:	68a3      	ldr	r3, [r4, #8]
 8007ca4:	9004      	str	r0, [sp, #16]
 8007ca6:	9a01      	ldr	r2, [sp, #4]
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	db10      	blt.n	8007cce <__lshift+0x42>
 8007cac:	9804      	ldr	r0, [sp, #16]
 8007cae:	f7ff fdd7 	bl	8007860 <_Balloc>
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	0002      	movs	r2, r0
 8007cb6:	0006      	movs	r6, r0
 8007cb8:	0019      	movs	r1, r3
 8007cba:	3214      	adds	r2, #20
 8007cbc:	4298      	cmp	r0, r3
 8007cbe:	d10c      	bne.n	8007cda <__lshift+0x4e>
 8007cc0:	21da      	movs	r1, #218	; 0xda
 8007cc2:	0002      	movs	r2, r0
 8007cc4:	4b26      	ldr	r3, [pc, #152]	; (8007d60 <__lshift+0xd4>)
 8007cc6:	4827      	ldr	r0, [pc, #156]	; (8007d64 <__lshift+0xd8>)
 8007cc8:	31ff      	adds	r1, #255	; 0xff
 8007cca:	f000 fbe7 	bl	800849c <__assert_func>
 8007cce:	3101      	adds	r1, #1
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	e7e8      	b.n	8007ca6 <__lshift+0x1a>
 8007cd4:	0098      	lsls	r0, r3, #2
 8007cd6:	5011      	str	r1, [r2, r0]
 8007cd8:	3301      	adds	r3, #1
 8007cda:	42ab      	cmp	r3, r5
 8007cdc:	dbfa      	blt.n	8007cd4 <__lshift+0x48>
 8007cde:	43eb      	mvns	r3, r5
 8007ce0:	17db      	asrs	r3, r3, #31
 8007ce2:	401d      	ands	r5, r3
 8007ce4:	211f      	movs	r1, #31
 8007ce6:	0023      	movs	r3, r4
 8007ce8:	0038      	movs	r0, r7
 8007cea:	00ad      	lsls	r5, r5, #2
 8007cec:	1955      	adds	r5, r2, r5
 8007cee:	6922      	ldr	r2, [r4, #16]
 8007cf0:	3314      	adds	r3, #20
 8007cf2:	0092      	lsls	r2, r2, #2
 8007cf4:	4008      	ands	r0, r1
 8007cf6:	4684      	mov	ip, r0
 8007cf8:	189a      	adds	r2, r3, r2
 8007cfa:	420f      	tst	r7, r1
 8007cfc:	d02a      	beq.n	8007d54 <__lshift+0xc8>
 8007cfe:	3101      	adds	r1, #1
 8007d00:	1a09      	subs	r1, r1, r0
 8007d02:	9105      	str	r1, [sp, #20]
 8007d04:	2100      	movs	r1, #0
 8007d06:	9503      	str	r5, [sp, #12]
 8007d08:	4667      	mov	r7, ip
 8007d0a:	6818      	ldr	r0, [r3, #0]
 8007d0c:	40b8      	lsls	r0, r7
 8007d0e:	4301      	orrs	r1, r0
 8007d10:	9803      	ldr	r0, [sp, #12]
 8007d12:	c002      	stmia	r0!, {r1}
 8007d14:	cb02      	ldmia	r3!, {r1}
 8007d16:	9003      	str	r0, [sp, #12]
 8007d18:	9805      	ldr	r0, [sp, #20]
 8007d1a:	40c1      	lsrs	r1, r0
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d8f3      	bhi.n	8007d08 <__lshift+0x7c>
 8007d20:	0020      	movs	r0, r4
 8007d22:	3015      	adds	r0, #21
 8007d24:	2304      	movs	r3, #4
 8007d26:	4282      	cmp	r2, r0
 8007d28:	d304      	bcc.n	8007d34 <__lshift+0xa8>
 8007d2a:	1b13      	subs	r3, r2, r4
 8007d2c:	3b15      	subs	r3, #21
 8007d2e:	089b      	lsrs	r3, r3, #2
 8007d30:	3301      	adds	r3, #1
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	50e9      	str	r1, [r5, r3]
 8007d36:	2900      	cmp	r1, #0
 8007d38:	d002      	beq.n	8007d40 <__lshift+0xb4>
 8007d3a:	9b02      	ldr	r3, [sp, #8]
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	9301      	str	r3, [sp, #4]
 8007d40:	9b01      	ldr	r3, [sp, #4]
 8007d42:	9804      	ldr	r0, [sp, #16]
 8007d44:	3b01      	subs	r3, #1
 8007d46:	0021      	movs	r1, r4
 8007d48:	6133      	str	r3, [r6, #16]
 8007d4a:	f7ff fdcd 	bl	80078e8 <_Bfree>
 8007d4e:	0030      	movs	r0, r6
 8007d50:	b007      	add	sp, #28
 8007d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d54:	cb02      	ldmia	r3!, {r1}
 8007d56:	c502      	stmia	r5!, {r1}
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d8fb      	bhi.n	8007d54 <__lshift+0xc8>
 8007d5c:	e7f0      	b.n	8007d40 <__lshift+0xb4>
 8007d5e:	46c0      	nop			; (mov r8, r8)
 8007d60:	0800930b 	.word	0x0800930b
 8007d64:	0800931c 	.word	0x0800931c

08007d68 <__mcmp>:
 8007d68:	6902      	ldr	r2, [r0, #16]
 8007d6a:	690b      	ldr	r3, [r1, #16]
 8007d6c:	b530      	push	{r4, r5, lr}
 8007d6e:	0004      	movs	r4, r0
 8007d70:	1ad0      	subs	r0, r2, r3
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d10d      	bne.n	8007d92 <__mcmp+0x2a>
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	3414      	adds	r4, #20
 8007d7a:	3114      	adds	r1, #20
 8007d7c:	18e2      	adds	r2, r4, r3
 8007d7e:	18c9      	adds	r1, r1, r3
 8007d80:	3a04      	subs	r2, #4
 8007d82:	3904      	subs	r1, #4
 8007d84:	6815      	ldr	r5, [r2, #0]
 8007d86:	680b      	ldr	r3, [r1, #0]
 8007d88:	429d      	cmp	r5, r3
 8007d8a:	d003      	beq.n	8007d94 <__mcmp+0x2c>
 8007d8c:	2001      	movs	r0, #1
 8007d8e:	429d      	cmp	r5, r3
 8007d90:	d303      	bcc.n	8007d9a <__mcmp+0x32>
 8007d92:	bd30      	pop	{r4, r5, pc}
 8007d94:	4294      	cmp	r4, r2
 8007d96:	d3f3      	bcc.n	8007d80 <__mcmp+0x18>
 8007d98:	e7fb      	b.n	8007d92 <__mcmp+0x2a>
 8007d9a:	4240      	negs	r0, r0
 8007d9c:	e7f9      	b.n	8007d92 <__mcmp+0x2a>
	...

08007da0 <__mdiff>:
 8007da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007da2:	000e      	movs	r6, r1
 8007da4:	0007      	movs	r7, r0
 8007da6:	0011      	movs	r1, r2
 8007da8:	0030      	movs	r0, r6
 8007daa:	b087      	sub	sp, #28
 8007dac:	0014      	movs	r4, r2
 8007dae:	f7ff ffdb 	bl	8007d68 <__mcmp>
 8007db2:	1e05      	subs	r5, r0, #0
 8007db4:	d110      	bne.n	8007dd8 <__mdiff+0x38>
 8007db6:	0001      	movs	r1, r0
 8007db8:	0038      	movs	r0, r7
 8007dba:	f7ff fd51 	bl	8007860 <_Balloc>
 8007dbe:	1e02      	subs	r2, r0, #0
 8007dc0:	d104      	bne.n	8007dcc <__mdiff+0x2c>
 8007dc2:	4b40      	ldr	r3, [pc, #256]	; (8007ec4 <__mdiff+0x124>)
 8007dc4:	4940      	ldr	r1, [pc, #256]	; (8007ec8 <__mdiff+0x128>)
 8007dc6:	4841      	ldr	r0, [pc, #260]	; (8007ecc <__mdiff+0x12c>)
 8007dc8:	f000 fb68 	bl	800849c <__assert_func>
 8007dcc:	2301      	movs	r3, #1
 8007dce:	6145      	str	r5, [r0, #20]
 8007dd0:	6103      	str	r3, [r0, #16]
 8007dd2:	0010      	movs	r0, r2
 8007dd4:	b007      	add	sp, #28
 8007dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dd8:	2301      	movs	r3, #1
 8007dda:	9301      	str	r3, [sp, #4]
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	db04      	blt.n	8007dea <__mdiff+0x4a>
 8007de0:	0023      	movs	r3, r4
 8007de2:	0034      	movs	r4, r6
 8007de4:	001e      	movs	r6, r3
 8007de6:	2300      	movs	r3, #0
 8007de8:	9301      	str	r3, [sp, #4]
 8007dea:	0038      	movs	r0, r7
 8007dec:	6861      	ldr	r1, [r4, #4]
 8007dee:	f7ff fd37 	bl	8007860 <_Balloc>
 8007df2:	1e02      	subs	r2, r0, #0
 8007df4:	d103      	bne.n	8007dfe <__mdiff+0x5e>
 8007df6:	2190      	movs	r1, #144	; 0x90
 8007df8:	4b32      	ldr	r3, [pc, #200]	; (8007ec4 <__mdiff+0x124>)
 8007dfa:	0089      	lsls	r1, r1, #2
 8007dfc:	e7e3      	b.n	8007dc6 <__mdiff+0x26>
 8007dfe:	9b01      	ldr	r3, [sp, #4]
 8007e00:	2700      	movs	r7, #0
 8007e02:	60c3      	str	r3, [r0, #12]
 8007e04:	6920      	ldr	r0, [r4, #16]
 8007e06:	3414      	adds	r4, #20
 8007e08:	9401      	str	r4, [sp, #4]
 8007e0a:	9b01      	ldr	r3, [sp, #4]
 8007e0c:	0084      	lsls	r4, r0, #2
 8007e0e:	191b      	adds	r3, r3, r4
 8007e10:	0034      	movs	r4, r6
 8007e12:	9302      	str	r3, [sp, #8]
 8007e14:	6933      	ldr	r3, [r6, #16]
 8007e16:	3414      	adds	r4, #20
 8007e18:	0099      	lsls	r1, r3, #2
 8007e1a:	1863      	adds	r3, r4, r1
 8007e1c:	9303      	str	r3, [sp, #12]
 8007e1e:	0013      	movs	r3, r2
 8007e20:	3314      	adds	r3, #20
 8007e22:	469c      	mov	ip, r3
 8007e24:	9305      	str	r3, [sp, #20]
 8007e26:	9b01      	ldr	r3, [sp, #4]
 8007e28:	9304      	str	r3, [sp, #16]
 8007e2a:	9b04      	ldr	r3, [sp, #16]
 8007e2c:	cc02      	ldmia	r4!, {r1}
 8007e2e:	cb20      	ldmia	r3!, {r5}
 8007e30:	9304      	str	r3, [sp, #16]
 8007e32:	b2ab      	uxth	r3, r5
 8007e34:	19df      	adds	r7, r3, r7
 8007e36:	b28b      	uxth	r3, r1
 8007e38:	1afb      	subs	r3, r7, r3
 8007e3a:	0c09      	lsrs	r1, r1, #16
 8007e3c:	0c2d      	lsrs	r5, r5, #16
 8007e3e:	1a6d      	subs	r5, r5, r1
 8007e40:	1419      	asrs	r1, r3, #16
 8007e42:	186d      	adds	r5, r5, r1
 8007e44:	4661      	mov	r1, ip
 8007e46:	142f      	asrs	r7, r5, #16
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	042d      	lsls	r5, r5, #16
 8007e4c:	432b      	orrs	r3, r5
 8007e4e:	c108      	stmia	r1!, {r3}
 8007e50:	9b03      	ldr	r3, [sp, #12]
 8007e52:	468c      	mov	ip, r1
 8007e54:	42a3      	cmp	r3, r4
 8007e56:	d8e8      	bhi.n	8007e2a <__mdiff+0x8a>
 8007e58:	0031      	movs	r1, r6
 8007e5a:	9c03      	ldr	r4, [sp, #12]
 8007e5c:	3115      	adds	r1, #21
 8007e5e:	2304      	movs	r3, #4
 8007e60:	428c      	cmp	r4, r1
 8007e62:	d304      	bcc.n	8007e6e <__mdiff+0xce>
 8007e64:	1ba3      	subs	r3, r4, r6
 8007e66:	3b15      	subs	r3, #21
 8007e68:	089b      	lsrs	r3, r3, #2
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	009b      	lsls	r3, r3, #2
 8007e6e:	9901      	ldr	r1, [sp, #4]
 8007e70:	18cc      	adds	r4, r1, r3
 8007e72:	9905      	ldr	r1, [sp, #20]
 8007e74:	0026      	movs	r6, r4
 8007e76:	18cb      	adds	r3, r1, r3
 8007e78:	469c      	mov	ip, r3
 8007e7a:	9902      	ldr	r1, [sp, #8]
 8007e7c:	428e      	cmp	r6, r1
 8007e7e:	d310      	bcc.n	8007ea2 <__mdiff+0x102>
 8007e80:	9e02      	ldr	r6, [sp, #8]
 8007e82:	1ee1      	subs	r1, r4, #3
 8007e84:	2500      	movs	r5, #0
 8007e86:	428e      	cmp	r6, r1
 8007e88:	d304      	bcc.n	8007e94 <__mdiff+0xf4>
 8007e8a:	0031      	movs	r1, r6
 8007e8c:	3103      	adds	r1, #3
 8007e8e:	1b0c      	subs	r4, r1, r4
 8007e90:	08a4      	lsrs	r4, r4, #2
 8007e92:	00a5      	lsls	r5, r4, #2
 8007e94:	195b      	adds	r3, r3, r5
 8007e96:	3b04      	subs	r3, #4
 8007e98:	6819      	ldr	r1, [r3, #0]
 8007e9a:	2900      	cmp	r1, #0
 8007e9c:	d00f      	beq.n	8007ebe <__mdiff+0x11e>
 8007e9e:	6110      	str	r0, [r2, #16]
 8007ea0:	e797      	b.n	8007dd2 <__mdiff+0x32>
 8007ea2:	ce02      	ldmia	r6!, {r1}
 8007ea4:	b28d      	uxth	r5, r1
 8007ea6:	19ed      	adds	r5, r5, r7
 8007ea8:	0c0f      	lsrs	r7, r1, #16
 8007eaa:	1429      	asrs	r1, r5, #16
 8007eac:	1879      	adds	r1, r7, r1
 8007eae:	140f      	asrs	r7, r1, #16
 8007eb0:	b2ad      	uxth	r5, r5
 8007eb2:	0409      	lsls	r1, r1, #16
 8007eb4:	430d      	orrs	r5, r1
 8007eb6:	4661      	mov	r1, ip
 8007eb8:	c120      	stmia	r1!, {r5}
 8007eba:	468c      	mov	ip, r1
 8007ebc:	e7dd      	b.n	8007e7a <__mdiff+0xda>
 8007ebe:	3801      	subs	r0, #1
 8007ec0:	e7e9      	b.n	8007e96 <__mdiff+0xf6>
 8007ec2:	46c0      	nop			; (mov r8, r8)
 8007ec4:	0800930b 	.word	0x0800930b
 8007ec8:	00000232 	.word	0x00000232
 8007ecc:	0800931c 	.word	0x0800931c

08007ed0 <__d2b>:
 8007ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ed2:	2101      	movs	r1, #1
 8007ed4:	0014      	movs	r4, r2
 8007ed6:	001e      	movs	r6, r3
 8007ed8:	9f08      	ldr	r7, [sp, #32]
 8007eda:	f7ff fcc1 	bl	8007860 <_Balloc>
 8007ede:	1e05      	subs	r5, r0, #0
 8007ee0:	d105      	bne.n	8007eee <__d2b+0x1e>
 8007ee2:	0002      	movs	r2, r0
 8007ee4:	4b26      	ldr	r3, [pc, #152]	; (8007f80 <__d2b+0xb0>)
 8007ee6:	4927      	ldr	r1, [pc, #156]	; (8007f84 <__d2b+0xb4>)
 8007ee8:	4827      	ldr	r0, [pc, #156]	; (8007f88 <__d2b+0xb8>)
 8007eea:	f000 fad7 	bl	800849c <__assert_func>
 8007eee:	0333      	lsls	r3, r6, #12
 8007ef0:	0076      	lsls	r6, r6, #1
 8007ef2:	0b1b      	lsrs	r3, r3, #12
 8007ef4:	0d76      	lsrs	r6, r6, #21
 8007ef6:	d124      	bne.n	8007f42 <__d2b+0x72>
 8007ef8:	9301      	str	r3, [sp, #4]
 8007efa:	2c00      	cmp	r4, #0
 8007efc:	d027      	beq.n	8007f4e <__d2b+0x7e>
 8007efe:	4668      	mov	r0, sp
 8007f00:	9400      	str	r4, [sp, #0]
 8007f02:	f7ff fd73 	bl	80079ec <__lo0bits>
 8007f06:	9c00      	ldr	r4, [sp, #0]
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	d01e      	beq.n	8007f4a <__d2b+0x7a>
 8007f0c:	9b01      	ldr	r3, [sp, #4]
 8007f0e:	2120      	movs	r1, #32
 8007f10:	001a      	movs	r2, r3
 8007f12:	1a09      	subs	r1, r1, r0
 8007f14:	408a      	lsls	r2, r1
 8007f16:	40c3      	lsrs	r3, r0
 8007f18:	4322      	orrs	r2, r4
 8007f1a:	616a      	str	r2, [r5, #20]
 8007f1c:	9301      	str	r3, [sp, #4]
 8007f1e:	9c01      	ldr	r4, [sp, #4]
 8007f20:	61ac      	str	r4, [r5, #24]
 8007f22:	1e63      	subs	r3, r4, #1
 8007f24:	419c      	sbcs	r4, r3
 8007f26:	3401      	adds	r4, #1
 8007f28:	612c      	str	r4, [r5, #16]
 8007f2a:	2e00      	cmp	r6, #0
 8007f2c:	d018      	beq.n	8007f60 <__d2b+0x90>
 8007f2e:	4b17      	ldr	r3, [pc, #92]	; (8007f8c <__d2b+0xbc>)
 8007f30:	18f6      	adds	r6, r6, r3
 8007f32:	2335      	movs	r3, #53	; 0x35
 8007f34:	1836      	adds	r6, r6, r0
 8007f36:	1a18      	subs	r0, r3, r0
 8007f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f3a:	603e      	str	r6, [r7, #0]
 8007f3c:	6018      	str	r0, [r3, #0]
 8007f3e:	0028      	movs	r0, r5
 8007f40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f42:	2280      	movs	r2, #128	; 0x80
 8007f44:	0352      	lsls	r2, r2, #13
 8007f46:	4313      	orrs	r3, r2
 8007f48:	e7d6      	b.n	8007ef8 <__d2b+0x28>
 8007f4a:	616c      	str	r4, [r5, #20]
 8007f4c:	e7e7      	b.n	8007f1e <__d2b+0x4e>
 8007f4e:	a801      	add	r0, sp, #4
 8007f50:	f7ff fd4c 	bl	80079ec <__lo0bits>
 8007f54:	2401      	movs	r4, #1
 8007f56:	9b01      	ldr	r3, [sp, #4]
 8007f58:	612c      	str	r4, [r5, #16]
 8007f5a:	616b      	str	r3, [r5, #20]
 8007f5c:	3020      	adds	r0, #32
 8007f5e:	e7e4      	b.n	8007f2a <__d2b+0x5a>
 8007f60:	4b0b      	ldr	r3, [pc, #44]	; (8007f90 <__d2b+0xc0>)
 8007f62:	18c0      	adds	r0, r0, r3
 8007f64:	4b0b      	ldr	r3, [pc, #44]	; (8007f94 <__d2b+0xc4>)
 8007f66:	6038      	str	r0, [r7, #0]
 8007f68:	18e3      	adds	r3, r4, r3
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	18eb      	adds	r3, r5, r3
 8007f6e:	6958      	ldr	r0, [r3, #20]
 8007f70:	f7ff fd22 	bl	80079b8 <__hi0bits>
 8007f74:	0164      	lsls	r4, r4, #5
 8007f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f78:	1a24      	subs	r4, r4, r0
 8007f7a:	601c      	str	r4, [r3, #0]
 8007f7c:	e7df      	b.n	8007f3e <__d2b+0x6e>
 8007f7e:	46c0      	nop			; (mov r8, r8)
 8007f80:	0800930b 	.word	0x0800930b
 8007f84:	0000030a 	.word	0x0000030a
 8007f88:	0800931c 	.word	0x0800931c
 8007f8c:	fffffbcd 	.word	0xfffffbcd
 8007f90:	fffffbce 	.word	0xfffffbce
 8007f94:	3fffffff 	.word	0x3fffffff

08007f98 <_calloc_r>:
 8007f98:	b570      	push	{r4, r5, r6, lr}
 8007f9a:	0c13      	lsrs	r3, r2, #16
 8007f9c:	0c0d      	lsrs	r5, r1, #16
 8007f9e:	d11e      	bne.n	8007fde <_calloc_r+0x46>
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d10c      	bne.n	8007fbe <_calloc_r+0x26>
 8007fa4:	b289      	uxth	r1, r1
 8007fa6:	b294      	uxth	r4, r2
 8007fa8:	434c      	muls	r4, r1
 8007faa:	0021      	movs	r1, r4
 8007fac:	f000 f88c 	bl	80080c8 <_malloc_r>
 8007fb0:	1e05      	subs	r5, r0, #0
 8007fb2:	d01b      	beq.n	8007fec <_calloc_r+0x54>
 8007fb4:	0022      	movs	r2, r4
 8007fb6:	2100      	movs	r1, #0
 8007fb8:	f7fe f8f4 	bl	80061a4 <memset>
 8007fbc:	e016      	b.n	8007fec <_calloc_r+0x54>
 8007fbe:	1c1d      	adds	r5, r3, #0
 8007fc0:	1c0b      	adds	r3, r1, #0
 8007fc2:	b292      	uxth	r2, r2
 8007fc4:	b289      	uxth	r1, r1
 8007fc6:	b29c      	uxth	r4, r3
 8007fc8:	4351      	muls	r1, r2
 8007fca:	b2ab      	uxth	r3, r5
 8007fcc:	4363      	muls	r3, r4
 8007fce:	0c0c      	lsrs	r4, r1, #16
 8007fd0:	191c      	adds	r4, r3, r4
 8007fd2:	0c22      	lsrs	r2, r4, #16
 8007fd4:	d107      	bne.n	8007fe6 <_calloc_r+0x4e>
 8007fd6:	0424      	lsls	r4, r4, #16
 8007fd8:	b289      	uxth	r1, r1
 8007fda:	430c      	orrs	r4, r1
 8007fdc:	e7e5      	b.n	8007faa <_calloc_r+0x12>
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <_calloc_r+0x4e>
 8007fe2:	1c13      	adds	r3, r2, #0
 8007fe4:	e7ed      	b.n	8007fc2 <_calloc_r+0x2a>
 8007fe6:	230c      	movs	r3, #12
 8007fe8:	2500      	movs	r5, #0
 8007fea:	6003      	str	r3, [r0, #0]
 8007fec:	0028      	movs	r0, r5
 8007fee:	bd70      	pop	{r4, r5, r6, pc}

08007ff0 <_free_r>:
 8007ff0:	b570      	push	{r4, r5, r6, lr}
 8007ff2:	0005      	movs	r5, r0
 8007ff4:	2900      	cmp	r1, #0
 8007ff6:	d010      	beq.n	800801a <_free_r+0x2a>
 8007ff8:	1f0c      	subs	r4, r1, #4
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	da00      	bge.n	8008002 <_free_r+0x12>
 8008000:	18e4      	adds	r4, r4, r3
 8008002:	0028      	movs	r0, r5
 8008004:	f000 fa9e 	bl	8008544 <__malloc_lock>
 8008008:	4a1d      	ldr	r2, [pc, #116]	; (8008080 <_free_r+0x90>)
 800800a:	6813      	ldr	r3, [r2, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d105      	bne.n	800801c <_free_r+0x2c>
 8008010:	6063      	str	r3, [r4, #4]
 8008012:	6014      	str	r4, [r2, #0]
 8008014:	0028      	movs	r0, r5
 8008016:	f000 fa9d 	bl	8008554 <__malloc_unlock>
 800801a:	bd70      	pop	{r4, r5, r6, pc}
 800801c:	42a3      	cmp	r3, r4
 800801e:	d908      	bls.n	8008032 <_free_r+0x42>
 8008020:	6821      	ldr	r1, [r4, #0]
 8008022:	1860      	adds	r0, r4, r1
 8008024:	4283      	cmp	r3, r0
 8008026:	d1f3      	bne.n	8008010 <_free_r+0x20>
 8008028:	6818      	ldr	r0, [r3, #0]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	1841      	adds	r1, r0, r1
 800802e:	6021      	str	r1, [r4, #0]
 8008030:	e7ee      	b.n	8008010 <_free_r+0x20>
 8008032:	001a      	movs	r2, r3
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d001      	beq.n	800803e <_free_r+0x4e>
 800803a:	42a3      	cmp	r3, r4
 800803c:	d9f9      	bls.n	8008032 <_free_r+0x42>
 800803e:	6811      	ldr	r1, [r2, #0]
 8008040:	1850      	adds	r0, r2, r1
 8008042:	42a0      	cmp	r0, r4
 8008044:	d10b      	bne.n	800805e <_free_r+0x6e>
 8008046:	6820      	ldr	r0, [r4, #0]
 8008048:	1809      	adds	r1, r1, r0
 800804a:	1850      	adds	r0, r2, r1
 800804c:	6011      	str	r1, [r2, #0]
 800804e:	4283      	cmp	r3, r0
 8008050:	d1e0      	bne.n	8008014 <_free_r+0x24>
 8008052:	6818      	ldr	r0, [r3, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	1841      	adds	r1, r0, r1
 8008058:	6011      	str	r1, [r2, #0]
 800805a:	6053      	str	r3, [r2, #4]
 800805c:	e7da      	b.n	8008014 <_free_r+0x24>
 800805e:	42a0      	cmp	r0, r4
 8008060:	d902      	bls.n	8008068 <_free_r+0x78>
 8008062:	230c      	movs	r3, #12
 8008064:	602b      	str	r3, [r5, #0]
 8008066:	e7d5      	b.n	8008014 <_free_r+0x24>
 8008068:	6821      	ldr	r1, [r4, #0]
 800806a:	1860      	adds	r0, r4, r1
 800806c:	4283      	cmp	r3, r0
 800806e:	d103      	bne.n	8008078 <_free_r+0x88>
 8008070:	6818      	ldr	r0, [r3, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	1841      	adds	r1, r0, r1
 8008076:	6021      	str	r1, [r4, #0]
 8008078:	6063      	str	r3, [r4, #4]
 800807a:	6054      	str	r4, [r2, #4]
 800807c:	e7ca      	b.n	8008014 <_free_r+0x24>
 800807e:	46c0      	nop			; (mov r8, r8)
 8008080:	20000310 	.word	0x20000310

08008084 <sbrk_aligned>:
 8008084:	b570      	push	{r4, r5, r6, lr}
 8008086:	4e0f      	ldr	r6, [pc, #60]	; (80080c4 <sbrk_aligned+0x40>)
 8008088:	000d      	movs	r5, r1
 800808a:	6831      	ldr	r1, [r6, #0]
 800808c:	0004      	movs	r4, r0
 800808e:	2900      	cmp	r1, #0
 8008090:	d102      	bne.n	8008098 <sbrk_aligned+0x14>
 8008092:	f000 f9f1 	bl	8008478 <_sbrk_r>
 8008096:	6030      	str	r0, [r6, #0]
 8008098:	0029      	movs	r1, r5
 800809a:	0020      	movs	r0, r4
 800809c:	f000 f9ec 	bl	8008478 <_sbrk_r>
 80080a0:	1c43      	adds	r3, r0, #1
 80080a2:	d00a      	beq.n	80080ba <sbrk_aligned+0x36>
 80080a4:	2303      	movs	r3, #3
 80080a6:	1cc5      	adds	r5, r0, #3
 80080a8:	439d      	bics	r5, r3
 80080aa:	42a8      	cmp	r0, r5
 80080ac:	d007      	beq.n	80080be <sbrk_aligned+0x3a>
 80080ae:	1a29      	subs	r1, r5, r0
 80080b0:	0020      	movs	r0, r4
 80080b2:	f000 f9e1 	bl	8008478 <_sbrk_r>
 80080b6:	1c43      	adds	r3, r0, #1
 80080b8:	d101      	bne.n	80080be <sbrk_aligned+0x3a>
 80080ba:	2501      	movs	r5, #1
 80080bc:	426d      	negs	r5, r5
 80080be:	0028      	movs	r0, r5
 80080c0:	bd70      	pop	{r4, r5, r6, pc}
 80080c2:	46c0      	nop			; (mov r8, r8)
 80080c4:	20000314 	.word	0x20000314

080080c8 <_malloc_r>:
 80080c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080ca:	2203      	movs	r2, #3
 80080cc:	1ccb      	adds	r3, r1, #3
 80080ce:	4393      	bics	r3, r2
 80080d0:	3308      	adds	r3, #8
 80080d2:	0006      	movs	r6, r0
 80080d4:	001f      	movs	r7, r3
 80080d6:	2b0c      	cmp	r3, #12
 80080d8:	d232      	bcs.n	8008140 <_malloc_r+0x78>
 80080da:	270c      	movs	r7, #12
 80080dc:	42b9      	cmp	r1, r7
 80080de:	d831      	bhi.n	8008144 <_malloc_r+0x7c>
 80080e0:	0030      	movs	r0, r6
 80080e2:	f000 fa2f 	bl	8008544 <__malloc_lock>
 80080e6:	4d32      	ldr	r5, [pc, #200]	; (80081b0 <_malloc_r+0xe8>)
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	001c      	movs	r4, r3
 80080ec:	2c00      	cmp	r4, #0
 80080ee:	d12e      	bne.n	800814e <_malloc_r+0x86>
 80080f0:	0039      	movs	r1, r7
 80080f2:	0030      	movs	r0, r6
 80080f4:	f7ff ffc6 	bl	8008084 <sbrk_aligned>
 80080f8:	0004      	movs	r4, r0
 80080fa:	1c43      	adds	r3, r0, #1
 80080fc:	d11e      	bne.n	800813c <_malloc_r+0x74>
 80080fe:	682c      	ldr	r4, [r5, #0]
 8008100:	0025      	movs	r5, r4
 8008102:	2d00      	cmp	r5, #0
 8008104:	d14a      	bne.n	800819c <_malloc_r+0xd4>
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	0029      	movs	r1, r5
 800810a:	18e3      	adds	r3, r4, r3
 800810c:	0030      	movs	r0, r6
 800810e:	9301      	str	r3, [sp, #4]
 8008110:	f000 f9b2 	bl	8008478 <_sbrk_r>
 8008114:	9b01      	ldr	r3, [sp, #4]
 8008116:	4283      	cmp	r3, r0
 8008118:	d143      	bne.n	80081a2 <_malloc_r+0xda>
 800811a:	6823      	ldr	r3, [r4, #0]
 800811c:	3703      	adds	r7, #3
 800811e:	1aff      	subs	r7, r7, r3
 8008120:	2303      	movs	r3, #3
 8008122:	439f      	bics	r7, r3
 8008124:	3708      	adds	r7, #8
 8008126:	2f0c      	cmp	r7, #12
 8008128:	d200      	bcs.n	800812c <_malloc_r+0x64>
 800812a:	270c      	movs	r7, #12
 800812c:	0039      	movs	r1, r7
 800812e:	0030      	movs	r0, r6
 8008130:	f7ff ffa8 	bl	8008084 <sbrk_aligned>
 8008134:	1c43      	adds	r3, r0, #1
 8008136:	d034      	beq.n	80081a2 <_malloc_r+0xda>
 8008138:	6823      	ldr	r3, [r4, #0]
 800813a:	19df      	adds	r7, r3, r7
 800813c:	6027      	str	r7, [r4, #0]
 800813e:	e013      	b.n	8008168 <_malloc_r+0xa0>
 8008140:	2b00      	cmp	r3, #0
 8008142:	dacb      	bge.n	80080dc <_malloc_r+0x14>
 8008144:	230c      	movs	r3, #12
 8008146:	2500      	movs	r5, #0
 8008148:	6033      	str	r3, [r6, #0]
 800814a:	0028      	movs	r0, r5
 800814c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800814e:	6822      	ldr	r2, [r4, #0]
 8008150:	1bd1      	subs	r1, r2, r7
 8008152:	d420      	bmi.n	8008196 <_malloc_r+0xce>
 8008154:	290b      	cmp	r1, #11
 8008156:	d917      	bls.n	8008188 <_malloc_r+0xc0>
 8008158:	19e2      	adds	r2, r4, r7
 800815a:	6027      	str	r7, [r4, #0]
 800815c:	42a3      	cmp	r3, r4
 800815e:	d111      	bne.n	8008184 <_malloc_r+0xbc>
 8008160:	602a      	str	r2, [r5, #0]
 8008162:	6863      	ldr	r3, [r4, #4]
 8008164:	6011      	str	r1, [r2, #0]
 8008166:	6053      	str	r3, [r2, #4]
 8008168:	0030      	movs	r0, r6
 800816a:	0025      	movs	r5, r4
 800816c:	f000 f9f2 	bl	8008554 <__malloc_unlock>
 8008170:	2207      	movs	r2, #7
 8008172:	350b      	adds	r5, #11
 8008174:	1d23      	adds	r3, r4, #4
 8008176:	4395      	bics	r5, r2
 8008178:	1aea      	subs	r2, r5, r3
 800817a:	429d      	cmp	r5, r3
 800817c:	d0e5      	beq.n	800814a <_malloc_r+0x82>
 800817e:	1b5b      	subs	r3, r3, r5
 8008180:	50a3      	str	r3, [r4, r2]
 8008182:	e7e2      	b.n	800814a <_malloc_r+0x82>
 8008184:	605a      	str	r2, [r3, #4]
 8008186:	e7ec      	b.n	8008162 <_malloc_r+0x9a>
 8008188:	6862      	ldr	r2, [r4, #4]
 800818a:	42a3      	cmp	r3, r4
 800818c:	d101      	bne.n	8008192 <_malloc_r+0xca>
 800818e:	602a      	str	r2, [r5, #0]
 8008190:	e7ea      	b.n	8008168 <_malloc_r+0xa0>
 8008192:	605a      	str	r2, [r3, #4]
 8008194:	e7e8      	b.n	8008168 <_malloc_r+0xa0>
 8008196:	0023      	movs	r3, r4
 8008198:	6864      	ldr	r4, [r4, #4]
 800819a:	e7a7      	b.n	80080ec <_malloc_r+0x24>
 800819c:	002c      	movs	r4, r5
 800819e:	686d      	ldr	r5, [r5, #4]
 80081a0:	e7af      	b.n	8008102 <_malloc_r+0x3a>
 80081a2:	230c      	movs	r3, #12
 80081a4:	0030      	movs	r0, r6
 80081a6:	6033      	str	r3, [r6, #0]
 80081a8:	f000 f9d4 	bl	8008554 <__malloc_unlock>
 80081ac:	e7cd      	b.n	800814a <_malloc_r+0x82>
 80081ae:	46c0      	nop			; (mov r8, r8)
 80081b0:	20000310 	.word	0x20000310

080081b4 <__ssputs_r>:
 80081b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081b6:	688e      	ldr	r6, [r1, #8]
 80081b8:	b085      	sub	sp, #20
 80081ba:	0007      	movs	r7, r0
 80081bc:	000c      	movs	r4, r1
 80081be:	9203      	str	r2, [sp, #12]
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	429e      	cmp	r6, r3
 80081c4:	d83c      	bhi.n	8008240 <__ssputs_r+0x8c>
 80081c6:	2390      	movs	r3, #144	; 0x90
 80081c8:	898a      	ldrh	r2, [r1, #12]
 80081ca:	00db      	lsls	r3, r3, #3
 80081cc:	421a      	tst	r2, r3
 80081ce:	d034      	beq.n	800823a <__ssputs_r+0x86>
 80081d0:	6909      	ldr	r1, [r1, #16]
 80081d2:	6823      	ldr	r3, [r4, #0]
 80081d4:	6960      	ldr	r0, [r4, #20]
 80081d6:	1a5b      	subs	r3, r3, r1
 80081d8:	9302      	str	r3, [sp, #8]
 80081da:	2303      	movs	r3, #3
 80081dc:	4343      	muls	r3, r0
 80081de:	0fdd      	lsrs	r5, r3, #31
 80081e0:	18ed      	adds	r5, r5, r3
 80081e2:	9b01      	ldr	r3, [sp, #4]
 80081e4:	9802      	ldr	r0, [sp, #8]
 80081e6:	3301      	adds	r3, #1
 80081e8:	181b      	adds	r3, r3, r0
 80081ea:	106d      	asrs	r5, r5, #1
 80081ec:	42ab      	cmp	r3, r5
 80081ee:	d900      	bls.n	80081f2 <__ssputs_r+0x3e>
 80081f0:	001d      	movs	r5, r3
 80081f2:	0553      	lsls	r3, r2, #21
 80081f4:	d532      	bpl.n	800825c <__ssputs_r+0xa8>
 80081f6:	0029      	movs	r1, r5
 80081f8:	0038      	movs	r0, r7
 80081fa:	f7ff ff65 	bl	80080c8 <_malloc_r>
 80081fe:	1e06      	subs	r6, r0, #0
 8008200:	d109      	bne.n	8008216 <__ssputs_r+0x62>
 8008202:	230c      	movs	r3, #12
 8008204:	603b      	str	r3, [r7, #0]
 8008206:	2340      	movs	r3, #64	; 0x40
 8008208:	2001      	movs	r0, #1
 800820a:	89a2      	ldrh	r2, [r4, #12]
 800820c:	4240      	negs	r0, r0
 800820e:	4313      	orrs	r3, r2
 8008210:	81a3      	strh	r3, [r4, #12]
 8008212:	b005      	add	sp, #20
 8008214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008216:	9a02      	ldr	r2, [sp, #8]
 8008218:	6921      	ldr	r1, [r4, #16]
 800821a:	f7ff fb18 	bl	800784e <memcpy>
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	4a14      	ldr	r2, [pc, #80]	; (8008274 <__ssputs_r+0xc0>)
 8008222:	401a      	ands	r2, r3
 8008224:	2380      	movs	r3, #128	; 0x80
 8008226:	4313      	orrs	r3, r2
 8008228:	81a3      	strh	r3, [r4, #12]
 800822a:	9b02      	ldr	r3, [sp, #8]
 800822c:	6126      	str	r6, [r4, #16]
 800822e:	18f6      	adds	r6, r6, r3
 8008230:	6026      	str	r6, [r4, #0]
 8008232:	6165      	str	r5, [r4, #20]
 8008234:	9e01      	ldr	r6, [sp, #4]
 8008236:	1aed      	subs	r5, r5, r3
 8008238:	60a5      	str	r5, [r4, #8]
 800823a:	9b01      	ldr	r3, [sp, #4]
 800823c:	429e      	cmp	r6, r3
 800823e:	d900      	bls.n	8008242 <__ssputs_r+0x8e>
 8008240:	9e01      	ldr	r6, [sp, #4]
 8008242:	0032      	movs	r2, r6
 8008244:	9903      	ldr	r1, [sp, #12]
 8008246:	6820      	ldr	r0, [r4, #0]
 8008248:	f000 f968 	bl	800851c <memmove>
 800824c:	68a3      	ldr	r3, [r4, #8]
 800824e:	2000      	movs	r0, #0
 8008250:	1b9b      	subs	r3, r3, r6
 8008252:	60a3      	str	r3, [r4, #8]
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	199e      	adds	r6, r3, r6
 8008258:	6026      	str	r6, [r4, #0]
 800825a:	e7da      	b.n	8008212 <__ssputs_r+0x5e>
 800825c:	002a      	movs	r2, r5
 800825e:	0038      	movs	r0, r7
 8008260:	f000 f980 	bl	8008564 <_realloc_r>
 8008264:	1e06      	subs	r6, r0, #0
 8008266:	d1e0      	bne.n	800822a <__ssputs_r+0x76>
 8008268:	0038      	movs	r0, r7
 800826a:	6921      	ldr	r1, [r4, #16]
 800826c:	f7ff fec0 	bl	8007ff0 <_free_r>
 8008270:	e7c7      	b.n	8008202 <__ssputs_r+0x4e>
 8008272:	46c0      	nop			; (mov r8, r8)
 8008274:	fffffb7f 	.word	0xfffffb7f

08008278 <_svfiprintf_r>:
 8008278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800827a:	b0a1      	sub	sp, #132	; 0x84
 800827c:	9003      	str	r0, [sp, #12]
 800827e:	001d      	movs	r5, r3
 8008280:	898b      	ldrh	r3, [r1, #12]
 8008282:	000f      	movs	r7, r1
 8008284:	0016      	movs	r6, r2
 8008286:	061b      	lsls	r3, r3, #24
 8008288:	d511      	bpl.n	80082ae <_svfiprintf_r+0x36>
 800828a:	690b      	ldr	r3, [r1, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10e      	bne.n	80082ae <_svfiprintf_r+0x36>
 8008290:	2140      	movs	r1, #64	; 0x40
 8008292:	f7ff ff19 	bl	80080c8 <_malloc_r>
 8008296:	6038      	str	r0, [r7, #0]
 8008298:	6138      	str	r0, [r7, #16]
 800829a:	2800      	cmp	r0, #0
 800829c:	d105      	bne.n	80082aa <_svfiprintf_r+0x32>
 800829e:	230c      	movs	r3, #12
 80082a0:	9a03      	ldr	r2, [sp, #12]
 80082a2:	3801      	subs	r0, #1
 80082a4:	6013      	str	r3, [r2, #0]
 80082a6:	b021      	add	sp, #132	; 0x84
 80082a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082aa:	2340      	movs	r3, #64	; 0x40
 80082ac:	617b      	str	r3, [r7, #20]
 80082ae:	2300      	movs	r3, #0
 80082b0:	ac08      	add	r4, sp, #32
 80082b2:	6163      	str	r3, [r4, #20]
 80082b4:	3320      	adds	r3, #32
 80082b6:	7663      	strb	r3, [r4, #25]
 80082b8:	3310      	adds	r3, #16
 80082ba:	76a3      	strb	r3, [r4, #26]
 80082bc:	9507      	str	r5, [sp, #28]
 80082be:	0035      	movs	r5, r6
 80082c0:	782b      	ldrb	r3, [r5, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d001      	beq.n	80082ca <_svfiprintf_r+0x52>
 80082c6:	2b25      	cmp	r3, #37	; 0x25
 80082c8:	d147      	bne.n	800835a <_svfiprintf_r+0xe2>
 80082ca:	1bab      	subs	r3, r5, r6
 80082cc:	9305      	str	r3, [sp, #20]
 80082ce:	42b5      	cmp	r5, r6
 80082d0:	d00c      	beq.n	80082ec <_svfiprintf_r+0x74>
 80082d2:	0032      	movs	r2, r6
 80082d4:	0039      	movs	r1, r7
 80082d6:	9803      	ldr	r0, [sp, #12]
 80082d8:	f7ff ff6c 	bl	80081b4 <__ssputs_r>
 80082dc:	1c43      	adds	r3, r0, #1
 80082de:	d100      	bne.n	80082e2 <_svfiprintf_r+0x6a>
 80082e0:	e0ae      	b.n	8008440 <_svfiprintf_r+0x1c8>
 80082e2:	6962      	ldr	r2, [r4, #20]
 80082e4:	9b05      	ldr	r3, [sp, #20]
 80082e6:	4694      	mov	ip, r2
 80082e8:	4463      	add	r3, ip
 80082ea:	6163      	str	r3, [r4, #20]
 80082ec:	782b      	ldrb	r3, [r5, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d100      	bne.n	80082f4 <_svfiprintf_r+0x7c>
 80082f2:	e0a5      	b.n	8008440 <_svfiprintf_r+0x1c8>
 80082f4:	2201      	movs	r2, #1
 80082f6:	2300      	movs	r3, #0
 80082f8:	4252      	negs	r2, r2
 80082fa:	6062      	str	r2, [r4, #4]
 80082fc:	a904      	add	r1, sp, #16
 80082fe:	3254      	adds	r2, #84	; 0x54
 8008300:	1852      	adds	r2, r2, r1
 8008302:	1c6e      	adds	r6, r5, #1
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	60e3      	str	r3, [r4, #12]
 8008308:	60a3      	str	r3, [r4, #8]
 800830a:	7013      	strb	r3, [r2, #0]
 800830c:	65a3      	str	r3, [r4, #88]	; 0x58
 800830e:	2205      	movs	r2, #5
 8008310:	7831      	ldrb	r1, [r6, #0]
 8008312:	4854      	ldr	r0, [pc, #336]	; (8008464 <_svfiprintf_r+0x1ec>)
 8008314:	f7ff fa90 	bl	8007838 <memchr>
 8008318:	1c75      	adds	r5, r6, #1
 800831a:	2800      	cmp	r0, #0
 800831c:	d11f      	bne.n	800835e <_svfiprintf_r+0xe6>
 800831e:	6822      	ldr	r2, [r4, #0]
 8008320:	06d3      	lsls	r3, r2, #27
 8008322:	d504      	bpl.n	800832e <_svfiprintf_r+0xb6>
 8008324:	2353      	movs	r3, #83	; 0x53
 8008326:	a904      	add	r1, sp, #16
 8008328:	185b      	adds	r3, r3, r1
 800832a:	2120      	movs	r1, #32
 800832c:	7019      	strb	r1, [r3, #0]
 800832e:	0713      	lsls	r3, r2, #28
 8008330:	d504      	bpl.n	800833c <_svfiprintf_r+0xc4>
 8008332:	2353      	movs	r3, #83	; 0x53
 8008334:	a904      	add	r1, sp, #16
 8008336:	185b      	adds	r3, r3, r1
 8008338:	212b      	movs	r1, #43	; 0x2b
 800833a:	7019      	strb	r1, [r3, #0]
 800833c:	7833      	ldrb	r3, [r6, #0]
 800833e:	2b2a      	cmp	r3, #42	; 0x2a
 8008340:	d016      	beq.n	8008370 <_svfiprintf_r+0xf8>
 8008342:	0035      	movs	r5, r6
 8008344:	2100      	movs	r1, #0
 8008346:	200a      	movs	r0, #10
 8008348:	68e3      	ldr	r3, [r4, #12]
 800834a:	782a      	ldrb	r2, [r5, #0]
 800834c:	1c6e      	adds	r6, r5, #1
 800834e:	3a30      	subs	r2, #48	; 0x30
 8008350:	2a09      	cmp	r2, #9
 8008352:	d94e      	bls.n	80083f2 <_svfiprintf_r+0x17a>
 8008354:	2900      	cmp	r1, #0
 8008356:	d111      	bne.n	800837c <_svfiprintf_r+0x104>
 8008358:	e017      	b.n	800838a <_svfiprintf_r+0x112>
 800835a:	3501      	adds	r5, #1
 800835c:	e7b0      	b.n	80082c0 <_svfiprintf_r+0x48>
 800835e:	4b41      	ldr	r3, [pc, #260]	; (8008464 <_svfiprintf_r+0x1ec>)
 8008360:	6822      	ldr	r2, [r4, #0]
 8008362:	1ac0      	subs	r0, r0, r3
 8008364:	2301      	movs	r3, #1
 8008366:	4083      	lsls	r3, r0
 8008368:	4313      	orrs	r3, r2
 800836a:	002e      	movs	r6, r5
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	e7ce      	b.n	800830e <_svfiprintf_r+0x96>
 8008370:	9b07      	ldr	r3, [sp, #28]
 8008372:	1d19      	adds	r1, r3, #4
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	9107      	str	r1, [sp, #28]
 8008378:	2b00      	cmp	r3, #0
 800837a:	db01      	blt.n	8008380 <_svfiprintf_r+0x108>
 800837c:	930b      	str	r3, [sp, #44]	; 0x2c
 800837e:	e004      	b.n	800838a <_svfiprintf_r+0x112>
 8008380:	425b      	negs	r3, r3
 8008382:	60e3      	str	r3, [r4, #12]
 8008384:	2302      	movs	r3, #2
 8008386:	4313      	orrs	r3, r2
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	782b      	ldrb	r3, [r5, #0]
 800838c:	2b2e      	cmp	r3, #46	; 0x2e
 800838e:	d10a      	bne.n	80083a6 <_svfiprintf_r+0x12e>
 8008390:	786b      	ldrb	r3, [r5, #1]
 8008392:	2b2a      	cmp	r3, #42	; 0x2a
 8008394:	d135      	bne.n	8008402 <_svfiprintf_r+0x18a>
 8008396:	9b07      	ldr	r3, [sp, #28]
 8008398:	3502      	adds	r5, #2
 800839a:	1d1a      	adds	r2, r3, #4
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	9207      	str	r2, [sp, #28]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	db2b      	blt.n	80083fc <_svfiprintf_r+0x184>
 80083a4:	9309      	str	r3, [sp, #36]	; 0x24
 80083a6:	4e30      	ldr	r6, [pc, #192]	; (8008468 <_svfiprintf_r+0x1f0>)
 80083a8:	2203      	movs	r2, #3
 80083aa:	0030      	movs	r0, r6
 80083ac:	7829      	ldrb	r1, [r5, #0]
 80083ae:	f7ff fa43 	bl	8007838 <memchr>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d006      	beq.n	80083c4 <_svfiprintf_r+0x14c>
 80083b6:	2340      	movs	r3, #64	; 0x40
 80083b8:	1b80      	subs	r0, r0, r6
 80083ba:	4083      	lsls	r3, r0
 80083bc:	6822      	ldr	r2, [r4, #0]
 80083be:	3501      	adds	r5, #1
 80083c0:	4313      	orrs	r3, r2
 80083c2:	6023      	str	r3, [r4, #0]
 80083c4:	7829      	ldrb	r1, [r5, #0]
 80083c6:	2206      	movs	r2, #6
 80083c8:	4828      	ldr	r0, [pc, #160]	; (800846c <_svfiprintf_r+0x1f4>)
 80083ca:	1c6e      	adds	r6, r5, #1
 80083cc:	7621      	strb	r1, [r4, #24]
 80083ce:	f7ff fa33 	bl	8007838 <memchr>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d03c      	beq.n	8008450 <_svfiprintf_r+0x1d8>
 80083d6:	4b26      	ldr	r3, [pc, #152]	; (8008470 <_svfiprintf_r+0x1f8>)
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d125      	bne.n	8008428 <_svfiprintf_r+0x1b0>
 80083dc:	2207      	movs	r2, #7
 80083de:	9b07      	ldr	r3, [sp, #28]
 80083e0:	3307      	adds	r3, #7
 80083e2:	4393      	bics	r3, r2
 80083e4:	3308      	adds	r3, #8
 80083e6:	9307      	str	r3, [sp, #28]
 80083e8:	6963      	ldr	r3, [r4, #20]
 80083ea:	9a04      	ldr	r2, [sp, #16]
 80083ec:	189b      	adds	r3, r3, r2
 80083ee:	6163      	str	r3, [r4, #20]
 80083f0:	e765      	b.n	80082be <_svfiprintf_r+0x46>
 80083f2:	4343      	muls	r3, r0
 80083f4:	0035      	movs	r5, r6
 80083f6:	2101      	movs	r1, #1
 80083f8:	189b      	adds	r3, r3, r2
 80083fa:	e7a6      	b.n	800834a <_svfiprintf_r+0xd2>
 80083fc:	2301      	movs	r3, #1
 80083fe:	425b      	negs	r3, r3
 8008400:	e7d0      	b.n	80083a4 <_svfiprintf_r+0x12c>
 8008402:	2300      	movs	r3, #0
 8008404:	200a      	movs	r0, #10
 8008406:	001a      	movs	r2, r3
 8008408:	3501      	adds	r5, #1
 800840a:	6063      	str	r3, [r4, #4]
 800840c:	7829      	ldrb	r1, [r5, #0]
 800840e:	1c6e      	adds	r6, r5, #1
 8008410:	3930      	subs	r1, #48	; 0x30
 8008412:	2909      	cmp	r1, #9
 8008414:	d903      	bls.n	800841e <_svfiprintf_r+0x1a6>
 8008416:	2b00      	cmp	r3, #0
 8008418:	d0c5      	beq.n	80083a6 <_svfiprintf_r+0x12e>
 800841a:	9209      	str	r2, [sp, #36]	; 0x24
 800841c:	e7c3      	b.n	80083a6 <_svfiprintf_r+0x12e>
 800841e:	4342      	muls	r2, r0
 8008420:	0035      	movs	r5, r6
 8008422:	2301      	movs	r3, #1
 8008424:	1852      	adds	r2, r2, r1
 8008426:	e7f1      	b.n	800840c <_svfiprintf_r+0x194>
 8008428:	ab07      	add	r3, sp, #28
 800842a:	9300      	str	r3, [sp, #0]
 800842c:	003a      	movs	r2, r7
 800842e:	0021      	movs	r1, r4
 8008430:	4b10      	ldr	r3, [pc, #64]	; (8008474 <_svfiprintf_r+0x1fc>)
 8008432:	9803      	ldr	r0, [sp, #12]
 8008434:	f7fd ff68 	bl	8006308 <_printf_float>
 8008438:	9004      	str	r0, [sp, #16]
 800843a:	9b04      	ldr	r3, [sp, #16]
 800843c:	3301      	adds	r3, #1
 800843e:	d1d3      	bne.n	80083e8 <_svfiprintf_r+0x170>
 8008440:	89bb      	ldrh	r3, [r7, #12]
 8008442:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008444:	065b      	lsls	r3, r3, #25
 8008446:	d400      	bmi.n	800844a <_svfiprintf_r+0x1d2>
 8008448:	e72d      	b.n	80082a6 <_svfiprintf_r+0x2e>
 800844a:	2001      	movs	r0, #1
 800844c:	4240      	negs	r0, r0
 800844e:	e72a      	b.n	80082a6 <_svfiprintf_r+0x2e>
 8008450:	ab07      	add	r3, sp, #28
 8008452:	9300      	str	r3, [sp, #0]
 8008454:	003a      	movs	r2, r7
 8008456:	0021      	movs	r1, r4
 8008458:	4b06      	ldr	r3, [pc, #24]	; (8008474 <_svfiprintf_r+0x1fc>)
 800845a:	9803      	ldr	r0, [sp, #12]
 800845c:	f7fe fa06 	bl	800686c <_printf_i>
 8008460:	e7ea      	b.n	8008438 <_svfiprintf_r+0x1c0>
 8008462:	46c0      	nop			; (mov r8, r8)
 8008464:	08009474 	.word	0x08009474
 8008468:	0800947a 	.word	0x0800947a
 800846c:	0800947e 	.word	0x0800947e
 8008470:	08006309 	.word	0x08006309
 8008474:	080081b5 	.word	0x080081b5

08008478 <_sbrk_r>:
 8008478:	2300      	movs	r3, #0
 800847a:	b570      	push	{r4, r5, r6, lr}
 800847c:	4d06      	ldr	r5, [pc, #24]	; (8008498 <_sbrk_r+0x20>)
 800847e:	0004      	movs	r4, r0
 8008480:	0008      	movs	r0, r1
 8008482:	602b      	str	r3, [r5, #0]
 8008484:	f7fb faea 	bl	8003a5c <_sbrk>
 8008488:	1c43      	adds	r3, r0, #1
 800848a:	d103      	bne.n	8008494 <_sbrk_r+0x1c>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d000      	beq.n	8008494 <_sbrk_r+0x1c>
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	bd70      	pop	{r4, r5, r6, pc}
 8008496:	46c0      	nop			; (mov r8, r8)
 8008498:	20000318 	.word	0x20000318

0800849c <__assert_func>:
 800849c:	b530      	push	{r4, r5, lr}
 800849e:	0014      	movs	r4, r2
 80084a0:	001a      	movs	r2, r3
 80084a2:	4b09      	ldr	r3, [pc, #36]	; (80084c8 <__assert_func+0x2c>)
 80084a4:	0005      	movs	r5, r0
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	b085      	sub	sp, #20
 80084aa:	68d8      	ldr	r0, [r3, #12]
 80084ac:	4b07      	ldr	r3, [pc, #28]	; (80084cc <__assert_func+0x30>)
 80084ae:	2c00      	cmp	r4, #0
 80084b0:	d101      	bne.n	80084b6 <__assert_func+0x1a>
 80084b2:	4b07      	ldr	r3, [pc, #28]	; (80084d0 <__assert_func+0x34>)
 80084b4:	001c      	movs	r4, r3
 80084b6:	9301      	str	r3, [sp, #4]
 80084b8:	9100      	str	r1, [sp, #0]
 80084ba:	002b      	movs	r3, r5
 80084bc:	4905      	ldr	r1, [pc, #20]	; (80084d4 <__assert_func+0x38>)
 80084be:	9402      	str	r4, [sp, #8]
 80084c0:	f000 f80a 	bl	80084d8 <fiprintf>
 80084c4:	f000 faba 	bl	8008a3c <abort>
 80084c8:	2000000c 	.word	0x2000000c
 80084cc:	08009485 	.word	0x08009485
 80084d0:	080094c0 	.word	0x080094c0
 80084d4:	08009492 	.word	0x08009492

080084d8 <fiprintf>:
 80084d8:	b40e      	push	{r1, r2, r3}
 80084da:	b503      	push	{r0, r1, lr}
 80084dc:	0001      	movs	r1, r0
 80084de:	ab03      	add	r3, sp, #12
 80084e0:	4804      	ldr	r0, [pc, #16]	; (80084f4 <fiprintf+0x1c>)
 80084e2:	cb04      	ldmia	r3!, {r2}
 80084e4:	6800      	ldr	r0, [r0, #0]
 80084e6:	9301      	str	r3, [sp, #4]
 80084e8:	f000 f892 	bl	8008610 <_vfiprintf_r>
 80084ec:	b002      	add	sp, #8
 80084ee:	bc08      	pop	{r3}
 80084f0:	b003      	add	sp, #12
 80084f2:	4718      	bx	r3
 80084f4:	2000000c 	.word	0x2000000c

080084f8 <__ascii_mbtowc>:
 80084f8:	b082      	sub	sp, #8
 80084fa:	2900      	cmp	r1, #0
 80084fc:	d100      	bne.n	8008500 <__ascii_mbtowc+0x8>
 80084fe:	a901      	add	r1, sp, #4
 8008500:	1e10      	subs	r0, r2, #0
 8008502:	d006      	beq.n	8008512 <__ascii_mbtowc+0x1a>
 8008504:	2b00      	cmp	r3, #0
 8008506:	d006      	beq.n	8008516 <__ascii_mbtowc+0x1e>
 8008508:	7813      	ldrb	r3, [r2, #0]
 800850a:	600b      	str	r3, [r1, #0]
 800850c:	7810      	ldrb	r0, [r2, #0]
 800850e:	1e43      	subs	r3, r0, #1
 8008510:	4198      	sbcs	r0, r3
 8008512:	b002      	add	sp, #8
 8008514:	4770      	bx	lr
 8008516:	2002      	movs	r0, #2
 8008518:	4240      	negs	r0, r0
 800851a:	e7fa      	b.n	8008512 <__ascii_mbtowc+0x1a>

0800851c <memmove>:
 800851c:	b510      	push	{r4, lr}
 800851e:	4288      	cmp	r0, r1
 8008520:	d902      	bls.n	8008528 <memmove+0xc>
 8008522:	188b      	adds	r3, r1, r2
 8008524:	4298      	cmp	r0, r3
 8008526:	d303      	bcc.n	8008530 <memmove+0x14>
 8008528:	2300      	movs	r3, #0
 800852a:	e007      	b.n	800853c <memmove+0x20>
 800852c:	5c8b      	ldrb	r3, [r1, r2]
 800852e:	5483      	strb	r3, [r0, r2]
 8008530:	3a01      	subs	r2, #1
 8008532:	d2fb      	bcs.n	800852c <memmove+0x10>
 8008534:	bd10      	pop	{r4, pc}
 8008536:	5ccc      	ldrb	r4, [r1, r3]
 8008538:	54c4      	strb	r4, [r0, r3]
 800853a:	3301      	adds	r3, #1
 800853c:	429a      	cmp	r2, r3
 800853e:	d1fa      	bne.n	8008536 <memmove+0x1a>
 8008540:	e7f8      	b.n	8008534 <memmove+0x18>
	...

08008544 <__malloc_lock>:
 8008544:	b510      	push	{r4, lr}
 8008546:	4802      	ldr	r0, [pc, #8]	; (8008550 <__malloc_lock+0xc>)
 8008548:	f000 fc4f 	bl	8008dea <__retarget_lock_acquire_recursive>
 800854c:	bd10      	pop	{r4, pc}
 800854e:	46c0      	nop			; (mov r8, r8)
 8008550:	2000031c 	.word	0x2000031c

08008554 <__malloc_unlock>:
 8008554:	b510      	push	{r4, lr}
 8008556:	4802      	ldr	r0, [pc, #8]	; (8008560 <__malloc_unlock+0xc>)
 8008558:	f000 fc48 	bl	8008dec <__retarget_lock_release_recursive>
 800855c:	bd10      	pop	{r4, pc}
 800855e:	46c0      	nop			; (mov r8, r8)
 8008560:	2000031c 	.word	0x2000031c

08008564 <_realloc_r>:
 8008564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008566:	0007      	movs	r7, r0
 8008568:	000e      	movs	r6, r1
 800856a:	0014      	movs	r4, r2
 800856c:	2900      	cmp	r1, #0
 800856e:	d105      	bne.n	800857c <_realloc_r+0x18>
 8008570:	0011      	movs	r1, r2
 8008572:	f7ff fda9 	bl	80080c8 <_malloc_r>
 8008576:	0005      	movs	r5, r0
 8008578:	0028      	movs	r0, r5
 800857a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800857c:	2a00      	cmp	r2, #0
 800857e:	d103      	bne.n	8008588 <_realloc_r+0x24>
 8008580:	f7ff fd36 	bl	8007ff0 <_free_r>
 8008584:	0025      	movs	r5, r4
 8008586:	e7f7      	b.n	8008578 <_realloc_r+0x14>
 8008588:	f000 fc9e 	bl	8008ec8 <_malloc_usable_size_r>
 800858c:	9001      	str	r0, [sp, #4]
 800858e:	4284      	cmp	r4, r0
 8008590:	d803      	bhi.n	800859a <_realloc_r+0x36>
 8008592:	0035      	movs	r5, r6
 8008594:	0843      	lsrs	r3, r0, #1
 8008596:	42a3      	cmp	r3, r4
 8008598:	d3ee      	bcc.n	8008578 <_realloc_r+0x14>
 800859a:	0021      	movs	r1, r4
 800859c:	0038      	movs	r0, r7
 800859e:	f7ff fd93 	bl	80080c8 <_malloc_r>
 80085a2:	1e05      	subs	r5, r0, #0
 80085a4:	d0e8      	beq.n	8008578 <_realloc_r+0x14>
 80085a6:	9b01      	ldr	r3, [sp, #4]
 80085a8:	0022      	movs	r2, r4
 80085aa:	429c      	cmp	r4, r3
 80085ac:	d900      	bls.n	80085b0 <_realloc_r+0x4c>
 80085ae:	001a      	movs	r2, r3
 80085b0:	0031      	movs	r1, r6
 80085b2:	0028      	movs	r0, r5
 80085b4:	f7ff f94b 	bl	800784e <memcpy>
 80085b8:	0031      	movs	r1, r6
 80085ba:	0038      	movs	r0, r7
 80085bc:	f7ff fd18 	bl	8007ff0 <_free_r>
 80085c0:	e7da      	b.n	8008578 <_realloc_r+0x14>

080085c2 <__sfputc_r>:
 80085c2:	6893      	ldr	r3, [r2, #8]
 80085c4:	b510      	push	{r4, lr}
 80085c6:	3b01      	subs	r3, #1
 80085c8:	6093      	str	r3, [r2, #8]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	da04      	bge.n	80085d8 <__sfputc_r+0x16>
 80085ce:	6994      	ldr	r4, [r2, #24]
 80085d0:	42a3      	cmp	r3, r4
 80085d2:	db07      	blt.n	80085e4 <__sfputc_r+0x22>
 80085d4:	290a      	cmp	r1, #10
 80085d6:	d005      	beq.n	80085e4 <__sfputc_r+0x22>
 80085d8:	6813      	ldr	r3, [r2, #0]
 80085da:	1c58      	adds	r0, r3, #1
 80085dc:	6010      	str	r0, [r2, #0]
 80085de:	7019      	strb	r1, [r3, #0]
 80085e0:	0008      	movs	r0, r1
 80085e2:	bd10      	pop	{r4, pc}
 80085e4:	f000 f94e 	bl	8008884 <__swbuf_r>
 80085e8:	0001      	movs	r1, r0
 80085ea:	e7f9      	b.n	80085e0 <__sfputc_r+0x1e>

080085ec <__sfputs_r>:
 80085ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ee:	0006      	movs	r6, r0
 80085f0:	000f      	movs	r7, r1
 80085f2:	0014      	movs	r4, r2
 80085f4:	18d5      	adds	r5, r2, r3
 80085f6:	42ac      	cmp	r4, r5
 80085f8:	d101      	bne.n	80085fe <__sfputs_r+0x12>
 80085fa:	2000      	movs	r0, #0
 80085fc:	e007      	b.n	800860e <__sfputs_r+0x22>
 80085fe:	7821      	ldrb	r1, [r4, #0]
 8008600:	003a      	movs	r2, r7
 8008602:	0030      	movs	r0, r6
 8008604:	f7ff ffdd 	bl	80085c2 <__sfputc_r>
 8008608:	3401      	adds	r4, #1
 800860a:	1c43      	adds	r3, r0, #1
 800860c:	d1f3      	bne.n	80085f6 <__sfputs_r+0xa>
 800860e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008610 <_vfiprintf_r>:
 8008610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008612:	b0a1      	sub	sp, #132	; 0x84
 8008614:	0006      	movs	r6, r0
 8008616:	000c      	movs	r4, r1
 8008618:	001f      	movs	r7, r3
 800861a:	9203      	str	r2, [sp, #12]
 800861c:	2800      	cmp	r0, #0
 800861e:	d004      	beq.n	800862a <_vfiprintf_r+0x1a>
 8008620:	6983      	ldr	r3, [r0, #24]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d101      	bne.n	800862a <_vfiprintf_r+0x1a>
 8008626:	f000 fb3f 	bl	8008ca8 <__sinit>
 800862a:	4b8e      	ldr	r3, [pc, #568]	; (8008864 <_vfiprintf_r+0x254>)
 800862c:	429c      	cmp	r4, r3
 800862e:	d11c      	bne.n	800866a <_vfiprintf_r+0x5a>
 8008630:	6874      	ldr	r4, [r6, #4]
 8008632:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008634:	07db      	lsls	r3, r3, #31
 8008636:	d405      	bmi.n	8008644 <_vfiprintf_r+0x34>
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	059b      	lsls	r3, r3, #22
 800863c:	d402      	bmi.n	8008644 <_vfiprintf_r+0x34>
 800863e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008640:	f000 fbd3 	bl	8008dea <__retarget_lock_acquire_recursive>
 8008644:	89a3      	ldrh	r3, [r4, #12]
 8008646:	071b      	lsls	r3, r3, #28
 8008648:	d502      	bpl.n	8008650 <_vfiprintf_r+0x40>
 800864a:	6923      	ldr	r3, [r4, #16]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d11d      	bne.n	800868c <_vfiprintf_r+0x7c>
 8008650:	0021      	movs	r1, r4
 8008652:	0030      	movs	r0, r6
 8008654:	f000 f97a 	bl	800894c <__swsetup_r>
 8008658:	2800      	cmp	r0, #0
 800865a:	d017      	beq.n	800868c <_vfiprintf_r+0x7c>
 800865c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800865e:	07db      	lsls	r3, r3, #31
 8008660:	d50d      	bpl.n	800867e <_vfiprintf_r+0x6e>
 8008662:	2001      	movs	r0, #1
 8008664:	4240      	negs	r0, r0
 8008666:	b021      	add	sp, #132	; 0x84
 8008668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800866a:	4b7f      	ldr	r3, [pc, #508]	; (8008868 <_vfiprintf_r+0x258>)
 800866c:	429c      	cmp	r4, r3
 800866e:	d101      	bne.n	8008674 <_vfiprintf_r+0x64>
 8008670:	68b4      	ldr	r4, [r6, #8]
 8008672:	e7de      	b.n	8008632 <_vfiprintf_r+0x22>
 8008674:	4b7d      	ldr	r3, [pc, #500]	; (800886c <_vfiprintf_r+0x25c>)
 8008676:	429c      	cmp	r4, r3
 8008678:	d1db      	bne.n	8008632 <_vfiprintf_r+0x22>
 800867a:	68f4      	ldr	r4, [r6, #12]
 800867c:	e7d9      	b.n	8008632 <_vfiprintf_r+0x22>
 800867e:	89a3      	ldrh	r3, [r4, #12]
 8008680:	059b      	lsls	r3, r3, #22
 8008682:	d4ee      	bmi.n	8008662 <_vfiprintf_r+0x52>
 8008684:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008686:	f000 fbb1 	bl	8008dec <__retarget_lock_release_recursive>
 800868a:	e7ea      	b.n	8008662 <_vfiprintf_r+0x52>
 800868c:	2300      	movs	r3, #0
 800868e:	ad08      	add	r5, sp, #32
 8008690:	616b      	str	r3, [r5, #20]
 8008692:	3320      	adds	r3, #32
 8008694:	766b      	strb	r3, [r5, #25]
 8008696:	3310      	adds	r3, #16
 8008698:	76ab      	strb	r3, [r5, #26]
 800869a:	9707      	str	r7, [sp, #28]
 800869c:	9f03      	ldr	r7, [sp, #12]
 800869e:	783b      	ldrb	r3, [r7, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d001      	beq.n	80086a8 <_vfiprintf_r+0x98>
 80086a4:	2b25      	cmp	r3, #37	; 0x25
 80086a6:	d14e      	bne.n	8008746 <_vfiprintf_r+0x136>
 80086a8:	9b03      	ldr	r3, [sp, #12]
 80086aa:	1afb      	subs	r3, r7, r3
 80086ac:	9305      	str	r3, [sp, #20]
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	429f      	cmp	r7, r3
 80086b2:	d00d      	beq.n	80086d0 <_vfiprintf_r+0xc0>
 80086b4:	9b05      	ldr	r3, [sp, #20]
 80086b6:	0021      	movs	r1, r4
 80086b8:	0030      	movs	r0, r6
 80086ba:	9a03      	ldr	r2, [sp, #12]
 80086bc:	f7ff ff96 	bl	80085ec <__sfputs_r>
 80086c0:	1c43      	adds	r3, r0, #1
 80086c2:	d100      	bne.n	80086c6 <_vfiprintf_r+0xb6>
 80086c4:	e0b5      	b.n	8008832 <_vfiprintf_r+0x222>
 80086c6:	696a      	ldr	r2, [r5, #20]
 80086c8:	9b05      	ldr	r3, [sp, #20]
 80086ca:	4694      	mov	ip, r2
 80086cc:	4463      	add	r3, ip
 80086ce:	616b      	str	r3, [r5, #20]
 80086d0:	783b      	ldrb	r3, [r7, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d100      	bne.n	80086d8 <_vfiprintf_r+0xc8>
 80086d6:	e0ac      	b.n	8008832 <_vfiprintf_r+0x222>
 80086d8:	2201      	movs	r2, #1
 80086da:	1c7b      	adds	r3, r7, #1
 80086dc:	9303      	str	r3, [sp, #12]
 80086de:	2300      	movs	r3, #0
 80086e0:	4252      	negs	r2, r2
 80086e2:	606a      	str	r2, [r5, #4]
 80086e4:	a904      	add	r1, sp, #16
 80086e6:	3254      	adds	r2, #84	; 0x54
 80086e8:	1852      	adds	r2, r2, r1
 80086ea:	602b      	str	r3, [r5, #0]
 80086ec:	60eb      	str	r3, [r5, #12]
 80086ee:	60ab      	str	r3, [r5, #8]
 80086f0:	7013      	strb	r3, [r2, #0]
 80086f2:	65ab      	str	r3, [r5, #88]	; 0x58
 80086f4:	9b03      	ldr	r3, [sp, #12]
 80086f6:	2205      	movs	r2, #5
 80086f8:	7819      	ldrb	r1, [r3, #0]
 80086fa:	485d      	ldr	r0, [pc, #372]	; (8008870 <_vfiprintf_r+0x260>)
 80086fc:	f7ff f89c 	bl	8007838 <memchr>
 8008700:	9b03      	ldr	r3, [sp, #12]
 8008702:	1c5f      	adds	r7, r3, #1
 8008704:	2800      	cmp	r0, #0
 8008706:	d120      	bne.n	800874a <_vfiprintf_r+0x13a>
 8008708:	682a      	ldr	r2, [r5, #0]
 800870a:	06d3      	lsls	r3, r2, #27
 800870c:	d504      	bpl.n	8008718 <_vfiprintf_r+0x108>
 800870e:	2353      	movs	r3, #83	; 0x53
 8008710:	a904      	add	r1, sp, #16
 8008712:	185b      	adds	r3, r3, r1
 8008714:	2120      	movs	r1, #32
 8008716:	7019      	strb	r1, [r3, #0]
 8008718:	0713      	lsls	r3, r2, #28
 800871a:	d504      	bpl.n	8008726 <_vfiprintf_r+0x116>
 800871c:	2353      	movs	r3, #83	; 0x53
 800871e:	a904      	add	r1, sp, #16
 8008720:	185b      	adds	r3, r3, r1
 8008722:	212b      	movs	r1, #43	; 0x2b
 8008724:	7019      	strb	r1, [r3, #0]
 8008726:	9b03      	ldr	r3, [sp, #12]
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	2b2a      	cmp	r3, #42	; 0x2a
 800872c:	d016      	beq.n	800875c <_vfiprintf_r+0x14c>
 800872e:	2100      	movs	r1, #0
 8008730:	68eb      	ldr	r3, [r5, #12]
 8008732:	9f03      	ldr	r7, [sp, #12]
 8008734:	783a      	ldrb	r2, [r7, #0]
 8008736:	1c78      	adds	r0, r7, #1
 8008738:	3a30      	subs	r2, #48	; 0x30
 800873a:	4684      	mov	ip, r0
 800873c:	2a09      	cmp	r2, #9
 800873e:	d94f      	bls.n	80087e0 <_vfiprintf_r+0x1d0>
 8008740:	2900      	cmp	r1, #0
 8008742:	d111      	bne.n	8008768 <_vfiprintf_r+0x158>
 8008744:	e017      	b.n	8008776 <_vfiprintf_r+0x166>
 8008746:	3701      	adds	r7, #1
 8008748:	e7a9      	b.n	800869e <_vfiprintf_r+0x8e>
 800874a:	4b49      	ldr	r3, [pc, #292]	; (8008870 <_vfiprintf_r+0x260>)
 800874c:	682a      	ldr	r2, [r5, #0]
 800874e:	1ac0      	subs	r0, r0, r3
 8008750:	2301      	movs	r3, #1
 8008752:	4083      	lsls	r3, r0
 8008754:	4313      	orrs	r3, r2
 8008756:	602b      	str	r3, [r5, #0]
 8008758:	9703      	str	r7, [sp, #12]
 800875a:	e7cb      	b.n	80086f4 <_vfiprintf_r+0xe4>
 800875c:	9b07      	ldr	r3, [sp, #28]
 800875e:	1d19      	adds	r1, r3, #4
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	9107      	str	r1, [sp, #28]
 8008764:	2b00      	cmp	r3, #0
 8008766:	db01      	blt.n	800876c <_vfiprintf_r+0x15c>
 8008768:	930b      	str	r3, [sp, #44]	; 0x2c
 800876a:	e004      	b.n	8008776 <_vfiprintf_r+0x166>
 800876c:	425b      	negs	r3, r3
 800876e:	60eb      	str	r3, [r5, #12]
 8008770:	2302      	movs	r3, #2
 8008772:	4313      	orrs	r3, r2
 8008774:	602b      	str	r3, [r5, #0]
 8008776:	783b      	ldrb	r3, [r7, #0]
 8008778:	2b2e      	cmp	r3, #46	; 0x2e
 800877a:	d10a      	bne.n	8008792 <_vfiprintf_r+0x182>
 800877c:	787b      	ldrb	r3, [r7, #1]
 800877e:	2b2a      	cmp	r3, #42	; 0x2a
 8008780:	d137      	bne.n	80087f2 <_vfiprintf_r+0x1e2>
 8008782:	9b07      	ldr	r3, [sp, #28]
 8008784:	3702      	adds	r7, #2
 8008786:	1d1a      	adds	r2, r3, #4
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	9207      	str	r2, [sp, #28]
 800878c:	2b00      	cmp	r3, #0
 800878e:	db2d      	blt.n	80087ec <_vfiprintf_r+0x1dc>
 8008790:	9309      	str	r3, [sp, #36]	; 0x24
 8008792:	2203      	movs	r2, #3
 8008794:	7839      	ldrb	r1, [r7, #0]
 8008796:	4837      	ldr	r0, [pc, #220]	; (8008874 <_vfiprintf_r+0x264>)
 8008798:	f7ff f84e 	bl	8007838 <memchr>
 800879c:	2800      	cmp	r0, #0
 800879e:	d007      	beq.n	80087b0 <_vfiprintf_r+0x1a0>
 80087a0:	4b34      	ldr	r3, [pc, #208]	; (8008874 <_vfiprintf_r+0x264>)
 80087a2:	682a      	ldr	r2, [r5, #0]
 80087a4:	1ac0      	subs	r0, r0, r3
 80087a6:	2340      	movs	r3, #64	; 0x40
 80087a8:	4083      	lsls	r3, r0
 80087aa:	4313      	orrs	r3, r2
 80087ac:	3701      	adds	r7, #1
 80087ae:	602b      	str	r3, [r5, #0]
 80087b0:	7839      	ldrb	r1, [r7, #0]
 80087b2:	1c7b      	adds	r3, r7, #1
 80087b4:	2206      	movs	r2, #6
 80087b6:	4830      	ldr	r0, [pc, #192]	; (8008878 <_vfiprintf_r+0x268>)
 80087b8:	9303      	str	r3, [sp, #12]
 80087ba:	7629      	strb	r1, [r5, #24]
 80087bc:	f7ff f83c 	bl	8007838 <memchr>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d045      	beq.n	8008850 <_vfiprintf_r+0x240>
 80087c4:	4b2d      	ldr	r3, [pc, #180]	; (800887c <_vfiprintf_r+0x26c>)
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d127      	bne.n	800881a <_vfiprintf_r+0x20a>
 80087ca:	2207      	movs	r2, #7
 80087cc:	9b07      	ldr	r3, [sp, #28]
 80087ce:	3307      	adds	r3, #7
 80087d0:	4393      	bics	r3, r2
 80087d2:	3308      	adds	r3, #8
 80087d4:	9307      	str	r3, [sp, #28]
 80087d6:	696b      	ldr	r3, [r5, #20]
 80087d8:	9a04      	ldr	r2, [sp, #16]
 80087da:	189b      	adds	r3, r3, r2
 80087dc:	616b      	str	r3, [r5, #20]
 80087de:	e75d      	b.n	800869c <_vfiprintf_r+0x8c>
 80087e0:	210a      	movs	r1, #10
 80087e2:	434b      	muls	r3, r1
 80087e4:	4667      	mov	r7, ip
 80087e6:	189b      	adds	r3, r3, r2
 80087e8:	3909      	subs	r1, #9
 80087ea:	e7a3      	b.n	8008734 <_vfiprintf_r+0x124>
 80087ec:	2301      	movs	r3, #1
 80087ee:	425b      	negs	r3, r3
 80087f0:	e7ce      	b.n	8008790 <_vfiprintf_r+0x180>
 80087f2:	2300      	movs	r3, #0
 80087f4:	001a      	movs	r2, r3
 80087f6:	3701      	adds	r7, #1
 80087f8:	606b      	str	r3, [r5, #4]
 80087fa:	7839      	ldrb	r1, [r7, #0]
 80087fc:	1c78      	adds	r0, r7, #1
 80087fe:	3930      	subs	r1, #48	; 0x30
 8008800:	4684      	mov	ip, r0
 8008802:	2909      	cmp	r1, #9
 8008804:	d903      	bls.n	800880e <_vfiprintf_r+0x1fe>
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0c3      	beq.n	8008792 <_vfiprintf_r+0x182>
 800880a:	9209      	str	r2, [sp, #36]	; 0x24
 800880c:	e7c1      	b.n	8008792 <_vfiprintf_r+0x182>
 800880e:	230a      	movs	r3, #10
 8008810:	435a      	muls	r2, r3
 8008812:	4667      	mov	r7, ip
 8008814:	1852      	adds	r2, r2, r1
 8008816:	3b09      	subs	r3, #9
 8008818:	e7ef      	b.n	80087fa <_vfiprintf_r+0x1ea>
 800881a:	ab07      	add	r3, sp, #28
 800881c:	9300      	str	r3, [sp, #0]
 800881e:	0022      	movs	r2, r4
 8008820:	0029      	movs	r1, r5
 8008822:	0030      	movs	r0, r6
 8008824:	4b16      	ldr	r3, [pc, #88]	; (8008880 <_vfiprintf_r+0x270>)
 8008826:	f7fd fd6f 	bl	8006308 <_printf_float>
 800882a:	9004      	str	r0, [sp, #16]
 800882c:	9b04      	ldr	r3, [sp, #16]
 800882e:	3301      	adds	r3, #1
 8008830:	d1d1      	bne.n	80087d6 <_vfiprintf_r+0x1c6>
 8008832:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008834:	07db      	lsls	r3, r3, #31
 8008836:	d405      	bmi.n	8008844 <_vfiprintf_r+0x234>
 8008838:	89a3      	ldrh	r3, [r4, #12]
 800883a:	059b      	lsls	r3, r3, #22
 800883c:	d402      	bmi.n	8008844 <_vfiprintf_r+0x234>
 800883e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008840:	f000 fad4 	bl	8008dec <__retarget_lock_release_recursive>
 8008844:	89a3      	ldrh	r3, [r4, #12]
 8008846:	065b      	lsls	r3, r3, #25
 8008848:	d500      	bpl.n	800884c <_vfiprintf_r+0x23c>
 800884a:	e70a      	b.n	8008662 <_vfiprintf_r+0x52>
 800884c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800884e:	e70a      	b.n	8008666 <_vfiprintf_r+0x56>
 8008850:	ab07      	add	r3, sp, #28
 8008852:	9300      	str	r3, [sp, #0]
 8008854:	0022      	movs	r2, r4
 8008856:	0029      	movs	r1, r5
 8008858:	0030      	movs	r0, r6
 800885a:	4b09      	ldr	r3, [pc, #36]	; (8008880 <_vfiprintf_r+0x270>)
 800885c:	f7fe f806 	bl	800686c <_printf_i>
 8008860:	e7e3      	b.n	800882a <_vfiprintf_r+0x21a>
 8008862:	46c0      	nop			; (mov r8, r8)
 8008864:	080095ec 	.word	0x080095ec
 8008868:	0800960c 	.word	0x0800960c
 800886c:	080095cc 	.word	0x080095cc
 8008870:	08009474 	.word	0x08009474
 8008874:	0800947a 	.word	0x0800947a
 8008878:	0800947e 	.word	0x0800947e
 800887c:	08006309 	.word	0x08006309
 8008880:	080085ed 	.word	0x080085ed

08008884 <__swbuf_r>:
 8008884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008886:	0005      	movs	r5, r0
 8008888:	000e      	movs	r6, r1
 800888a:	0014      	movs	r4, r2
 800888c:	2800      	cmp	r0, #0
 800888e:	d004      	beq.n	800889a <__swbuf_r+0x16>
 8008890:	6983      	ldr	r3, [r0, #24]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d101      	bne.n	800889a <__swbuf_r+0x16>
 8008896:	f000 fa07 	bl	8008ca8 <__sinit>
 800889a:	4b22      	ldr	r3, [pc, #136]	; (8008924 <__swbuf_r+0xa0>)
 800889c:	429c      	cmp	r4, r3
 800889e:	d12e      	bne.n	80088fe <__swbuf_r+0x7a>
 80088a0:	686c      	ldr	r4, [r5, #4]
 80088a2:	69a3      	ldr	r3, [r4, #24]
 80088a4:	60a3      	str	r3, [r4, #8]
 80088a6:	89a3      	ldrh	r3, [r4, #12]
 80088a8:	071b      	lsls	r3, r3, #28
 80088aa:	d532      	bpl.n	8008912 <__swbuf_r+0x8e>
 80088ac:	6923      	ldr	r3, [r4, #16]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d02f      	beq.n	8008912 <__swbuf_r+0x8e>
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	6922      	ldr	r2, [r4, #16]
 80088b6:	b2f7      	uxtb	r7, r6
 80088b8:	1a98      	subs	r0, r3, r2
 80088ba:	6963      	ldr	r3, [r4, #20]
 80088bc:	b2f6      	uxtb	r6, r6
 80088be:	4283      	cmp	r3, r0
 80088c0:	dc05      	bgt.n	80088ce <__swbuf_r+0x4a>
 80088c2:	0021      	movs	r1, r4
 80088c4:	0028      	movs	r0, r5
 80088c6:	f000 f94d 	bl	8008b64 <_fflush_r>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d127      	bne.n	800891e <__swbuf_r+0x9a>
 80088ce:	68a3      	ldr	r3, [r4, #8]
 80088d0:	3001      	adds	r0, #1
 80088d2:	3b01      	subs	r3, #1
 80088d4:	60a3      	str	r3, [r4, #8]
 80088d6:	6823      	ldr	r3, [r4, #0]
 80088d8:	1c5a      	adds	r2, r3, #1
 80088da:	6022      	str	r2, [r4, #0]
 80088dc:	701f      	strb	r7, [r3, #0]
 80088de:	6963      	ldr	r3, [r4, #20]
 80088e0:	4283      	cmp	r3, r0
 80088e2:	d004      	beq.n	80088ee <__swbuf_r+0x6a>
 80088e4:	89a3      	ldrh	r3, [r4, #12]
 80088e6:	07db      	lsls	r3, r3, #31
 80088e8:	d507      	bpl.n	80088fa <__swbuf_r+0x76>
 80088ea:	2e0a      	cmp	r6, #10
 80088ec:	d105      	bne.n	80088fa <__swbuf_r+0x76>
 80088ee:	0021      	movs	r1, r4
 80088f0:	0028      	movs	r0, r5
 80088f2:	f000 f937 	bl	8008b64 <_fflush_r>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d111      	bne.n	800891e <__swbuf_r+0x9a>
 80088fa:	0030      	movs	r0, r6
 80088fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088fe:	4b0a      	ldr	r3, [pc, #40]	; (8008928 <__swbuf_r+0xa4>)
 8008900:	429c      	cmp	r4, r3
 8008902:	d101      	bne.n	8008908 <__swbuf_r+0x84>
 8008904:	68ac      	ldr	r4, [r5, #8]
 8008906:	e7cc      	b.n	80088a2 <__swbuf_r+0x1e>
 8008908:	4b08      	ldr	r3, [pc, #32]	; (800892c <__swbuf_r+0xa8>)
 800890a:	429c      	cmp	r4, r3
 800890c:	d1c9      	bne.n	80088a2 <__swbuf_r+0x1e>
 800890e:	68ec      	ldr	r4, [r5, #12]
 8008910:	e7c7      	b.n	80088a2 <__swbuf_r+0x1e>
 8008912:	0021      	movs	r1, r4
 8008914:	0028      	movs	r0, r5
 8008916:	f000 f819 	bl	800894c <__swsetup_r>
 800891a:	2800      	cmp	r0, #0
 800891c:	d0c9      	beq.n	80088b2 <__swbuf_r+0x2e>
 800891e:	2601      	movs	r6, #1
 8008920:	4276      	negs	r6, r6
 8008922:	e7ea      	b.n	80088fa <__swbuf_r+0x76>
 8008924:	080095ec 	.word	0x080095ec
 8008928:	0800960c 	.word	0x0800960c
 800892c:	080095cc 	.word	0x080095cc

08008930 <__ascii_wctomb>:
 8008930:	0003      	movs	r3, r0
 8008932:	1e08      	subs	r0, r1, #0
 8008934:	d005      	beq.n	8008942 <__ascii_wctomb+0x12>
 8008936:	2aff      	cmp	r2, #255	; 0xff
 8008938:	d904      	bls.n	8008944 <__ascii_wctomb+0x14>
 800893a:	228a      	movs	r2, #138	; 0x8a
 800893c:	2001      	movs	r0, #1
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	4240      	negs	r0, r0
 8008942:	4770      	bx	lr
 8008944:	2001      	movs	r0, #1
 8008946:	700a      	strb	r2, [r1, #0]
 8008948:	e7fb      	b.n	8008942 <__ascii_wctomb+0x12>
	...

0800894c <__swsetup_r>:
 800894c:	4b37      	ldr	r3, [pc, #220]	; (8008a2c <__swsetup_r+0xe0>)
 800894e:	b570      	push	{r4, r5, r6, lr}
 8008950:	681d      	ldr	r5, [r3, #0]
 8008952:	0006      	movs	r6, r0
 8008954:	000c      	movs	r4, r1
 8008956:	2d00      	cmp	r5, #0
 8008958:	d005      	beq.n	8008966 <__swsetup_r+0x1a>
 800895a:	69ab      	ldr	r3, [r5, #24]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d102      	bne.n	8008966 <__swsetup_r+0x1a>
 8008960:	0028      	movs	r0, r5
 8008962:	f000 f9a1 	bl	8008ca8 <__sinit>
 8008966:	4b32      	ldr	r3, [pc, #200]	; (8008a30 <__swsetup_r+0xe4>)
 8008968:	429c      	cmp	r4, r3
 800896a:	d10f      	bne.n	800898c <__swsetup_r+0x40>
 800896c:	686c      	ldr	r4, [r5, #4]
 800896e:	230c      	movs	r3, #12
 8008970:	5ee2      	ldrsh	r2, [r4, r3]
 8008972:	b293      	uxth	r3, r2
 8008974:	0711      	lsls	r1, r2, #28
 8008976:	d42d      	bmi.n	80089d4 <__swsetup_r+0x88>
 8008978:	06d9      	lsls	r1, r3, #27
 800897a:	d411      	bmi.n	80089a0 <__swsetup_r+0x54>
 800897c:	2309      	movs	r3, #9
 800897e:	2001      	movs	r0, #1
 8008980:	6033      	str	r3, [r6, #0]
 8008982:	3337      	adds	r3, #55	; 0x37
 8008984:	4313      	orrs	r3, r2
 8008986:	81a3      	strh	r3, [r4, #12]
 8008988:	4240      	negs	r0, r0
 800898a:	bd70      	pop	{r4, r5, r6, pc}
 800898c:	4b29      	ldr	r3, [pc, #164]	; (8008a34 <__swsetup_r+0xe8>)
 800898e:	429c      	cmp	r4, r3
 8008990:	d101      	bne.n	8008996 <__swsetup_r+0x4a>
 8008992:	68ac      	ldr	r4, [r5, #8]
 8008994:	e7eb      	b.n	800896e <__swsetup_r+0x22>
 8008996:	4b28      	ldr	r3, [pc, #160]	; (8008a38 <__swsetup_r+0xec>)
 8008998:	429c      	cmp	r4, r3
 800899a:	d1e8      	bne.n	800896e <__swsetup_r+0x22>
 800899c:	68ec      	ldr	r4, [r5, #12]
 800899e:	e7e6      	b.n	800896e <__swsetup_r+0x22>
 80089a0:	075b      	lsls	r3, r3, #29
 80089a2:	d513      	bpl.n	80089cc <__swsetup_r+0x80>
 80089a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089a6:	2900      	cmp	r1, #0
 80089a8:	d008      	beq.n	80089bc <__swsetup_r+0x70>
 80089aa:	0023      	movs	r3, r4
 80089ac:	3344      	adds	r3, #68	; 0x44
 80089ae:	4299      	cmp	r1, r3
 80089b0:	d002      	beq.n	80089b8 <__swsetup_r+0x6c>
 80089b2:	0030      	movs	r0, r6
 80089b4:	f7ff fb1c 	bl	8007ff0 <_free_r>
 80089b8:	2300      	movs	r3, #0
 80089ba:	6363      	str	r3, [r4, #52]	; 0x34
 80089bc:	2224      	movs	r2, #36	; 0x24
 80089be:	89a3      	ldrh	r3, [r4, #12]
 80089c0:	4393      	bics	r3, r2
 80089c2:	81a3      	strh	r3, [r4, #12]
 80089c4:	2300      	movs	r3, #0
 80089c6:	6063      	str	r3, [r4, #4]
 80089c8:	6923      	ldr	r3, [r4, #16]
 80089ca:	6023      	str	r3, [r4, #0]
 80089cc:	2308      	movs	r3, #8
 80089ce:	89a2      	ldrh	r2, [r4, #12]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	81a3      	strh	r3, [r4, #12]
 80089d4:	6923      	ldr	r3, [r4, #16]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <__swsetup_r+0xa6>
 80089da:	21a0      	movs	r1, #160	; 0xa0
 80089dc:	2280      	movs	r2, #128	; 0x80
 80089de:	89a3      	ldrh	r3, [r4, #12]
 80089e0:	0089      	lsls	r1, r1, #2
 80089e2:	0092      	lsls	r2, r2, #2
 80089e4:	400b      	ands	r3, r1
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d003      	beq.n	80089f2 <__swsetup_r+0xa6>
 80089ea:	0021      	movs	r1, r4
 80089ec:	0030      	movs	r0, r6
 80089ee:	f000 fa27 	bl	8008e40 <__smakebuf_r>
 80089f2:	220c      	movs	r2, #12
 80089f4:	5ea3      	ldrsh	r3, [r4, r2]
 80089f6:	2001      	movs	r0, #1
 80089f8:	001a      	movs	r2, r3
 80089fa:	b299      	uxth	r1, r3
 80089fc:	4002      	ands	r2, r0
 80089fe:	4203      	tst	r3, r0
 8008a00:	d00f      	beq.n	8008a22 <__swsetup_r+0xd6>
 8008a02:	2200      	movs	r2, #0
 8008a04:	60a2      	str	r2, [r4, #8]
 8008a06:	6962      	ldr	r2, [r4, #20]
 8008a08:	4252      	negs	r2, r2
 8008a0a:	61a2      	str	r2, [r4, #24]
 8008a0c:	2000      	movs	r0, #0
 8008a0e:	6922      	ldr	r2, [r4, #16]
 8008a10:	4282      	cmp	r2, r0
 8008a12:	d1ba      	bne.n	800898a <__swsetup_r+0x3e>
 8008a14:	060a      	lsls	r2, r1, #24
 8008a16:	d5b8      	bpl.n	800898a <__swsetup_r+0x3e>
 8008a18:	2240      	movs	r2, #64	; 0x40
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	81a3      	strh	r3, [r4, #12]
 8008a1e:	3801      	subs	r0, #1
 8008a20:	e7b3      	b.n	800898a <__swsetup_r+0x3e>
 8008a22:	0788      	lsls	r0, r1, #30
 8008a24:	d400      	bmi.n	8008a28 <__swsetup_r+0xdc>
 8008a26:	6962      	ldr	r2, [r4, #20]
 8008a28:	60a2      	str	r2, [r4, #8]
 8008a2a:	e7ef      	b.n	8008a0c <__swsetup_r+0xc0>
 8008a2c:	2000000c 	.word	0x2000000c
 8008a30:	080095ec 	.word	0x080095ec
 8008a34:	0800960c 	.word	0x0800960c
 8008a38:	080095cc 	.word	0x080095cc

08008a3c <abort>:
 8008a3c:	2006      	movs	r0, #6
 8008a3e:	b510      	push	{r4, lr}
 8008a40:	f000 fa74 	bl	8008f2c <raise>
 8008a44:	2001      	movs	r0, #1
 8008a46:	f7fa ff98 	bl	800397a <_exit>
	...

08008a4c <__sflush_r>:
 8008a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a4e:	898b      	ldrh	r3, [r1, #12]
 8008a50:	0005      	movs	r5, r0
 8008a52:	000c      	movs	r4, r1
 8008a54:	071a      	lsls	r2, r3, #28
 8008a56:	d45f      	bmi.n	8008b18 <__sflush_r+0xcc>
 8008a58:	684a      	ldr	r2, [r1, #4]
 8008a5a:	2a00      	cmp	r2, #0
 8008a5c:	dc04      	bgt.n	8008a68 <__sflush_r+0x1c>
 8008a5e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8008a60:	2a00      	cmp	r2, #0
 8008a62:	dc01      	bgt.n	8008a68 <__sflush_r+0x1c>
 8008a64:	2000      	movs	r0, #0
 8008a66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a68:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008a6a:	2f00      	cmp	r7, #0
 8008a6c:	d0fa      	beq.n	8008a64 <__sflush_r+0x18>
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2180      	movs	r1, #128	; 0x80
 8008a72:	682e      	ldr	r6, [r5, #0]
 8008a74:	602a      	str	r2, [r5, #0]
 8008a76:	001a      	movs	r2, r3
 8008a78:	0149      	lsls	r1, r1, #5
 8008a7a:	400a      	ands	r2, r1
 8008a7c:	420b      	tst	r3, r1
 8008a7e:	d034      	beq.n	8008aea <__sflush_r+0x9e>
 8008a80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a82:	89a3      	ldrh	r3, [r4, #12]
 8008a84:	075b      	lsls	r3, r3, #29
 8008a86:	d506      	bpl.n	8008a96 <__sflush_r+0x4a>
 8008a88:	6863      	ldr	r3, [r4, #4]
 8008a8a:	1ac0      	subs	r0, r0, r3
 8008a8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d001      	beq.n	8008a96 <__sflush_r+0x4a>
 8008a92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a94:	1ac0      	subs	r0, r0, r3
 8008a96:	0002      	movs	r2, r0
 8008a98:	6a21      	ldr	r1, [r4, #32]
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	0028      	movs	r0, r5
 8008a9e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008aa0:	47b8      	blx	r7
 8008aa2:	89a1      	ldrh	r1, [r4, #12]
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d106      	bne.n	8008ab6 <__sflush_r+0x6a>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	2b1d      	cmp	r3, #29
 8008aac:	d831      	bhi.n	8008b12 <__sflush_r+0xc6>
 8008aae:	4a2c      	ldr	r2, [pc, #176]	; (8008b60 <__sflush_r+0x114>)
 8008ab0:	40da      	lsrs	r2, r3
 8008ab2:	07d3      	lsls	r3, r2, #31
 8008ab4:	d52d      	bpl.n	8008b12 <__sflush_r+0xc6>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	6063      	str	r3, [r4, #4]
 8008aba:	6923      	ldr	r3, [r4, #16]
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	04cb      	lsls	r3, r1, #19
 8008ac0:	d505      	bpl.n	8008ace <__sflush_r+0x82>
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	d102      	bne.n	8008acc <__sflush_r+0x80>
 8008ac6:	682b      	ldr	r3, [r5, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d100      	bne.n	8008ace <__sflush_r+0x82>
 8008acc:	6560      	str	r0, [r4, #84]	; 0x54
 8008ace:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ad0:	602e      	str	r6, [r5, #0]
 8008ad2:	2900      	cmp	r1, #0
 8008ad4:	d0c6      	beq.n	8008a64 <__sflush_r+0x18>
 8008ad6:	0023      	movs	r3, r4
 8008ad8:	3344      	adds	r3, #68	; 0x44
 8008ada:	4299      	cmp	r1, r3
 8008adc:	d002      	beq.n	8008ae4 <__sflush_r+0x98>
 8008ade:	0028      	movs	r0, r5
 8008ae0:	f7ff fa86 	bl	8007ff0 <_free_r>
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	6360      	str	r0, [r4, #52]	; 0x34
 8008ae8:	e7bd      	b.n	8008a66 <__sflush_r+0x1a>
 8008aea:	2301      	movs	r3, #1
 8008aec:	0028      	movs	r0, r5
 8008aee:	6a21      	ldr	r1, [r4, #32]
 8008af0:	47b8      	blx	r7
 8008af2:	1c43      	adds	r3, r0, #1
 8008af4:	d1c5      	bne.n	8008a82 <__sflush_r+0x36>
 8008af6:	682b      	ldr	r3, [r5, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d0c2      	beq.n	8008a82 <__sflush_r+0x36>
 8008afc:	2b1d      	cmp	r3, #29
 8008afe:	d001      	beq.n	8008b04 <__sflush_r+0xb8>
 8008b00:	2b16      	cmp	r3, #22
 8008b02:	d101      	bne.n	8008b08 <__sflush_r+0xbc>
 8008b04:	602e      	str	r6, [r5, #0]
 8008b06:	e7ad      	b.n	8008a64 <__sflush_r+0x18>
 8008b08:	2340      	movs	r3, #64	; 0x40
 8008b0a:	89a2      	ldrh	r2, [r4, #12]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	81a3      	strh	r3, [r4, #12]
 8008b10:	e7a9      	b.n	8008a66 <__sflush_r+0x1a>
 8008b12:	2340      	movs	r3, #64	; 0x40
 8008b14:	430b      	orrs	r3, r1
 8008b16:	e7fa      	b.n	8008b0e <__sflush_r+0xc2>
 8008b18:	690f      	ldr	r7, [r1, #16]
 8008b1a:	2f00      	cmp	r7, #0
 8008b1c:	d0a2      	beq.n	8008a64 <__sflush_r+0x18>
 8008b1e:	680a      	ldr	r2, [r1, #0]
 8008b20:	600f      	str	r7, [r1, #0]
 8008b22:	1bd2      	subs	r2, r2, r7
 8008b24:	9201      	str	r2, [sp, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	079b      	lsls	r3, r3, #30
 8008b2a:	d100      	bne.n	8008b2e <__sflush_r+0xe2>
 8008b2c:	694a      	ldr	r2, [r1, #20]
 8008b2e:	60a2      	str	r2, [r4, #8]
 8008b30:	9b01      	ldr	r3, [sp, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	dc00      	bgt.n	8008b38 <__sflush_r+0xec>
 8008b36:	e795      	b.n	8008a64 <__sflush_r+0x18>
 8008b38:	003a      	movs	r2, r7
 8008b3a:	0028      	movs	r0, r5
 8008b3c:	9b01      	ldr	r3, [sp, #4]
 8008b3e:	6a21      	ldr	r1, [r4, #32]
 8008b40:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b42:	47b0      	blx	r6
 8008b44:	2800      	cmp	r0, #0
 8008b46:	dc06      	bgt.n	8008b56 <__sflush_r+0x10a>
 8008b48:	2340      	movs	r3, #64	; 0x40
 8008b4a:	2001      	movs	r0, #1
 8008b4c:	89a2      	ldrh	r2, [r4, #12]
 8008b4e:	4240      	negs	r0, r0
 8008b50:	4313      	orrs	r3, r2
 8008b52:	81a3      	strh	r3, [r4, #12]
 8008b54:	e787      	b.n	8008a66 <__sflush_r+0x1a>
 8008b56:	9b01      	ldr	r3, [sp, #4]
 8008b58:	183f      	adds	r7, r7, r0
 8008b5a:	1a1b      	subs	r3, r3, r0
 8008b5c:	9301      	str	r3, [sp, #4]
 8008b5e:	e7e7      	b.n	8008b30 <__sflush_r+0xe4>
 8008b60:	20400001 	.word	0x20400001

08008b64 <_fflush_r>:
 8008b64:	690b      	ldr	r3, [r1, #16]
 8008b66:	b570      	push	{r4, r5, r6, lr}
 8008b68:	0005      	movs	r5, r0
 8008b6a:	000c      	movs	r4, r1
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d102      	bne.n	8008b76 <_fflush_r+0x12>
 8008b70:	2500      	movs	r5, #0
 8008b72:	0028      	movs	r0, r5
 8008b74:	bd70      	pop	{r4, r5, r6, pc}
 8008b76:	2800      	cmp	r0, #0
 8008b78:	d004      	beq.n	8008b84 <_fflush_r+0x20>
 8008b7a:	6983      	ldr	r3, [r0, #24]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <_fflush_r+0x20>
 8008b80:	f000 f892 	bl	8008ca8 <__sinit>
 8008b84:	4b14      	ldr	r3, [pc, #80]	; (8008bd8 <_fflush_r+0x74>)
 8008b86:	429c      	cmp	r4, r3
 8008b88:	d11b      	bne.n	8008bc2 <_fflush_r+0x5e>
 8008b8a:	686c      	ldr	r4, [r5, #4]
 8008b8c:	220c      	movs	r2, #12
 8008b8e:	5ea3      	ldrsh	r3, [r4, r2]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d0ed      	beq.n	8008b70 <_fflush_r+0xc>
 8008b94:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b96:	07d2      	lsls	r2, r2, #31
 8008b98:	d404      	bmi.n	8008ba4 <_fflush_r+0x40>
 8008b9a:	059b      	lsls	r3, r3, #22
 8008b9c:	d402      	bmi.n	8008ba4 <_fflush_r+0x40>
 8008b9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ba0:	f000 f923 	bl	8008dea <__retarget_lock_acquire_recursive>
 8008ba4:	0028      	movs	r0, r5
 8008ba6:	0021      	movs	r1, r4
 8008ba8:	f7ff ff50 	bl	8008a4c <__sflush_r>
 8008bac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bae:	0005      	movs	r5, r0
 8008bb0:	07db      	lsls	r3, r3, #31
 8008bb2:	d4de      	bmi.n	8008b72 <_fflush_r+0xe>
 8008bb4:	89a3      	ldrh	r3, [r4, #12]
 8008bb6:	059b      	lsls	r3, r3, #22
 8008bb8:	d4db      	bmi.n	8008b72 <_fflush_r+0xe>
 8008bba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bbc:	f000 f916 	bl	8008dec <__retarget_lock_release_recursive>
 8008bc0:	e7d7      	b.n	8008b72 <_fflush_r+0xe>
 8008bc2:	4b06      	ldr	r3, [pc, #24]	; (8008bdc <_fflush_r+0x78>)
 8008bc4:	429c      	cmp	r4, r3
 8008bc6:	d101      	bne.n	8008bcc <_fflush_r+0x68>
 8008bc8:	68ac      	ldr	r4, [r5, #8]
 8008bca:	e7df      	b.n	8008b8c <_fflush_r+0x28>
 8008bcc:	4b04      	ldr	r3, [pc, #16]	; (8008be0 <_fflush_r+0x7c>)
 8008bce:	429c      	cmp	r4, r3
 8008bd0:	d1dc      	bne.n	8008b8c <_fflush_r+0x28>
 8008bd2:	68ec      	ldr	r4, [r5, #12]
 8008bd4:	e7da      	b.n	8008b8c <_fflush_r+0x28>
 8008bd6:	46c0      	nop			; (mov r8, r8)
 8008bd8:	080095ec 	.word	0x080095ec
 8008bdc:	0800960c 	.word	0x0800960c
 8008be0:	080095cc 	.word	0x080095cc

08008be4 <std>:
 8008be4:	2300      	movs	r3, #0
 8008be6:	b510      	push	{r4, lr}
 8008be8:	0004      	movs	r4, r0
 8008bea:	6003      	str	r3, [r0, #0]
 8008bec:	6043      	str	r3, [r0, #4]
 8008bee:	6083      	str	r3, [r0, #8]
 8008bf0:	8181      	strh	r1, [r0, #12]
 8008bf2:	6643      	str	r3, [r0, #100]	; 0x64
 8008bf4:	0019      	movs	r1, r3
 8008bf6:	81c2      	strh	r2, [r0, #14]
 8008bf8:	6103      	str	r3, [r0, #16]
 8008bfa:	6143      	str	r3, [r0, #20]
 8008bfc:	6183      	str	r3, [r0, #24]
 8008bfe:	2208      	movs	r2, #8
 8008c00:	305c      	adds	r0, #92	; 0x5c
 8008c02:	f7fd facf 	bl	80061a4 <memset>
 8008c06:	4b05      	ldr	r3, [pc, #20]	; (8008c1c <std+0x38>)
 8008c08:	6224      	str	r4, [r4, #32]
 8008c0a:	6263      	str	r3, [r4, #36]	; 0x24
 8008c0c:	4b04      	ldr	r3, [pc, #16]	; (8008c20 <std+0x3c>)
 8008c0e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c10:	4b04      	ldr	r3, [pc, #16]	; (8008c24 <std+0x40>)
 8008c12:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c14:	4b04      	ldr	r3, [pc, #16]	; (8008c28 <std+0x44>)
 8008c16:	6323      	str	r3, [r4, #48]	; 0x30
 8008c18:	bd10      	pop	{r4, pc}
 8008c1a:	46c0      	nop			; (mov r8, r8)
 8008c1c:	08008f6d 	.word	0x08008f6d
 8008c20:	08008f95 	.word	0x08008f95
 8008c24:	08008fcd 	.word	0x08008fcd
 8008c28:	08008ff9 	.word	0x08008ff9

08008c2c <_cleanup_r>:
 8008c2c:	b510      	push	{r4, lr}
 8008c2e:	4902      	ldr	r1, [pc, #8]	; (8008c38 <_cleanup_r+0xc>)
 8008c30:	f000 f8ba 	bl	8008da8 <_fwalk_reent>
 8008c34:	bd10      	pop	{r4, pc}
 8008c36:	46c0      	nop			; (mov r8, r8)
 8008c38:	08008b65 	.word	0x08008b65

08008c3c <__sfmoreglue>:
 8008c3c:	b570      	push	{r4, r5, r6, lr}
 8008c3e:	2568      	movs	r5, #104	; 0x68
 8008c40:	1e4a      	subs	r2, r1, #1
 8008c42:	4355      	muls	r5, r2
 8008c44:	000e      	movs	r6, r1
 8008c46:	0029      	movs	r1, r5
 8008c48:	3174      	adds	r1, #116	; 0x74
 8008c4a:	f7ff fa3d 	bl	80080c8 <_malloc_r>
 8008c4e:	1e04      	subs	r4, r0, #0
 8008c50:	d008      	beq.n	8008c64 <__sfmoreglue+0x28>
 8008c52:	2100      	movs	r1, #0
 8008c54:	002a      	movs	r2, r5
 8008c56:	6001      	str	r1, [r0, #0]
 8008c58:	6046      	str	r6, [r0, #4]
 8008c5a:	300c      	adds	r0, #12
 8008c5c:	60a0      	str	r0, [r4, #8]
 8008c5e:	3268      	adds	r2, #104	; 0x68
 8008c60:	f7fd faa0 	bl	80061a4 <memset>
 8008c64:	0020      	movs	r0, r4
 8008c66:	bd70      	pop	{r4, r5, r6, pc}

08008c68 <__sfp_lock_acquire>:
 8008c68:	b510      	push	{r4, lr}
 8008c6a:	4802      	ldr	r0, [pc, #8]	; (8008c74 <__sfp_lock_acquire+0xc>)
 8008c6c:	f000 f8bd 	bl	8008dea <__retarget_lock_acquire_recursive>
 8008c70:	bd10      	pop	{r4, pc}
 8008c72:	46c0      	nop			; (mov r8, r8)
 8008c74:	2000031d 	.word	0x2000031d

08008c78 <__sfp_lock_release>:
 8008c78:	b510      	push	{r4, lr}
 8008c7a:	4802      	ldr	r0, [pc, #8]	; (8008c84 <__sfp_lock_release+0xc>)
 8008c7c:	f000 f8b6 	bl	8008dec <__retarget_lock_release_recursive>
 8008c80:	bd10      	pop	{r4, pc}
 8008c82:	46c0      	nop			; (mov r8, r8)
 8008c84:	2000031d 	.word	0x2000031d

08008c88 <__sinit_lock_acquire>:
 8008c88:	b510      	push	{r4, lr}
 8008c8a:	4802      	ldr	r0, [pc, #8]	; (8008c94 <__sinit_lock_acquire+0xc>)
 8008c8c:	f000 f8ad 	bl	8008dea <__retarget_lock_acquire_recursive>
 8008c90:	bd10      	pop	{r4, pc}
 8008c92:	46c0      	nop			; (mov r8, r8)
 8008c94:	2000031e 	.word	0x2000031e

08008c98 <__sinit_lock_release>:
 8008c98:	b510      	push	{r4, lr}
 8008c9a:	4802      	ldr	r0, [pc, #8]	; (8008ca4 <__sinit_lock_release+0xc>)
 8008c9c:	f000 f8a6 	bl	8008dec <__retarget_lock_release_recursive>
 8008ca0:	bd10      	pop	{r4, pc}
 8008ca2:	46c0      	nop			; (mov r8, r8)
 8008ca4:	2000031e 	.word	0x2000031e

08008ca8 <__sinit>:
 8008ca8:	b513      	push	{r0, r1, r4, lr}
 8008caa:	0004      	movs	r4, r0
 8008cac:	f7ff ffec 	bl	8008c88 <__sinit_lock_acquire>
 8008cb0:	69a3      	ldr	r3, [r4, #24]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d002      	beq.n	8008cbc <__sinit+0x14>
 8008cb6:	f7ff ffef 	bl	8008c98 <__sinit_lock_release>
 8008cba:	bd13      	pop	{r0, r1, r4, pc}
 8008cbc:	64a3      	str	r3, [r4, #72]	; 0x48
 8008cbe:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008cc0:	6523      	str	r3, [r4, #80]	; 0x50
 8008cc2:	4b13      	ldr	r3, [pc, #76]	; (8008d10 <__sinit+0x68>)
 8008cc4:	4a13      	ldr	r2, [pc, #76]	; (8008d14 <__sinit+0x6c>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8008cca:	9301      	str	r3, [sp, #4]
 8008ccc:	42a3      	cmp	r3, r4
 8008cce:	d101      	bne.n	8008cd4 <__sinit+0x2c>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	61a3      	str	r3, [r4, #24]
 8008cd4:	0020      	movs	r0, r4
 8008cd6:	f000 f81f 	bl	8008d18 <__sfp>
 8008cda:	6060      	str	r0, [r4, #4]
 8008cdc:	0020      	movs	r0, r4
 8008cde:	f000 f81b 	bl	8008d18 <__sfp>
 8008ce2:	60a0      	str	r0, [r4, #8]
 8008ce4:	0020      	movs	r0, r4
 8008ce6:	f000 f817 	bl	8008d18 <__sfp>
 8008cea:	2200      	movs	r2, #0
 8008cec:	2104      	movs	r1, #4
 8008cee:	60e0      	str	r0, [r4, #12]
 8008cf0:	6860      	ldr	r0, [r4, #4]
 8008cf2:	f7ff ff77 	bl	8008be4 <std>
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	2109      	movs	r1, #9
 8008cfa:	68a0      	ldr	r0, [r4, #8]
 8008cfc:	f7ff ff72 	bl	8008be4 <std>
 8008d00:	2202      	movs	r2, #2
 8008d02:	2112      	movs	r1, #18
 8008d04:	68e0      	ldr	r0, [r4, #12]
 8008d06:	f7ff ff6d 	bl	8008be4 <std>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	61a3      	str	r3, [r4, #24]
 8008d0e:	e7d2      	b.n	8008cb6 <__sinit+0xe>
 8008d10:	08009254 	.word	0x08009254
 8008d14:	08008c2d 	.word	0x08008c2d

08008d18 <__sfp>:
 8008d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1a:	0007      	movs	r7, r0
 8008d1c:	f7ff ffa4 	bl	8008c68 <__sfp_lock_acquire>
 8008d20:	4b1f      	ldr	r3, [pc, #124]	; (8008da0 <__sfp+0x88>)
 8008d22:	681e      	ldr	r6, [r3, #0]
 8008d24:	69b3      	ldr	r3, [r6, #24]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <__sfp+0x18>
 8008d2a:	0030      	movs	r0, r6
 8008d2c:	f7ff ffbc 	bl	8008ca8 <__sinit>
 8008d30:	3648      	adds	r6, #72	; 0x48
 8008d32:	68b4      	ldr	r4, [r6, #8]
 8008d34:	6873      	ldr	r3, [r6, #4]
 8008d36:	3b01      	subs	r3, #1
 8008d38:	d504      	bpl.n	8008d44 <__sfp+0x2c>
 8008d3a:	6833      	ldr	r3, [r6, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d022      	beq.n	8008d86 <__sfp+0x6e>
 8008d40:	6836      	ldr	r6, [r6, #0]
 8008d42:	e7f6      	b.n	8008d32 <__sfp+0x1a>
 8008d44:	220c      	movs	r2, #12
 8008d46:	5ea5      	ldrsh	r5, [r4, r2]
 8008d48:	2d00      	cmp	r5, #0
 8008d4a:	d11a      	bne.n	8008d82 <__sfp+0x6a>
 8008d4c:	0020      	movs	r0, r4
 8008d4e:	4b15      	ldr	r3, [pc, #84]	; (8008da4 <__sfp+0x8c>)
 8008d50:	3058      	adds	r0, #88	; 0x58
 8008d52:	60e3      	str	r3, [r4, #12]
 8008d54:	6665      	str	r5, [r4, #100]	; 0x64
 8008d56:	f000 f847 	bl	8008de8 <__retarget_lock_init_recursive>
 8008d5a:	f7ff ff8d 	bl	8008c78 <__sfp_lock_release>
 8008d5e:	0020      	movs	r0, r4
 8008d60:	2208      	movs	r2, #8
 8008d62:	0029      	movs	r1, r5
 8008d64:	6025      	str	r5, [r4, #0]
 8008d66:	60a5      	str	r5, [r4, #8]
 8008d68:	6065      	str	r5, [r4, #4]
 8008d6a:	6125      	str	r5, [r4, #16]
 8008d6c:	6165      	str	r5, [r4, #20]
 8008d6e:	61a5      	str	r5, [r4, #24]
 8008d70:	305c      	adds	r0, #92	; 0x5c
 8008d72:	f7fd fa17 	bl	80061a4 <memset>
 8008d76:	6365      	str	r5, [r4, #52]	; 0x34
 8008d78:	63a5      	str	r5, [r4, #56]	; 0x38
 8008d7a:	64a5      	str	r5, [r4, #72]	; 0x48
 8008d7c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8008d7e:	0020      	movs	r0, r4
 8008d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d82:	3468      	adds	r4, #104	; 0x68
 8008d84:	e7d7      	b.n	8008d36 <__sfp+0x1e>
 8008d86:	2104      	movs	r1, #4
 8008d88:	0038      	movs	r0, r7
 8008d8a:	f7ff ff57 	bl	8008c3c <__sfmoreglue>
 8008d8e:	1e04      	subs	r4, r0, #0
 8008d90:	6030      	str	r0, [r6, #0]
 8008d92:	d1d5      	bne.n	8008d40 <__sfp+0x28>
 8008d94:	f7ff ff70 	bl	8008c78 <__sfp_lock_release>
 8008d98:	230c      	movs	r3, #12
 8008d9a:	603b      	str	r3, [r7, #0]
 8008d9c:	e7ef      	b.n	8008d7e <__sfp+0x66>
 8008d9e:	46c0      	nop			; (mov r8, r8)
 8008da0:	08009254 	.word	0x08009254
 8008da4:	ffff0001 	.word	0xffff0001

08008da8 <_fwalk_reent>:
 8008da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008daa:	0004      	movs	r4, r0
 8008dac:	0006      	movs	r6, r0
 8008dae:	2700      	movs	r7, #0
 8008db0:	9101      	str	r1, [sp, #4]
 8008db2:	3448      	adds	r4, #72	; 0x48
 8008db4:	6863      	ldr	r3, [r4, #4]
 8008db6:	68a5      	ldr	r5, [r4, #8]
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	9b00      	ldr	r3, [sp, #0]
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	d504      	bpl.n	8008dcc <_fwalk_reent+0x24>
 8008dc2:	6824      	ldr	r4, [r4, #0]
 8008dc4:	2c00      	cmp	r4, #0
 8008dc6:	d1f5      	bne.n	8008db4 <_fwalk_reent+0xc>
 8008dc8:	0038      	movs	r0, r7
 8008dca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008dcc:	89ab      	ldrh	r3, [r5, #12]
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d908      	bls.n	8008de4 <_fwalk_reent+0x3c>
 8008dd2:	220e      	movs	r2, #14
 8008dd4:	5eab      	ldrsh	r3, [r5, r2]
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	d004      	beq.n	8008de4 <_fwalk_reent+0x3c>
 8008dda:	0029      	movs	r1, r5
 8008ddc:	0030      	movs	r0, r6
 8008dde:	9b01      	ldr	r3, [sp, #4]
 8008de0:	4798      	blx	r3
 8008de2:	4307      	orrs	r7, r0
 8008de4:	3568      	adds	r5, #104	; 0x68
 8008de6:	e7e8      	b.n	8008dba <_fwalk_reent+0x12>

08008de8 <__retarget_lock_init_recursive>:
 8008de8:	4770      	bx	lr

08008dea <__retarget_lock_acquire_recursive>:
 8008dea:	4770      	bx	lr

08008dec <__retarget_lock_release_recursive>:
 8008dec:	4770      	bx	lr
	...

08008df0 <__swhatbuf_r>:
 8008df0:	b570      	push	{r4, r5, r6, lr}
 8008df2:	000e      	movs	r6, r1
 8008df4:	001d      	movs	r5, r3
 8008df6:	230e      	movs	r3, #14
 8008df8:	5ec9      	ldrsh	r1, [r1, r3]
 8008dfa:	0014      	movs	r4, r2
 8008dfc:	b096      	sub	sp, #88	; 0x58
 8008dfe:	2900      	cmp	r1, #0
 8008e00:	da08      	bge.n	8008e14 <__swhatbuf_r+0x24>
 8008e02:	220c      	movs	r2, #12
 8008e04:	5eb3      	ldrsh	r3, [r6, r2]
 8008e06:	2200      	movs	r2, #0
 8008e08:	602a      	str	r2, [r5, #0]
 8008e0a:	061b      	lsls	r3, r3, #24
 8008e0c:	d411      	bmi.n	8008e32 <__swhatbuf_r+0x42>
 8008e0e:	2380      	movs	r3, #128	; 0x80
 8008e10:	00db      	lsls	r3, r3, #3
 8008e12:	e00f      	b.n	8008e34 <__swhatbuf_r+0x44>
 8008e14:	466a      	mov	r2, sp
 8008e16:	f000 f91b 	bl	8009050 <_fstat_r>
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	dbf1      	blt.n	8008e02 <__swhatbuf_r+0x12>
 8008e1e:	23f0      	movs	r3, #240	; 0xf0
 8008e20:	9901      	ldr	r1, [sp, #4]
 8008e22:	021b      	lsls	r3, r3, #8
 8008e24:	4019      	ands	r1, r3
 8008e26:	4b05      	ldr	r3, [pc, #20]	; (8008e3c <__swhatbuf_r+0x4c>)
 8008e28:	18c9      	adds	r1, r1, r3
 8008e2a:	424b      	negs	r3, r1
 8008e2c:	4159      	adcs	r1, r3
 8008e2e:	6029      	str	r1, [r5, #0]
 8008e30:	e7ed      	b.n	8008e0e <__swhatbuf_r+0x1e>
 8008e32:	2340      	movs	r3, #64	; 0x40
 8008e34:	2000      	movs	r0, #0
 8008e36:	6023      	str	r3, [r4, #0]
 8008e38:	b016      	add	sp, #88	; 0x58
 8008e3a:	bd70      	pop	{r4, r5, r6, pc}
 8008e3c:	ffffe000 	.word	0xffffe000

08008e40 <__smakebuf_r>:
 8008e40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e42:	2602      	movs	r6, #2
 8008e44:	898b      	ldrh	r3, [r1, #12]
 8008e46:	0005      	movs	r5, r0
 8008e48:	000c      	movs	r4, r1
 8008e4a:	4233      	tst	r3, r6
 8008e4c:	d006      	beq.n	8008e5c <__smakebuf_r+0x1c>
 8008e4e:	0023      	movs	r3, r4
 8008e50:	3347      	adds	r3, #71	; 0x47
 8008e52:	6023      	str	r3, [r4, #0]
 8008e54:	6123      	str	r3, [r4, #16]
 8008e56:	2301      	movs	r3, #1
 8008e58:	6163      	str	r3, [r4, #20]
 8008e5a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008e5c:	466a      	mov	r2, sp
 8008e5e:	ab01      	add	r3, sp, #4
 8008e60:	f7ff ffc6 	bl	8008df0 <__swhatbuf_r>
 8008e64:	9900      	ldr	r1, [sp, #0]
 8008e66:	0007      	movs	r7, r0
 8008e68:	0028      	movs	r0, r5
 8008e6a:	f7ff f92d 	bl	80080c8 <_malloc_r>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	d108      	bne.n	8008e84 <__smakebuf_r+0x44>
 8008e72:	220c      	movs	r2, #12
 8008e74:	5ea3      	ldrsh	r3, [r4, r2]
 8008e76:	059a      	lsls	r2, r3, #22
 8008e78:	d4ef      	bmi.n	8008e5a <__smakebuf_r+0x1a>
 8008e7a:	2203      	movs	r2, #3
 8008e7c:	4393      	bics	r3, r2
 8008e7e:	431e      	orrs	r6, r3
 8008e80:	81a6      	strh	r6, [r4, #12]
 8008e82:	e7e4      	b.n	8008e4e <__smakebuf_r+0xe>
 8008e84:	4b0f      	ldr	r3, [pc, #60]	; (8008ec4 <__smakebuf_r+0x84>)
 8008e86:	62ab      	str	r3, [r5, #40]	; 0x28
 8008e88:	2380      	movs	r3, #128	; 0x80
 8008e8a:	89a2      	ldrh	r2, [r4, #12]
 8008e8c:	6020      	str	r0, [r4, #0]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	6120      	str	r0, [r4, #16]
 8008e96:	6163      	str	r3, [r4, #20]
 8008e98:	9b01      	ldr	r3, [sp, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00d      	beq.n	8008eba <__smakebuf_r+0x7a>
 8008e9e:	0028      	movs	r0, r5
 8008ea0:	230e      	movs	r3, #14
 8008ea2:	5ee1      	ldrsh	r1, [r4, r3]
 8008ea4:	f000 f8e6 	bl	8009074 <_isatty_r>
 8008ea8:	2800      	cmp	r0, #0
 8008eaa:	d006      	beq.n	8008eba <__smakebuf_r+0x7a>
 8008eac:	2203      	movs	r2, #3
 8008eae:	89a3      	ldrh	r3, [r4, #12]
 8008eb0:	4393      	bics	r3, r2
 8008eb2:	001a      	movs	r2, r3
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	81a3      	strh	r3, [r4, #12]
 8008eba:	89a0      	ldrh	r0, [r4, #12]
 8008ebc:	4307      	orrs	r7, r0
 8008ebe:	81a7      	strh	r7, [r4, #12]
 8008ec0:	e7cb      	b.n	8008e5a <__smakebuf_r+0x1a>
 8008ec2:	46c0      	nop			; (mov r8, r8)
 8008ec4:	08008c2d 	.word	0x08008c2d

08008ec8 <_malloc_usable_size_r>:
 8008ec8:	1f0b      	subs	r3, r1, #4
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	1f18      	subs	r0, r3, #4
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	da01      	bge.n	8008ed6 <_malloc_usable_size_r+0xe>
 8008ed2:	580b      	ldr	r3, [r1, r0]
 8008ed4:	18c0      	adds	r0, r0, r3
 8008ed6:	4770      	bx	lr

08008ed8 <_raise_r>:
 8008ed8:	b570      	push	{r4, r5, r6, lr}
 8008eda:	0004      	movs	r4, r0
 8008edc:	000d      	movs	r5, r1
 8008ede:	291f      	cmp	r1, #31
 8008ee0:	d904      	bls.n	8008eec <_raise_r+0x14>
 8008ee2:	2316      	movs	r3, #22
 8008ee4:	6003      	str	r3, [r0, #0]
 8008ee6:	2001      	movs	r0, #1
 8008ee8:	4240      	negs	r0, r0
 8008eea:	bd70      	pop	{r4, r5, r6, pc}
 8008eec:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d004      	beq.n	8008efc <_raise_r+0x24>
 8008ef2:	008a      	lsls	r2, r1, #2
 8008ef4:	189b      	adds	r3, r3, r2
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	2a00      	cmp	r2, #0
 8008efa:	d108      	bne.n	8008f0e <_raise_r+0x36>
 8008efc:	0020      	movs	r0, r4
 8008efe:	f000 f831 	bl	8008f64 <_getpid_r>
 8008f02:	002a      	movs	r2, r5
 8008f04:	0001      	movs	r1, r0
 8008f06:	0020      	movs	r0, r4
 8008f08:	f000 f81a 	bl	8008f40 <_kill_r>
 8008f0c:	e7ed      	b.n	8008eea <_raise_r+0x12>
 8008f0e:	2000      	movs	r0, #0
 8008f10:	2a01      	cmp	r2, #1
 8008f12:	d0ea      	beq.n	8008eea <_raise_r+0x12>
 8008f14:	1c51      	adds	r1, r2, #1
 8008f16:	d103      	bne.n	8008f20 <_raise_r+0x48>
 8008f18:	2316      	movs	r3, #22
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	6023      	str	r3, [r4, #0]
 8008f1e:	e7e4      	b.n	8008eea <_raise_r+0x12>
 8008f20:	2400      	movs	r4, #0
 8008f22:	0028      	movs	r0, r5
 8008f24:	601c      	str	r4, [r3, #0]
 8008f26:	4790      	blx	r2
 8008f28:	0020      	movs	r0, r4
 8008f2a:	e7de      	b.n	8008eea <_raise_r+0x12>

08008f2c <raise>:
 8008f2c:	b510      	push	{r4, lr}
 8008f2e:	4b03      	ldr	r3, [pc, #12]	; (8008f3c <raise+0x10>)
 8008f30:	0001      	movs	r1, r0
 8008f32:	6818      	ldr	r0, [r3, #0]
 8008f34:	f7ff ffd0 	bl	8008ed8 <_raise_r>
 8008f38:	bd10      	pop	{r4, pc}
 8008f3a:	46c0      	nop			; (mov r8, r8)
 8008f3c:	2000000c 	.word	0x2000000c

08008f40 <_kill_r>:
 8008f40:	2300      	movs	r3, #0
 8008f42:	b570      	push	{r4, r5, r6, lr}
 8008f44:	4d06      	ldr	r5, [pc, #24]	; (8008f60 <_kill_r+0x20>)
 8008f46:	0004      	movs	r4, r0
 8008f48:	0008      	movs	r0, r1
 8008f4a:	0011      	movs	r1, r2
 8008f4c:	602b      	str	r3, [r5, #0]
 8008f4e:	f7fa fd04 	bl	800395a <_kill>
 8008f52:	1c43      	adds	r3, r0, #1
 8008f54:	d103      	bne.n	8008f5e <_kill_r+0x1e>
 8008f56:	682b      	ldr	r3, [r5, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d000      	beq.n	8008f5e <_kill_r+0x1e>
 8008f5c:	6023      	str	r3, [r4, #0]
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}
 8008f60:	20000318 	.word	0x20000318

08008f64 <_getpid_r>:
 8008f64:	b510      	push	{r4, lr}
 8008f66:	f7fa fcf2 	bl	800394e <_getpid>
 8008f6a:	bd10      	pop	{r4, pc}

08008f6c <__sread>:
 8008f6c:	b570      	push	{r4, r5, r6, lr}
 8008f6e:	000c      	movs	r4, r1
 8008f70:	250e      	movs	r5, #14
 8008f72:	5f49      	ldrsh	r1, [r1, r5]
 8008f74:	f000 f8a4 	bl	80090c0 <_read_r>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	db03      	blt.n	8008f84 <__sread+0x18>
 8008f7c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008f7e:	181b      	adds	r3, r3, r0
 8008f80:	6563      	str	r3, [r4, #84]	; 0x54
 8008f82:	bd70      	pop	{r4, r5, r6, pc}
 8008f84:	89a3      	ldrh	r3, [r4, #12]
 8008f86:	4a02      	ldr	r2, [pc, #8]	; (8008f90 <__sread+0x24>)
 8008f88:	4013      	ands	r3, r2
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	e7f9      	b.n	8008f82 <__sread+0x16>
 8008f8e:	46c0      	nop			; (mov r8, r8)
 8008f90:	ffffefff 	.word	0xffffefff

08008f94 <__swrite>:
 8008f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f96:	001f      	movs	r7, r3
 8008f98:	898b      	ldrh	r3, [r1, #12]
 8008f9a:	0005      	movs	r5, r0
 8008f9c:	000c      	movs	r4, r1
 8008f9e:	0016      	movs	r6, r2
 8008fa0:	05db      	lsls	r3, r3, #23
 8008fa2:	d505      	bpl.n	8008fb0 <__swrite+0x1c>
 8008fa4:	230e      	movs	r3, #14
 8008fa6:	5ec9      	ldrsh	r1, [r1, r3]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2302      	movs	r3, #2
 8008fac:	f000 f874 	bl	8009098 <_lseek_r>
 8008fb0:	89a3      	ldrh	r3, [r4, #12]
 8008fb2:	4a05      	ldr	r2, [pc, #20]	; (8008fc8 <__swrite+0x34>)
 8008fb4:	0028      	movs	r0, r5
 8008fb6:	4013      	ands	r3, r2
 8008fb8:	81a3      	strh	r3, [r4, #12]
 8008fba:	0032      	movs	r2, r6
 8008fbc:	230e      	movs	r3, #14
 8008fbe:	5ee1      	ldrsh	r1, [r4, r3]
 8008fc0:	003b      	movs	r3, r7
 8008fc2:	f000 f81f 	bl	8009004 <_write_r>
 8008fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fc8:	ffffefff 	.word	0xffffefff

08008fcc <__sseek>:
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	000c      	movs	r4, r1
 8008fd0:	250e      	movs	r5, #14
 8008fd2:	5f49      	ldrsh	r1, [r1, r5]
 8008fd4:	f000 f860 	bl	8009098 <_lseek_r>
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	1c42      	adds	r2, r0, #1
 8008fdc:	d103      	bne.n	8008fe6 <__sseek+0x1a>
 8008fde:	4a05      	ldr	r2, [pc, #20]	; (8008ff4 <__sseek+0x28>)
 8008fe0:	4013      	ands	r3, r2
 8008fe2:	81a3      	strh	r3, [r4, #12]
 8008fe4:	bd70      	pop	{r4, r5, r6, pc}
 8008fe6:	2280      	movs	r2, #128	; 0x80
 8008fe8:	0152      	lsls	r2, r2, #5
 8008fea:	4313      	orrs	r3, r2
 8008fec:	81a3      	strh	r3, [r4, #12]
 8008fee:	6560      	str	r0, [r4, #84]	; 0x54
 8008ff0:	e7f8      	b.n	8008fe4 <__sseek+0x18>
 8008ff2:	46c0      	nop			; (mov r8, r8)
 8008ff4:	ffffefff 	.word	0xffffefff

08008ff8 <__sclose>:
 8008ff8:	b510      	push	{r4, lr}
 8008ffa:	230e      	movs	r3, #14
 8008ffc:	5ec9      	ldrsh	r1, [r1, r3]
 8008ffe:	f000 f815 	bl	800902c <_close_r>
 8009002:	bd10      	pop	{r4, pc}

08009004 <_write_r>:
 8009004:	b570      	push	{r4, r5, r6, lr}
 8009006:	0004      	movs	r4, r0
 8009008:	0008      	movs	r0, r1
 800900a:	0011      	movs	r1, r2
 800900c:	001a      	movs	r2, r3
 800900e:	2300      	movs	r3, #0
 8009010:	4d05      	ldr	r5, [pc, #20]	; (8009028 <_write_r+0x24>)
 8009012:	602b      	str	r3, [r5, #0]
 8009014:	f7fa fcda 	bl	80039cc <_write>
 8009018:	1c43      	adds	r3, r0, #1
 800901a:	d103      	bne.n	8009024 <_write_r+0x20>
 800901c:	682b      	ldr	r3, [r5, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d000      	beq.n	8009024 <_write_r+0x20>
 8009022:	6023      	str	r3, [r4, #0]
 8009024:	bd70      	pop	{r4, r5, r6, pc}
 8009026:	46c0      	nop			; (mov r8, r8)
 8009028:	20000318 	.word	0x20000318

0800902c <_close_r>:
 800902c:	2300      	movs	r3, #0
 800902e:	b570      	push	{r4, r5, r6, lr}
 8009030:	4d06      	ldr	r5, [pc, #24]	; (800904c <_close_r+0x20>)
 8009032:	0004      	movs	r4, r0
 8009034:	0008      	movs	r0, r1
 8009036:	602b      	str	r3, [r5, #0]
 8009038:	f7fa fce4 	bl	8003a04 <_close>
 800903c:	1c43      	adds	r3, r0, #1
 800903e:	d103      	bne.n	8009048 <_close_r+0x1c>
 8009040:	682b      	ldr	r3, [r5, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d000      	beq.n	8009048 <_close_r+0x1c>
 8009046:	6023      	str	r3, [r4, #0]
 8009048:	bd70      	pop	{r4, r5, r6, pc}
 800904a:	46c0      	nop			; (mov r8, r8)
 800904c:	20000318 	.word	0x20000318

08009050 <_fstat_r>:
 8009050:	2300      	movs	r3, #0
 8009052:	b570      	push	{r4, r5, r6, lr}
 8009054:	4d06      	ldr	r5, [pc, #24]	; (8009070 <_fstat_r+0x20>)
 8009056:	0004      	movs	r4, r0
 8009058:	0008      	movs	r0, r1
 800905a:	0011      	movs	r1, r2
 800905c:	602b      	str	r3, [r5, #0]
 800905e:	f7fa fcdb 	bl	8003a18 <_fstat>
 8009062:	1c43      	adds	r3, r0, #1
 8009064:	d103      	bne.n	800906e <_fstat_r+0x1e>
 8009066:	682b      	ldr	r3, [r5, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d000      	beq.n	800906e <_fstat_r+0x1e>
 800906c:	6023      	str	r3, [r4, #0]
 800906e:	bd70      	pop	{r4, r5, r6, pc}
 8009070:	20000318 	.word	0x20000318

08009074 <_isatty_r>:
 8009074:	2300      	movs	r3, #0
 8009076:	b570      	push	{r4, r5, r6, lr}
 8009078:	4d06      	ldr	r5, [pc, #24]	; (8009094 <_isatty_r+0x20>)
 800907a:	0004      	movs	r4, r0
 800907c:	0008      	movs	r0, r1
 800907e:	602b      	str	r3, [r5, #0]
 8009080:	f7fa fcd8 	bl	8003a34 <_isatty>
 8009084:	1c43      	adds	r3, r0, #1
 8009086:	d103      	bne.n	8009090 <_isatty_r+0x1c>
 8009088:	682b      	ldr	r3, [r5, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d000      	beq.n	8009090 <_isatty_r+0x1c>
 800908e:	6023      	str	r3, [r4, #0]
 8009090:	bd70      	pop	{r4, r5, r6, pc}
 8009092:	46c0      	nop			; (mov r8, r8)
 8009094:	20000318 	.word	0x20000318

08009098 <_lseek_r>:
 8009098:	b570      	push	{r4, r5, r6, lr}
 800909a:	0004      	movs	r4, r0
 800909c:	0008      	movs	r0, r1
 800909e:	0011      	movs	r1, r2
 80090a0:	001a      	movs	r2, r3
 80090a2:	2300      	movs	r3, #0
 80090a4:	4d05      	ldr	r5, [pc, #20]	; (80090bc <_lseek_r+0x24>)
 80090a6:	602b      	str	r3, [r5, #0]
 80090a8:	f7fa fccd 	bl	8003a46 <_lseek>
 80090ac:	1c43      	adds	r3, r0, #1
 80090ae:	d103      	bne.n	80090b8 <_lseek_r+0x20>
 80090b0:	682b      	ldr	r3, [r5, #0]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d000      	beq.n	80090b8 <_lseek_r+0x20>
 80090b6:	6023      	str	r3, [r4, #0]
 80090b8:	bd70      	pop	{r4, r5, r6, pc}
 80090ba:	46c0      	nop			; (mov r8, r8)
 80090bc:	20000318 	.word	0x20000318

080090c0 <_read_r>:
 80090c0:	b570      	push	{r4, r5, r6, lr}
 80090c2:	0004      	movs	r4, r0
 80090c4:	0008      	movs	r0, r1
 80090c6:	0011      	movs	r1, r2
 80090c8:	001a      	movs	r2, r3
 80090ca:	2300      	movs	r3, #0
 80090cc:	4d05      	ldr	r5, [pc, #20]	; (80090e4 <_read_r+0x24>)
 80090ce:	602b      	str	r3, [r5, #0]
 80090d0:	f7fa fc5f 	bl	8003992 <_read>
 80090d4:	1c43      	adds	r3, r0, #1
 80090d6:	d103      	bne.n	80090e0 <_read_r+0x20>
 80090d8:	682b      	ldr	r3, [r5, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d000      	beq.n	80090e0 <_read_r+0x20>
 80090de:	6023      	str	r3, [r4, #0]
 80090e0:	bd70      	pop	{r4, r5, r6, pc}
 80090e2:	46c0      	nop			; (mov r8, r8)
 80090e4:	20000318 	.word	0x20000318

080090e8 <_init>:
 80090e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ea:	46c0      	nop			; (mov r8, r8)
 80090ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ee:	bc08      	pop	{r3}
 80090f0:	469e      	mov	lr, r3
 80090f2:	4770      	bx	lr

080090f4 <_fini>:
 80090f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f6:	46c0      	nop			; (mov r8, r8)
 80090f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090fa:	bc08      	pop	{r3}
 80090fc:	469e      	mov	lr, r3
 80090fe:	4770      	bx	lr
