# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../2008FCPU.ip_user_files/bd/clock_gen/ip/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0_sim_netlist.vhdl" \
"../../../../2008FCPU.ip_user_files/bd/clock_gen/sim/clock_gen.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/Desktop/ble_uart.vhd" \
"../../../../2008FCPU.srcs/sources_1/bd/clock_gen/hdl/clock_gen_wrapper.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd" \

vhdl xil_defaultlib  \
"../../../../2008FCPU.srcs/sources_1/new/led_indicator.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/h2.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/kbd.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/vga.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/timer.vhd" \
"../../../../2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd" \
"../../../../2008FCPU.srcs/sim_1/imports/forth-cpu-master/tb.vhd" \

# Do not sort compile order
nosort
