\doxysubsubsection{Peripheral\+\_\+memory\+\_\+map}
\hypertarget{group___peripheral__memory__map}{}\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
Collaboration diagram for Peripheral\+\_\+memory\+\_\+map\+:
% FIG 0
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~0x2001\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{BKPSRAM\+\_\+\+BASE}}~0x40024000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}}~0x\+A0000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~0x22380000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{BKPSRAM\+\_\+\+BB\+\_\+\+BASE}}~0x42480000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~0x080\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{FLASH\+\_\+\+OTP\+\_\+\+BASE}}~0x1\+FFF7800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{FLASH\+\_\+\+OTP\+\_\+\+END}}~0x1\+FFF7\+A0\+FUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{CCMDATARAM\+\_\+\+END}}~0x1000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x7400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x2100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x2200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x2300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}}~ADC123\+\_\+\+COMMON\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x088\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}}~(DMA1\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x088\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{ETH\+\_\+\+MAC\+\_\+\+BASE}}~(ETH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{ETH\+\_\+\+MMC\+\_\+\+BASE}}~(ETH\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{ETH\+\_\+\+PTP\+\_\+\+BASE}}~(ETH\+\_\+\+BASE + 0x0700\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{ETH\+\_\+\+DMA\+\_\+\+BASE}}~(ETH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x50000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x60800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x00\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}}~0x40040000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}}~0x50000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}}~0x000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}}~0x900\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}}~0x\+B00\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}}~0x440\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}}~0x500\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}}~0x\+E00\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFF7\+A10\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFF7\+A22\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~0x1\+FFF7\+BF0\+UL
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC123\_COMMON\_BASE@{ADC123\_COMMON\_BASE}}
\index{ADC123\_COMMON\_BASE@{ADC123\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON\_BASE}{ADC123\_COMMON\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e} 
\#define ADC123\+\_\+\+COMMON\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x2300\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00969}{969}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_BASE}{ADC1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91} 
\#define ADC1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x2000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00966}{966}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC2\_BASE@{ADC2\_BASE}}
\index{ADC2\_BASE@{ADC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2\_BASE}{ADC2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6} 
\#define ADC2\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x2100\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00967}{967}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_BASE@{ADC3\_BASE}}
\index{ADC3\_BASE@{ADC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3\_BASE}{ADC3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82} 
\#define ADC3\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x2200\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00968}{968}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC\_BASE@{ADC\_BASE}}
\index{ADC\_BASE@{ADC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ADC\_BASE}{ADC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6} 
\#define ADC\+\_\+\+BASE~ADC123\+\_\+\+COMMON\+\_\+\+BASE}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00971}{971}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{AHB1PERIPH\_BASE}{AHB1PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4} 
\#define AHB1\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00929}{929}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000\+UL)}

APB1 peripherals 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00930}{930}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{APB1PERIPH\_BASE}{APB1PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb} 
\#define APB1\+PERIPH\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00927}{927}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{APB2PERIPH\_BASE}{APB2PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb} 
\#define APB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00928}{928}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32} 
\#define BKPSRAM\+\_\+\+BASE~0x40024000\+UL}

Backup SRAM(4 KB) base address in the alias region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00911}{911}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{BKPSRAM\_BB\_BASE}{BKPSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250} 
\#define BKPSRAM\+\_\+\+BB\+\_\+\+BASE~0x42480000\+UL}

Backup SRAM(4 KB) base address in the bit-\/band region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00916}{916}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CAN1\_BASE@{CAN1\_BASE}}
\index{CAN1\_BASE@{CAN1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1\_BASE}{CAN1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa} 
\#define CAN1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00956}{956}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CAN2\_BASE@{CAN2\_BASE}}
\index{CAN2\_BASE@{CAN2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2\_BASE}{CAN2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1} 
\#define CAN2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00957}{957}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\#define CCMDATARAM\+\_\+\+BASE~0x10000000\+UL}

CCM(core coupled memory) data RAM(64 KB) base address in the alias region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00907}{907}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_END@{CCMDATARAM\_END}}
\index{CCMDATARAM\_END@{CCMDATARAM\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CCMDATARAM\_END}{CCMDATARAM\_END}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a} 
\#define CCMDATARAM\+\_\+\+END~0x1000\+FFFFUL}

CCM data RAM end address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00920}{920}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{CRC\_BASE}{CRC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e} 
\#define CRC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DAC\_BASE}{DAC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\#define DAC\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7400\+UL)}

APB2 peripherals 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00959}{959}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\#define DBGMCU\+\_\+\+BASE~0x\+E0042000\+UL}

USB registers base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01029}{1029}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DCMI\_BASE@{DCMI\_BASE}}
\index{DCMI\_BASE@{DCMI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DCMI\_BASE}{DCMI\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c} 
\#define DCMI\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x50000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01018}{1018}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_BASE}{DMA1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\#define DMA1\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}}
\index{DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0\_BASE}{DMA1\_Stream0\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95} 
\#define DMA1\+\_\+\+Stream0\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x010\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}}
\index{DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1\_BASE}{DMA1\_Stream1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2} 
\#define DMA1\+\_\+\+Stream1\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x028\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}}
\index{DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2\_BASE}{DMA1\_Stream2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d} 
\#define DMA1\+\_\+\+Stream2\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x040\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}}
\index{DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3\_BASE}{DMA1\_Stream3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127} 
\#define DMA1\+\_\+\+Stream3\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x058\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}}
\index{DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4\_BASE}{DMA1\_Stream4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b} 
\#define DMA1\+\_\+\+Stream4\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x070\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00998}{998}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}}
\index{DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5\_BASE}{DMA1\_Stream5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654} 
\#define DMA1\+\_\+\+Stream5\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x088\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00999}{999}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}}
\index{DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6\_BASE}{DMA1\_Stream6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125} 
\#define DMA1\+\_\+\+Stream6\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0\+A0\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01000}{1000}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}}
\index{DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7\_BASE}{DMA1\_Stream7\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7} 
\#define DMA1\+\_\+\+Stream7\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0\+B8\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01001}{1001}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_BASE}{DMA2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64} 
\#define DMA2\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01002}{1002}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}}
\index{DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0\_BASE}{DMA2\_Stream0\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d} 
\#define DMA2\+\_\+\+Stream0\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x010\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01003}{1003}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}}
\index{DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1\_BASE}{DMA2\_Stream1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1} 
\#define DMA2\+\_\+\+Stream1\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x028\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}}
\index{DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2\_BASE}{DMA2\_Stream2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a} 
\#define DMA2\+\_\+\+Stream2\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x040\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}}
\index{DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3\_BASE}{DMA2\_Stream3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17} 
\#define DMA2\+\_\+\+Stream3\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x058\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01006}{1006}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}}
\index{DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4\_BASE}{DMA2\_Stream4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f} 
\#define DMA2\+\_\+\+Stream4\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x070\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01007}{1007}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}}
\index{DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5\_BASE}{DMA2\_Stream5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af} 
\#define DMA2\+\_\+\+Stream5\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x088\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01008}{1008}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}}
\index{DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6\_BASE}{DMA2\_Stream6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6} 
\#define DMA2\+\_\+\+Stream6\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0\+A0\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01009}{1009}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7\_BASE}{DMA2\_Stream7\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d} 
\#define DMA2\+\_\+\+Stream7\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0\+B8\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01010}{1010}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_BASE@{ETH\_BASE}}
\index{ETH\_BASE@{ETH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ETH\_BASE}{ETH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc} 
\#define ETH\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01011}{1011}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_DMA\_BASE@{ETH\_DMA\_BASE}}
\index{ETH\_DMA\_BASE@{ETH\_DMA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ETH\_DMA\_BASE}{ETH\_DMA\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93} 
\#define ETH\+\_\+\+DMA\+\_\+\+BASE~(ETH\+\_\+\+BASE + 0x1000\+UL)}

AHB2 peripherals 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01015}{1015}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_MAC\_BASE@{ETH\_MAC\_BASE}}
\index{ETH\_MAC\_BASE@{ETH\_MAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ETH\_MAC\_BASE}{ETH\_MAC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a} 
\#define ETH\+\_\+\+MAC\+\_\+\+BASE~(ETH\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01012}{1012}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_MMC\_BASE@{ETH\_MMC\_BASE}}
\index{ETH\_MMC\_BASE@{ETH\_MMC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ETH\_MMC\_BASE}{ETH\_MMC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725} 
\#define ETH\+\_\+\+MMC\+\_\+\+BASE~(ETH\+\_\+\+BASE + 0x0100\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01013}{1013}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_PTP\_BASE@{ETH\_PTP\_BASE}}
\index{ETH\_PTP\_BASE@{ETH\_PTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{ETH\_PTP\_BASE}{ETH\_PTP\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0} 
\#define ETH\+\_\+\+PTP\+\_\+\+BASE~(ETH\+\_\+\+BASE + 0x0700\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01014}{1014}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI\_BASE}{EXTI\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061} 
\#define EXTI\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00975}{975}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\#define FLASH\+\_\+\+BASE~0x08000000\+UL}

FLASH(up to 1 MB) base address in the alias region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00906}{906}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4} 
\#define FLASH\+\_\+\+END~0x080\+FFFFFUL}

FLASH end address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00917}{917}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}}
\index{FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_OTP\_BASE}{FLASH\_OTP\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94} 
\#define FLASH\+\_\+\+OTP\+\_\+\+BASE~0x1\+FFF7800\+UL}

Base address of \+: (up to 528 Bytes) embedded FLASH OTP Area ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00918}{918}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_END@{FLASH\_OTP\_END}}
\index{FLASH\_OTP\_END@{FLASH\_OTP\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_OTP\_END}{FLASH\_OTP\_END}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1} 
\#define FLASH\+\_\+\+OTP\+\_\+\+END~0x1\+FFF7\+A0\+FUL}

End address of \+: (up to 528 Bytes) embedded FLASH OTP Area ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00919}{919}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78} 
\#define FLASHSIZE\+\_\+\+BASE~0x1\+FFF7\+A22\+UL}

FLASH Size register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01048}{1048}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}}
\index{FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1\_R\_BASE}{FSMC\_Bank1\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2} 
\#define FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01022}{1022}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}}
\index{FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E\_R\_BASE}{FSMC\_Bank1E\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2} 
\#define FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01023}{1023}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank2\_3\_R\_BASE@{FSMC\_Bank2\_3\_R\_BASE}}
\index{FSMC\_Bank2\_3\_R\_BASE@{FSMC\_Bank2\_3\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2\_3\_R\_BASE}{FSMC\_Bank2\_3\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d} 
\#define FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0060\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01024}{1024}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}}
\index{FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4\_R\_BASE}{FSMC\_Bank4\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19} 
\#define FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x00\+A0\+UL)}

Debug MCU registers base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01025}{1025}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_R\_BASE}{FSMC\_R\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed} 
\#define FSMC\+\_\+\+R\+\_\+\+BASE~0x\+A0000000\+UL}

FSMC registers base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00912}{912}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA\_BASE}{GPIOA\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa} 
\#define GPIOA\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB\_BASE}{GPIOB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68} 
\#define GPIOB\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC\_BASE}{GPIOC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f} 
\#define GPIOC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD\_BASE}{GPIOD\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec} 
\#define GPIOD\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE\_BASE}{GPIOE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d} 
\#define GPIOE\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\#define GPIOF\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG\_BASE}{GPIOG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe} 
\#define GPIOG\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608} 
\#define GPIOH\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOI\_BASE@{GPIOI\_BASE}}
\index{GPIOI\_BASE@{GPIOI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOI\_BASE}{GPIOI\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d} 
\#define GPIOI\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3} 
\#define I2\+C1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00953}{953}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2\_BASE}{I2C2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d} 
\#define I2\+C2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00954}{954}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00955}{955}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2S2ext\_BASE@{I2S2ext\_BASE}}
\index{I2S2ext\_BASE@{I2S2ext\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext\_BASE}{I2S2ext\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9} 
\#define I2\+S2ext\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00945}{945}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2S3ext\_BASE@{I2S3ext\_BASE}}
\index{I2S3ext\_BASE@{I2S3ext\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext\_BASE}{I2S3ext\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263} 
\#define I2\+S3ext\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00948}{948}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG\_BASE}{IWDG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55} 
\#define IWDG\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00944}{944}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096} 
\#define PACKAGE\+\_\+\+BASE~0x1\+FFF7\+BF0\+UL}

Package size register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01049}{1049}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\#define PERIPH\+\_\+\+BASE~0x40000000\+UL}

Peripheral base address in the alias region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00910}{910}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\#define PERIPH\+\_\+\+BB\+\_\+\+BASE~0x42000000\+UL}

Peripheral base address in the bit-\/band region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00915}{915}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PWR\_BASE}{PWR\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a} 
\#define PWR\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00958}{958}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_BASE}{RCC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d} 
\#define RCC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{RNG\_BASE}{RNG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c} 
\#define RNG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x60800\+UL)}

FSMC Bankx registers base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01019}{1019}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{RTC\_BASE}{RTC\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022} 
\#define RTC\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00942}{942}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SDIO\_BASE@{SDIO\_BASE}}
\index{SDIO\_BASE@{SDIO\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO\_BASE}{SDIO\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52} 
\#define SDIO\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00972}{972}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1\_BASE}{SPI1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d} 
\#define SPI1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00973}{973}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2\_BASE}{SPI2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86} 
\#define SPI2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00946}{946}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3\_BASE}{SPI3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162} 
\#define SPI3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00947}{947}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd} 
\#define SRAM1\+\_\+\+BASE~0x20000000\+UL}

SRAM1(112 KB) base address in the alias region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00908}{908}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c} 
\#define SRAM1\+\_\+\+BB\+\_\+\+BASE~0x22000000\+UL}

SRAM1(112 KB) base address in the bit-\/band region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00913}{913}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1} 
\#define SRAM2\+\_\+\+BASE~0x2001\+C000\+UL}

SRAM2(16 KB) base address in the alias region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00909}{909}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_BB\_BASE}{SRAM2\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922} 
\#define SRAM2\+\_\+\+BB\+\_\+\+BASE~0x22380000\+UL}

SRAM2(16 KB) base address in the bit-\/band region ~\newline
 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00914}{914}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\#define SRAM\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00923}{923}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\#define SRAM\+\_\+\+BB\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}}

Peripheral memory map 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00924}{924}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG\_BASE}{SYSCFG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d} 
\#define SYSCFG\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00974}{974}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM10\_BASE@{TIM10\_BASE}}
\index{TIM10\_BASE@{TIM10\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10\_BASE}{TIM10\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a} 
\#define TIM10\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00977}{977}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11\_BASE}{TIM11\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d} 
\#define TIM11\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)}

AHB1 peripherals 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM12\_BASE@{TIM12\_BASE}}
\index{TIM12\_BASE@{TIM12\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12\_BASE}{TIM12\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd} 
\#define TIM12\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00939}{939}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM13\_BASE@{TIM13\_BASE}}
\index{TIM13\_BASE@{TIM13\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13\_BASE}{TIM13\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590} 
\#define TIM13\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00940}{940}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM14\_BASE@{TIM14\_BASE}}
\index{TIM14\_BASE@{TIM14\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14\_BASE}{TIM14\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8} 
\#define TIM14\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00941}{941}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1\_BASE}{TIM1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a} 
\#define TIM1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00962}{962}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2\_BASE}{TIM2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5} 
\#define TIM2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00933}{933}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3\_BASE}{TIM3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a} 
\#define TIM3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00934}{934}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4\_BASE}{TIM4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d} 
\#define TIM4\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00935}{935}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM5\_BASE@{TIM5\_BASE}}
\index{TIM5\_BASE@{TIM5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5\_BASE}{TIM5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e} 
\#define TIM5\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00936}{936}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM6\_BASE@{TIM6\_BASE}}
\index{TIM6\_BASE@{TIM6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6\_BASE}{TIM6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac} 
\#define TIM6\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00937}{937}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM7\_BASE@{TIM7\_BASE}}
\index{TIM7\_BASE@{TIM7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7\_BASE}{TIM7\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387} 
\#define TIM7\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00938}{938}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM8\_BASE@{TIM8\_BASE}}
\index{TIM8\_BASE@{TIM8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8\_BASE}{TIM8\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db} 
\#define TIM8\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00963}{963}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM9\_BASE@{TIM9\_BASE}}
\index{TIM9\_BASE@{TIM9\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9\_BASE}{TIM9\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08} 
\#define TIM9\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00976}{976}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART4\_BASE@{UART4\_BASE}}
\index{UART4\_BASE@{UART4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UART4\_BASE}{UART4\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467} 
\#define UART4\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00951}{951}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART5\_BASE@{UART5\_BASE}}
\index{UART5\_BASE@{UART5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UART5\_BASE}{UART5\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a} 
\#define UART5\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00952}{952}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67} 
\#define UID\+\_\+\+BASE~0x1\+FFF7\+A10\+UL}

Unique device ID register base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01047}{1047}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART1\_BASE}{USART1\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d} 
\#define USART1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00964}{964}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART2\_BASE}{USART2\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090} 
\#define USART2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00949}{949}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART3\_BASE@{USART3\_BASE}}
\index{USART3\_BASE@{USART3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART3\_BASE}{USART3\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251} 
\#define USART3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00950}{950}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART6\_BASE@{USART6\_BASE}}
\index{USART6\_BASE@{USART6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USART6\_BASE}{USART6\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb} 
\#define USART6\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00965}{965}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}}
\index{USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_DEVICE\_BASE}{USB\_OTG\_DEVICE\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18} 
\#define USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE~0x800\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01035}{1035}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}}
\index{USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_EP\_REG\_SIZE}{USB\_OTG\_EP\_REG\_SIZE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e} 
\#define USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE~0x20\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01038}{1038}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}}
\index{USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FIFO\_BASE}{USB\_OTG\_FIFO\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04} 
\#define USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE~0x1000\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01044}{1044}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}}
\index{USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FIFO\_SIZE}{USB\_OTG\_FIFO\_SIZE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188} 
\#define USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE~0x1000\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01045}{1045}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}}
\index{USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS\_PERIPH\_BASE}{USB\_OTG\_FS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7} 
\#define USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE~0x50000000\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01032}{1032}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}}
\index{USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_GLOBAL\_BASE}{USB\_OTG\_GLOBAL\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb} 
\#define USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE~0x000\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01034}{1034}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}}
\index{USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_BASE}{USB\_OTG\_HOST\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071} 
\#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE~0x400\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01039}{1039}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}}
\index{USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_CHANNEL\_BASE}{USB\_OTG\_HOST\_CHANNEL\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd} 
\#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE~0x500\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01041}{1041}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
\index{USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_CHANNEL\_SIZE}{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522} 
\#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE~0x20\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01042}{1042}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}}
\index{USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_PORT\_BASE}{USB\_OTG\_HOST\_PORT\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a} 
\#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE~0x440\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01040}{1040}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}}
\index{USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HS\_PERIPH\_BASE}{USB\_OTG\_HS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409} 
\#define USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE~0x40040000\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}}
\index{USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_IN\_ENDPOINT\_BASE}{USB\_OTG\_IN\_ENDPOINT\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246} 
\#define USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE~0x900\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01036}{1036}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
\index{USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_OUT\_ENDPOINT\_BASE}{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642} 
\#define USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE~0x\+B00\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01037}{1037}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}}
\index{USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCCTL\_BASE}{USB\_OTG\_PCGCCTL\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf} 
\#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE~0x\+E00\+UL}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l01043}{1043}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG\_BASE}{WWDG\_BASE}}
{\footnotesize\ttfamily \label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\#define WWDG\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)}



Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00943}{943}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

