==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:20:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:39:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.044 seconds; current allocated memory: 104.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 104.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_1' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_output_C' to 'matrixmul_1_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_1_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_1_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 105.419 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_1_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 186.656 ; gain = 97.090
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_1.
INFO: [HLS 200-112] Total elapsed time: 14.909 seconds; peak allocated memory: 105.419 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:85:45) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:97:38) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:96:39) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:109:48) in function 'matrixmul_2'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:104:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.488 seconds; current allocated memory: 104.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 104.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_output_C' to 'matrixmul_2_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_2_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_2_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 106.007 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.40 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_2_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 186.656 ; gain = 94.090
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_2.
INFO: [HLS 200-112] Total elapsed time: 24.201 seconds; peak allocated memory: 106.007 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
ERROR: [HLS 200-70] '#pragma HLS LOOP_PIPELINE' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:85:45) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:97:38) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:96:39) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:109:48) in function 'matrixmul_2'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:104:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.149 seconds; current allocated memory: 104.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 104.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_output_C' to 'matrixmul_2_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_2_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_2_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 106.074 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.40 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_2_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 186.324 ; gain = 96.703
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_2.
INFO: [HLS 200-112] Total elapsed time: 20.16 seconds; peak allocated memory: 106.074 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:20:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:40:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.794 seconds; current allocated memory: 104.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 104.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_1' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_output_C' to 'matrixmul_1_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_1_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_1_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 105.451 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_1_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 186.230 ; gain = 93.762
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_1.
INFO: [HLS 200-112] Total elapsed time: 16.828 seconds; peak allocated memory: 105.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:85:45) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:97:38) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:96:39) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:109:48) in function 'matrixmul_2'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:104:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.68 seconds; current allocated memory: 104.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 104.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_output_C' to 'matrixmul_2_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_2_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_2_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 106.106 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.40 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_2_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 186.371 ; gain = 119.090
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_2.
INFO: [HLS 200-112] Total elapsed time: 25.861 seconds; peak allocated memory: 106.106 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:85:46) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:97:39) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:96:40) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:109:49) in function 'matrixmul_2'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:104:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:102) and 'select' operation ('select_ln102_3', MatrixMul/matrix_mul.cpp:102).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.185 seconds; current allocated memory: 104.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 104.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_output_C' to 'matrixmul_2_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_2_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_2_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 106.141 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.24 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_2_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 186.207 ; gain = 95.930
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_2.
INFO: [HLS 200-112] Total elapsed time: 13.999 seconds; peak allocated memory: 106.141 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:20:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:40:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.122 seconds; current allocated memory: 104.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 104.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_1' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_output_C' to 'matrixmul_1_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_1_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_1_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 105.475 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_1_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 186.879 ; gain = 94.379
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_1.
INFO: [HLS 200-112] Total elapsed time: 14.303 seconds; peak allocated memory: 105.475 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:20:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:40:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.475 seconds; current allocated memory: 104.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 104.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_1' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_output_C' to 'matrixmul_1_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_1_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_1_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 105.475 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_1_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 186.082 ; gain = 93.562
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_1.
INFO: [HLS 200-112] Total elapsed time: 37.725 seconds; peak allocated memory: 105.475 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:78:46) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:87:46) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:99:39) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:98:40) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:111:49) in function 'matrixmul_2'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:92:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:106:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.163 seconds; current allocated memory: 104.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 104.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_output_C' to 'matrixmul_2_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_2_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_2_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 106.168 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.24 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_2_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 186.004 ; gain = 96.445
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_2.
INFO: [HLS 200-112] Total elapsed time: 26.736 seconds; peak allocated memory: 106.168 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:78:45) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:87:45) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:99:38) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:98:39) in function 'matrixmul_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:111:48) in function 'matrixmul_2'.
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:92:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:106:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_2' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:104) and 'select' operation ('select_ln104_3', MatrixMul/matrix_mul.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.267 seconds; current allocated memory: 104.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 104.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_2/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_output_C' to 'matrixmul_2_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_2_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_2_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_2_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 106.086 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.40 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_2_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 186.352 ; gain = 96.133
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_2.
INFO: [HLS 200-112] Total elapsed time: 12.091 seconds; peak allocated memory: 106.086 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
WARNING: [HLS 200-40] MatrixMul/matrix_mul.cpp:64:2: error: unterminated conditional directive
#ifdef solution2
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
WARNING: [HLS 200-40] MatrixMul/matrix_mul.cpp:64:2: error: unterminated conditional directive
#ifdef solution2
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
WARNING: [HLS 200-40] MatrixMul/matrix_mul.cpp:64:2: error: unterminated conditional directive
#ifdef solution2
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:136) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:138) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:147:45) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:156:45) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (MatrixMul/matrix_mul.cpp:168:38) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:167:39) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:180:48) in function 'matrixmul_3'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:175:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0]' (MatrixMul/matrix_mul.cpp:152:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0]' (MatrixMul/matrix_mul.cpp:161:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_3' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:173) and 'select' operation ('select_ln173_3', MatrixMul/matrix_mul.cpp:173).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_3' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:173) and 'select' operation ('select_ln173_3', MatrixMul/matrix_mul.cpp:173).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_3' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:173) and 'select' operation ('select_ln173_3', MatrixMul/matrix_mul.cpp:173).
WARNING: [SCHED 204-68] The II Violation in module 'matrixmul_3' (Loop: loop1_loop2_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('res', MatrixMul/matrix_mul.cpp:173) and 'select' operation ('select_ln173_3', MatrixMul/matrix_mul.cpp:173).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.795 seconds; current allocated memory: 105.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 106.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_0' to 'matrixmul_3_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_1' to 'matrixmul_3_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_2' to 'matrixmul_3_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_3' to 'matrixmul_3_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_4' to 'matrixmul_3_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_5' to 'matrixmul_3_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_6' to 'matrixmul_3_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_7' to 'matrixmul_3_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_0' to 'matrixmul_3_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_1' to 'matrixmul_3_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_2' to 'matrixmul_3_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_3' to 'matrixmul_3_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_4' to 'matrixmul_3_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_5' to 'matrixmul_3_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_6' to 'matrixmul_3_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_7' to 'matrixmul_3_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_output_C' to 'matrixmul_3_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_3_fadd_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_3_fmul_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_mux_83_32_1_1' to 'matrixmul_3_mux_8udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_fadd_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_fmul_tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_mux_8udo': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 107.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.72 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_3_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_3_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 186.812 ; gain = 97.258
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_3.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_3.
INFO: [HLS 200-112] Total elapsed time: 12.962 seconds; peak allocated memory: 107.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:168) in function 'matrixmul_3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:171) in function 'matrixmul_3' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:136) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:138) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:147:45) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:156:45) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:167:39) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:181:48) in function 'matrixmul_3'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:176:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0]' (MatrixMul/matrix_mul.cpp:152:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0]' (MatrixMul/matrix_mul.cpp:161:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.98 seconds; current allocated memory: 105.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 106.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_0' to 'matrixmul_3_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_1' to 'matrixmul_3_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_2' to 'matrixmul_3_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_3' to 'matrixmul_3_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_4' to 'matrixmul_3_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_5' to 'matrixmul_3_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_6' to 'matrixmul_3_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_7' to 'matrixmul_3_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_0' to 'matrixmul_3_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_1' to 'matrixmul_3_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_2' to 'matrixmul_3_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_3' to 'matrixmul_3_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_4' to 'matrixmul_3_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_5' to 'matrixmul_3_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_6' to 'matrixmul_3_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_7' to 'matrixmul_3_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_output_C' to 'matrixmul_3_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_3_fadd_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_3_fmul_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_fadd_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_fmul_tde': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 108.776 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.63 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_3_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_3_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 185.699 ; gain = 96.336
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_3.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_3.
INFO: [HLS 200-112] Total elapsed time: 11.007 seconds; peak allocated memory: 108.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.438 ; gain = 93.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.438 ; gain = 93.871
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matrixmul_5' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.812 ; gain = 96.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.812 ; gain = 96.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 96.371
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 96.371
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.812 ; gain = 96.371
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.812 ; gain = 96.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.274 seconds; current allocated memory: 124.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 125.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 128.359 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 197.715 ; gain = 107.273
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 18.592 seconds; peak allocated memory: 128.359 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.465 ; gain = 96.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.465 ; gain = 96.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.465 ; gain = 96.914
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.465 ; gain = 96.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.465 ; gain = 96.914
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.465 ; gain = 96.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.362 seconds; current allocated memory: 124.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 125.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 1.184 seconds; current allocated memory: 128.344 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 198.000 ; gain = 108.449
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 23.811 seconds; peak allocated memory: 128.344 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.914 ; gain = 93.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.914 ; gain = 93.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.914 ; gain = 93.336
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.914 ; gain = 93.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.914 ; gain = 93.336
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 185.914 ; gain = 93.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.693 seconds; current allocated memory: 124.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 125.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 128.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 197.605 ; gain = 105.027
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 18.918 seconds; peak allocated memory: 128.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:240) in function 'matrixmul_4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:243) in function 'matrixmul_4' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:206) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:208) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:217:45) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:227:45) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:239:39) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:253:48) in function 'matrixmul_4'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:248:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0]' (MatrixMul/matrix_mul.cpp:223:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0]' (MatrixMul/matrix_mul.cpp:233:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.218 seconds; current allocated memory: 105.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 106.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_4' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_0' to 'matrixmul_4_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_1' to 'matrixmul_4_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_2' to 'matrixmul_4_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_3' to 'matrixmul_4_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_4' to 'matrixmul_4_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_5' to 'matrixmul_4_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_6' to 'matrixmul_4_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_7' to 'matrixmul_4_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_0' to 'matrixmul_4_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_1' to 'matrixmul_4_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_2' to 'matrixmul_4_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_3' to 'matrixmul_4_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_4' to 'matrixmul_4_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_5' to 'matrixmul_4_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_6' to 'matrixmul_4_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_7' to 'matrixmul_4_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_output_C' to 'matrixmul_4_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_sptohp_32ns_16_2_1' to 'matrixmul_4_sptohsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hptosp_16ns_32_2_1' to 'matrixmul_4_hptostde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hadd_16ns_16ns_16_5_full_dsp_1' to 'matrixmul_4_hadd_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hmul_16ns_16ns_16_4_max_dsp_1' to 'matrixmul_4_hmul_vdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hadd_udo': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hmul_vdy': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hptostde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_sptohsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_4'.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 109.094 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 126.86 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_4_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_4_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 185.996 ; gain = 108.539
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_4.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_4.
INFO: [HLS 200-112] Total elapsed time: 19.921 seconds; peak allocated memory: 109.094 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [HLS 200-472] Inferring partial write operation for 'input_A' (MatrixMul/matrix_mul.cpp:20:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B' (MatrixMul/matrix_mul.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:40:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.948 seconds; current allocated memory: 104.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 104.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_1' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_output_C' to 'matrixmul_1_outpubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_1_fadd_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_1_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_1_fmul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fadd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_1_fmul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 105.436 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_1_input_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 186.332 ; gain = 96.727
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_1.
INFO: [HLS 200-112] Total elapsed time: 14.252 seconds; peak allocated memory: 105.436 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.070 ; gain = 95.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.070 ; gain = 95.473
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matrixmul_5' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.172 ; gain = 95.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.172 ; gain = 95.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.172 ; gain = 95.703
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.172 ; gain = 95.703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.172 ; gain = 95.703
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 186.172 ; gain = 95.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.451 seconds; current allocated memory: 124.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 125.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 128.359 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 197.555 ; gain = 107.086
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 17.538 seconds; peak allocated memory: 128.359 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 187.078 ; gain = 97.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 187.078 ; gain = 97.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 187.078 ; gain = 97.504
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 187.078 ; gain = 97.504
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 187.078 ; gain = 97.504
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 187.078 ; gain = 97.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.119 seconds; current allocated memory: 124.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 125.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 128.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 198.090 ; gain = 108.516
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 17.165 seconds; peak allocated memory: 128.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.059 ; gain = 95.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.059 ; gain = 95.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.059 ; gain = 95.945
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.059 ; gain = 95.945
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 50.
WARNING: [XFORM 203-104] Completely partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) accessed through non-constant indices on dimension 2 (MatrixMul/matrix_mul.cpp:295:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) accessed through non-constant indices on dimension 1 (MatrixMul/matrix_mul.cpp:305:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:47) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:47) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:49) to (MatrixMul/matrix_mul.cpp:326:42) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 186.680 ; gain = 96.566
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:46) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:46) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:40) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:49) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 188.305 ; gain = 98.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrixmul_5' consists of the following:
	'mul' operation of DSP[1211] ('mul_ln935', MatrixMul/matrix_mul.cpp:329) [1203]  (3.36 ns)
	'add' operation of DSP[1211] ('add_ln935', MatrixMul/matrix_mul.cpp:329) [1211]  (3.02 ns)
	'getelementptr' operation ('output_C_V_addr', MatrixMul/matrix_mul.cpp:329) [1213]  (0 ns)
	'load' operation ('tmp.V', MatrixMul/matrix_mul.cpp:329) on array 'output_C.V', MatrixMul/matrix_mul.cpp:282 [1214]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.572 seconds; current allocated memory: 136.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.518 seconds; current allocated memory: 150.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_8_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_9_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_10_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_11_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_12_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_13_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_14_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_15_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_16_V' to 'matrixmul_5_inputrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_17_V' to 'matrixmul_5_inputsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_18_V' to 'matrixmul_5_inputtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_19_V' to 'matrixmul_5_inputudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_20_V' to 'matrixmul_5_inputvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_21_V' to 'matrixmul_5_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_22_V' to 'matrixmul_5_inputxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_23_V' to 'matrixmul_5_inputyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_24_V' to 'matrixmul_5_inputzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_25_V' to 'matrixmul_5_inputAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_26_V' to 'matrixmul_5_inputBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_27_V' to 'matrixmul_5_inputCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_28_V' to 'matrixmul_5_inputDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_29_V' to 'matrixmul_5_inputEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_30_V' to 'matrixmul_5_inputFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_31_V' to 'matrixmul_5_inputGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_32_V' to 'matrixmul_5_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_33_V' to 'matrixmul_5_inputIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_34_V' to 'matrixmul_5_inputJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_35_V' to 'matrixmul_5_inputKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_36_V' to 'matrixmul_5_inputLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_37_V' to 'matrixmul_5_inputMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_38_V' to 'matrixmul_5_inputNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_39_V' to 'matrixmul_5_inputOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_40_V' to 'matrixmul_5_inputPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_41_V' to 'matrixmul_5_inputQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_42_V' to 'matrixmul_5_inputRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_43_V' to 'matrixmul_5_inputShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_44_V' to 'matrixmul_5_inputThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_45_V' to 'matrixmul_5_inputUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_46_V' to 'matrixmul_5_inputVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_47_V' to 'matrixmul_5_inputWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_48_V' to 'matrixmul_5_inputXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_49_V' to 'matrixmul_5_inputYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_input0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_input1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_input2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_input3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_input4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_input5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_input6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_8_V' to 'matrixmul_5_input7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_9_V' to 'matrixmul_5_input8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_10_V' to 'matrixmul_5_input9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_11_V' to 'matrixmul_5_inputbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_12_V' to 'matrixmul_5_inputbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_13_V' to 'matrixmul_5_inputbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_14_V' to 'matrixmul_5_inputbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_15_V' to 'matrixmul_5_inputbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_16_V' to 'matrixmul_5_inputbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_17_V' to 'matrixmul_5_inputbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_18_V' to 'matrixmul_5_inputbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_19_V' to 'matrixmul_5_inputbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_20_V' to 'matrixmul_5_inputbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_21_V' to 'matrixmul_5_inputbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_22_V' to 'matrixmul_5_inputbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_23_V' to 'matrixmul_5_inputbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_24_V' to 'matrixmul_5_inputbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_25_V' to 'matrixmul_5_inputbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_26_V' to 'matrixmul_5_inputbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_27_V' to 'matrixmul_5_inputbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_28_V' to 'matrixmul_5_inputbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_29_V' to 'matrixmul_5_inputbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_30_V' to 'matrixmul_5_inputbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_31_V' to 'matrixmul_5_inputbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_32_V' to 'matrixmul_5_inputbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_33_V' to 'matrixmul_5_inputbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_34_V' to 'matrixmul_5_inputbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_35_V' to 'matrixmul_5_inputbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_36_V' to 'matrixmul_5_inputbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_37_V' to 'matrixmul_5_inputbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_38_V' to 'matrixmul_5_inputbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_39_V' to 'matrixmul_5_inputbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_40_V' to 'matrixmul_5_inputbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_41_V' to 'matrixmul_5_inputbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_42_V' to 'matrixmul_5_inputbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_43_V' to 'matrixmul_5_inputbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_44_V' to 'matrixmul_5_inputbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_45_V' to 'matrixmul_5_inputbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_46_V' to 'matrixmul_5_inputbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_47_V' to 'matrixmul_5_inputbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_48_V' to 'matrixmul_5_inputbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_49_V' to 'matrixmul_5_inputbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpubNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_mac_muladd_6ns_7ns_6ns_12_1_1' to 'matrixmul_5_mac_mbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_mac_muladd_7ns_6ns_6ns_12_1_1' to 'matrixmul_5_mac_mbQq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextbOq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_mac_mbPq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_mac_mbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 4.791 seconds; current allocated memory: 157.922 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpubNq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 244.508 ; gain = 154.395
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 35.609 seconds; peak allocated memory: 157.922 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.367 ; gain = 108.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.367 ; gain = 108.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 186.367 ; gain = 108.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.367 ; gain = 108.906
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:240) in function 'matrixmul_4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:243) in function 'matrixmul_4' completely with a factor of 50.
WARNING: [XFORM 203-104] Completely partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:206) accessed through non-constant indices on dimension 2 (MatrixMul/matrix_mul.cpp:223:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:206) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:208) accessed through non-constant indices on dimension 1 (MatrixMul/matrix_mul.cpp:233:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:208) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 186.367 ; gain = 108.906
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:217:46) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:227:46) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:239:40) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:253:49) in function 'matrixmul_4'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:248:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0]' (MatrixMul/matrix_mul.cpp:223:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0]' (MatrixMul/matrix_mul.cpp:233:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 186.367 ; gain = 108.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 257.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrixmul_4' consists of the following:
	'mul' operation of DSP[925] ('mul_ln257', MatrixMul/matrix_mul.cpp:257) [917]  (3.36 ns)
	'add' operation of DSP[925] ('add_ln257', MatrixMul/matrix_mul.cpp:257) [925]  (3.02 ns)
	'getelementptr' operation ('output_C_addr', MatrixMul/matrix_mul.cpp:257) [927]  (0 ns)
	'load' operation ('output_C_load', MatrixMul/matrix_mul.cpp:257) on array 'output_C', MatrixMul/matrix_mul.cpp:210 [928]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.878 seconds; current allocated memory: 115.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 123.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_4' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_0' to 'matrixmul_4_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_1' to 'matrixmul_4_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_2' to 'matrixmul_4_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_3' to 'matrixmul_4_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_4' to 'matrixmul_4_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_5' to 'matrixmul_4_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_6' to 'matrixmul_4_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_7' to 'matrixmul_4_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_8' to 'matrixmul_4_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_9' to 'matrixmul_4_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_10' to 'matrixmul_4_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_11' to 'matrixmul_4_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_12' to 'matrixmul_4_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_13' to 'matrixmul_4_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_14' to 'matrixmul_4_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_15' to 'matrixmul_4_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_16' to 'matrixmul_4_inputrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_17' to 'matrixmul_4_inputsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_18' to 'matrixmul_4_inputtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_19' to 'matrixmul_4_inputudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_20' to 'matrixmul_4_inputvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_21' to 'matrixmul_4_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_22' to 'matrixmul_4_inputxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_23' to 'matrixmul_4_inputyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_24' to 'matrixmul_4_inputzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_25' to 'matrixmul_4_inputAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_26' to 'matrixmul_4_inputBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_27' to 'matrixmul_4_inputCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_28' to 'matrixmul_4_inputDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_29' to 'matrixmul_4_inputEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_30' to 'matrixmul_4_inputFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_31' to 'matrixmul_4_inputGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_32' to 'matrixmul_4_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_33' to 'matrixmul_4_inputIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_34' to 'matrixmul_4_inputJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_35' to 'matrixmul_4_inputKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_36' to 'matrixmul_4_inputLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_37' to 'matrixmul_4_inputMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_38' to 'matrixmul_4_inputNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_39' to 'matrixmul_4_inputOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_40' to 'matrixmul_4_inputPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_41' to 'matrixmul_4_inputQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_42' to 'matrixmul_4_inputRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_43' to 'matrixmul_4_inputShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_44' to 'matrixmul_4_inputThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_45' to 'matrixmul_4_inputUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_46' to 'matrixmul_4_inputVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_47' to 'matrixmul_4_inputWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_48' to 'matrixmul_4_inputXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_49' to 'matrixmul_4_inputYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_0' to 'matrixmul_4_inputZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_1' to 'matrixmul_4_input0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_2' to 'matrixmul_4_input1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_3' to 'matrixmul_4_input2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_4' to 'matrixmul_4_input3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_5' to 'matrixmul_4_input4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_6' to 'matrixmul_4_input5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_7' to 'matrixmul_4_input6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_8' to 'matrixmul_4_input7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_9' to 'matrixmul_4_input8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_10' to 'matrixmul_4_input9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_11' to 'matrixmul_4_inputbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_12' to 'matrixmul_4_inputbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_13' to 'matrixmul_4_inputbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_14' to 'matrixmul_4_inputbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_15' to 'matrixmul_4_inputbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_16' to 'matrixmul_4_inputbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_17' to 'matrixmul_4_inputbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_18' to 'matrixmul_4_inputbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_19' to 'matrixmul_4_inputbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_20' to 'matrixmul_4_inputbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_21' to 'matrixmul_4_inputbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_22' to 'matrixmul_4_inputbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_23' to 'matrixmul_4_inputbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_24' to 'matrixmul_4_inputbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_25' to 'matrixmul_4_inputbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_26' to 'matrixmul_4_inputbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_27' to 'matrixmul_4_inputbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_28' to 'matrixmul_4_inputbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_29' to 'matrixmul_4_inputbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_30' to 'matrixmul_4_inputbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_31' to 'matrixmul_4_inputbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_32' to 'matrixmul_4_inputbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_33' to 'matrixmul_4_inputbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_34' to 'matrixmul_4_inputbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_35' to 'matrixmul_4_inputbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_36' to 'matrixmul_4_inputbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_37' to 'matrixmul_4_inputbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_38' to 'matrixmul_4_inputbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_39' to 'matrixmul_4_inputbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_40' to 'matrixmul_4_inputbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_41' to 'matrixmul_4_inputbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_42' to 'matrixmul_4_inputbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_43' to 'matrixmul_4_inputbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_44' to 'matrixmul_4_inputbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_45' to 'matrixmul_4_inputbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_46' to 'matrixmul_4_inputbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_47' to 'matrixmul_4_inputbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_48' to 'matrixmul_4_inputbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_49' to 'matrixmul_4_inputbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_output_C' to 'matrixmul_4_outpubNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_sptohp_32ns_16_2_1' to 'matrixmul_4_sptohbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hptosp_16ns_32_2_1' to 'matrixmul_4_hptosbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hadd_16ns_16ns_16_5_full_dsp_1' to 'matrixmul_4_hadd_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hmul_16ns_16ns_16_4_max_dsp_1' to 'matrixmul_4_hmul_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_mac_muladd_6ns_7ns_6ns_12_1_1' to 'matrixmul_4_mac_mbSr' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_4' is 34406 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hadd_bQq': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hmul_bRq': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hptosbPq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_mac_mbSr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_sptohbOq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_4'.
INFO: [HLS 200-111]  Elapsed time: 4.086 seconds; current allocated memory: 135.338 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_4_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_4_outpubNq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 220.574 ; gain = 143.113
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_4.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_4.
INFO: [HLS 200-112] Total elapsed time: 24.918 seconds; peak allocated memory: 135.338 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:240) in function 'matrixmul_4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:243) in function 'matrixmul_4' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:206) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:208) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:217:45) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:227:45) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:239:39) in function 'matrixmul_4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:253:48) in function 'matrixmul_4'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:248:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0]' (MatrixMul/matrix_mul.cpp:223:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0]' (MatrixMul/matrix_mul.cpp:233:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.901 seconds; current allocated memory: 105.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 106.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_4/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_4' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_0' to 'matrixmul_4_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_1' to 'matrixmul_4_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_2' to 'matrixmul_4_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_3' to 'matrixmul_4_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_4' to 'matrixmul_4_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_5' to 'matrixmul_4_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_6' to 'matrixmul_4_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_A_7' to 'matrixmul_4_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_0' to 'matrixmul_4_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_1' to 'matrixmul_4_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_2' to 'matrixmul_4_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_3' to 'matrixmul_4_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_4' to 'matrixmul_4_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_5' to 'matrixmul_4_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_6' to 'matrixmul_4_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_input_B_7' to 'matrixmul_4_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_output_C' to 'matrixmul_4_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_sptohp_32ns_16_2_1' to 'matrixmul_4_sptohsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hptosp_16ns_32_2_1' to 'matrixmul_4_hptostde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hadd_16ns_16ns_16_5_full_dsp_1' to 'matrixmul_4_hadd_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_4_hmul_16ns_16ns_16_4_max_dsp_1' to 'matrixmul_4_hmul_vdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hadd_udo': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hmul_vdy': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_hptostde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_4_sptohsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_4'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 109.079 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 126.86 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_4_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_4_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 186.230 ; gain = 96.664
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_4.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_4.
INFO: [HLS 200-112] Total elapsed time: 12.372 seconds; peak allocated memory: 109.079 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.359 ; gain = 96.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.359 ; gain = 96.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.359 ; gain = 96.746
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.359 ; gain = 96.746
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 186.359 ; gain = 96.746
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 186.359 ; gain = 96.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.419 seconds; current allocated memory: 124.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 125.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 128.360 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 197.613 ; gain = 108.000
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 20.568 seconds; peak allocated memory: 128.360 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 187.059 ; gain = 96.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 187.059 ; gain = 96.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 187.059 ; gain = 96.750
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 187.059 ; gain = 96.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 187.059 ; gain = 96.750
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 187.059 ; gain = 96.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.041 seconds; current allocated memory: 124.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 125.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 128.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 197.672 ; gain = 107.363
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 14.717 seconds; peak allocated memory: 128.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.246 ; gain = 96.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.246 ; gain = 96.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.246 ; gain = 96.832
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.246 ; gain = 96.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.246 ; gain = 96.832
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.246 ; gain = 96.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.417 seconds; current allocated memory: 124.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 125.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 128.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 197.648 ; gain = 108.234
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 13.763 seconds; peak allocated memory: 128.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.672
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.672
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.109 ; gain = 96.672
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.109 ; gain = 96.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.659 seconds; current allocated memory: 124.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 126.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 129.121 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 198.156 ; gain = 108.719
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 12.959 seconds; peak allocated memory: 129.121 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.363 ; gain = 96.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.363 ; gain = 96.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.363 ; gain = 96.668
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.363 ; gain = 96.668
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.363 ; gain = 96.668
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.363 ; gain = 96.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.276 seconds; current allocated memory: 124.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 126.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 129.085 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 198.629 ; gain = 108.934
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 12.537 seconds; peak allocated memory: 129.085 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.875 ; gain = 96.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.875 ; gain = 96.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.875 ; gain = 96.562
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.875 ; gain = 96.562
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.875 ; gain = 96.562
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.875 ; gain = 96.562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.954 seconds; current allocated memory: 124.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 125.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 128.331 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 197.605 ; gain = 108.293
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 13.426 seconds; peak allocated memory: 128.331 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.578 ; gain = 96.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.578 ; gain = 96.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.578 ; gain = 96.020
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.578 ; gain = 96.020
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.578 ; gain = 96.020
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.578 ; gain = 96.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.884 seconds; current allocated memory: 124.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 125.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 128.331 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 197.641 ; gain = 107.082
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 13.1 seconds; peak allocated memory: 128.331 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.660 ; gain = 96.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.660 ; gain = 96.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.660 ; gain = 96.793
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.660 ; gain = 96.793
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.660 ; gain = 96.793
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.660 ; gain = 96.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.974 seconds; current allocated memory: 124.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 125.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 128.329 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 197.895 ; gain = 108.027
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 13.555 seconds; peak allocated memory: 128.329 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.809 ; gain = 97.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.809 ; gain = 97.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.809 ; gain = 97.113
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.809 ; gain = 97.113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.809 ; gain = 97.113
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.809 ; gain = 97.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.928 seconds; current allocated memory: 124.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 125.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 128.330 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 197.930 ; gain = 108.234
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 13.374 seconds; peak allocated memory: 128.330 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.043 ; gain = 93.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.043 ; gain = 93.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.043 ; gain = 93.449
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.043 ; gain = 93.449
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.043 ; gain = 93.449
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.043 ; gain = 93.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.382 seconds; current allocated memory: 124.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 126.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 129.085 MB.
WARNING: [HLS 200-40] Errors in preparing webtalk data (ignored): couldn't read file "C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/.autopilot/db/matrixmul_5.rtl_wrap.cfg.tcl": permission denied.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 199.141 ; gain = 106.547
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 12.932 seconds; peak allocated memory: 129.085 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:168) in function 'matrixmul_3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:171) in function 'matrixmul_3' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatrixMul/matrix_mul.cpp:136) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatrixMul/matrix_mul.cpp:138) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:147:45) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:156:45) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:167:39) in function 'matrixmul_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:181:48) in function 'matrixmul_3'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C' (MatrixMul/matrix_mul.cpp:176:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0]' (MatrixMul/matrix_mul.cpp:152:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0]' (MatrixMul/matrix_mul.cpp:161:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.745 seconds; current allocated memory: 105.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 106.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_3/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_0' to 'matrixmul_3_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_1' to 'matrixmul_3_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_2' to 'matrixmul_3_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_3' to 'matrixmul_3_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_4' to 'matrixmul_3_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_5' to 'matrixmul_3_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_6' to 'matrixmul_3_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_A_7' to 'matrixmul_3_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_0' to 'matrixmul_3_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_1' to 'matrixmul_3_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_2' to 'matrixmul_3_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_3' to 'matrixmul_3_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_4' to 'matrixmul_3_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_5' to 'matrixmul_3_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_6' to 'matrixmul_3_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_input_B_7' to 'matrixmul_3_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_output_C' to 'matrixmul_3_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_fadd_32ns_32ns_32_5_full_dsp_1' to 'matrixmul_3_fadd_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_3_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrixmul_3_fmul_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_fadd_sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_3_fmul_tde': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_3'.
INFO: [HLS 200-111]  Elapsed time: 1.252 seconds; current allocated memory: 108.807 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.63 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_3_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_3_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 186.230 ; gain = 96.746
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_3.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_3.
INFO: [HLS 200-112] Total elapsed time: 18.038 seconds; peak allocated memory: 108.807 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.684 ; gain = 96.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.684 ; gain = 96.941
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matrixmul_3' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatrixMul/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.406 ; gain = 97.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.406 ; gain = 97.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.406 ; gain = 97.062
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.406 ; gain = 97.062
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop2' (MatrixMul/matrix_mul.cpp:312) in function 'matrixmul_5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop3' (MatrixMul/matrix_mul.cpp:315) in function 'matrixmul_5' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'input_A.V' (MatrixMul/matrix_mul.cpp:278) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.V' (MatrixMul/matrix_mul.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:290:46) to (MatrixMul/matrix_mul.cpp:295:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:300:46) to (MatrixMul/matrix_mul.cpp:305:4) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatrixMul/matrix_mul.cpp:326:48) to (MatrixMul/matrix_mul.cpp:326:41) in function 'matrixmul_5'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.406 ; gain = 97.062
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatrixMul/matrix_mul.cpp:289:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatrixMul/matrix_mul.cpp:299:45) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatrixMul/matrix_mul.cpp:311:39) in function 'matrixmul_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatrixMul/matrix_mul.cpp:325:48) in function 'matrixmul_5'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_C.V' (MatrixMul/matrix_mul.cpp:320:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_A[0].V' (MatrixMul/matrix_mul.cpp:295:4)
INFO: [HLS 200-472] Inferring partial write operation for 'input_B[0].V' (MatrixMul/matrix_mul.cpp:305:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.406 ; gain = 97.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.055 seconds; current allocated memory: 124.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 126.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul_5/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul_5' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_0_V' to 'matrixmul_5_inputbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_1_V' to 'matrixmul_5_inputcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_2_V' to 'matrixmul_5_inputdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_3_V' to 'matrixmul_5_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_4_V' to 'matrixmul_5_inputfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_5_V' to 'matrixmul_5_inputg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_6_V' to 'matrixmul_5_inputhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_A_7_V' to 'matrixmul_5_inputibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_0_V' to 'matrixmul_5_inputjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_1_V' to 'matrixmul_5_inputkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_2_V' to 'matrixmul_5_inputlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_3_V' to 'matrixmul_5_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_4_V' to 'matrixmul_5_inputncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_5_V' to 'matrixmul_5_inputocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_6_V' to 'matrixmul_5_inputpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_input_B_7_V' to 'matrixmul_5_inputqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_output_C_V' to 'matrixmul_5_outpurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_5_fpext_32ns_64_2_1' to 'matrixmul_5_fpextsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_5_fpextsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_5'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 129.116 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_inputbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrixmul_5_outpurcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 198.473 ; gain = 109.129
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul_5.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul_5.
INFO: [HLS 200-112] Total elapsed time: 12.696 seconds; peak allocated memory: 129.116 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
