#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14ae04080 .scope module, "psum_manager" "psum_manager" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "new_stage";
    .port_info 3 /INPUT 8 "seq1_length";
    .port_info 4 /INPUT 6 "seq2_length";
    .port_info 5 /INPUT 6 "operation_id";
    .port_info 6 /OUTPUT 1 "operation_done";
    .port_info 7 /OUTPUT 3 "write_bank_index";
    .port_info 8 /OUTPUT 8 "write_address";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /OUTPUT 8 "read_address";
    .port_info 11 /OUTPUT 3 "read_bank_index";
    .port_info 12 /OUTPUT 1 "read_bank_valid";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "stall";
P_0x14ae041f0 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x14ae04230 .param/l "BANK_INDEX_WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
P_0x14ae04270 .param/l "BIG_BANK_COUNT" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x14ae042b0 .param/l "GPR_WIDTH" 0 2 8, +C4<00000000000000000000000000000110>;
P_0x14ae042f0 .param/l "IDLE" 1 2 35, C4<000>;
P_0x14ae04330 .param/l "OPERATION1" 1 2 37, C4<010>;
P_0x14ae04370 .param/l "OPERATION2" 1 2 38, C4<011>;
P_0x14ae043b0 .param/l "OP_DONE" 1 2 40, C4<101>;
P_0x14ae043f0 .param/l "REDUCTION_CHECK" 1 2 39, C4<100>;
P_0x14ae04430 .param/l "SETUP" 1 2 36, C4<001>;
P_0x14ae04470 .param/l "SMALL_BANK_COUNT" 0 2 2, +C4<00000000000000000000000000000011>;
P_0x14ae044b0 .param/l "SMALL_THRESHOLD" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x14ae044f0 .param/l "TOTAL_BANK_COUNT" 0 2 4, +C4<000000000000000000000000000000110>;
L_0x60000353c070 .functor BUFZ 1, v0x600002c3cf30_0, C4<0>, C4<0>, C4<0>;
L_0x60000353c0e0 .functor BUFZ 8, v0x600002c3d8c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000353c150 .functor BUFZ 3, v0x600002c3d9e0_0, C4<000>, C4<000>, C4<000>;
L_0x60000353c1c0 .functor BUFZ 3, v0x600002c3d200_0, C4<000>, C4<000>, C4<000>;
L_0x60000353c230 .functor BUFZ 1, v0x600002c3d320_0, C4<0>, C4<0>, C4<0>;
L_0x60000353c2a0 .functor BUFZ 8, v0x600002c3d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002c3c000_0 .net *"_ivl_0", 31 0, L_0x600002f3c000;  1 drivers
L_0x1500500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c3c090_0 .net/2s *"_ivl_10", 1 0, L_0x1500500e8;  1 drivers
v0x600002c3c120_0 .net *"_ivl_12", 1 0, L_0x600002f3c140;  1 drivers
L_0x150050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3c1b0_0 .net *"_ivl_3", 23 0, L_0x150050010;  1 drivers
L_0x150050058 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x600002c3c240_0 .net/2u *"_ivl_4", 31 0, L_0x150050058;  1 drivers
v0x600002c3c2d0_0 .net *"_ivl_6", 0 0, L_0x600002f3c0a0;  1 drivers
L_0x1500500a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600002c3c360_0 .net/2s *"_ivl_8", 1 0, L_0x1500500a0;  1 drivers
v0x600002c3c3f0_0 .var "bank_available", 0 0;
v0x600002c3c480 .array "bank_op_id", 5 0, 5 0;
v0x600002c3c510_0 .var "bank_valid", 5 0;
o0x1500181c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c3c5a0_0 .net "busy", 0 0, o0x1500181c0;  0 drivers
v0x600002c3c630_0 .var "busy_q", 0 0;
o0x150018220 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c3c6c0_0 .net "clk", 0 0, o0x150018220;  0 drivers
v0x600002c3c750_0 .var "counter1_load", 0 0;
v0x600002c3c7e0_0 .var "counter1_load_q", 0 0;
v0x600002c3c870_0 .var "counter2_dec", 0 0;
v0x600002c3c900_0 .var "counter2_load", 0 0;
v0x600002c3c990_0 .var "counter2_load_q", 0 0;
v0x600002c3ca20_0 .var "counter_seq1", 7 0;
v0x600002c3cab0_0 .var "counter_seq2", 5 0;
v0x600002c3cb40_0 .var "curr_op_id", 5 0;
v0x600002c3cbd0_0 .var "free_bank_index", 2 0;
v0x600002c3cc60_0 .var/i "i", 31 0;
v0x600002c3ccf0_0 .var "idx", 2 0;
v0x600002c3cd80_0 .net "need_small_bank", 0 0, L_0x600002f3c1e0;  1 drivers
o0x150018490 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c3ce10_0 .net "new_stage", 0 0, o0x150018490;  0 drivers
v0x600002c3cea0_0 .net "operation_done", 0 0, L_0x60000353c070;  1 drivers
v0x600002c3cf30_0 .var "operation_done_q", 0 0;
o0x150018520 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600002c3cfc0_0 .net "operation_id", 5 0, o0x150018520;  0 drivers
v0x600002c3d050_0 .net "read_address", 7 0, L_0x60000353c2a0;  1 drivers
v0x600002c3d0e0_0 .var "read_address_q", 7 0;
v0x600002c3d170_0 .net "read_bank_index", 2 0, L_0x60000353c1c0;  1 drivers
v0x600002c3d200_0 .var "read_bank_index_q", 2 0;
v0x600002c3d290_0 .net "read_bank_valid", 0 0, L_0x60000353c230;  1 drivers
v0x600002c3d320_0 .var "read_bank_valid_q", 0 0;
o0x150018670 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c3d3b0_0 .net "reset", 0 0, o0x150018670;  0 drivers
o0x1500186a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002c3d440_0 .net "seq1_length", 7 0, o0x1500186a0;  0 drivers
v0x600002c3d4d0_0 .var "seq1_length_q", 7 0;
o0x150018700 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600002c3d560_0 .net "seq2_length", 5 0, o0x150018700;  0 drivers
v0x600002c3d5f0_0 .var "seq2_length_q", 5 0;
o0x150018760 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c3d680_0 .net "stall", 0 0, o0x150018760;  0 drivers
v0x600002c3d710_0 .var "stall_q", 0 0;
v0x600002c3d7a0_0 .var "state", 2 0;
v0x600002c3d830_0 .net "write_address", 7 0, L_0x60000353c0e0;  1 drivers
v0x600002c3d8c0_0 .var "write_address_q", 7 0;
v0x600002c3d950_0 .net "write_bank_index", 2 0, L_0x60000353c150;  1 drivers
v0x600002c3d9e0_0 .var "write_bank_index_q", 2 0;
o0x1500188b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c3da70_0 .net "write_enable", 0 0, o0x1500188b0;  0 drivers
E_0x600000b3c500 .event posedge, v0x600002c3d3b0_0, v0x600002c3c6c0_0;
E_0x600000b3c540 .event anyedge, v0x600002c3cd80_0, v0x600002c3ccf0_0, v0x600002c3c510_0, v0x600002c3c3f0_0;
L_0x600002f3c000 .concat [ 8 24 0 0], v0x600002c3d4d0_0, L_0x150050010;
L_0x600002f3c0a0 .cmp/gt 32, L_0x150050058, L_0x600002f3c000;
L_0x600002f3c140 .functor MUXZ 2, L_0x1500500e8, L_0x1500500a0, L_0x600002f3c0a0, C4<>;
L_0x600002f3c1e0 .part L_0x600002f3c140, 0, 1;
    .scope S_0x14ae04080;
T_0 ;
    %wait E_0x600000b3c540;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002c3cbd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002c3ccf0_0, 0, 3;
    %load/vec4 v0x600002c3cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600002c3cc60_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x600002c3cc60_0;
    %pad/s 3;
    %store/vec4 v0x600002c3ccf0_0, 0, 3;
    %load/vec4 v0x600002c3c510_0;
    %load/vec4 v0x600002c3ccf0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x600002c3c3f0_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x600002c3ccf0_0;
    %store/vec4 v0x600002c3cbd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3c3f0_0, 0, 1;
T_0.4 ;
    %load/vec4 v0x600002c3cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
T_0.7 ;
    %load/vec4 v0x600002c3cc60_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_0.8, 5;
    %load/vec4 v0x600002c3cc60_0;
    %pad/s 3;
    %store/vec4 v0x600002c3ccf0_0, 0, 3;
    %load/vec4 v0x600002c3c510_0;
    %load/vec4 v0x600002c3ccf0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v0x600002c3c3f0_0;
    %nor/r;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x600002c3ccf0_0;
    %store/vec4 v0x600002c3cbd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3c3f0_0, 0, 1;
T_0.9 ;
    %load/vec4 v0x600002c3cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
    %jmp T_0.7;
T_0.8 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14ae04080;
T_1 ;
    %wait E_0x600000b3c500;
    %load/vec4 v0x600002c3d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600002c3ca20_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x600002c3cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600002c3c750_0;
    %assign/vec4 v0x600002c3c7e0_0, 0;
    %load/vec4 v0x600002c3c900_0;
    %assign/vec4 v0x600002c3c990_0, 0;
    %load/vec4 v0x600002c3c750_0;
    %load/vec4 v0x600002c3c7e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x600002c3d4d0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x600002c3ca20_0;
    %load/vec4 v0x600002c3da70_0;
    %pad/u 8;
    %sub;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x600002c3ca20_0, 0;
    %load/vec4 v0x600002c3c900_0;
    %load/vec4 v0x600002c3c990_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x600002c3d5f0_0;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x600002c3cab0_0;
    %load/vec4 v0x600002c3c870_0;
    %pad/u 6;
    %sub;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x600002c3cab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14ae04080;
T_2 ;
    %wait E_0x600000b3c500;
    %load/vec4 v0x600002c3d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x600002c3cc60_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x600002c3cc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3c480, 0, 4;
    %load/vec4 v0x600002c3cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002c3c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002c3d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x600002c3cc60_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x600002c3cc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3c480, 0, 4;
    %load/vec4 v0x600002c3cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c3cc60_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002c3c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c870_0, 0;
    %load/vec4 v0x600002c3ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
T_2.13 ;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c630_0, 0;
    %load/vec4 v0x600002c3d440_0;
    %assign/vec4 v0x600002c3d4d0_0, 0;
    %load/vec4 v0x600002c3d560_0;
    %assign/vec4 v0x600002c3d5f0_0, 0;
    %load/vec4 v0x600002c3cfc0_0;
    %assign/vec4 v0x600002c3cb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600002c3cbd0_0;
    %assign/vec4/off/d v0x600002c3c510_0, 4, 5;
    %load/vec4 v0x600002c3cfc0_0;
    %load/vec4 v0x600002c3cbd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3c480, 0, 4;
    %load/vec4 v0x600002c3cbd0_0;
    %assign/vec4 v0x600002c3d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d8c0_0, 0;
    %load/vec4 v0x600002c3ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
T_2.15 ;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c900_0, 0;
    %load/vec4 v0x600002c3d8c0_0;
    %load/vec4 v0x600002c3da70_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0x600002c3d8c0_0, 0;
    %load/vec4 v0x600002c3ca20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
T_2.17 ;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d320_0, 0;
    %load/vec4 v0x600002c3cab0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d8c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600002c3cbd0_0;
    %assign/vec4/off/d v0x600002c3c510_0, 4, 5;
    %load/vec4 v0x600002c3cfc0_0;
    %load/vec4 v0x600002c3cbd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3c480, 0, 4;
    %load/vec4 v0x600002c3cbd0_0;
    %assign/vec4 v0x600002c3d9e0_0, 0;
    %load/vec4 v0x600002c3d950_0;
    %assign/vec4 v0x600002c3d200_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3cf30_0, 0;
T_2.19 ;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d320_0, 0;
    %load/vec4 v0x600002c3d8c0_0;
    %load/vec4 v0x600002c3da70_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0x600002c3d8c0_0, 0;
    %load/vec4 v0x600002c3d0e0_0;
    %load/vec4 v0x600002c3da70_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0x600002c3d0e0_0, 0;
    %load/vec4 v0x600002c3ca20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600002c3d200_0;
    %assign/vec4/off/d v0x600002c3c510_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c3d7a0_0, 0;
T_2.21 ;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/konwer/Desktop/vvip_research/verilog/psum_m.sv";
