Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar  5 18:15:54 2024
| Host         : Millenium-Falcon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file priority_encoder_timing_summary_routed.rpt -pb priority_encoder_timing_summary_routed.pb -rpx priority_encoder_timing_summary_routed.rpx -warn_on_violation
| Design       : priority_encoder
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i[2]
                            (input port)
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 5.394ns (42.503%)  route 7.297ns (57.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i[2] (IN)
                         net (fo=0)                   0.000     0.000    i[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  i_IBUF[2]_inst/O
                         net (fo=3, routed)           1.554     3.069    i_IBUF[2]
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.152     3.221 r  o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.743     8.964    o_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.727    12.692 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.692    o[0]
    H5                                                                r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[3]
                            (input port)
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.125ns  (logic 5.171ns (42.646%)  route 6.954ns (57.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i[3] (IN)
                         net (fo=0)                   0.000     0.000    i[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  i_IBUF[3]_inst/O
                         net (fo=3, routed)           1.075     2.614    i_IBUF[3]
    SLICE_X0Y122         LUT2 (Prop_lut2_I0_O)        0.124     2.738 r  o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.880     8.618    o_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.125 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.125    o[1]
    J5                                                                r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[2]
                            (input port)
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 5.185ns (47.297%)  route 5.777ns (52.703%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  i[2] (IN)
                         net (fo=0)                   0.000     0.000    i[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  i_IBUF[2]_inst/O
                         net (fo=3, routed)           1.554     3.069    i_IBUF[2]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.223     7.416    o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.962 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.962    o[2]
    T9                                                                r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i[3]
                            (input port)
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.234ns  (logic 1.599ns (49.427%)  route 1.636ns (50.573%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i[3] (IN)
                         net (fo=0)                   0.000     0.000    i[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  i_IBUF[3]_inst/O
                         net (fo=3, routed)           0.347     0.654    i_IBUF[3]
    SLICE_X0Y122         LUT3 (Prop_lut3_I2_O)        0.045     0.699 r  o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.288     1.988    o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.234 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.234    o[2]
    T9                                                                r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[2]
                            (input port)
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.161ns  (logic 1.536ns (36.913%)  route 2.625ns (63.087%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i[2] (IN)
                         net (fo=0)                   0.000     0.000    i[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  i_IBUF[2]_inst/O
                         net (fo=3, routed)           0.353     0.635    i_IBUF[2]
    SLICE_X0Y122         LUT2 (Prop_lut2_I1_O)        0.045     0.680 r  o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.272     2.952    o_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     4.161 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.161    o[1]
    J5                                                                r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[3]
                            (input port)
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.211ns  (logic 1.643ns (39.025%)  route 2.568ns (60.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i[3] (IN)
                         net (fo=0)                   0.000     0.000    i[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  i_IBUF[3]_inst/O
                         net (fo=3, routed)           0.347     0.654    i_IBUF[3]
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.048     0.702 r  o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.220     2.922    o_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.288     4.211 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.211    o[0]
    H5                                                                r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------





