{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705821080939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705821080940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 02:11:20 2024 " "Processing started: Sun Jan 21 02:11:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705821080940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1705821080940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1705821080940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1705821083582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1705821083582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COMPUTE compute basic_func.sv(15) " "Verilog HDL Declaration information at basic_func.sv(15): object \"COMPUTE\" differs only in case from object \"compute\" in the same scope" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_func.sv 6 6 " "Found 6 design units, including 6 entities, in source file basic_func.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088198 ""} { "Info" "ISGN_ENTITY_NAME" "2 MatMem " "Found entity 2: MatMem" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088198 ""} { "Info" "ISGN_ENTITY_NAME" "3 MatMem_test " "Found entity 3: MatMem_test" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088198 ""} { "Info" "ISGN_ENTITY_NAME" "4 MatAdd " "Found entity 4: MatAdd" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088198 ""} { "Info" "ISGN_ENTITY_NAME" "5 MatScalMul " "Found entity 5: MatScalMul" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088198 ""} { "Info" "ISGN_ENTITY_NAME" "6 MatMem_unpack " "Found entity 6: MatMem_unpack" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 3 3 " "Found 3 design units, including 3 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088199 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088199 ""} { "Info" "ISGN_ENTITY_NAME" "3 Accum " "Found entity 3: Accum" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_cycle_7_area.v 22 22 " "Found 22 design units, including 22 entities, in source file add_cycle_7_area.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_cycle_7_area_altbarrel_shift_ltd " "Found entity 1: add_cycle_7_area_altbarrel_shift_ltd" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_cycle_7_area_altbarrel_shift_aeb " "Found entity 2: add_cycle_7_area_altbarrel_shift_aeb" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_cycle_7_area_altpriority_encoder_3v7 " "Found entity 3: add_cycle_7_area_altpriority_encoder_3v7" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_cycle_7_area_altpriority_encoder_3e8 " "Found entity 4: add_cycle_7_area_altpriority_encoder_3e8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_cycle_7_area_altpriority_encoder_6v7 " "Found entity 5: add_cycle_7_area_altpriority_encoder_6v7" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_cycle_7_area_altpriority_encoder_6e8 " "Found entity 6: add_cycle_7_area_altpriority_encoder_6e8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_cycle_7_area_altpriority_encoder_bv7 " "Found entity 7: add_cycle_7_area_altpriority_encoder_bv7" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_cycle_7_area_altpriority_encoder_be8 " "Found entity 8: add_cycle_7_area_altpriority_encoder_be8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_cycle_7_area_altpriority_encoder_r08 " "Found entity 9: add_cycle_7_area_altpriority_encoder_r08" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_cycle_7_area_altpriority_encoder_rf8 " "Found entity 10: add_cycle_7_area_altpriority_encoder_rf8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_cycle_7_area_altpriority_encoder_qb6 " "Found entity 11: add_cycle_7_area_altpriority_encoder_qb6" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_cycle_7_area_altpriority_encoder_nh8 " "Found entity 12: add_cycle_7_area_altpriority_encoder_nh8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_cycle_7_area_altpriority_encoder_qh8 " "Found entity 13: add_cycle_7_area_altpriority_encoder_qh8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_cycle_7_area_altpriority_encoder_vh8 " "Found entity 14: add_cycle_7_area_altpriority_encoder_vh8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_cycle_7_area_altpriority_encoder_fj8 " "Found entity 15: add_cycle_7_area_altpriority_encoder_fj8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_cycle_7_area_altpriority_encoder_n28 " "Found entity 16: add_cycle_7_area_altpriority_encoder_n28" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_cycle_7_area_altpriority_encoder_q28 " "Found entity 17: add_cycle_7_area_altpriority_encoder_q28" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_cycle_7_area_altpriority_encoder_v28 " "Found entity 18: add_cycle_7_area_altpriority_encoder_v28" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_cycle_7_area_altpriority_encoder_f48 " "Found entity 19: add_cycle_7_area_altpriority_encoder_f48" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_cycle_7_area_altpriority_encoder_e48 " "Found entity 20: add_cycle_7_area_altpriority_encoder_e48" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_cycle_7_area_altfp_add_sub_6gl " "Found entity 21: add_cycle_7_area_altfp_add_sub_6gl" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""} { "Info" "ISGN_ENTITY_NAME" "22 add_cycle_7_area " "Found entity 22: add_cycle_7_area" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segmentDisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file 7segmentDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCHtoSevenSegment " "Found entity 1: BCHtoSevenSegment" {  } { { "7segmentDisplay.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/7segmentDisplay.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088222 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDisplay " "Found entity 2: SevenSegmentDisplay" {  } { { "7segmentDisplay.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/7segmentDisplay.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088223 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1705821088224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088230 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088234 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088234 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088234 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088234 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088241 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088243 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088243 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088253 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1705821088253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088253 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Instruction_Mem " "Found entity 1: soc_system_Instruction_Mem" {  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_FPGA_Mem_C " "Found entity 1: soc_system_FPGA_Mem_C" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_FPGA_Mem_B " "Found entity 1: soc_system_FPGA_Mem_B" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_FPGA_Mem_A " "Found entity 1: soc_system_FPGA_Mem_A" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_cycle_5.v 2 2 " "Found 2 design units, including 2 entities, in source file mult_cycle_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cycle_5_altfp_mult_maq " "Found entity 1: mult_cycle_5_altfp_mult_maq" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088309 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_cycle_5 " "Found entity 2: mult_cycle_5" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088309 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_Standard_GHRD.v 1 1 " "Using design file DE10_Standard_GHRD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1705821088408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_mem_a_byteenable DE10_Standard_GHRD.v(371) " "Verilog HDL Implicit Net warning at DE10_Standard_GHRD.v(371): created implicit net for \"fpga_mem_a_byteenable\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n DE10_Standard_GHRD.v(466) " "Verilog HDL Implicit Net warning at DE10_Standard_GHRD.v(466): created implicit net for \"reset_n\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 466 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GHRD " "Elaborating entity \"DE10_Standard_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1705821088414 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n 0 DE10_Standard_GHRD.v(466) " "Net \"reset_n\" at DE10_Standard_GHRD.v(466) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_Standard_GHRD.v(56) " "Output port \"HEX0\" at DE10_Standard_GHRD.v(56) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_Standard_GHRD.v(57) " "Output port \"HEX1\" at DE10_Standard_GHRD.v(57) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_GHRD.v(58) " "Output port \"HEX2\" at DE10_Standard_GHRD.v(58) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_GHRD.v(59) " "Output port \"HEX3\" at DE10_Standard_GHRD.v(59) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_GHRD.v(60) " "Output port \"HEX4\" at DE10_Standard_GHRD.v(60) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_GHRD.v(61) " "Output port \"HEX5\" at DE10_Standard_GHRD.v(61) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_GHRD.v(66) " "Output port \"DRAM_ADDR\" at DE10_Standard_GHRD.v(66) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_GHRD.v(67) " "Output port \"DRAM_BA\" at DE10_Standard_GHRD.v(67) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_GHRD.v(87) " "Output port \"VGA_R\" at DE10_Standard_GHRD.v(87) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_GHRD.v(88) " "Output port \"VGA_G\" at DE10_Standard_GHRD.v(88) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_GHRD.v(89) " "Output port \"VGA_B\" at DE10_Standard_GHRD.v(89) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_GHRD.v(64) " "Output port \"DRAM_CLK\" at DE10_Standard_GHRD.v(64) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_GHRD.v(65) " "Output port \"DRAM_CKE\" at DE10_Standard_GHRD.v(65) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_GHRD.v(69) " "Output port \"DRAM_LDQM\" at DE10_Standard_GHRD.v(69) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088417 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_GHRD.v(70) " "Output port \"DRAM_UDQM\" at DE10_Standard_GHRD.v(70) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_GHRD.v(71) " "Output port \"DRAM_CS_N\" at DE10_Standard_GHRD.v(71) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_GHRD.v(72) " "Output port \"DRAM_WE_N\" at DE10_Standard_GHRD.v(72) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_GHRD.v(73) " "Output port \"DRAM_CAS_N\" at DE10_Standard_GHRD.v(73) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_GHRD.v(74) " "Output port \"DRAM_RAS_N\" at DE10_Standard_GHRD.v(74) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_GHRD.v(81) " "Output port \"TD_RESET_N\" at DE10_Standard_GHRD.v(81) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_GHRD.v(84) " "Output port \"VGA_CLK\" at DE10_Standard_GHRD.v(84) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_GHRD.v(85) " "Output port \"VGA_HS\" at DE10_Standard_GHRD.v(85) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_GHRD.v(86) " "Output port \"VGA_VS\" at DE10_Standard_GHRD.v(86) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_GHRD.v(90) " "Output port \"VGA_BLANK_N\" at DE10_Standard_GHRD.v(90) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_GHRD.v(91) " "Output port \"VGA_SYNC_N\" at DE10_Standard_GHRD.v(91) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE10_Standard_GHRD.v(95) " "Output port \"AUD_XCK\" at DE10_Standard_GHRD.v(95) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE10_Standard_GHRD.v(99) " "Output port \"AUD_DACDAT\" at DE10_Standard_GHRD.v(99) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_GHRD.v(108) " "Output port \"ADC_SCLK\" at DE10_Standard_GHRD.v(108) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_GHRD.v(110) " "Output port \"ADC_DIN\" at DE10_Standard_GHRD.v(110) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_GHRD.v(111) " "Output port \"ADC_CONVST\" at DE10_Standard_GHRD.v(111) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE10_Standard_GHRD.v(114) " "Output port \"FPGA_I2C_SCLK\" at DE10_Standard_GHRD.v(114) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_GHRD.v(204) " "Output port \"IRDA_TXD\" at DE10_Standard_GHRD.v(204) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088418 "|DE10_Standard_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_Standard_GHRD.v" "u0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_FPGA_Mem_A soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a " "Elaborating entity \"soc_system_FPGA_Mem_A\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_mem_a" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_FPGA_Mem_A.hex " "Parameter \"init_file\" = \"soc_system_FPGA_Mem_A.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 32 " "Parameter \"width_byteena_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088448 ""}  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821088448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4392 " "Found entity 1: altsyncram_4392" {  } { { "db/altsyncram_4392.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_4392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4392 soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\|altsyncram_4392:auto_generated " "Elaborating entity \"altsyncram_4392\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\|altsyncram_4392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_FPGA_Mem_B soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b " "Elaborating entity \"soc_system_FPGA_Mem_B\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_mem_b" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_FPGA_Mem_B.hex " "Parameter \"init_file\" = \"soc_system_FPGA_Mem_B.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 32 " "Parameter \"width_byteena_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088519 ""}  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821088519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5392 " "Found entity 1: altsyncram_5392" {  } { { "db/altsyncram_5392.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_5392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5392 soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\|altsyncram_5392:auto_generated " "Elaborating entity \"altsyncram_5392\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\|altsyncram_5392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_FPGA_Mem_C soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c " "Elaborating entity \"soc_system_FPGA_Mem_C\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_mem_c" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_FPGA_Mem_C.hex " "Parameter \"init_file\" = \"soc_system_FPGA_Mem_C.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 32 " "Parameter \"width_byteena_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088596 ""}  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821088596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6392 " "Found entity 1: altsyncram_6392" {  } { { "db/altsyncram_6392.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_6392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6392 soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\|altsyncram_6392:auto_generated " "Elaborating entity \"altsyncram_6392\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\|altsyncram_6392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Instruction_Mem soc_system:u0\|soc_system_Instruction_Mem:instruction_mem " "Elaborating entity \"soc_system_Instruction_Mem\" for hierarchy \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\"" {  } { { "soc_system/synthesis/soc_system.v" "instruction_mem" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_Instruction_Mem.hex " "Parameter \"init_file\" = \"soc_system_Instruction_Mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088710 ""}  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821088710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5bb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5bb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5bb2 " "Found entity 1: altsyncram_5bb2" {  } { { "db/altsyncram_5bb2.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_5bb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5bb2 soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\|altsyncram_5bb2:auto_generated " "Elaborating entity \"altsyncram_5bb2\" for hierarchy \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\|altsyncram_5bb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705821088783 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088783 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088784 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705821088786 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088787 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1705821088789 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088789 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705821088789 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088789 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705821088791 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705821088791 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088792 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088793 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088793 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088793 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705821088793 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088842 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821088842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821088861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821088861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705821088913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_mem_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_mem_a_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_agent_rsp_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_agent_rdata_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821088974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_mem_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "instruction_mem_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent_rsp_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent_rdata_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE10_Standard_GHRD.v" "debounce_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "DE10_Standard_GHRD.v" "hps_reset_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089112 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821089112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_cold_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_warm_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_debug_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatMem_unpack MatMem_unpack:RTL " "Elaborating entity \"MatMem_unpack\" for hierarchy \"MatMem_unpack:RTL\"" {  } { { "DE10_Standard_GHRD.v" "RTL" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 basic_func.sv(315) " "Verilog HDL assignment warning at basic_func.sv(315): truncated value with size 14 to match size of target (11)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089475 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 basic_func.sv(323) " "Verilog HDL assignment warning at basic_func.sv(323): truncated value with size 14 to match size of target (11)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089475 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 basic_func.sv(331) " "Verilog HDL assignment warning at basic_func.sv(331): truncated value with size 14 to match size of target (11)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089475 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 basic_func.sv(339) " "Verilog HDL assignment warning at basic_func.sv(339): truncated value with size 14 to match size of target (10)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089475 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 basic_func.sv(344) " "Verilog HDL assignment warning at basic_func.sv(344): truncated value with size 256 to match size of target (32)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089475 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatMem MatMem_unpack:RTL\|MatMem:MM " "Elaborating entity \"MatMem\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\"" {  } { { "basic_func.sv" "MM" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089501 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "basic_func.sv(196) " "Verilog HDL Case Statement information at basic_func.sv(196): all case item expressions in this case statement are onehot" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1705821089531 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "readdataA_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"readdataA_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089714 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "readdataB_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"readdataB_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089714 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089714 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089714 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_Add " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_Add\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089714 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_ScalMul " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_ScalMul\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\"" {  } { { "basic_func.sv" "fsm" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basic_func.sv(31) " "Verilog HDL assignment warning at basic_func.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089786 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(75) " "Verilog HDL assignment warning at basic_func.sv(75): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089786 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(76) " "Verilog HDL assignment warning at basic_func.sv(76): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089786 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(97) " "Verilog HDL assignment warning at basic_func.sv(97): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(98) " "Verilog HDL assignment warning at basic_func.sv(98): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(108) " "Verilog HDL assignment warning at basic_func.sv(108): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(109) " "Verilog HDL assignment warning at basic_func.sv(109): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(129) " "Verilog HDL assignment warning at basic_func.sv(129): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(137) " "Verilog HDL assignment warning at basic_func.sv(137): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(138) " "Verilog HDL assignment warning at basic_func.sv(138): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089787 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089808 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1705821089808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:read_count " "Elaborating entity \"Counter\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:read_count\"" {  } { { "basic_func.sv" "read_count" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 library.sv(35) " "Verilog HDL assignment warning at library.sv(35): truncated value with size 32 to match size of target (14)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089832 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:read_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 library.sv(37) " "Verilog HDL assignment warning at library.sv(37): truncated value with size 32 to match size of target (14)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089832 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:read_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:block_count " "Elaborating entity \"Counter\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:block_count\"" {  } { { "basic_func.sv" "block_count" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 library.sv(35) " "Verilog HDL assignment warning at library.sv(35): truncated value with size 32 to match size of target (14)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089840 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:block_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 library.sv(37) " "Verilog HDL assignment warning at library.sv(37): truncated value with size 32 to match size of target (14)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089840 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:block_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:compute " "Elaborating entity \"Counter\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:compute\"" {  } { { "basic_func.sv" "compute" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 library.sv(35) " "Verilog HDL assignment warning at library.sv(35): truncated value with size 32 to match size of target (3)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089847 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:compute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 library.sv(37) " "Verilog HDL assignment warning at library.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1705821089847 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:compute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Register:reg_op " "Elaborating entity \"Register\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Register:reg_op\"" {  } { { "basic_func.sv" "reg_op" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MatMem_unpack:RTL\|MatMem:MM\|Register:reg_scalar " "Elaborating entity \"Register\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|Register:reg_scalar\"" {  } { { "basic_func.sv" "reg_scalar" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatAdd MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add " "Elaborating entity \"MatAdd\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\"" {  } { { "basic_func.sv" "multiple_reg\[0\].multiple_bandwidth\[0\].add" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add " "Elaborating entity \"add_cycle_7_area\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\"" {  } { { "basic_func.sv" "add" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altfp_add_sub_6gl MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component " "Elaborating entity \"add_cycle_7_area_altfp_add_sub_6gl\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\"" {  } { { "add_cycle_7_area.v" "add_cycle_7_area_altfp_add_sub_6gl_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altbarrel_shift_ltd MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"add_cycle_7_area_altbarrel_shift_ltd\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "add_cycle_7_area.v" "lbarrel_shift" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altbarrel_shift_aeb MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"add_cycle_7_area_altbarrel_shift_aeb\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "add_cycle_7_area.v" "rbarrel_shift" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_qb6 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_qb6\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "add_cycle_7_area.v" "leading_zeroes_cnt" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_r08 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_r08\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder10" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_bv7 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_bv7\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder12" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_6v7 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_6v7\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder14" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_3v7 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_3v7\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder16" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_3e8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_3e8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder17" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_6e8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_6e8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder15" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_be8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_be8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder13" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821089998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_rf8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_rf8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder11" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_e48 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_e48\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "add_cycle_7_area.v" "trailing_zeros_cnt" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_fj8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_fj8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder24" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_vh8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_vh8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder26" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_qh8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_qh8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder28" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_nh8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28\|add_cycle_7_area_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_nh8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28\|add_cycle_7_area_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder30" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_f48 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_f48\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder25" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_v28 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_v28\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder33" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_q28 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_q28\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder35" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_n28 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35\|add_cycle_7_area_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_n28\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35\|add_cycle_7_area_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder37" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\"" {  } { { "add_cycle_7_area.v" "add_sub1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1840 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090248 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1840 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_soe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\"" {  } { { "add_cycle_7_area.v" "add_sub3" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1890 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090312 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1890 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_poe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\"" {  } { { "add_cycle_7_area.v" "add_sub4" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1907 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090372 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1907 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3oh " "Found entity 1: add_sub_3oh" {  } { { "db/add_sub_3oh.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_3oh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3oh MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\|add_sub_3oh:auto_generated " "Elaborating entity \"add_sub_3oh\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\|add_sub_3oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\"" {  } { { "add_cycle_7_area.v" "add_sub6" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1949 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090412 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1949 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_rne.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\"" {  } { { "add_cycle_7_area.v" "add_sub7" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1974 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090447 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1974 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_pdi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\"" {  } { { "add_cycle_7_area.v" "add_sub8" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2000 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090482 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2000 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ape.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ape.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ape " "Found entity 1: add_sub_ape" {  } { { "db/add_sub_ape.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_ape.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ape MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\|add_sub_ape:auto_generated " "Elaborating entity \"add_sub_ape\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\|add_sub_ape:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add_cycle_7_area.v" "trailing_zeros_limit_comparator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2051 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090630 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2051 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cmpr_e7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatScalMul MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult " "Elaborating entity \"MatScalMul\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\"" {  } { { "basic_func.sv" "multiple_reg\[0\].multiple_bandwidth\[0\].mult" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cycle_5 MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult " "Elaborating entity \"mult_cycle_5\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\"" {  } { { "basic_func.sv" "mult" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cycle_5_altfp_mult_maq MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component " "Elaborating entity \"mult_cycle_5_altfp_mult_maq\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\"" {  } { { "mult_cycle_5.v" "mult_cycle_5_altfp_mult_maq_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult_cycle_5.v" "exp_add_adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 416 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090708 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 416 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_a9e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult_cycle_5.v" "exp_adj_adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 440 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090744 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 440 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_kka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult_cycle_5.v" "exp_bias_subtr" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 463 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090778 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 463 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult_cycle_5.v" "man_round_adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 489 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090812 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 489 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_bmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\"" {  } { { "mult_cycle_5.v" "man_product2_mult" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 511 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090916 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 511 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1705821090916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/mult_ncs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705821090969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1705821090969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1705821090970 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1705821099368 "|DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1705821101773 ""}
