
STM32F103_Flash2EEPROM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001234  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  08001400  08001400  00011400  2**10
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c00  08001c00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c00  08001c00  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c00  08001c00  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c00  08001c00  00011c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c04  08001c04  00011c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000010  08001c14  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  08001c14  00020050  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003755  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010cd  00000000  00000000  0002378a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004d0  00000000  00000000  00024858  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000428  00000000  00000000  00024d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001269c  00000000  00000000  00025150  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000048dc  00000000  00000000  000377ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00064012  00000000  00000000  0003c0c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a00da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000110c  00000000  00000000  000a0158  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001328 	.word	0x08001328

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001328 	.word	0x08001328

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f924 	bl	800039c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f814 	bl	8000180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f84e 	bl	80001f8 <MX_GPIO_Init>
    /* USER CODE END WHILE */



    /* USER CODE BEGIN 3 */
	  if(Flash_EEPROM_Read_Word(0)!=0x12345678)//测试flash2eeprom
 800015c:	2000      	movs	r0, #0
 800015e:	f001 f89f 	bl	80012a0 <Flash_EEPROM_Read_Word>
 8000162:	4602      	mov	r2, r0
 8000164:	4b05      	ldr	r3, [pc, #20]	; (800017c <main+0x30>)
 8000166:	429a      	cmp	r2, r3
 8000168:	d0f8      	beq.n	800015c <main+0x10>
	  {
		  Flash_EEPROM_Erase_One_PAGE(0);
 800016a:	2000      	movs	r0, #0
 800016c:	f001 f846 	bl	80011fc <Flash_EEPROM_Erase_One_PAGE>
		  Flash_EEPROM_Program_Word(0,0x12345678);
 8000170:	4902      	ldr	r1, [pc, #8]	; (800017c <main+0x30>)
 8000172:	2000      	movs	r0, #0
 8000174:	f001 f868 	bl	8001248 <Flash_EEPROM_Program_Word>
	  if(Flash_EEPROM_Read_Word(0)!=0x12345678)//测试flash2eeprom
 8000178:	e7f0      	b.n	800015c <main+0x10>
 800017a:	bf00      	nop
 800017c:	12345678 	.word	0x12345678

08000180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b090      	sub	sp, #64	; 0x40
 8000184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000186:	f107 0318 	add.w	r3, r7, #24
 800018a:	2228      	movs	r2, #40	; 0x28
 800018c:	2100      	movs	r1, #0
 800018e:	4618      	mov	r0, r3
 8000190:	f001 f8c2 	bl	8001318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	2200      	movs	r2, #0
 8000198:	601a      	str	r2, [r3, #0]
 800019a:	605a      	str	r2, [r3, #4]
 800019c:	609a      	str	r2, [r3, #8]
 800019e:	60da      	str	r2, [r3, #12]
 80001a0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001a2:	2302      	movs	r3, #2
 80001a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a6:	2301      	movs	r3, #1
 80001a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001aa:	2310      	movs	r3, #16
 80001ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ae:	2300      	movs	r3, #0
 80001b0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001b2:	f107 0318 	add.w	r3, r7, #24
 80001b6:	4618      	mov	r0, r3
 80001b8:	f000 fc36 	bl	8000a28 <HAL_RCC_OscConfig>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d001      	beq.n	80001c6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001c2:	f000 f82f 	bl	8000224 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001c6:	230f      	movs	r3, #15
 80001c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ca:	2300      	movs	r3, #0
 80001cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001ce:	2300      	movs	r3, #0
 80001d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001d2:	2300      	movs	r3, #0
 80001d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001d6:	2300      	movs	r3, #0
 80001d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001da:	1d3b      	adds	r3, r7, #4
 80001dc:	2100      	movs	r1, #0
 80001de:	4618      	mov	r0, r3
 80001e0:	f000 fea2 	bl	8000f28 <HAL_RCC_ClockConfig>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d001      	beq.n	80001ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001ea:	f000 f81b 	bl	8000224 <Error_Handler>
  }
}
 80001ee:	bf00      	nop
 80001f0:	3740      	adds	r7, #64	; 0x40
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bd80      	pop	{r7, pc}
	...

080001f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b083      	sub	sp, #12
 80001fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001fe:	4b08      	ldr	r3, [pc, #32]	; (8000220 <MX_GPIO_Init+0x28>)
 8000200:	699b      	ldr	r3, [r3, #24]
 8000202:	4a07      	ldr	r2, [pc, #28]	; (8000220 <MX_GPIO_Init+0x28>)
 8000204:	f043 0304 	orr.w	r3, r3, #4
 8000208:	6193      	str	r3, [r2, #24]
 800020a:	4b05      	ldr	r3, [pc, #20]	; (8000220 <MX_GPIO_Init+0x28>)
 800020c:	699b      	ldr	r3, [r3, #24]
 800020e:	f003 0304 	and.w	r3, r3, #4
 8000212:	607b      	str	r3, [r7, #4]
 8000214:	687b      	ldr	r3, [r7, #4]

}
 8000216:	bf00      	nop
 8000218:	370c      	adds	r7, #12
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr
 8000220:	40021000 	.word	0x40021000

08000224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000228:	bf00      	nop
 800022a:	46bd      	mov	sp, r7
 800022c:	bc80      	pop	{r7}
 800022e:	4770      	bx	lr

08000230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000230:	b480      	push	{r7}
 8000232:	b085      	sub	sp, #20
 8000234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000236:	4b15      	ldr	r3, [pc, #84]	; (800028c <HAL_MspInit+0x5c>)
 8000238:	699b      	ldr	r3, [r3, #24]
 800023a:	4a14      	ldr	r2, [pc, #80]	; (800028c <HAL_MspInit+0x5c>)
 800023c:	f043 0301 	orr.w	r3, r3, #1
 8000240:	6193      	str	r3, [r2, #24]
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <HAL_MspInit+0x5c>)
 8000244:	699b      	ldr	r3, [r3, #24]
 8000246:	f003 0301 	and.w	r3, r3, #1
 800024a:	60bb      	str	r3, [r7, #8]
 800024c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800024e:	4b0f      	ldr	r3, [pc, #60]	; (800028c <HAL_MspInit+0x5c>)
 8000250:	69db      	ldr	r3, [r3, #28]
 8000252:	4a0e      	ldr	r2, [pc, #56]	; (800028c <HAL_MspInit+0x5c>)
 8000254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000258:	61d3      	str	r3, [r2, #28]
 800025a:	4b0c      	ldr	r3, [pc, #48]	; (800028c <HAL_MspInit+0x5c>)
 800025c:	69db      	ldr	r3, [r3, #28]
 800025e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000262:	607b      	str	r3, [r7, #4]
 8000264:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000266:	4b0a      	ldr	r3, [pc, #40]	; (8000290 <HAL_MspInit+0x60>)
 8000268:	685b      	ldr	r3, [r3, #4]
 800026a:	60fb      	str	r3, [r7, #12]
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000272:	60fb      	str	r3, [r7, #12]
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800027a:	60fb      	str	r3, [r7, #12]
 800027c:	4a04      	ldr	r2, [pc, #16]	; (8000290 <HAL_MspInit+0x60>)
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000282:	bf00      	nop
 8000284:	3714      	adds	r7, #20
 8000286:	46bd      	mov	sp, r7
 8000288:	bc80      	pop	{r7}
 800028a:	4770      	bx	lr
 800028c:	40021000 	.word	0x40021000
 8000290:	40010000 	.word	0x40010000

08000294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr

080002a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002a4:	e7fe      	b.n	80002a4 <HardFault_Handler+0x4>

080002a6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002a6:	b480      	push	{r7}
 80002a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002aa:	e7fe      	b.n	80002aa <MemManage_Handler+0x4>

080002ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler+0x4>

080002b2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002b2:	b480      	push	{r7}
 80002b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002b6:	e7fe      	b.n	80002b6 <UsageFault_Handler+0x4>

080002b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002bc:	bf00      	nop
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr

080002c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002c4:	b480      	push	{r7}
 80002c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr

080002d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr

080002dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002e0:	f000 f8a2 	bl	8000428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002e4:	bf00      	nop
 80002e6:	bd80      	pop	{r7, pc}

080002e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80002ec:	4b15      	ldr	r3, [pc, #84]	; (8000344 <SystemInit+0x5c>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a14      	ldr	r2, [pc, #80]	; (8000344 <SystemInit+0x5c>)
 80002f2:	f043 0301 	orr.w	r3, r3, #1
 80002f6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80002f8:	4b12      	ldr	r3, [pc, #72]	; (8000344 <SystemInit+0x5c>)
 80002fa:	685a      	ldr	r2, [r3, #4]
 80002fc:	4911      	ldr	r1, [pc, #68]	; (8000344 <SystemInit+0x5c>)
 80002fe:	4b12      	ldr	r3, [pc, #72]	; (8000348 <SystemInit+0x60>)
 8000300:	4013      	ands	r3, r2
 8000302:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <SystemInit+0x5c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a0e      	ldr	r2, [pc, #56]	; (8000344 <SystemInit+0x5c>)
 800030a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800030e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000312:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000314:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <SystemInit+0x5c>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a0a      	ldr	r2, [pc, #40]	; (8000344 <SystemInit+0x5c>)
 800031a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000320:	4b08      	ldr	r3, [pc, #32]	; (8000344 <SystemInit+0x5c>)
 8000322:	685b      	ldr	r3, [r3, #4]
 8000324:	4a07      	ldr	r2, [pc, #28]	; (8000344 <SystemInit+0x5c>)
 8000326:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800032a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800032c:	4b05      	ldr	r3, [pc, #20]	; (8000344 <SystemInit+0x5c>)
 800032e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000332:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000334:	4b05      	ldr	r3, [pc, #20]	; (800034c <SystemInit+0x64>)
 8000336:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800033a:	609a      	str	r2, [r3, #8]
#endif 
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr
 8000344:	40021000 	.word	0x40021000
 8000348:	f8ff0000 	.word	0xf8ff0000
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000350:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000352:	e003      	b.n	800035c <LoopCopyDataInit>

08000354 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000354:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000356:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000358:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800035a:	3104      	adds	r1, #4

0800035c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800035c:	480a      	ldr	r0, [pc, #40]	; (8000388 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800035e:	4b0b      	ldr	r3, [pc, #44]	; (800038c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000360:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000362:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000364:	d3f6      	bcc.n	8000354 <CopyDataInit>
  ldr r2, =_sbss
 8000366:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000368:	e002      	b.n	8000370 <LoopFillZerobss>

0800036a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800036c:	f842 3b04 	str.w	r3, [r2], #4

08000370 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000370:	4b08      	ldr	r3, [pc, #32]	; (8000394 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000372:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000374:	d3f9      	bcc.n	800036a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000376:	f7ff ffb7 	bl	80002e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800037a:	f000 ffa9 	bl	80012d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800037e:	f7ff fee5 	bl	800014c <main>
  bx lr
 8000382:	4770      	bx	lr
  ldr r3, =_sidata
 8000384:	08001c08 	.word	0x08001c08
  ldr r0, =_sdata
 8000388:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800038c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000390:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000394:	20000050 	.word	0x20000050

08000398 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000398:	e7fe      	b.n	8000398 <ADC1_2_IRQHandler>
	...

0800039c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003a0:	4b08      	ldr	r3, [pc, #32]	; (80003c4 <HAL_Init+0x28>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a07      	ldr	r2, [pc, #28]	; (80003c4 <HAL_Init+0x28>)
 80003a6:	f043 0310 	orr.w	r3, r3, #16
 80003aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003ac:	2003      	movs	r0, #3
 80003ae:	f000 f907 	bl	80005c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003b2:	2000      	movs	r0, #0
 80003b4:	f000 f808 	bl	80003c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003b8:	f7ff ff3a 	bl	8000230 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003bc:	2300      	movs	r3, #0
}
 80003be:	4618      	mov	r0, r3
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40022000 	.word	0x40022000

080003c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003d0:	4b12      	ldr	r3, [pc, #72]	; (800041c <HAL_InitTick+0x54>)
 80003d2:	681a      	ldr	r2, [r3, #0]
 80003d4:	4b12      	ldr	r3, [pc, #72]	; (8000420 <HAL_InitTick+0x58>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	4619      	mov	r1, r3
 80003da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003de:	fbb3 f3f1 	udiv	r3, r3, r1
 80003e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 f911 	bl	800060e <HAL_SYSTICK_Config>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003f2:	2301      	movs	r3, #1
 80003f4:	e00e      	b.n	8000414 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	2b0f      	cmp	r3, #15
 80003fa:	d80a      	bhi.n	8000412 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003fc:	2200      	movs	r2, #0
 80003fe:	6879      	ldr	r1, [r7, #4]
 8000400:	f04f 30ff 	mov.w	r0, #4294967295
 8000404:	f000 f8e7 	bl	80005d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000408:	4a06      	ldr	r2, [pc, #24]	; (8000424 <HAL_InitTick+0x5c>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800040e:	2300      	movs	r3, #0
 8000410:	e000      	b.n	8000414 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000412:	2301      	movs	r3, #1
}
 8000414:	4618      	mov	r0, r3
 8000416:	3708      	adds	r7, #8
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	20000000 	.word	0x20000000
 8000420:	20000008 	.word	0x20000008
 8000424:	20000004 	.word	0x20000004

08000428 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800042c:	4b05      	ldr	r3, [pc, #20]	; (8000444 <HAL_IncTick+0x1c>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	461a      	mov	r2, r3
 8000432:	4b05      	ldr	r3, [pc, #20]	; (8000448 <HAL_IncTick+0x20>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4413      	add	r3, r2
 8000438:	4a03      	ldr	r2, [pc, #12]	; (8000448 <HAL_IncTick+0x20>)
 800043a:	6013      	str	r3, [r2, #0]
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr
 8000444:	20000008 	.word	0x20000008
 8000448:	2000002c 	.word	0x2000002c

0800044c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  return uwTick;
 8000450:	4b02      	ldr	r3, [pc, #8]	; (800045c <HAL_GetTick+0x10>)
 8000452:	681b      	ldr	r3, [r3, #0]
}
 8000454:	4618      	mov	r0, r3
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr
 800045c:	2000002c 	.word	0x2000002c

08000460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000460:	b480      	push	{r7}
 8000462:	b085      	sub	sp, #20
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	f003 0307 	and.w	r3, r3, #7
 800046e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000470:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000476:	68ba      	ldr	r2, [r7, #8]
 8000478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800047c:	4013      	ands	r3, r2
 800047e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800048c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000492:	4a04      	ldr	r2, [pc, #16]	; (80004a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	60d3      	str	r3, [r2, #12]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	bc80      	pop	{r7}
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	e000ed00 	.word	0xe000ed00

080004a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004ac:	4b04      	ldr	r3, [pc, #16]	; (80004c0 <__NVIC_GetPriorityGrouping+0x18>)
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	0a1b      	lsrs	r3, r3, #8
 80004b2:	f003 0307 	and.w	r3, r3, #7
}
 80004b6:	4618      	mov	r0, r3
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bc80      	pop	{r7}
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	e000ed00 	.word	0xe000ed00

080004c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	4603      	mov	r3, r0
 80004cc:	6039      	str	r1, [r7, #0]
 80004ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	db0a      	blt.n	80004ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	490c      	ldr	r1, [pc, #48]	; (8000510 <__NVIC_SetPriority+0x4c>)
 80004de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e2:	0112      	lsls	r2, r2, #4
 80004e4:	b2d2      	uxtb	r2, r2
 80004e6:	440b      	add	r3, r1
 80004e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004ec:	e00a      	b.n	8000504 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	b2da      	uxtb	r2, r3
 80004f2:	4908      	ldr	r1, [pc, #32]	; (8000514 <__NVIC_SetPriority+0x50>)
 80004f4:	79fb      	ldrb	r3, [r7, #7]
 80004f6:	f003 030f 	and.w	r3, r3, #15
 80004fa:	3b04      	subs	r3, #4
 80004fc:	0112      	lsls	r2, r2, #4
 80004fe:	b2d2      	uxtb	r2, r2
 8000500:	440b      	add	r3, r1
 8000502:	761a      	strb	r2, [r3, #24]
}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	e000e100 	.word	0xe000e100
 8000514:	e000ed00 	.word	0xe000ed00

08000518 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000518:	b480      	push	{r7}
 800051a:	b089      	sub	sp, #36	; 0x24
 800051c:	af00      	add	r7, sp, #0
 800051e:	60f8      	str	r0, [r7, #12]
 8000520:	60b9      	str	r1, [r7, #8]
 8000522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	f003 0307 	and.w	r3, r3, #7
 800052a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	f1c3 0307 	rsb	r3, r3, #7
 8000532:	2b04      	cmp	r3, #4
 8000534:	bf28      	it	cs
 8000536:	2304      	movcs	r3, #4
 8000538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800053a:	69fb      	ldr	r3, [r7, #28]
 800053c:	3304      	adds	r3, #4
 800053e:	2b06      	cmp	r3, #6
 8000540:	d902      	bls.n	8000548 <NVIC_EncodePriority+0x30>
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	3b03      	subs	r3, #3
 8000546:	e000      	b.n	800054a <NVIC_EncodePriority+0x32>
 8000548:	2300      	movs	r3, #0
 800054a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800054c:	f04f 32ff 	mov.w	r2, #4294967295
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	fa02 f303 	lsl.w	r3, r2, r3
 8000556:	43da      	mvns	r2, r3
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	401a      	ands	r2, r3
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000560:	f04f 31ff 	mov.w	r1, #4294967295
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	fa01 f303 	lsl.w	r3, r1, r3
 800056a:	43d9      	mvns	r1, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000570:	4313      	orrs	r3, r2
         );
}
 8000572:	4618      	mov	r0, r3
 8000574:	3724      	adds	r7, #36	; 0x24
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr

0800057c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3b01      	subs	r3, #1
 8000588:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800058c:	d301      	bcc.n	8000592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800058e:	2301      	movs	r3, #1
 8000590:	e00f      	b.n	80005b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000592:	4a0a      	ldr	r2, [pc, #40]	; (80005bc <SysTick_Config+0x40>)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3b01      	subs	r3, #1
 8000598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800059a:	210f      	movs	r1, #15
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f7ff ff90 	bl	80004c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005a4:	4b05      	ldr	r3, [pc, #20]	; (80005bc <SysTick_Config+0x40>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005aa:	4b04      	ldr	r3, [pc, #16]	; (80005bc <SysTick_Config+0x40>)
 80005ac:	2207      	movs	r2, #7
 80005ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005b0:	2300      	movs	r3, #0
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	e000e010 	.word	0xe000e010

080005c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f7ff ff49 	bl	8000460 <__NVIC_SetPriorityGrouping>
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b086      	sub	sp, #24
 80005da:	af00      	add	r7, sp, #0
 80005dc:	4603      	mov	r3, r0
 80005de:	60b9      	str	r1, [r7, #8]
 80005e0:	607a      	str	r2, [r7, #4]
 80005e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80005e8:	f7ff ff5e 	bl	80004a8 <__NVIC_GetPriorityGrouping>
 80005ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	68b9      	ldr	r1, [r7, #8]
 80005f2:	6978      	ldr	r0, [r7, #20]
 80005f4:	f7ff ff90 	bl	8000518 <NVIC_EncodePriority>
 80005f8:	4602      	mov	r2, r0
 80005fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005fe:	4611      	mov	r1, r2
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff ff5f 	bl	80004c4 <__NVIC_SetPriority>
}
 8000606:	bf00      	nop
 8000608:	3718      	adds	r7, #24
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	b082      	sub	sp, #8
 8000612:	af00      	add	r7, sp, #0
 8000614:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f7ff ffb0 	bl	800057c <SysTick_Config>
 800061c:	4603      	mov	r3, r0
}
 800061e:	4618      	mov	r0, r3
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
	...

08000628 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062a:	b087      	sub	sp, #28
 800062c:	af00      	add	r7, sp, #0
 800062e:	60f8      	str	r0, [r7, #12]
 8000630:	60b9      	str	r1, [r7, #8]
 8000632:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000636:	2301      	movs	r3, #1
 8000638:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000642:	4b2f      	ldr	r3, [pc, #188]	; (8000700 <HAL_FLASH_Program+0xd8>)
 8000644:	7e1b      	ldrb	r3, [r3, #24]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d101      	bne.n	800064e <HAL_FLASH_Program+0x26>
 800064a:	2302      	movs	r3, #2
 800064c:	e054      	b.n	80006f8 <HAL_FLASH_Program+0xd0>
 800064e:	4b2c      	ldr	r3, [pc, #176]	; (8000700 <HAL_FLASH_Program+0xd8>)
 8000650:	2201      	movs	r2, #1
 8000652:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000654:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000658:	f000 f8a8 	bl	80007ac <FLASH_WaitForLastOperation>
 800065c:	4603      	mov	r3, r0
 800065e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000660:	7dfb      	ldrb	r3, [r7, #23]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d144      	bne.n	80006f0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d102      	bne.n	8000672 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800066c:	2301      	movs	r3, #1
 800066e:	757b      	strb	r3, [r7, #21]
 8000670:	e007      	b.n	8000682 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	2b02      	cmp	r3, #2
 8000676:	d102      	bne.n	800067e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000678:	2302      	movs	r3, #2
 800067a:	757b      	strb	r3, [r7, #21]
 800067c:	e001      	b.n	8000682 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800067e:	2304      	movs	r3, #4
 8000680:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000682:	2300      	movs	r3, #0
 8000684:	75bb      	strb	r3, [r7, #22]
 8000686:	e02d      	b.n	80006e4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000688:	7dbb      	ldrb	r3, [r7, #22]
 800068a:	005a      	lsls	r2, r3, #1
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	eb02 0c03 	add.w	ip, r2, r3
 8000692:	7dbb      	ldrb	r3, [r7, #22]
 8000694:	0119      	lsls	r1, r3, #4
 8000696:	e9d7 2300 	ldrd	r2, r3, [r7]
 800069a:	f1c1 0620 	rsb	r6, r1, #32
 800069e:	f1a1 0020 	sub.w	r0, r1, #32
 80006a2:	fa22 f401 	lsr.w	r4, r2, r1
 80006a6:	fa03 f606 	lsl.w	r6, r3, r6
 80006aa:	4334      	orrs	r4, r6
 80006ac:	fa23 f000 	lsr.w	r0, r3, r0
 80006b0:	4304      	orrs	r4, r0
 80006b2:	fa23 f501 	lsr.w	r5, r3, r1
 80006b6:	b2a3      	uxth	r3, r4
 80006b8:	4619      	mov	r1, r3
 80006ba:	4660      	mov	r0, ip
 80006bc:	f000 f85a 	bl	8000774 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80006c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80006c4:	f000 f872 	bl	80007ac <FLASH_WaitForLastOperation>
 80006c8:	4603      	mov	r3, r0
 80006ca:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80006cc:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <HAL_FLASH_Program+0xdc>)
 80006ce:	691b      	ldr	r3, [r3, #16]
 80006d0:	4a0c      	ldr	r2, [pc, #48]	; (8000704 <HAL_FLASH_Program+0xdc>)
 80006d2:	f023 0301 	bic.w	r3, r3, #1
 80006d6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80006d8:	7dfb      	ldrb	r3, [r7, #23]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d107      	bne.n	80006ee <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80006de:	7dbb      	ldrb	r3, [r7, #22]
 80006e0:	3301      	adds	r3, #1
 80006e2:	75bb      	strb	r3, [r7, #22]
 80006e4:	7dba      	ldrb	r2, [r7, #22]
 80006e6:	7d7b      	ldrb	r3, [r7, #21]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d3cd      	bcc.n	8000688 <HAL_FLASH_Program+0x60>
 80006ec:	e000      	b.n	80006f0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80006ee:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80006f0:	4b03      	ldr	r3, [pc, #12]	; (8000700 <HAL_FLASH_Program+0xd8>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	761a      	strb	r2, [r3, #24]

  return status;
 80006f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	371c      	adds	r7, #28
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000700:	20000030 	.word	0x20000030
 8000704:	40022000 	.word	0x40022000

08000708 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800070e:	2300      	movs	r3, #0
 8000710:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000712:	4b0d      	ldr	r3, [pc, #52]	; (8000748 <HAL_FLASH_Unlock+0x40>)
 8000714:	691b      	ldr	r3, [r3, #16]
 8000716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800071a:	2b00      	cmp	r3, #0
 800071c:	d00d      	beq.n	800073a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800071e:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <HAL_FLASH_Unlock+0x40>)
 8000720:	4a0a      	ldr	r2, [pc, #40]	; (800074c <HAL_FLASH_Unlock+0x44>)
 8000722:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <HAL_FLASH_Unlock+0x40>)
 8000726:	4a0a      	ldr	r2, [pc, #40]	; (8000750 <HAL_FLASH_Unlock+0x48>)
 8000728:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800072a:	4b07      	ldr	r3, [pc, #28]	; (8000748 <HAL_FLASH_Unlock+0x40>)
 800072c:	691b      	ldr	r3, [r3, #16]
 800072e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000736:	2301      	movs	r3, #1
 8000738:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800073a:	79fb      	ldrb	r3, [r7, #7]
}
 800073c:	4618      	mov	r0, r3
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	40022000 	.word	0x40022000
 800074c:	45670123 	.word	0x45670123
 8000750:	cdef89ab 	.word	0xcdef89ab

08000754 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000758:	4b05      	ldr	r3, [pc, #20]	; (8000770 <HAL_FLASH_Lock+0x1c>)
 800075a:	691b      	ldr	r3, [r3, #16]
 800075c:	4a04      	ldr	r2, [pc, #16]	; (8000770 <HAL_FLASH_Lock+0x1c>)
 800075e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000762:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8000764:	2300      	movs	r3, #0
}
 8000766:	4618      	mov	r0, r3
 8000768:	46bd      	mov	sp, r7
 800076a:	bc80      	pop	{r7}
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	40022000 	.word	0x40022000

08000774 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000780:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <FLASH_Program_HalfWord+0x30>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <FLASH_Program_HalfWord+0x34>)
 8000788:	691b      	ldr	r3, [r3, #16]
 800078a:	4a07      	ldr	r2, [pc, #28]	; (80007a8 <FLASH_Program_HalfWord+0x34>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	887a      	ldrh	r2, [r7, #2]
 8000796:	801a      	strh	r2, [r3, #0]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	20000030 	.word	0x20000030
 80007a8:	40022000 	.word	0x40022000

080007ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80007b4:	f7ff fe4a 	bl	800044c <HAL_GetTick>
 80007b8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80007ba:	e010      	b.n	80007de <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007c2:	d00c      	beq.n	80007de <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d007      	beq.n	80007da <FLASH_WaitForLastOperation+0x2e>
 80007ca:	f7ff fe3f 	bl	800044c <HAL_GetTick>
 80007ce:	4602      	mov	r2, r0
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	1ad3      	subs	r3, r2, r3
 80007d4:	687a      	ldr	r2, [r7, #4]
 80007d6:	429a      	cmp	r2, r3
 80007d8:	d201      	bcs.n	80007de <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80007da:	2303      	movs	r3, #3
 80007dc:	e025      	b.n	800082a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80007de:	4b15      	ldr	r3, [pc, #84]	; (8000834 <FLASH_WaitForLastOperation+0x88>)
 80007e0:	68db      	ldr	r3, [r3, #12]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d1e8      	bne.n	80007bc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80007ea:	4b12      	ldr	r3, [pc, #72]	; (8000834 <FLASH_WaitForLastOperation+0x88>)
 80007ec:	68db      	ldr	r3, [r3, #12]
 80007ee:	f003 0320 	and.w	r3, r3, #32
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d002      	beq.n	80007fc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80007f6:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <FLASH_WaitForLastOperation+0x88>)
 80007f8:	2220      	movs	r2, #32
 80007fa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80007fc:	4b0d      	ldr	r3, [pc, #52]	; (8000834 <FLASH_WaitForLastOperation+0x88>)
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	f003 0310 	and.w	r3, r3, #16
 8000804:	2b00      	cmp	r3, #0
 8000806:	d10b      	bne.n	8000820 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000808:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <FLASH_WaitForLastOperation+0x88>)
 800080a:	69db      	ldr	r3, [r3, #28]
 800080c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000810:	2b00      	cmp	r3, #0
 8000812:	d105      	bne.n	8000820 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000814:	4b07      	ldr	r3, [pc, #28]	; (8000834 <FLASH_WaitForLastOperation+0x88>)
 8000816:	68db      	ldr	r3, [r3, #12]
 8000818:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800081c:	2b00      	cmp	r3, #0
 800081e:	d003      	beq.n	8000828 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000820:	f000 f80a 	bl	8000838 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000824:	2301      	movs	r3, #1
 8000826:	e000      	b.n	800082a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40022000 	.word	0x40022000

08000838 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000842:	4b23      	ldr	r3, [pc, #140]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	f003 0310 	and.w	r3, r3, #16
 800084a:	2b00      	cmp	r3, #0
 800084c:	d009      	beq.n	8000862 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800084e:	4b21      	ldr	r3, [pc, #132]	; (80008d4 <FLASH_SetErrorCode+0x9c>)
 8000850:	69db      	ldr	r3, [r3, #28]
 8000852:	f043 0302 	orr.w	r3, r3, #2
 8000856:	4a1f      	ldr	r2, [pc, #124]	; (80008d4 <FLASH_SetErrorCode+0x9c>)
 8000858:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f043 0310 	orr.w	r3, r3, #16
 8000860:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000862:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 8000864:	68db      	ldr	r3, [r3, #12]
 8000866:	f003 0304 	and.w	r3, r3, #4
 800086a:	2b00      	cmp	r3, #0
 800086c:	d009      	beq.n	8000882 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800086e:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <FLASH_SetErrorCode+0x9c>)
 8000870:	69db      	ldr	r3, [r3, #28]
 8000872:	f043 0301 	orr.w	r3, r3, #1
 8000876:	4a17      	ldr	r2, [pc, #92]	; (80008d4 <FLASH_SetErrorCode+0x9c>)
 8000878:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000882:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	2b00      	cmp	r3, #0
 800088c:	d00b      	beq.n	80008a6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <FLASH_SetErrorCode+0x9c>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	f043 0304 	orr.w	r3, r3, #4
 8000896:	4a0f      	ldr	r2, [pc, #60]	; (80008d4 <FLASH_SetErrorCode+0x9c>)
 8000898:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800089a:	4b0d      	ldr	r3, [pc, #52]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	4a0c      	ldr	r2, [pc, #48]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 80008a0:	f023 0301 	bic.w	r3, r3, #1
 80008a4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	f240 1201 	movw	r2, #257	; 0x101
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d106      	bne.n	80008be <FLASH_SetErrorCode+0x86>
 80008b0:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 80008b2:	69db      	ldr	r3, [r3, #28]
 80008b4:	4a06      	ldr	r2, [pc, #24]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 80008b6:	f023 0301 	bic.w	r3, r3, #1
 80008ba:	61d3      	str	r3, [r2, #28]
}  
 80008bc:	e002      	b.n	80008c4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80008be:	4a04      	ldr	r2, [pc, #16]	; (80008d0 <FLASH_SetErrorCode+0x98>)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	60d3      	str	r3, [r2, #12]
}  
 80008c4:	bf00      	nop
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bc80      	pop	{r7}
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40022000 	.word	0x40022000
 80008d4:	20000030 	.word	0x20000030

080008d8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80008e2:	2301      	movs	r3, #1
 80008e4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80008ea:	4b2f      	ldr	r3, [pc, #188]	; (80009a8 <HAL_FLASHEx_Erase+0xd0>)
 80008ec:	7e1b      	ldrb	r3, [r3, #24]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d101      	bne.n	80008f6 <HAL_FLASHEx_Erase+0x1e>
 80008f2:	2302      	movs	r3, #2
 80008f4:	e053      	b.n	800099e <HAL_FLASHEx_Erase+0xc6>
 80008f6:	4b2c      	ldr	r3, [pc, #176]	; (80009a8 <HAL_FLASHEx_Erase+0xd0>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b02      	cmp	r3, #2
 8000902:	d116      	bne.n	8000932 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000904:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000908:	f7ff ff50 	bl	80007ac <FLASH_WaitForLastOperation>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d141      	bne.n	8000996 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8000912:	2001      	movs	r0, #1
 8000914:	f000 f84c 	bl	80009b0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000918:	f24c 3050 	movw	r0, #50000	; 0xc350
 800091c:	f7ff ff46 	bl	80007ac <FLASH_WaitForLastOperation>
 8000920:	4603      	mov	r3, r0
 8000922:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000924:	4b21      	ldr	r3, [pc, #132]	; (80009ac <HAL_FLASHEx_Erase+0xd4>)
 8000926:	691b      	ldr	r3, [r3, #16]
 8000928:	4a20      	ldr	r2, [pc, #128]	; (80009ac <HAL_FLASHEx_Erase+0xd4>)
 800092a:	f023 0304 	bic.w	r3, r3, #4
 800092e:	6113      	str	r3, [r2, #16]
 8000930:	e031      	b.n	8000996 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000932:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000936:	f7ff ff39 	bl	80007ac <FLASH_WaitForLastOperation>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d12a      	bne.n	8000996 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	f04f 32ff 	mov.w	r2, #4294967295
 8000946:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	e019      	b.n	8000984 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000950:	68b8      	ldr	r0, [r7, #8]
 8000952:	f000 f849 	bl	80009e8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000956:	f24c 3050 	movw	r0, #50000	; 0xc350
 800095a:	f7ff ff27 	bl	80007ac <FLASH_WaitForLastOperation>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000962:	4b12      	ldr	r3, [pc, #72]	; (80009ac <HAL_FLASHEx_Erase+0xd4>)
 8000964:	691b      	ldr	r3, [r3, #16]
 8000966:	4a11      	ldr	r2, [pc, #68]	; (80009ac <HAL_FLASHEx_Erase+0xd4>)
 8000968:	f023 0302 	bic.w	r3, r3, #2
 800096c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800096e:	7bfb      	ldrb	r3, [r7, #15]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d003      	beq.n	800097c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	68ba      	ldr	r2, [r7, #8]
 8000978:	601a      	str	r2, [r3, #0]
            break;
 800097a:	e00c      	b.n	8000996 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000982:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	029a      	lsls	r2, r3, #10
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8000990:	68ba      	ldr	r2, [r7, #8]
 8000992:	429a      	cmp	r2, r3
 8000994:	d3dc      	bcc.n	8000950 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000996:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <HAL_FLASHEx_Erase+0xd0>)
 8000998:	2200      	movs	r2, #0
 800099a:	761a      	strb	r2, [r3, #24]

  return status;
 800099c:	7bfb      	ldrb	r3, [r7, #15]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000030 	.word	0x20000030
 80009ac:	40022000 	.word	0x40022000

080009b0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80009b8:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <FLASH_MassErase+0x30>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <FLASH_MassErase+0x34>)
 80009c0:	691b      	ldr	r3, [r3, #16]
 80009c2:	4a08      	ldr	r2, [pc, #32]	; (80009e4 <FLASH_MassErase+0x34>)
 80009c4:	f043 0304 	orr.w	r3, r3, #4
 80009c8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80009ca:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <FLASH_MassErase+0x34>)
 80009cc:	691b      	ldr	r3, [r3, #16]
 80009ce:	4a05      	ldr	r2, [pc, #20]	; (80009e4 <FLASH_MassErase+0x34>)
 80009d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009d4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr
 80009e0:	20000030 	.word	0x20000030
 80009e4:	40022000 	.word	0x40022000

080009e8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <FLASH_PageErase+0x38>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <FLASH_PageErase+0x3c>)
 80009f8:	691b      	ldr	r3, [r3, #16]
 80009fa:	4a0a      	ldr	r2, [pc, #40]	; (8000a24 <FLASH_PageErase+0x3c>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000a02:	4a08      	ldr	r2, [pc, #32]	; (8000a24 <FLASH_PageErase+0x3c>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <FLASH_PageErase+0x3c>)
 8000a0a:	691b      	ldr	r3, [r3, #16]
 8000a0c:	4a05      	ldr	r2, [pc, #20]	; (8000a24 <FLASH_PageErase+0x3c>)
 8000a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a12:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000a14:	bf00      	nop
 8000a16:	370c      	adds	r7, #12
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	20000030 	.word	0x20000030
 8000a24:	40022000 	.word	0x40022000

08000a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d101      	bne.n	8000a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e26c      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f000 8087 	beq.w	8000b56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a48:	4b92      	ldr	r3, [pc, #584]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f003 030c 	and.w	r3, r3, #12
 8000a50:	2b04      	cmp	r3, #4
 8000a52:	d00c      	beq.n	8000a6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a54:	4b8f      	ldr	r3, [pc, #572]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f003 030c 	and.w	r3, r3, #12
 8000a5c:	2b08      	cmp	r3, #8
 8000a5e:	d112      	bne.n	8000a86 <HAL_RCC_OscConfig+0x5e>
 8000a60:	4b8c      	ldr	r3, [pc, #560]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a6c:	d10b      	bne.n	8000a86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a6e:	4b89      	ldr	r3, [pc, #548]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d06c      	beq.n	8000b54 <HAL_RCC_OscConfig+0x12c>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d168      	bne.n	8000b54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e246      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a8e:	d106      	bne.n	8000a9e <HAL_RCC_OscConfig+0x76>
 8000a90:	4b80      	ldr	r3, [pc, #512]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a7f      	ldr	r2, [pc, #508]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a9a:	6013      	str	r3, [r2, #0]
 8000a9c:	e02e      	b.n	8000afc <HAL_RCC_OscConfig+0xd4>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d10c      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x98>
 8000aa6:	4b7b      	ldr	r3, [pc, #492]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a7a      	ldr	r2, [pc, #488]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000aac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ab0:	6013      	str	r3, [r2, #0]
 8000ab2:	4b78      	ldr	r3, [pc, #480]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4a77      	ldr	r2, [pc, #476]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ab8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000abc:	6013      	str	r3, [r2, #0]
 8000abe:	e01d      	b.n	8000afc <HAL_RCC_OscConfig+0xd4>
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ac8:	d10c      	bne.n	8000ae4 <HAL_RCC_OscConfig+0xbc>
 8000aca:	4b72      	ldr	r3, [pc, #456]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a71      	ldr	r2, [pc, #452]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ad4:	6013      	str	r3, [r2, #0]
 8000ad6:	4b6f      	ldr	r3, [pc, #444]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a6e      	ldr	r2, [pc, #440]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	e00b      	b.n	8000afc <HAL_RCC_OscConfig+0xd4>
 8000ae4:	4b6b      	ldr	r3, [pc, #428]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a6a      	ldr	r2, [pc, #424]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	4b68      	ldr	r3, [pc, #416]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a67      	ldr	r2, [pc, #412]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000afa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d013      	beq.n	8000b2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b04:	f7ff fca2 	bl	800044c <HAL_GetTick>
 8000b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0a:	e008      	b.n	8000b1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b0c:	f7ff fc9e 	bl	800044c <HAL_GetTick>
 8000b10:	4602      	mov	r2, r0
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	2b64      	cmp	r3, #100	; 0x64
 8000b18:	d901      	bls.n	8000b1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e1fa      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b1e:	4b5d      	ldr	r3, [pc, #372]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d0f0      	beq.n	8000b0c <HAL_RCC_OscConfig+0xe4>
 8000b2a:	e014      	b.n	8000b56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b2c:	f7ff fc8e 	bl	800044c <HAL_GetTick>
 8000b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b32:	e008      	b.n	8000b46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b34:	f7ff fc8a 	bl	800044c <HAL_GetTick>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	1ad3      	subs	r3, r2, r3
 8000b3e:	2b64      	cmp	r3, #100	; 0x64
 8000b40:	d901      	bls.n	8000b46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b42:	2303      	movs	r3, #3
 8000b44:	e1e6      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b46:	4b53      	ldr	r3, [pc, #332]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1f0      	bne.n	8000b34 <HAL_RCC_OscConfig+0x10c>
 8000b52:	e000      	b.n	8000b56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d063      	beq.n	8000c2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b62:	4b4c      	ldr	r3, [pc, #304]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f003 030c 	and.w	r3, r3, #12
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d00b      	beq.n	8000b86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b6e:	4b49      	ldr	r3, [pc, #292]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f003 030c 	and.w	r3, r3, #12
 8000b76:	2b08      	cmp	r3, #8
 8000b78:	d11c      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x18c>
 8000b7a:	4b46      	ldr	r3, [pc, #280]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d116      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b86:	4b43      	ldr	r3, [pc, #268]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f003 0302 	and.w	r3, r3, #2
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d005      	beq.n	8000b9e <HAL_RCC_OscConfig+0x176>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	691b      	ldr	r3, [r3, #16]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d001      	beq.n	8000b9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e1ba      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9e:	4b3d      	ldr	r3, [pc, #244]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	695b      	ldr	r3, [r3, #20]
 8000baa:	00db      	lsls	r3, r3, #3
 8000bac:	4939      	ldr	r1, [pc, #228]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bb2:	e03a      	b.n	8000c2a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	691b      	ldr	r3, [r3, #16]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d020      	beq.n	8000bfe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bbc:	4b36      	ldr	r3, [pc, #216]	; (8000c98 <HAL_RCC_OscConfig+0x270>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc2:	f7ff fc43 	bl	800044c <HAL_GetTick>
 8000bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc8:	e008      	b.n	8000bdc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bca:	f7ff fc3f 	bl	800044c <HAL_GetTick>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	1ad3      	subs	r3, r2, r3
 8000bd4:	2b02      	cmp	r3, #2
 8000bd6:	d901      	bls.n	8000bdc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	e19b      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bdc:	4b2d      	ldr	r3, [pc, #180]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d0f0      	beq.n	8000bca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be8:	4b2a      	ldr	r3, [pc, #168]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	00db      	lsls	r3, r3, #3
 8000bf6:	4927      	ldr	r1, [pc, #156]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	600b      	str	r3, [r1, #0]
 8000bfc:	e015      	b.n	8000c2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bfe:	4b26      	ldr	r3, [pc, #152]	; (8000c98 <HAL_RCC_OscConfig+0x270>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c04:	f7ff fc22 	bl	800044c <HAL_GetTick>
 8000c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c0a:	e008      	b.n	8000c1e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c0c:	f7ff fc1e 	bl	800044c <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d901      	bls.n	8000c1e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e17a      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c1e:	4b1d      	ldr	r3, [pc, #116]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1f0      	bne.n	8000c0c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0308 	and.w	r3, r3, #8
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d03a      	beq.n	8000cac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d019      	beq.n	8000c72 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c3e:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <HAL_RCC_OscConfig+0x274>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c44:	f7ff fc02 	bl	800044c <HAL_GetTick>
 8000c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c4a:	e008      	b.n	8000c5e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c4c:	f7ff fbfe 	bl	800044c <HAL_GetTick>
 8000c50:	4602      	mov	r2, r0
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d901      	bls.n	8000c5e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e15a      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d0f0      	beq.n	8000c4c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f000 faa8 	bl	80011c0 <RCC_Delay>
 8000c70:	e01c      	b.n	8000cac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c72:	4b0a      	ldr	r3, [pc, #40]	; (8000c9c <HAL_RCC_OscConfig+0x274>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c78:	f7ff fbe8 	bl	800044c <HAL_GetTick>
 8000c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7e:	e00f      	b.n	8000ca0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c80:	f7ff fbe4 	bl	800044c <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d908      	bls.n	8000ca0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e140      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000
 8000c98:	42420000 	.word	0x42420000
 8000c9c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca0:	4b9e      	ldr	r3, [pc, #632]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca4:	f003 0302 	and.w	r3, r3, #2
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d1e9      	bne.n	8000c80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0304 	and.w	r3, r3, #4
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	f000 80a6 	beq.w	8000e06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cbe:	4b97      	ldr	r3, [pc, #604]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000cc0:	69db      	ldr	r3, [r3, #28]
 8000cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10d      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cca:	4b94      	ldr	r3, [pc, #592]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4a93      	ldr	r2, [pc, #588]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd4:	61d3      	str	r3, [r2, #28]
 8000cd6:	4b91      	ldr	r3, [pc, #580]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ce6:	4b8e      	ldr	r3, [pc, #568]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d118      	bne.n	8000d24 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cf2:	4b8b      	ldr	r3, [pc, #556]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a8a      	ldr	r2, [pc, #552]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cfe:	f7ff fba5 	bl	800044c <HAL_GetTick>
 8000d02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d04:	e008      	b.n	8000d18 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d06:	f7ff fba1 	bl	800044c <HAL_GetTick>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	2b64      	cmp	r3, #100	; 0x64
 8000d12:	d901      	bls.n	8000d18 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d14:	2303      	movs	r3, #3
 8000d16:	e0fd      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d18:	4b81      	ldr	r3, [pc, #516]	; (8000f20 <HAL_RCC_OscConfig+0x4f8>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d0f0      	beq.n	8000d06 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d106      	bne.n	8000d3a <HAL_RCC_OscConfig+0x312>
 8000d2c:	4b7b      	ldr	r3, [pc, #492]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d2e:	6a1b      	ldr	r3, [r3, #32]
 8000d30:	4a7a      	ldr	r2, [pc, #488]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	6213      	str	r3, [r2, #32]
 8000d38:	e02d      	b.n	8000d96 <HAL_RCC_OscConfig+0x36e>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d10c      	bne.n	8000d5c <HAL_RCC_OscConfig+0x334>
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d44:	6a1b      	ldr	r3, [r3, #32]
 8000d46:	4a75      	ldr	r2, [pc, #468]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d48:	f023 0301 	bic.w	r3, r3, #1
 8000d4c:	6213      	str	r3, [r2, #32]
 8000d4e:	4b73      	ldr	r3, [pc, #460]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d50:	6a1b      	ldr	r3, [r3, #32]
 8000d52:	4a72      	ldr	r2, [pc, #456]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d54:	f023 0304 	bic.w	r3, r3, #4
 8000d58:	6213      	str	r3, [r2, #32]
 8000d5a:	e01c      	b.n	8000d96 <HAL_RCC_OscConfig+0x36e>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	2b05      	cmp	r3, #5
 8000d62:	d10c      	bne.n	8000d7e <HAL_RCC_OscConfig+0x356>
 8000d64:	4b6d      	ldr	r3, [pc, #436]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d66:	6a1b      	ldr	r3, [r3, #32]
 8000d68:	4a6c      	ldr	r2, [pc, #432]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	6213      	str	r3, [r2, #32]
 8000d70:	4b6a      	ldr	r3, [pc, #424]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	4a69      	ldr	r2, [pc, #420]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d76:	f043 0301 	orr.w	r3, r3, #1
 8000d7a:	6213      	str	r3, [r2, #32]
 8000d7c:	e00b      	b.n	8000d96 <HAL_RCC_OscConfig+0x36e>
 8000d7e:	4b67      	ldr	r3, [pc, #412]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d80:	6a1b      	ldr	r3, [r3, #32]
 8000d82:	4a66      	ldr	r2, [pc, #408]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d84:	f023 0301 	bic.w	r3, r3, #1
 8000d88:	6213      	str	r3, [r2, #32]
 8000d8a:	4b64      	ldr	r3, [pc, #400]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d8c:	6a1b      	ldr	r3, [r3, #32]
 8000d8e:	4a63      	ldr	r2, [pc, #396]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000d90:	f023 0304 	bic.w	r3, r3, #4
 8000d94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d015      	beq.n	8000dca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d9e:	f7ff fb55 	bl	800044c <HAL_GetTick>
 8000da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000da4:	e00a      	b.n	8000dbc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da6:	f7ff fb51 	bl	800044c <HAL_GetTick>
 8000daa:	4602      	mov	r2, r0
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d901      	bls.n	8000dbc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000db8:	2303      	movs	r3, #3
 8000dba:	e0ab      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dbc:	4b57      	ldr	r3, [pc, #348]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000dbe:	6a1b      	ldr	r3, [r3, #32]
 8000dc0:	f003 0302 	and.w	r3, r3, #2
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d0ee      	beq.n	8000da6 <HAL_RCC_OscConfig+0x37e>
 8000dc8:	e014      	b.n	8000df4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dca:	f7ff fb3f 	bl	800044c <HAL_GetTick>
 8000dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd0:	e00a      	b.n	8000de8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dd2:	f7ff fb3b 	bl	800044c <HAL_GetTick>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d901      	bls.n	8000de8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e095      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de8:	4b4c      	ldr	r3, [pc, #304]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1ee      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000df4:	7dfb      	ldrb	r3, [r7, #23]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d105      	bne.n	8000e06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dfa:	4b48      	ldr	r3, [pc, #288]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000dfc:	69db      	ldr	r3, [r3, #28]
 8000dfe:	4a47      	ldr	r2, [pc, #284]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f000 8081 	beq.w	8000f12 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e10:	4b42      	ldr	r3, [pc, #264]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f003 030c 	and.w	r3, r3, #12
 8000e18:	2b08      	cmp	r3, #8
 8000e1a:	d061      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	69db      	ldr	r3, [r3, #28]
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d146      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e24:	4b3f      	ldr	r3, [pc, #252]	; (8000f24 <HAL_RCC_OscConfig+0x4fc>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2a:	f7ff fb0f 	bl	800044c <HAL_GetTick>
 8000e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e30:	e008      	b.n	8000e44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e32:	f7ff fb0b 	bl	800044c <HAL_GetTick>
 8000e36:	4602      	mov	r2, r0
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d901      	bls.n	8000e44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e40:	2303      	movs	r3, #3
 8000e42:	e067      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e44:	4b35      	ldr	r3, [pc, #212]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1f0      	bne.n	8000e32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a1b      	ldr	r3, [r3, #32]
 8000e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e58:	d108      	bne.n	8000e6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e5a:	4b30      	ldr	r3, [pc, #192]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	492d      	ldr	r1, [pc, #180]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e6c:	4b2b      	ldr	r3, [pc, #172]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a19      	ldr	r1, [r3, #32]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e7c:	430b      	orrs	r3, r1
 8000e7e:	4927      	ldr	r1, [pc, #156]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000e80:	4313      	orrs	r3, r2
 8000e82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e84:	4b27      	ldr	r3, [pc, #156]	; (8000f24 <HAL_RCC_OscConfig+0x4fc>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8a:	f7ff fadf 	bl	800044c <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e92:	f7ff fadb 	bl	800044c <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e037      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0x46a>
 8000eb0:	e02f      	b.n	8000f12 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	; (8000f24 <HAL_RCC_OscConfig+0x4fc>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fac8 	bl	800044c <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ec0:	f7ff fac4 	bl	800044c <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e020      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f0      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x498>
 8000ede:	e018      	b.n	8000f12 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	69db      	ldr	r3, [r3, #28]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d101      	bne.n	8000eec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e013      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000eec:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <HAL_RCC_OscConfig+0x4f4>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a1b      	ldr	r3, [r3, #32]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d106      	bne.n	8000f0e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d001      	beq.n	8000f12 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40007000 	.word	0x40007000
 8000f24:	42420060 	.word	0x42420060

08000f28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e0d0      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f3c:	4b6a      	ldr	r3, [pc, #424]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d910      	bls.n	8000f6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f4a:	4b67      	ldr	r3, [pc, #412]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 0207 	bic.w	r2, r3, #7
 8000f52:	4965      	ldr	r1, [pc, #404]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f5a:	4b63      	ldr	r3, [pc, #396]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d001      	beq.n	8000f6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e0b8      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d020      	beq.n	8000fba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f84:	4b59      	ldr	r3, [pc, #356]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	4a58      	ldr	r2, [pc, #352]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0308 	and.w	r3, r3, #8
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f9c:	4b53      	ldr	r3, [pc, #332]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	4a52      	ldr	r2, [pc, #328]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fa2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fa8:	4b50      	ldr	r3, [pc, #320]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	494d      	ldr	r1, [pc, #308]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d040      	beq.n	8001048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d107      	bne.n	8000fde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fce:	4b47      	ldr	r3, [pc, #284]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d115      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e07f      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d107      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe6:	4b41      	ldr	r3, [pc, #260]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d109      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e073      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff6:	4b3d      	ldr	r3, [pc, #244]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e06b      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001006:	4b39      	ldr	r3, [pc, #228]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f023 0203 	bic.w	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4936      	ldr	r1, [pc, #216]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001014:	4313      	orrs	r3, r2
 8001016:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001018:	f7ff fa18 	bl	800044c <HAL_GetTick>
 800101c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101e:	e00a      	b.n	8001036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001020:	f7ff fa14 	bl	800044c <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	f241 3288 	movw	r2, #5000	; 0x1388
 800102e:	4293      	cmp	r3, r2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e053      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001036:	4b2d      	ldr	r3, [pc, #180]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 020c 	and.w	r2, r3, #12
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	429a      	cmp	r2, r3
 8001046:	d1eb      	bne.n	8001020 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001048:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d210      	bcs.n	8001078 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001056:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f023 0207 	bic.w	r2, r3, #7
 800105e:	4922      	ldr	r1, [pc, #136]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	4313      	orrs	r3, r2
 8001064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001066:	4b20      	ldr	r3, [pc, #128]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d001      	beq.n	8001078 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e032      	b.n	80010de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d008      	beq.n	8001096 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001084:	4b19      	ldr	r3, [pc, #100]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	4916      	ldr	r1, [pc, #88]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 8001092:	4313      	orrs	r3, r2
 8001094:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d009      	beq.n	80010b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010a2:	4b12      	ldr	r3, [pc, #72]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	691b      	ldr	r3, [r3, #16]
 80010ae:	00db      	lsls	r3, r3, #3
 80010b0:	490e      	ldr	r1, [pc, #56]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010b6:	f000 f821 	bl	80010fc <HAL_RCC_GetSysClockFreq>
 80010ba:	4601      	mov	r1, r0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	091b      	lsrs	r3, r3, #4
 80010c2:	f003 030f 	and.w	r3, r3, #15
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <HAL_RCC_ClockConfig+0x1c8>)
 80010c8:	5cd3      	ldrb	r3, [r2, r3]
 80010ca:	fa21 f303 	lsr.w	r3, r1, r3
 80010ce:	4a09      	ldr	r2, [pc, #36]	; (80010f4 <HAL_RCC_ClockConfig+0x1cc>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <HAL_RCC_ClockConfig+0x1d0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f976 	bl	80003c8 <HAL_InitTick>

  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40022000 	.word	0x40022000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	08001414 	.word	0x08001414
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000004 	.word	0x20000004

080010fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010fc:	b490      	push	{r4, r7}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001102:	4b2a      	ldr	r3, [pc, #168]	; (80011ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8001104:	1d3c      	adds	r4, r7, #4
 8001106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001108:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800110c:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001122:	2300      	movs	r3, #0
 8001124:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f003 030c 	and.w	r3, r3, #12
 8001132:	2b04      	cmp	r3, #4
 8001134:	d002      	beq.n	800113c <HAL_RCC_GetSysClockFreq+0x40>
 8001136:	2b08      	cmp	r3, #8
 8001138:	d003      	beq.n	8001142 <HAL_RCC_GetSysClockFreq+0x46>
 800113a:	e02d      	b.n	8001198 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800113c:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800113e:	623b      	str	r3, [r7, #32]
      break;
 8001140:	e02d      	b.n	800119e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	0c9b      	lsrs	r3, r3, #18
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800114e:	4413      	add	r3, r2
 8001150:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001154:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d013      	beq.n	8001188 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001160:	4b14      	ldr	r3, [pc, #80]	; (80011b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	0c5b      	lsrs	r3, r3, #17
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800116e:	4413      	add	r3, r2
 8001170:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001174:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	4a0f      	ldr	r2, [pc, #60]	; (80011b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800117a:	fb02 f203 	mul.w	r2, r2, r3
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	fbb2 f3f3 	udiv	r3, r2, r3
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
 8001186:	e004      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	4a0c      	ldr	r2, [pc, #48]	; (80011bc <HAL_RCC_GetSysClockFreq+0xc0>)
 800118c:	fb02 f303 	mul.w	r3, r2, r3
 8001190:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001194:	623b      	str	r3, [r7, #32]
      break;
 8001196:	e002      	b.n	800119e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800119a:	623b      	str	r3, [r7, #32]
      break;
 800119c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800119e:	6a3b      	ldr	r3, [r7, #32]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3728      	adds	r7, #40	; 0x28
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc90      	pop	{r4, r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	08001400 	.word	0x08001400
 80011b0:	08001410 	.word	0x08001410
 80011b4:	40021000 	.word	0x40021000
 80011b8:	007a1200 	.word	0x007a1200
 80011bc:	003d0900 	.word	0x003d0900

080011c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <RCC_Delay+0x34>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a0a      	ldr	r2, [pc, #40]	; (80011f8 <RCC_Delay+0x38>)
 80011ce:	fba2 2303 	umull	r2, r3, r2, r3
 80011d2:	0a5b      	lsrs	r3, r3, #9
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	fb02 f303 	mul.w	r3, r2, r3
 80011da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011dc:	bf00      	nop
  }
  while (Delay --);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	1e5a      	subs	r2, r3, #1
 80011e2:	60fa      	str	r2, [r7, #12]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d1f9      	bne.n	80011dc <RCC_Delay+0x1c>
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000000 	.word	0x20000000
 80011f8:	10624dd3 	.word	0x10624dd3

080011fc <Flash_EEPROM_Erase_One_PAGE>:
HAL_FLASH_Lock();                 //锁定Flash
FLASH_WaitForLastOperation(1000);
}

void    Flash_EEPROM_Erase_One_PAGE(uint32_t page_offset)//擦除一页,page_offset为页编号
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
FLASH_EraseInitTypeDef Flash_ROM;  //声明 FLASH_EraseInitTypeDef 结构体为 Flash_ROM
HAL_FLASH_Unlock();               //解锁Flash
 8001204:	f7ff fa80 	bl	8000708 <HAL_FLASH_Unlock>
Flash_ROM.TypeErase=FLASH_TYPEERASE_PAGES;//标明Flash执行页面只做擦除操作
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
Flash_ROM.PageAddress=(uint32_t)eeprom+PAGE_SIZE*page_offset;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	029b      	lsls	r3, r3, #10
 8001210:	4a0c      	ldr	r2, [pc, #48]	; (8001244 <Flash_EEPROM_Erase_One_PAGE+0x48>)
 8001212:	4413      	add	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
Flash_ROM.NbPages=1;
 8001216:	2301      	movs	r3, #1
 8001218:	61fb      	str	r3, [r7, #28]
uint32_t PageError = 0;                    //设置PageError,如果出现错误这个变量会被设置为出错的FLASH地址
 800121a:	2300      	movs	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
HAL_FLASHEx_Erase(&Flash_ROM, &PageError);  //调用擦除函数擦除
 800121e:	f107 020c 	add.w	r2, r7, #12
 8001222:	f107 0310 	add.w	r3, r7, #16
 8001226:	4611      	mov	r1, r2
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fb55 	bl	80008d8 <HAL_FLASHEx_Erase>
HAL_FLASH_Lock();                 //锁定Flash
 800122e:	f7ff fa91 	bl	8000754 <HAL_FLASH_Lock>
FLASH_WaitForLastOperation(1000);
 8001232:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001236:	f7ff fab9 	bl	80007ac <FLASH_WaitForLastOperation>
}
 800123a:	bf00      	nop
 800123c:	3720      	adds	r7, #32
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	08001800 	.word	0x08001800

08001248 <Flash_EEPROM_Program_Word>:

void    Flash_EEPROM_Program_Word(uint32_t Address,uint32_t Data)
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]

if(Address*4<PAGE_SIZE*PAGE_COUNT)//地址在Flash_ROM定义的范围内
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800125a:	d21b      	bcs.n	8001294 <Flash_EEPROM_Program_Word+0x4c>
{
  HAL_FLASH_Unlock();               //解锁Flash
 800125c:	f7ff fa54 	bl	8000708 <HAL_FLASH_Unlock>
  FLASH_WaitForLastOperation(1000);
 8001260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001264:	f7ff faa2 	bl	80007ac <FLASH_WaitForLastOperation>
  HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(uint32_t)eeprom+Address*4,Data);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4a0b      	ldr	r2, [pc, #44]	; (800129c <Flash_EEPROM_Program_Word+0x54>)
 800126e:	1899      	adds	r1, r3, r2
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	f04f 0400 	mov.w	r4, #0
 8001276:	461a      	mov	r2, r3
 8001278:	4623      	mov	r3, r4
 800127a:	2002      	movs	r0, #2
 800127c:	f7ff f9d4 	bl	8000628 <HAL_FLASH_Program>
  FLASH_WaitForLastOperation(1000);
 8001280:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001284:	f7ff fa92 	bl	80007ac <FLASH_WaitForLastOperation>
  HAL_FLASH_Lock();                 //锁定Flash
 8001288:	f7ff fa64 	bl	8000754 <HAL_FLASH_Lock>
  FLASH_WaitForLastOperation(1000);
 800128c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001290:	f7ff fa8c 	bl	80007ac <FLASH_WaitForLastOperation>

}

}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	bd90      	pop	{r4, r7, pc}
 800129c:	08001800 	.word	0x08001800

080012a0 <Flash_EEPROM_Read_Word>:


uint32_t Flash_EEPROM_Read_Word(uint32_t Address)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
if(Address*4<PAGE_SIZE*PAGE_COUNT)//地址在Flash_ROM定义的范围内
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012b0:	d205      	bcs.n	80012be <Flash_EEPROM_Read_Word+0x1e>
{
  return *((uint32_t *)((uint32_t)eeprom+Address*4));
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4a05      	ldr	r2, [pc, #20]	; (80012cc <Flash_EEPROM_Read_Word+0x2c>)
 80012b8:	4413      	add	r3, r2
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	e000      	b.n	80012c0 <Flash_EEPROM_Read_Word+0x20>
}
return 0;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	08001800 	.word	0x08001800

080012d0 <__libc_init_array>:
 80012d0:	b570      	push	{r4, r5, r6, lr}
 80012d2:	2500      	movs	r5, #0
 80012d4:	4e0c      	ldr	r6, [pc, #48]	; (8001308 <__libc_init_array+0x38>)
 80012d6:	4c0d      	ldr	r4, [pc, #52]	; (800130c <__libc_init_array+0x3c>)
 80012d8:	1ba4      	subs	r4, r4, r6
 80012da:	10a4      	asrs	r4, r4, #2
 80012dc:	42a5      	cmp	r5, r4
 80012de:	d109      	bne.n	80012f4 <__libc_init_array+0x24>
 80012e0:	f000 f822 	bl	8001328 <_init>
 80012e4:	2500      	movs	r5, #0
 80012e6:	4e0a      	ldr	r6, [pc, #40]	; (8001310 <__libc_init_array+0x40>)
 80012e8:	4c0a      	ldr	r4, [pc, #40]	; (8001314 <__libc_init_array+0x44>)
 80012ea:	1ba4      	subs	r4, r4, r6
 80012ec:	10a4      	asrs	r4, r4, #2
 80012ee:	42a5      	cmp	r5, r4
 80012f0:	d105      	bne.n	80012fe <__libc_init_array+0x2e>
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
 80012f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012f8:	4798      	blx	r3
 80012fa:	3501      	adds	r5, #1
 80012fc:	e7ee      	b.n	80012dc <__libc_init_array+0xc>
 80012fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001302:	4798      	blx	r3
 8001304:	3501      	adds	r5, #1
 8001306:	e7f2      	b.n	80012ee <__libc_init_array+0x1e>
 8001308:	08001c00 	.word	0x08001c00
 800130c:	08001c00 	.word	0x08001c00
 8001310:	08001c00 	.word	0x08001c00
 8001314:	08001c04 	.word	0x08001c04

08001318 <memset>:
 8001318:	4603      	mov	r3, r0
 800131a:	4402      	add	r2, r0
 800131c:	4293      	cmp	r3, r2
 800131e:	d100      	bne.n	8001322 <memset+0xa>
 8001320:	4770      	bx	lr
 8001322:	f803 1b01 	strb.w	r1, [r3], #1
 8001326:	e7f9      	b.n	800131c <memset+0x4>

08001328 <_init>:
 8001328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800132a:	bf00      	nop
 800132c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800132e:	bc08      	pop	{r3}
 8001330:	469e      	mov	lr, r3
 8001332:	4770      	bx	lr

08001334 <_fini>:
 8001334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001336:	bf00      	nop
 8001338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800133a:	bc08      	pop	{r3}
 800133c:	469e      	mov	lr, r3
 800133e:	4770      	bx	lr
