
GyroSensorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b70  08008b70  08008b70  00018b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096e0  080096e0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  080096e0  080096e0  000196e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096e8  080096e8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096e8  080096e8  000196e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096ec  080096ec  000196ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080096f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  200001e4  080098d4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  080098d4  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a75  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018b4  00000000  00000000  00027c89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  00029540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  00029c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000641d  00000000  00000000  0002a238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000518af  00000000  00000000  00030655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00081f04  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003184  00000000  00000000  00081f54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000e188  00000000  00000000  000850d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  00093260  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0009332c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b54 	.word	0x08008b54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08008b54 	.word	0x08008b54

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <i2cActivate>:
// Init hardware



void i2cActivate()
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
	I2C_TypeDef   *i2c  = I2C1;
 8000f62:	4b30      	ldr	r3, [pc, #192]	; (8001024 <i2cActivate+0xc8>)
 8000f64:	60fb      	str	r3, [r7, #12]
#ifdef BALA2024
	I2C_TypeDef   *i2c2  = I2C2;
 8000f66:	4b30      	ldr	r3, [pc, #192]	; (8001028 <i2cActivate+0xcc>)
 8000f68:	60bb      	str	r3, [r7, #8]
#endif /* BALA2024 */
	GPIO_TypeDef  *portB = GPIOB;
 8000f6a:	4b30      	ldr	r3, [pc, #192]	; (800102c <i2cActivate+0xd0>)
 8000f6c:	607b      	str	r3, [r7, #4]
    // GPIOB-Bustakt aktivieren wegen der Verwendung von PB8/PB9 (I2C).
    i2cSelectI2C(i2c);                           // I2C1: Bustakt aktivieren
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	f002 fc60 	bl	8003834 <i2cSelectI2C>
    //i2cDisableDevice(i2c);
    gpioInitPort(portB);
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f002 f94d 	bl	8003214 <gpioInitPort>
    gpioSelectPinMode(portB, PIN8, ALTFUNC);
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	2108      	movs	r1, #8
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f002 fa0e 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN8, AF4);         // PB8 : I2C1 SCL
 8000f84:	2204      	movs	r2, #4
 8000f86:	2108      	movs	r1, #8
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f002 faab 	bl	80034e4 <gpioSelectAltFunc>
    gpioSelectPinMode(portB, PIN9, ALTFUNC);
 8000f8e:	2202      	movs	r2, #2
 8000f90:	2109      	movs	r1, #9
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f002 fa04 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN9, AF4);         // PB9 : I2C1 SDA
 8000f98:	2204      	movs	r2, #4
 8000f9a:	2109      	movs	r1, #9
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f002 faa1 	bl	80034e4 <gpioSelectAltFunc>

    /**
     * Verwenden Sie auf keinen Fall die MCU-internen Pull-up-Widerstaende!
     * Widerstandswerte: jeweils 4k7 fuer SDA und SCL!
     */
    gpioSetOutputType(portB, PIN8, OPENDRAIN);   // Immer externe Pull-up-
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	2108      	movs	r1, #8
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f002 fb05 	bl	80035b6 <gpioSetOutputType>
    gpioSetOutputType(portB, PIN9, OPENDRAIN);   // Widerstaende verwenden!!!
 8000fac:	2201      	movs	r2, #1
 8000fae:	2109      	movs	r1, #9
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f002 fb00 	bl	80035b6 <gpioSetOutputType>
    // Initialisierung des I2C-Controllers
    i2cInitI2C(i2c, I2C_DUTY_CYCLE_2, 17, I2C_CLOCK_50);
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	2211      	movs	r2, #17
 8000fba:	2100      	movs	r1, #0
 8000fbc:	68f8      	ldr	r0, [r7, #12]
 8000fbe:	f002 fceb 	bl	8003998 <i2cInitI2C>
    i2cEnableDevice(i2c);                        // MCAL I2C1 activ
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f002 fe1b 	bl	8003bfe <i2cEnableDevice>
#ifdef BALA2024

    // GPIOB-Bustakt aktivieren wegen der Verwendung von PB10/PB3 (I2C).
    i2cSelectI2C(i2c2);                           // I2C2: Bustakt aktivieren
 8000fc8:	68b8      	ldr	r0, [r7, #8]
 8000fca:	f002 fc33 	bl	8003834 <i2cSelectI2C>
    gpioSelectPinMode(portB, PIN10, ALTFUNC);
 8000fce:	2202      	movs	r2, #2
 8000fd0:	210a      	movs	r1, #10
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f002 f9e4 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN10, AF4);         // PB10 : I2C2 SCL
 8000fd8:	2204      	movs	r2, #4
 8000fda:	210a      	movs	r1, #10
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f002 fa81 	bl	80034e4 <gpioSelectAltFunc>
    gpioSelectPinMode(portB, PIN3, ALTFUNC);
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	2103      	movs	r1, #3
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f002 f9da 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN3, AF9);         // PB3 : 	I2C2 SDA
 8000fec:	2209      	movs	r2, #9
 8000fee:	2103      	movs	r1, #3
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f002 fa77 	bl	80034e4 <gpioSelectAltFunc>

    /**
     * Verwenden Sie auf keinen Fall die MCU-internen Pull-up-Widerstaende!
     * Widerstandswerte: jeweils 4k7 fuer SDA und SCL!
     */
    gpioSetOutputType(portB, PIN10, OPENDRAIN);   // Immer externe Pull-up-
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	210a      	movs	r1, #10
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f002 fadb 	bl	80035b6 <gpioSetOutputType>
    gpioSetOutputType(portB, PIN3, OPENDRAIN);   // Widerstaende verwenden!!!
 8001000:	2201      	movs	r2, #1
 8001002:	2103      	movs	r1, #3
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f002 fad6 	bl	80035b6 <gpioSetOutputType>
    // Initialisierung des I2C-Controllers
    i2cInitI2C(i2c2, I2C_DUTY_CYCLE_2, 17, I2C_CLOCK_50);
 800100a:	2300      	movs	r3, #0
 800100c:	2211      	movs	r2, #17
 800100e:	2100      	movs	r1, #0
 8001010:	68b8      	ldr	r0, [r7, #8]
 8001012:	f002 fcc1 	bl	8003998 <i2cInitI2C>
    i2cEnableDevice(i2c2);                        // MCAL I2C2 activ
 8001016:	68b8      	ldr	r0, [r7, #8]
 8001018:	f002 fdf1 	bl	8003bfe <i2cEnableDevice>
#endif /* BALA2024 */
}
 800101c:	bf00      	nop
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40005400 	.word	0x40005400
 8001028:	40005800 	.word	0x40005800
 800102c:	40020400 	.word	0x40020400

08001030 <ledActivate>:




void ledActivate(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    gpioSelectPort(LED_GPIO);
 8001034:	481e      	ldr	r0, [pc, #120]	; (80010b0 <ledActivate+0x80>)
 8001036:	f002 f94f 	bl	80032d8 <gpioSelectPort>
    gpioSelectPinMode(LED_GPIO, LED_red, OUTPUT);
 800103a:	2201      	movs	r2, #1
 800103c:	210f      	movs	r1, #15
 800103e:	481c      	ldr	r0, [pc, #112]	; (80010b0 <ledActivate+0x80>)
 8001040:	f002 f9ae 	bl	80033a0 <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_red	, PUSHPULL);
 8001044:	2200      	movs	r2, #0
 8001046:	210f      	movs	r1, #15
 8001048:	4819      	ldr	r0, [pc, #100]	; (80010b0 <ledActivate+0x80>)
 800104a:	f002 fab4 	bl	80035b6 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_red, PULLUP);
 800104e:	2201      	movs	r2, #1
 8001050:	210f      	movs	r1, #15
 8001052:	4817      	ldr	r0, [pc, #92]	; (80010b0 <ledActivate+0x80>)
 8001054:	f002 faf8 	bl	8003648 <gpioSelectPushPullMode>
    LED_red_off;
 8001058:	210f      	movs	r1, #15
 800105a:	4815      	ldr	r0, [pc, #84]	; (80010b0 <ledActivate+0x80>)
 800105c:	f002 f9eb 	bl	8003436 <gpioSetPin>

    gpioSelectPinMode(LED_GPIO, LED_green, OUTPUT);
 8001060:	2201      	movs	r2, #1
 8001062:	210e      	movs	r1, #14
 8001064:	4812      	ldr	r0, [pc, #72]	; (80010b0 <ledActivate+0x80>)
 8001066:	f002 f99b 	bl	80033a0 <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_green, PUSHPULL);
 800106a:	2200      	movs	r2, #0
 800106c:	210e      	movs	r1, #14
 800106e:	4810      	ldr	r0, [pc, #64]	; (80010b0 <ledActivate+0x80>)
 8001070:	f002 faa1 	bl	80035b6 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_green, PULLUP);
 8001074:	2201      	movs	r2, #1
 8001076:	210e      	movs	r1, #14
 8001078:	480d      	ldr	r0, [pc, #52]	; (80010b0 <ledActivate+0x80>)
 800107a:	f002 fae5 	bl	8003648 <gpioSelectPushPullMode>
    LED_green_off;
 800107e:	210e      	movs	r1, #14
 8001080:	480b      	ldr	r0, [pc, #44]	; (80010b0 <ledActivate+0x80>)
 8001082:	f002 f9d8 	bl	8003436 <gpioSetPin>

    gpioSelectPinMode(LED_GPIO, LED_blue, OUTPUT);
 8001086:	2201      	movs	r2, #1
 8001088:	210d      	movs	r1, #13
 800108a:	4809      	ldr	r0, [pc, #36]	; (80010b0 <ledActivate+0x80>)
 800108c:	f002 f988 	bl	80033a0 <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_blue, PUSHPULL);
 8001090:	2200      	movs	r2, #0
 8001092:	210d      	movs	r1, #13
 8001094:	4806      	ldr	r0, [pc, #24]	; (80010b0 <ledActivate+0x80>)
 8001096:	f002 fa8e 	bl	80035b6 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_blue, PULLUP);
 800109a:	2201      	movs	r2, #1
 800109c:	210d      	movs	r1, #13
 800109e:	4804      	ldr	r0, [pc, #16]	; (80010b0 <ledActivate+0x80>)
 80010a0:	f002 fad2 	bl	8003648 <gpioSelectPushPullMode>
    LED_blue_off;
 80010a4:	210d      	movs	r1, #13
 80010a6:	4802      	ldr	r0, [pc, #8]	; (80010b0 <ledActivate+0x80>)
 80010a8:	f002 f9c5 	bl	8003436 <gpioSetPin>
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40020400 	.word	0x40020400

080010b4 <BALOsetup>:

void BALOsetup(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    // Configuration LED Pin

   ledActivate();
 80010b8:	f7ff ffba 	bl	8001030 <ledActivate>
   i2cActivate();
 80010bc:	f7ff ff4e 	bl	8000f5c <i2cActivate>

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <AlBeOszi>:



uint16_t AlBeOszi(float *AlphaBeta)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]

// Variables for Oszi Function
const int16_t oszi[3] = {70,50,159};			//oszi ypos-Zero Level, y-amplitude, t_lenght
const uint16_t osziColor = tft_GREY;
 80010cc:	f641 1323 	movw	r3, #6435	; 0x1923
 80010d0:	82fb      	strh	r3, [r7, #22]
const uint16_t aColor = tft_YELLOW;
 80010d2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80010d6:	82bb      	strh	r3, [r7, #20]
const uint16_t bColor = tft_MAGENTA;
 80010d8:	f64f 031f 	movw	r3, #63519	; 0xf81f
 80010dc:	827b      	strh	r3, [r7, #18]

static int16_t timepos = 0;

// kleines Oszi als Zeitmitschrieb
	if (AlphaBeta[0] > 1) {AlphaBeta[0]= 1;}
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f0:	dd03      	ble.n	80010fa <AlBeOszi+0x36>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80010f8:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[0] < -1) {AlphaBeta[0]= -1;}
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	edd3 7a00 	vldr	s15, [r3]
 8001100:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001104:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110c:	d502      	bpl.n	8001114 <AlBeOszi+0x50>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a5f      	ldr	r2, [pc, #380]	; (8001290 <AlBeOszi+0x1cc>)
 8001112:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[1] > 1) {AlphaBeta[1]= 1;}
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3304      	adds	r3, #4
 8001118:	edd3 7a00 	vldr	s15, [r3]
 800111c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001128:	dd04      	ble.n	8001134 <AlBeOszi+0x70>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	3304      	adds	r3, #4
 800112e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001132:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[1] < -1) {AlphaBeta[1]= -1;}
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3304      	adds	r3, #4
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001140:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001148:	d503      	bpl.n	8001152 <AlBeOszi+0x8e>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3304      	adds	r3, #4
 800114e:	4a50      	ldr	r2, [pc, #320]	; (8001290 <AlBeOszi+0x1cc>)
 8001150:	601a      	str	r2, [r3, #0]
	int16_t Ya = oszi[0] - (int16_t)((oszi[1]-1) * AlphaBeta[0]);			// - ST7735 y = 0 upper line inverter direct to y Scale
 8001152:	4b50      	ldr	r3, [pc, #320]	; (8001294 <AlBeOszi+0x1d0>)
 8001154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001158:	b29a      	uxth	r2, r3
 800115a:	4b4e      	ldr	r3, [pc, #312]	; (8001294 <AlBeOszi+0x1d0>)
 800115c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001160:	3b01      	subs	r3, #1
 8001162:	ee07 3a90 	vmov	s15, r3
 8001166:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	edd3 7a00 	vldr	s15, [r3]
 8001170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b21b      	sxth	r3, r3
 800117e:	b29b      	uxth	r3, r3
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	b29b      	uxth	r3, r3
 8001184:	823b      	strh	r3, [r7, #16]
	int16_t Yb = oszi[0] - (int16_t)((oszi[1]-1) * AlphaBeta[1]);
 8001186:	4b43      	ldr	r3, [pc, #268]	; (8001294 <AlBeOszi+0x1d0>)
 8001188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118c:	b29a      	uxth	r2, r3
 800118e:	4b41      	ldr	r3, [pc, #260]	; (8001294 <AlBeOszi+0x1d0>)
 8001190:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001194:	3b01      	subs	r3, #1
 8001196:	ee07 3a90 	vmov	s15, r3
 800119a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3304      	adds	r3, #4
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ae:	ee17 3a90 	vmov	r3, s15
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	81fb      	strh	r3, [r7, #14]
	int16_t osziHight = oszi[1]*2;
 80011bc:	4b35      	ldr	r3, [pc, #212]	; (8001294 <AlBeOszi+0x1d0>)
 80011be:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	81bb      	strh	r3, [r7, #12]
	tftDrawFastVLine(timepos, (oszi[0]-oszi[1]), osziHight, osziColor);
 80011ca:	4b33      	ldr	r3, [pc, #204]	; (8001298 <AlBeOszi+0x1d4>)
 80011cc:	f9b3 0000 	ldrsh.w	r0, [r3]
 80011d0:	4b30      	ldr	r3, [pc, #192]	; (8001294 <AlBeOszi+0x1d0>)
 80011d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	4b2e      	ldr	r3, [pc, #184]	; (8001294 <AlBeOszi+0x1d0>)
 80011da:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	b219      	sxth	r1, r3
 80011e6:	8afb      	ldrh	r3, [r7, #22]
 80011e8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011ec:	f000 fffc 	bl	80021e8 <tftDrawFastVLine>
	if (Ya == Yb)
 80011f0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80011f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d10a      	bne.n	8001212 <AlBeOszi+0x14e>
	{
		tftDrawPixel(timepos,Ya,tft_WHITE);
 80011fc:	4b26      	ldr	r3, [pc, #152]	; (8001298 <AlBeOszi+0x1d4>)
 80011fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001202:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001206:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800120a:	4618      	mov	r0, r3
 800120c:	f000 ff2e 	bl	800206c <tftDrawPixel>
 8001210:	e011      	b.n	8001236 <AlBeOszi+0x172>
	}
	else
	{
		tftDrawPixel(timepos,Ya,aColor);
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <AlBeOszi+0x1d4>)
 8001214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001218:	8aba      	ldrh	r2, [r7, #20]
 800121a:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 800121e:	4618      	mov	r0, r3
 8001220:	f000 ff24 	bl	800206c <tftDrawPixel>
		tftDrawPixel(timepos,Yb,bColor);
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <AlBeOszi+0x1d4>)
 8001226:	f9b3 3000 	ldrsh.w	r3, [r3]
 800122a:	8a7a      	ldrh	r2, [r7, #18]
 800122c:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001230:	4618      	mov	r0, r3
 8001232:	f000 ff1b 	bl	800206c <tftDrawPixel>
	}
	if (++timepos > oszi[2] )
 8001236:	4b18      	ldr	r3, [pc, #96]	; (8001298 <AlBeOszi+0x1d4>)
 8001238:	f9b3 3000 	ldrsh.w	r3, [r3]
 800123c:	b29b      	uxth	r3, r3
 800123e:	3301      	adds	r3, #1
 8001240:	b29b      	uxth	r3, r3
 8001242:	b21a      	sxth	r2, r3
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <AlBeOszi+0x1d4>)
 8001246:	801a      	strh	r2, [r3, #0]
 8001248:	4b13      	ldr	r3, [pc, #76]	; (8001298 <AlBeOszi+0x1d4>)
 800124a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <AlBeOszi+0x1d0>)
 8001250:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001254:	429a      	cmp	r2, r3
 8001256:	dd02      	ble.n	800125e <AlBeOszi+0x19a>
	{
		timepos = 0;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <AlBeOszi+0x1d4>)
 800125a:	2200      	movs	r2, #0
 800125c:	801a      	strh	r2, [r3, #0]
		//lcd7735_fillRect(0, oszi[0]-oszi[1], oszi[2]+1, 2*oszi[1], ST7735_GREY);
	}
	tftDrawFastVLine(timepos, oszi[0], oszi[1]/2, tft_RED);
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <AlBeOszi+0x1d4>)
 8001260:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001264:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <AlBeOszi+0x1d0>)
 8001266:	f9b3 1000 	ldrsh.w	r1, [r3]
 800126a:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <AlBeOszi+0x1d0>)
 800126c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001270:	0fda      	lsrs	r2, r3, #31
 8001272:	4413      	add	r3, r2
 8001274:	105b      	asrs	r3, r3, #1
 8001276:	b21a      	sxth	r2, r3
 8001278:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800127c:	f000 ffb4 	bl	80021e8 <tftDrawFastVLine>
	return timepos;
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <AlBeOszi+0x1d4>)
 8001282:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001286:	b29b      	uxth	r3, r3
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	bf800000 	.word	0xbf800000
 8001294:	08008b94 	.word	0x08008b94
 8001298:	20000200 	.word	0x20000200

0800129c <mpuInit>:
 * @warning
 * - Modifying the I2C address may require hardware adjustments (e.g., soldering the AD0 pin).
 * - Disabling both gyroscope and accelerometer may lead to an unusable sensor state.
 */

int8_t mpuInit(MPU6050_t* sensor, I2C_TypeDef* i2cBus, uint8_t i2cAddr, uint8_t gyroScale, uint8_t accelRange, uint8_t lPconfig, uint8_t restart) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	4611      	mov	r1, r2
 80012a8:	461a      	mov	r2, r3
 80012aa:	460b      	mov	r3, r1
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	4613      	mov	r3, r2
 80012b0:	71bb      	strb	r3, [r7, #6]

	sensor->i2c = i2cBus;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	68ba      	ldr	r2, [r7, #8]
 80012b6:	601a      	str	r2, [r3, #0]

	// default Orientation
	sensor->RPY[0] = 1;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2201      	movs	r2, #1
 80012bc:	755a      	strb	r2, [r3, #21]
	sensor->RPY[1] = 2;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2202      	movs	r2, #2
 80012c2:	759a      	strb	r2, [r3, #22]
	sensor->RPY[2] = -3;					// -3 means Sensor Y-Axis goes into top direction
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	22fd      	movs	r2, #253	; 0xfd
 80012c8:	75da      	strb	r2, [r3, #23]
	sensor->pitchZero = 0;					// assemble offset MPU vs chassis
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	64da      	str	r2, [r3, #76]	; 0x4c
	sensor->pitch = 0;					// assemble offset MPU vs chassis
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	649a      	str	r2, [r3, #72]	; 0x48
	if(i2cAddr == i2cAddr_MPU6050) {
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b68      	cmp	r3, #104	; 0x68
 80012de:	d103      	bne.n	80012e8 <mpuInit+0x4c>
		sensor->i2c_address = i2cAddr;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	79fa      	ldrb	r2, [r7, #7]
 80012e4:	711a      	strb	r2, [r3, #4]
 80012e6:	e002      	b.n	80012ee <mpuInit+0x52>
		/**
		 * To change I2C Address of the MPU6050, the AD0-Pin of the sensor must be set high
		 * This pin is not connected to the board
		 * therefore, the standard address is always used to prevent communication errors.
		 */
		sensor->i2c_address = (uint8_t) i2cAddr_MPU6050;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2268      	movs	r2, #104	; 0x68
 80012ec:	711a      	strb	r2, [r3, #4]
	}

	uint8_t gyroReturn;
	switch (gyroScale) {
 80012ee:	79bb      	ldrb	r3, [r7, #6]
 80012f0:	2b04      	cmp	r3, #4
 80012f2:	d835      	bhi.n	8001360 <mpuInit+0xc4>
 80012f4:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <mpuInit+0x60>)
 80012f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fa:	bf00      	nop
 80012fc:	08001311 	.word	0x08001311
 8001300:	08001319 	.word	0x08001319
 8001304:	0800132b 	.word	0x0800132b
 8001308:	0800133d 	.word	0x0800133d
 800130c:	0800134f 	.word	0x0800134f
	case 0:
		sensor->gyro_scale = (uint8_t) DISABLE;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	22ff      	movs	r2, #255	; 0xff
 8001314:	715a      	strb	r2, [r3, #5]
		break;
 8001316:	e02c      	b.n	8001372 <mpuInit+0xd6>
	case 1:
		sensor->gyro_scale = (uint8_t) MPU6050_GYRO_FSCALE_250;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2200      	movs	r2, #0
 800131c:	715a      	strb	r2, [r3, #5]
		sensor->gyro_scale_factor = (float) 1 / 131;	// 131 LSB/°/s
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	4ab0      	ldr	r2, [pc, #704]	; (80015e4 <mpuInit+0x348>)
 8001322:	609a      	str	r2, [r3, #8]
		gyroReturn = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	75fb      	strb	r3, [r7, #23]
		break;
 8001328:	e023      	b.n	8001372 <mpuInit+0xd6>
	case 2:
		sensor->gyro_scale = (uint8_t) MPU6050_GYRO_FSCALE_500;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2208      	movs	r2, #8
 800132e:	715a      	strb	r2, [r3, #5]
		sensor->gyro_scale_factor = (float) 1 / 65.5;	// 65.5 LSB/°/s
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4aad      	ldr	r2, [pc, #692]	; (80015e8 <mpuInit+0x34c>)
 8001334:	609a      	str	r2, [r3, #8]
		gyroReturn = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	75fb      	strb	r3, [r7, #23]
		break;
 800133a:	e01a      	b.n	8001372 <mpuInit+0xd6>
	case 3:
		sensor->gyro_scale = (uint8_t) MPU6050_GYRO_FSCALE_1000;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2210      	movs	r2, #16
 8001340:	715a      	strb	r2, [r3, #5]
		sensor->gyro_scale_factor = (float)	0.0305175 ;	// 35.8 LSB/°/s
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4aa9      	ldr	r2, [pc, #676]	; (80015ec <mpuInit+0x350>)
 8001346:	609a      	str	r2, [r3, #8]
		gyroReturn = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	75fb      	strb	r3, [r7, #23]
		break;
 800134c:	e011      	b.n	8001372 <mpuInit+0xd6>
	case 4:
		sensor->gyro_scale = (uint8_t) MPU6050_GYRO_FSCALE_2000;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2218      	movs	r2, #24
 8001352:	715a      	strb	r2, [r3, #5]
		sensor->gyro_scale_factor = (float) 1 / 16.4;	// 16.4 LSB/°/s
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4aa6      	ldr	r2, [pc, #664]	; (80015f0 <mpuInit+0x354>)
 8001358:	609a      	str	r2, [r3, #8]
		gyroReturn = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	75fb      	strb	r3, [r7, #23]
		break;
 800135e:	e008      	b.n	8001372 <mpuInit+0xd6>
	default:
		sensor->gyro_scale = (uint8_t) MPU6050_GYRO_FSCALE_250;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2200      	movs	r2, #0
 8001364:	715a      	strb	r2, [r3, #5]
		sensor->gyro_scale_factor = (float) 1 / 131;	// 131 LSB/°/s
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	4a9e      	ldr	r2, [pc, #632]	; (80015e4 <mpuInit+0x348>)
 800136a:	609a      	str	r2, [r3, #8]
		gyroReturn = 2;							// Error handling for wrong user input
 800136c:	2302      	movs	r3, #2
 800136e:	75fb      	strb	r3, [r7, #23]
		break;
 8001370:	bf00      	nop
	}

	uint8_t accelReturn;
	switch (accelRange) {
 8001372:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001376:	2b10      	cmp	r3, #16
 8001378:	f200 8083 	bhi.w	8001482 <mpuInit+0x1e6>
 800137c:	a201      	add	r2, pc, #4	; (adr r2, 8001384 <mpuInit+0xe8>)
 800137e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001382:	bf00      	nop
 8001384:	080013c9 	.word	0x080013c9
 8001388:	080013cf 	.word	0x080013cf
 800138c:	080013e3 	.word	0x080013e3
 8001390:	080013f7 	.word	0x080013f7
 8001394:	0800140b 	.word	0x0800140b
 8001398:	0800141f 	.word	0x0800141f
 800139c:	08001433 	.word	0x08001433
 80013a0:	08001447 	.word	0x08001447
 80013a4:	0800145b 	.word	0x0800145b
 80013a8:	08001483 	.word	0x08001483
 80013ac:	08001483 	.word	0x08001483
 80013b0:	08001483 	.word	0x08001483
 80013b4:	08001483 	.word	0x08001483
 80013b8:	08001483 	.word	0x08001483
 80013bc:	08001483 	.word	0x08001483
 80013c0:	08001483 	.word	0x08001483
 80013c4:	0800146f 	.word	0x0800146f
	case 0:
		sensor->accel_range = (uint8_t) DISABLE;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	22ff      	movs	r2, #255	; 0xff
 80013cc:	731a      	strb	r2, [r3, #12]
	case 1:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_2;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2200      	movs	r2, #0
 80013d2:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 16384;		// 16384 LSB/g
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 80013da:	611a      	str	r2, [r3, #16]
		accelReturn = 3;
 80013dc:	2303      	movs	r3, #3
 80013de:	75bb      	strb	r3, [r7, #22]
		break;
 80013e0:	e059      	b.n	8001496 <mpuInit+0x1fa>
	case 2:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_2;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2200      	movs	r2, #0
 80013e6:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 16384;		// 16384 LSB/g
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 80013ee:	611a      	str	r2, [r3, #16]
		accelReturn = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	75bb      	strb	r3, [r7, #22]
		break;
 80013f4:	e04f      	b.n	8001496 <mpuInit+0x1fa>
	case 3:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_4;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2208      	movs	r2, #8
 80013fa:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 8192;		// 8192 LSB/g
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001402:	611a      	str	r2, [r3, #16]
		accelReturn = 3;
 8001404:	2303      	movs	r3, #3
 8001406:	75bb      	strb	r3, [r7, #22]
		break;
 8001408:	e045      	b.n	8001496 <mpuInit+0x1fa>
	case 4:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_4;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2208      	movs	r2, #8
 800140e:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 8192;		// 8192 LSB/g
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001416:	611a      	str	r2, [r3, #16]
		accelReturn = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	75bb      	strb	r3, [r7, #22]
		break;
 800141c:	e03b      	b.n	8001496 <mpuInit+0x1fa>
	case 5:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_8;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2210      	movs	r2, #16
 8001422:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 4096;		// 4096 LSB/g
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800142a:	611a      	str	r2, [r3, #16]
		accelReturn = 3;
 800142c:	2303      	movs	r3, #3
 800142e:	75bb      	strb	r3, [r7, #22]
		break;
 8001430:	e031      	b.n	8001496 <mpuInit+0x1fa>
	case 6:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_8;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2210      	movs	r2, #16
 8001436:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 4096;		// 4096 LSB/g
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800143e:	611a      	str	r2, [r3, #16]
		accelReturn = 3;
 8001440:	2303      	movs	r3, #3
 8001442:	75bb      	strb	r3, [r7, #22]
		break;
 8001444:	e027      	b.n	8001496 <mpuInit+0x1fa>
	case 7:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_8;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2210      	movs	r2, #16
 800144a:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 4096;		// 4096 LSB/g
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001452:	611a      	str	r2, [r3, #16]
		accelReturn = 3;
 8001454:	2303      	movs	r3, #3
 8001456:	75bb      	strb	r3, [r7, #22]
		break;
 8001458:	e01d      	b.n	8001496 <mpuInit+0x1fa>
	case 8:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_8;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2210      	movs	r2, #16
 800145e:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 4096;		// 4096 LSB/g
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001466:	611a      	str	r2, [r3, #16]
		accelReturn = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	75bb      	strb	r3, [r7, #22]
		break;
 800146c:	e013      	b.n	8001496 <mpuInit+0x1fa>
	case 16:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_16;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	2218      	movs	r2, #24
 8001472:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 2048;		// 2048 LSB/g
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 800147a:	611a      	str	r2, [r3, #16]
		accelReturn = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	75bb      	strb	r3, [r7, #22]
		break;
 8001480:	e009      	b.n	8001496 <mpuInit+0x1fa>
	default:
		sensor->accel_range = (uint8_t) MPU6050_ACCEL_RANGE_16;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2218      	movs	r2, #24
 8001486:	731a      	strb	r2, [r3, #12]
		sensor->accel_range_factor = (float) 1 / 2048;		// 2048 LSB/g
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 800148e:	611a      	str	r2, [r3, #16]
		accelReturn = 3;
 8001490:	2303      	movs	r3, #3
 8001492:	75bb      	strb	r3, [r7, #22]
		break;
 8001494:	bf00      	nop
	}

	switch (lPconfig) {
 8001496:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800149a:	2b06      	cmp	r3, #6
 800149c:	d828      	bhi.n	80014f0 <mpuInit+0x254>
 800149e:	a201      	add	r2, pc, #4	; (adr r2, 80014a4 <mpuInit+0x208>)
 80014a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a4:	080014c1 	.word	0x080014c1
 80014a8:	080014c9 	.word	0x080014c9
 80014ac:	080014d1 	.word	0x080014d1
 80014b0:	080014d9 	.word	0x080014d9
 80014b4:	080014e1 	.word	0x080014e1
 80014b8:	080014f1 	.word	0x080014f1
 80014bc:	080014e9 	.word	0x080014e9
	case MPU6050_LPBW_260:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_260;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2200      	movs	r2, #0
 80014c4:	751a      	strb	r2, [r3, #20]
		break;
 80014c6:	e017      	b.n	80014f8 <mpuInit+0x25c>
	case MPU6050_LPBW_184:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_184;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2201      	movs	r2, #1
 80014cc:	751a      	strb	r2, [r3, #20]
		break;
 80014ce:	e013      	b.n	80014f8 <mpuInit+0x25c>
	case MPU6050_LPBW_94:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_94;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2202      	movs	r2, #2
 80014d4:	751a      	strb	r2, [r3, #20]
		break;
 80014d6:	e00f      	b.n	80014f8 <mpuInit+0x25c>
	case MPU6050_LPBW_44:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_44;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2203      	movs	r2, #3
 80014dc:	751a      	strb	r2, [r3, #20]
		break;
 80014de:	e00b      	b.n	80014f8 <mpuInit+0x25c>
	case MPU6050_LPBW_21:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_21;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2204      	movs	r2, #4
 80014e4:	751a      	strb	r2, [r3, #20]
		break;
 80014e6:	e007      	b.n	80014f8 <mpuInit+0x25c>
	case MPU6050_LPBW_5:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_5;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2206      	movs	r2, #6
 80014ec:	751a      	strb	r2, [r3, #20]
		break;
 80014ee:	e003      	b.n	80014f8 <mpuInit+0x25c>
	default:
		sensor->low_pass_filt_config = (uint8_t) MPU6050_LPBW_260;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2200      	movs	r2, #0
 80014f4:	751a      	strb	r2, [r3, #20]
		break;
 80014f6:	bf00      	nop

	static int8_t step = -6;

	//TF for (int8_t i = step; i < 0; i++) {

		switch (step) {
 80014f8:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <mpuInit+0x358>)
 80014fa:	f993 3000 	ldrsb.w	r3, [r3]
 80014fe:	3306      	adds	r3, #6
 8001500:	2b05      	cmp	r3, #5
 8001502:	f200 80a2 	bhi.w	800164a <mpuInit+0x3ae>
 8001506:	a201      	add	r2, pc, #4	; (adr r2, 800150c <mpuInit+0x270>)
 8001508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150c:	08001525 	.word	0x08001525
 8001510:	08001539 	.word	0x08001539
 8001514:	08001559 	.word	0x08001559
 8001518:	080015d5 	.word	0x080015d5
 800151c:	08001613 	.word	0x08001613
 8001520:	0800163d 	.word	0x0800163d
		case -6:		// CLK Speed von I2C auf 400kHz
			i2cSetClkSpd(sensor->i2c, I2C_CLOCK_1Mz); //set I2C Clock 1Mz
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2104      	movs	r1, #4
 800152a:	4618      	mov	r0, r3
 800152c:	f002 f9b6 	bl	800389c <i2cSetClkSpd>
			step = -5;
 8001530:	4b30      	ldr	r3, [pc, #192]	; (80015f4 <mpuInit+0x358>)
 8001532:	22fb      	movs	r2, #251	; 0xfb
 8001534:	701a      	strb	r2, [r3, #0]
			break;
 8001536:	e08b      	b.n	8001650 <mpuInit+0x3b4>

		case -5:		// SW Reset
			if (restart != 0)
 8001538:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800153c:	2b00      	cmp	r3, #0
 800153e:	d007      	beq.n	8001550 <mpuInit+0x2b4>
			{
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_1, (MPU6050_SWRESET)); // reboot memory content
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6818      	ldr	r0, [r3, #0]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	7919      	ldrb	r1, [r3, #4]
 8001548:	2380      	movs	r3, #128	; 0x80
 800154a:	226b      	movs	r2, #107	; 0x6b
 800154c:	f002 fa74 	bl	8003a38 <i2cSendByteToSlaveReg>
				//i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_MST_CTRL, (MPU6050_MST_P_NSR));
			}
			step = -4;
 8001550:	4b28      	ldr	r3, [pc, #160]	; (80015f4 <mpuInit+0x358>)
 8001552:	22fc      	movs	r2, #252	; 0xfc
 8001554:	701a      	strb	r2, [r3, #0]
			break;
 8001556:	e07b      	b.n	8001650 <mpuInit+0x3b4>

		case -4:
			// PWR Mngt
			if (sensor->accel_range == (uint8_t) DISABLE) { // Disable acceleration measurement
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	7b1b      	ldrb	r3, [r3, #12]
 800155c:	2bff      	cmp	r3, #255	; 0xff
 800155e:	d110      	bne.n	8001582 <mpuInit+0x2e6>
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_1, (MPU6050_PWR1_CLKSEL));
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	6818      	ldr	r0, [r3, #0]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	7919      	ldrb	r1, [r3, #4]
 8001568:	2300      	movs	r3, #0
 800156a:	226b      	movs	r2, #107	; 0x6b
 800156c:	f002 fa64 	bl	8003a38 <i2cSendByteToSlaveReg>
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_2, (0b00000111));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6818      	ldr	r0, [r3, #0]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	7919      	ldrb	r1, [r3, #4]
 8001578:	2307      	movs	r3, #7
 800157a:	226c      	movs	r2, #108	; 0x6c
 800157c:	f002 fa5c 	bl	8003a38 <i2cSendByteToSlaveReg>
 8001580:	e024      	b.n	80015cc <mpuInit+0x330>
			}
			else {
				if (sensor->gyro_scale == (uint8_t) DISABLE) { // Disable gyroscope
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	795b      	ldrb	r3, [r3, #5]
 8001586:	2bff      	cmp	r3, #255	; 0xff
 8001588:	d110      	bne.n	80015ac <mpuInit+0x310>
					i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_1, (MPU6050_PWR1_CLKSEL));
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	6818      	ldr	r0, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	7919      	ldrb	r1, [r3, #4]
 8001592:	2300      	movs	r3, #0
 8001594:	226b      	movs	r2, #107	; 0x6b
 8001596:	f002 fa4f 	bl	8003a38 <i2cSendByteToSlaveReg>
					i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_2, (0b00111000));
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6818      	ldr	r0, [r3, #0]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	7919      	ldrb	r1, [r3, #4]
 80015a2:	2338      	movs	r3, #56	; 0x38
 80015a4:	226c      	movs	r2, #108	; 0x6c
 80015a6:	f002 fa47 	bl	8003a38 <i2cSendByteToSlaveReg>
 80015aa:	e00f      	b.n	80015cc <mpuInit+0x330>
				}
				else { // enable all measurements
					i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_1, (MPU6050_PWR1_CLKSEL));
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6818      	ldr	r0, [r3, #0]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	7919      	ldrb	r1, [r3, #4]
 80015b4:	2300      	movs	r3, #0
 80015b6:	226b      	movs	r2, #107	; 0x6b
 80015b8:	f002 fa3e 	bl	8003a38 <i2cSendByteToSlaveReg>
					i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_PWR_MGMT_2, (0b00000000));
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	7919      	ldrb	r1, [r3, #4]
 80015c4:	2300      	movs	r3, #0
 80015c6:	226c      	movs	r2, #108	; 0x6c
 80015c8:	f002 fa36 	bl	8003a38 <i2cSendByteToSlaveReg>
				}
			}
			step = -3;
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <mpuInit+0x358>)
 80015ce:	22fd      	movs	r2, #253	; 0xfd
 80015d0:	701a      	strb	r2, [r3, #0]
			break;
 80015d2:	e03d      	b.n	8001650 <mpuInit+0x3b4>

		case -3:
			// GYRO Config
			if (sensor->gyro_scale == DISABLE) {
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	795b      	ldrb	r3, [r3, #5]
 80015d8:	2bff      	cmp	r3, #255	; 0xff
 80015da:	d10d      	bne.n	80015f8 <mpuInit+0x35c>
				step=-2;
 80015dc:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <mpuInit+0x358>)
 80015de:	22fe      	movs	r2, #254	; 0xfe
 80015e0:	701a      	strb	r2, [r3, #0]
			}
			else {
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_GYRO_CONFIG, sensor->gyro_scale); 	// set scale range of gyroscope
				step = -2;
			}
			break;
 80015e2:	e035      	b.n	8001650 <mpuInit+0x3b4>
 80015e4:	3bfa232d 	.word	0x3bfa232d
 80015e8:	3c7a232d 	.word	0x3c7a232d
 80015ec:	3cf9ffd6 	.word	0x3cf9ffd6
 80015f0:	3d79c190 	.word	0x3d79c190
 80015f4:	20000000 	.word	0x20000000
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_GYRO_CONFIG, sensor->gyro_scale); 	// set scale range of gyroscope
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	7919      	ldrb	r1, [r3, #4]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	795b      	ldrb	r3, [r3, #5]
 8001604:	221b      	movs	r2, #27
 8001606:	f002 fa17 	bl	8003a38 <i2cSendByteToSlaveReg>
				step = -2;
 800160a:	4b1c      	ldr	r3, [pc, #112]	; (800167c <mpuInit+0x3e0>)
 800160c:	22fe      	movs	r2, #254	; 0xfe
 800160e:	701a      	strb	r2, [r3, #0]
			break;
 8001610:	e01e      	b.n	8001650 <mpuInit+0x3b4>

		case -2:
			// ACCEL Config
			if (sensor->accel_range == DISABLE) {
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	7b1b      	ldrb	r3, [r3, #12]
 8001616:	2bff      	cmp	r3, #255	; 0xff
 8001618:	d103      	bne.n	8001622 <mpuInit+0x386>
				step = -1;
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <mpuInit+0x3e0>)
 800161c:	22ff      	movs	r2, #255	; 0xff
 800161e:	701a      	strb	r2, [r3, #0]
			}
			else {
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_ACCEL_CONFIG, sensor->accel_range);	// set scale range of accelerometer
				step = -1;
			}
			break;
 8001620:	e016      	b.n	8001650 <mpuInit+0x3b4>
				i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_ACCEL_CONFIG, sensor->accel_range);	// set scale range of accelerometer
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	6818      	ldr	r0, [r3, #0]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	7919      	ldrb	r1, [r3, #4]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	7b1b      	ldrb	r3, [r3, #12]
 800162e:	221c      	movs	r2, #28
 8001630:	f002 fa02 	bl	8003a38 <i2cSendByteToSlaveReg>
				step = -1;
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <mpuInit+0x3e0>)
 8001636:	22ff      	movs	r2, #255	; 0xff
 8001638:	701a      	strb	r2, [r3, #0]
			break;
 800163a:	e009      	b.n	8001650 <mpuInit+0x3b4>

		case -1:	// LowPass Config
			mpuSetLpFilt(sensor);
 800163c:	68f8      	ldr	r0, [r7, #12]
 800163e:	f000 f9c5 	bl	80019cc <mpuSetLpFilt>
			step = 0;
 8001642:	4b0e      	ldr	r3, [pc, #56]	; (800167c <mpuInit+0x3e0>)
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
			break;
 8001648:	e002      	b.n	8001650 <mpuInit+0x3b4>

		default:
			step = -5;
 800164a:	4b0c      	ldr	r3, [pc, #48]	; (800167c <mpuInit+0x3e0>)
 800164c:	22fb      	movs	r2, #251	; 0xfb
 800164e:	701a      	strb	r2, [r3, #0]
		}
	//TF }

	int8_t returnValue = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	757b      	strb	r3, [r7, #21]
	if(step != 0) {
 8001654:	4b09      	ldr	r3, [pc, #36]	; (800167c <mpuInit+0x3e0>)
 8001656:	f993 3000 	ldrsb.w	r3, [r3]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <mpuInit+0x3ca>
		returnValue = step;
 800165e:	4b07      	ldr	r3, [pc, #28]	; (800167c <mpuInit+0x3e0>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	757b      	strb	r3, [r7, #21]
 8001664:	e004      	b.n	8001670 <mpuInit+0x3d4>
		/**
		 * I2C initialization error
		 */
	}
	else {
		returnValue = gyroReturn + accelReturn;
 8001666:	7dfa      	ldrb	r2, [r7, #23]
 8001668:	7dbb      	ldrb	r3, [r7, #22]
 800166a:	4413      	add	r3, r2
 800166c:	b2db      	uxtb	r3, r3
 800166e:	757b      	strb	r3, [r7, #21]
		/**
		 * Wrong user input for gyroscope and/or acceleration measurement
		 */
	}
	return returnValue;
 8001670:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000000 	.word	0x20000000

08001680 <mpuGetRPY>:
	else {
		return (uint16_t) 1;
	}
}

int16_t mpuGetRPY(MPU6050_t* sensor) {
 8001680:	b5b0      	push	{r4, r5, r7, lr}
 8001682:	b090      	sub	sp, #64	; 0x40
 8001684:	af02      	add	r7, sp, #8
 8001686:	6078      	str	r0, [r7, #4]
	I2C_RETURN_CODE_t i2c_return;
	uint8_t readBuffer[14];

	if (sensor->accel_range != (uint8_t) DISABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7b1b      	ldrb	r3, [r3, #12]
 800168c:	2bff      	cmp	r3, #255	; 0xff
 800168e:	f000 80b2 	beq.w	80017f6 <mpuGetRPY+0x176>
	{
		i2cBurstRegRead(sensor->i2c, sensor->i2c_address, MPU6050_AccXYZ,readBuffer, 14);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7919      	ldrb	r1, [r3, #4]
 800169a:	f107 030c 	add.w	r3, r7, #12
 800169e:	220e      	movs	r2, #14
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	223b      	movs	r2, #59	; 0x3b
 80016a4:	f002 fa16 	bl	8003ad4 <i2cBurstRegRead>
		sensor->accel_raw[0] = (readBuffer[0]<<8) + readBuffer[1];
 80016a8:	7b3b      	ldrb	r3, [r7, #12]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	7b7b      	ldrb	r3, [r7, #13]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	4413      	add	r3, r2
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	831a      	strh	r2, [r3, #24]
		sensor->accel_raw[1] = (readBuffer[2]<<8) + readBuffer[3];
 80016be:	7bbb      	ldrb	r3, [r7, #14]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	021b      	lsls	r3, r3, #8
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	4413      	add	r3, r2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	835a      	strh	r2, [r3, #26]
		sensor->accel_raw[2] = (readBuffer[4]<<8) + readBuffer[5];
 80016d4:	7c3b      	ldrb	r3, [r7, #16]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b29a      	uxth	r2, r3
 80016dc:	7c7b      	ldrb	r3, [r7, #17]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	4413      	add	r3, r2
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	839a      	strh	r2, [r3, #28]

		sensor->accel[0] = (float) sensor->accel_raw[0] * sensor->accel_range_factor;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80016f0:	ee07 3a90 	vmov	s15, r3
 80016f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80016fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		sensor->accel[1] = (float) sensor->accel_raw[1] * sensor->accel_range_factor;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800170e:	ee07 3a90 	vmov	s15, r3
 8001712:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	edd3 7a04 	vldr	s15, [r3, #16]
 800171c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		sensor->accel[2] = (float) sensor->accel_raw[2] * sensor->accel_range_factor;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a04 	vldr	s15, [r3, #16]
 800173a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

		sensor->temp_raw = (int16_t) (readBuffer[6]<<8) + readBuffer[7];
 8001744:	7cbb      	ldrb	r3, [r7, #18]
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	b29a      	uxth	r2, r3
 800174a:	7cfb      	ldrb	r3, [r7, #19]
 800174c:	b29b      	uxth	r3, r3
 800174e:	4413      	add	r3, r2
 8001750:	b29b      	uxth	r3, r3
 8001752:	b21a      	sxth	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	849a      	strh	r2, [r3, #36]	; 0x24


		sensor->gyro_raw[0] = (readBuffer[8]<<8) + readBuffer[9];
 8001758:	7d3b      	ldrb	r3, [r7, #20]
 800175a:	b29b      	uxth	r3, r3
 800175c:	021b      	lsls	r3, r3, #8
 800175e:	b29a      	uxth	r2, r3
 8001760:	7d7b      	ldrb	r3, [r7, #21]
 8001762:	b29b      	uxth	r3, r3
 8001764:	4413      	add	r3, r2
 8001766:	b29b      	uxth	r3, r3
 8001768:	b21a      	sxth	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	83da      	strh	r2, [r3, #30]
		sensor->gyro_raw[1] = (readBuffer[10]<<8) + readBuffer[11];
 800176e:	7dbb      	ldrb	r3, [r7, #22]
 8001770:	b29b      	uxth	r3, r3
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	b29a      	uxth	r2, r3
 8001776:	7dfb      	ldrb	r3, [r7, #23]
 8001778:	b29b      	uxth	r3, r3
 800177a:	4413      	add	r3, r2
 800177c:	b29b      	uxth	r3, r3
 800177e:	b21a      	sxth	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	841a      	strh	r2, [r3, #32]
		sensor->gyro_raw[2] = (readBuffer[12]<<8) + readBuffer[13];
 8001784:	7e3b      	ldrb	r3, [r7, #24]
 8001786:	b29b      	uxth	r3, r3
 8001788:	021b      	lsls	r3, r3, #8
 800178a:	b29a      	uxth	r2, r3
 800178c:	7e7b      	ldrb	r3, [r7, #25]
 800178e:	b29b      	uxth	r3, r3
 8001790:	4413      	add	r3, r2
 8001792:	b29b      	uxth	r3, r3
 8001794:	b21a      	sxth	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	845a      	strh	r2, [r3, #34]	; 0x22

		sensor->gyro[0] = (float) sensor->gyro_raw[0] * sensor->gyro_scale_factor;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80017a0:	ee07 3a90 	vmov	s15, r3
 80017a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80017ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		sensor->gyro[1] = (float) sensor->gyro_raw[1] * sensor->gyro_scale_factor;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80017be:	ee07 3a90 	vmov	s15, r3
 80017c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80017cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		sensor->gyro[2] = (float) sensor->gyro_raw[2] * sensor->gyro_scale_factor;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80017dc:	ee07 3a90 	vmov	s15, r3
 80017e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80017ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
 80017f4:	e002      	b.n	80017fc <mpuGetRPY+0x17c>
	}
	else
	{
		i2c_return = 1;
 80017f6:	2301      	movs	r3, #1
 80017f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}
	int argYaw;
	float yawAxis;
	float longAxis = sensor->accel_raw[sensor->RPY[0]-1];
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001802:	1e5a      	subs	r2, r3, #1
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	320c      	adds	r2, #12
 8001808:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001814:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float latAxis = sensor->accel_raw[sensor->RPY[1]-1];
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f993 3016 	ldrsb.w	r3, [r3, #22]
 800181e:	1e5a      	subs	r2, r3, #1
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	320c      	adds	r2, #12
 8001824:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001828:	ee07 3a90 	vmov	s15, r3
 800182c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001830:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if (sensor->RPY[2] < 0)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800183a:	2b00      	cmp	r3, #0
 800183c:	da15      	bge.n	800186a <mpuGetRPY+0x1ea>
	{
		argYaw = abs(sensor->RPY[2])-1;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001844:	2b00      	cmp	r3, #0
 8001846:	bfb8      	it	lt
 8001848:	425b      	neglt	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	3b01      	subs	r3, #1
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
		yawAxis =  (sensor->accel_raw[argYaw])*-1;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001854:	320c      	adds	r2, #12
 8001856:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800185a:	425b      	negs	r3, r3
 800185c:	ee07 3a90 	vmov	s15, r3
 8001860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001864:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 8001868:	e00d      	b.n	8001886 <mpuGetRPY+0x206>

	}
	else
	{
		yawAxis =  sensor->accel_raw[sensor->RPY[2]-1];
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001870:	1e5a      	subs	r2, r3, #1
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	320c      	adds	r2, #12
 8001876:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001882:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	}
	float accelPitch = atan2(longAxis, yawAxis);
 8001886:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001888:	f7fe fe66 	bl	8000558 <__aeabi_f2d>
 800188c:	4604      	mov	r4, r0
 800188e:	460d      	mov	r5, r1
 8001890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001892:	f7fe fe61 	bl	8000558 <__aeabi_f2d>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	ec43 2b11 	vmov	d1, r2, r3
 800189e:	ec45 4b10 	vmov	d0, r4, r5
 80018a2:	f005 fea1 	bl	80075e8 <atan2>
 80018a6:	ec53 2b10 	vmov	r2, r3, d0
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
 80018ae:	f7ff f983 	bl	8000bb8 <__aeabi_d2f>
 80018b2:	4603      	mov	r3, r0
 80018b4:	623b      	str	r3, [r7, #32]

	float gyroPitch =  0.2*_deg2rad * sensor->gyro[sensor->RPY[1]-1];			// rad/s
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80018bc:	3b01      	subs	r3, #1
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	330c      	adds	r3, #12
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe45 	bl	8000558 <__aeabi_f2d>
 80018ce:	a324      	add	r3, pc, #144	; (adr r3, 8001960 <mpuGetRPY+0x2e0>)
 80018d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d4:	f7fe fe98 	bl	8000608 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4610      	mov	r0, r2
 80018de:	4619      	mov	r1, r3
 80018e0:	f7ff f96a 	bl	8000bb8 <__aeabi_d2f>
 80018e4:	4603      	mov	r3, r0
 80018e6:	61fb      	str	r3, [r7, #28]
	sensor->pitch = (0.95 * (sensor->pitch + gyroPitch * sensor->timebase)) + (0.05 * accelPitch);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80018f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001900:	ee17 0a90 	vmov	r0, s15
 8001904:	f7fe fe28 	bl	8000558 <__aeabi_f2d>
 8001908:	a317      	add	r3, pc, #92	; (adr r3, 8001968 <mpuGetRPY+0x2e8>)
 800190a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190e:	f7fe fe7b 	bl	8000608 <__aeabi_dmul>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	4614      	mov	r4, r2
 8001918:	461d      	mov	r5, r3
 800191a:	6a38      	ldr	r0, [r7, #32]
 800191c:	f7fe fe1c 	bl	8000558 <__aeabi_f2d>
 8001920:	a313      	add	r3, pc, #76	; (adr r3, 8001970 <mpuGetRPY+0x2f0>)
 8001922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001926:	f7fe fe6f 	bl	8000608 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4620      	mov	r0, r4
 8001930:	4629      	mov	r1, r5
 8001932:	f7fe fcb3 	bl	800029c <__adddf3>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	f7ff f93b 	bl	8000bb8 <__aeabi_d2f>
 8001942:	4602      	mov	r2, r0
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	649a      	str	r2, [r3, #72]	; 0x48
	sensor->roll = accelPitch;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a3a      	ldr	r2, [r7, #32]
 800194c:	651a      	str	r2, [r3, #80]	; 0x50

	return i2c_return;
 800194e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001952:	b21b      	sxth	r3, r3

}
 8001954:	4618      	mov	r0, r3
 8001956:	3738      	adds	r7, #56	; 0x38
 8001958:	46bd      	mov	sp, r7
 800195a:	bdb0      	pop	{r4, r5, r7, pc}
 800195c:	f3af 8000 	nop.w
 8001960:	9afd46e8 	.word	0x9afd46e8
 8001964:	3f6c9851 	.word	0x3f6c9851
 8001968:	66666666 	.word	0x66666666
 800196c:	3fee6666 	.word	0x3fee6666
 8001970:	9999999a 	.word	0x9999999a
 8001974:	3fa99999 	.word	0x3fa99999

08001978 <mpuTemp>:
	return (sensor->temperature);
}


float mpuTemp(MPU6050_t* sensor)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	const float temp_factor = (float)1.0 / 340;
 8001980:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <mpuTemp+0x4c>)
 8001982:	60fb      	str	r3, [r7, #12]
	const float temp_offset = 36.35;
 8001984:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <mpuTemp+0x50>)
 8001986:	60bb      	str	r3, [r7, #8]

	sensor->temperature = (float) (sensor->temp_raw) * temp_factor + temp_offset;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001996:	edd7 7a03 	vldr	s15, [r7, #12]
 800199a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800199e:	edd7 7a02 	vldr	s15, [r7, #8]
 80019a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	return (sensor->temperature);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b0:	ee07 3a90 	vmov	s15, r3
}
 80019b4:	eeb0 0a67 	vmov.f32	s0, s15
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	3b40c0c1 	.word	0x3b40c0c1
 80019c8:	42116666 	.word	0x42116666

080019cc <mpuSetLpFilt>:
 *
 * @note
 * - Ensure the MPU6050 sensor is properly initialized and powered before calling this function.
 * - Refer to the MPU6050 datasheet for valid DLPF configuration values and their corresponding cutoff frequencies.
 */
void mpuSetLpFilt(MPU6050_t* sensor) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	i2cSendByteToSlaveReg(sensor->i2c, sensor->i2c_address, MPU6050_CONFIG, sensor->low_pass_filt_config);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6818      	ldr	r0, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7919      	ldrb	r1, [r3, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	7d1b      	ldrb	r3, [r3, #20]
 80019e0:	221a      	movs	r2, #26
 80019e2:	f002 f829 	bl	8003a38 <i2cSendByteToSlaveReg>
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	db0b      	blt.n	8001a1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	f003 021f 	and.w	r2, r3, #31
 8001a08:	4907      	ldr	r1, [pc, #28]	; (8001a28 <__NVIC_EnableIRQ+0x38>)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	095b      	lsrs	r3, r3, #5
 8001a10:	2001      	movs	r0, #1
 8001a12:	fa00 f202 	lsl.w	r2, r0, r2
 8001a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	e000e100 	.word	0xe000e100

08001a2c <initRotaryPushButton>:
 *               and sets up EXTI and NVIC for interrupt handling.
 *               It enables interrupts before returning.
 *               this function must be called to be able to use the rotary push button module.
 */
void initRotaryPushButton()
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	/* Initialize GPIO ports for Rotary Push Button (usage of MCAL-Function) */
	gpioInitPort(GPIOA);
 8001a30:	482b      	ldr	r0, [pc, #172]	; (8001ae0 <initRotaryPushButton+0xb4>)
 8001a32:	f001 fbef 	bl	8003214 <gpioInitPort>
	gpioInitPort(GPIOB);
 8001a36:	482b      	ldr	r0, [pc, #172]	; (8001ae4 <initRotaryPushButton+0xb8>)
 8001a38:	f001 fbec 	bl	8003214 <gpioInitPort>
	gpioInitPort(GPIOC);
 8001a3c:	482a      	ldr	r0, [pc, #168]	; (8001ae8 <initRotaryPushButton+0xbc>)
 8001a3e:	f001 fbe9 	bl	8003214 <gpioInitPort>
	gpioInitPort(GPIOD);
 8001a42:	482a      	ldr	r0, [pc, #168]	; (8001aec <initRotaryPushButton+0xc0>)
 8001a44:	f001 fbe6 	bl	8003214 <gpioInitPort>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a48:	b672      	cpsid	i
}
 8001a4a:	bf00      	nop

	/* Disable interrupts */
	__disable_irq();

	/* Enable clock for System Configuration (SYSCFG) */
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001a4c:	4b28      	ldr	r3, [pc, #160]	; (8001af0 <initRotaryPushButton+0xc4>)
 8001a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a50:	4a27      	ldr	r2, [pc, #156]	; (8001af0 <initRotaryPushButton+0xc4>)
 8001a52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a56:	6453      	str	r3, [r2, #68]	; 0x44

	/* Rotary pin configuration: ROT A */
	gpioSelectPinMode(ROTARY_A_ADR, INPUT);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4821      	ldr	r0, [pc, #132]	; (8001ae4 <initRotaryPushButton+0xb8>)
 8001a5e:	f001 fc9f 	bl	80033a0 <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_A_ADR, PULLUP);
 8001a62:	2201      	movs	r2, #1
 8001a64:	2100      	movs	r1, #0
 8001a66:	481f      	ldr	r0, [pc, #124]	; (8001ae4 <initRotaryPushButton+0xb8>)
 8001a68:	f001 fdee 	bl	8003648 <gpioSelectPushPullMode>

	/* Rotary pin configuration: ROT B */
	gpioSelectPinMode(ROTARY_B_ADR, INPUT);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2101      	movs	r1, #1
 8001a70:	481c      	ldr	r0, [pc, #112]	; (8001ae4 <initRotaryPushButton+0xb8>)
 8001a72:	f001 fc95 	bl	80033a0 <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_B_ADR, PULLUP);
 8001a76:	2201      	movs	r2, #1
 8001a78:	2101      	movs	r1, #1
 8001a7a:	481a      	ldr	r0, [pc, #104]	; (8001ae4 <initRotaryPushButton+0xb8>)
 8001a7c:	f001 fde4 	bl	8003648 <gpioSelectPushPullMode>

	/* Push-button pin configuration */
	gpioSelectPinMode(ROTARY_SW_ADR, INPUT);
 8001a80:	2200      	movs	r2, #0
 8001a82:	210a      	movs	r1, #10
 8001a84:	4816      	ldr	r0, [pc, #88]	; (8001ae0 <initRotaryPushButton+0xb4>)
 8001a86:	f001 fc8b 	bl	80033a0 <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_SW_ADR, PULLUP);
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	210a      	movs	r1, #10
 8001a8e:	4814      	ldr	r0, [pc, #80]	; (8001ae0 <initRotaryPushButton+0xb4>)
 8001a90:	f001 fdda 	bl	8003648 <gpioSelectPushPullMode>

	/* Configure EXTI (external interrupt) */
	extiInit();
 8001a94:	f001 f968 	bl	8002d68 <extiInit>
	extiConfigIrq(ROTARY_A_ADR);	//EXTI on ROT A
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4812      	ldr	r0, [pc, #72]	; (8001ae4 <initRotaryPushButton+0xb8>)
 8001a9c:	f001 f980 	bl	8002da0 <extiConfigIrq>
	extiConfigIrq(ROTARY_SW_ADR);	//EXTI on PUSH BUTTON
 8001aa0:	210a      	movs	r1, #10
 8001aa2:	480f      	ldr	r0, [pc, #60]	; (8001ae0 <initRotaryPushButton+0xb4>)
 8001aa4:	f001 f97c 	bl	8002da0 <extiConfigIrq>
	extiEnableIrq(ROTARY_A_IRQ);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f001 fa2d 	bl	8002f08 <extiEnableIrq>
	extiEnableIrq(ROTARY_SW_IRQ);
 8001aae:	200a      	movs	r0, #10
 8001ab0:	f001 fa2a 	bl	8002f08 <extiEnableIrq>
	extiSetTriggerEdge(ROTARY_A_IRQ, FALLING_EDGE);
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f001 fa48 	bl	8002f4c <extiSetTriggerEdge>
	extiSetTriggerEdge(ROTARY_SW_IRQ, RISING_EDGE);
 8001abc:	2100      	movs	r1, #0
 8001abe:	200a      	movs	r0, #10
 8001ac0:	f001 fa44 	bl	8002f4c <extiSetTriggerEdge>

	/* Enable EXTI and NVIC interrupts */
	NVIC_EnableIRQ(ROTARY_A_IRQn);
 8001ac4:	2006      	movs	r0, #6
 8001ac6:	f7ff ff93 	bl	80019f0 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(ROTARY_SW_IRQn);
 8001aca:	2028      	movs	r0, #40	; 0x28
 8001acc:	f7ff ff90 	bl	80019f0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001ad0:	b662      	cpsie	i
}
 8001ad2:	bf00      	nop

	/* Enable all interrupts */
	__enable_irq();

	initRotaryPushButtonDone = true;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <initRotaryPushButton+0xc8>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40020000 	.word	0x40020000
 8001ae4:	40020400 	.word	0x40020400
 8001ae8:	40020800 	.word	0x40020800
 8001aec:	40020c00 	.word	0x40020c00
 8001af0:	40023800 	.word	0x40023800
 8001af4:	20000209 	.word	0x20000209

08001af8 <initRotaryPushButtonLED>:
 *
 * @brief: 		 Initializes the LEDs of the Rotary Push Button.
 *               After initializing the LEDs of the Rotary Push Button can be used.
 */
void initRotaryPushButtonLED(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	/* Initialize GPIO ports for Rotary Push Button (usage of MCAL-Function) */
	gpioInitPort(GPIOA);
 8001afc:	4815      	ldr	r0, [pc, #84]	; (8001b54 <initRotaryPushButtonLED+0x5c>)
 8001afe:	f001 fb89 	bl	8003214 <gpioInitPort>
	gpioInitPort(GPIOB);
 8001b02:	4815      	ldr	r0, [pc, #84]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b04:	f001 fb86 	bl	8003214 <gpioInitPort>
	gpioInitPort(GPIOC);
 8001b08:	4814      	ldr	r0, [pc, #80]	; (8001b5c <initRotaryPushButtonLED+0x64>)
 8001b0a:	f001 fb83 	bl	8003214 <gpioInitPort>
	gpioInitPort(GPIOD);
 8001b0e:	4814      	ldr	r0, [pc, #80]	; (8001b60 <initRotaryPushButtonLED+0x68>)
 8001b10:	f001 fb80 	bl	8003214 <gpioInitPort>

	/* RED LED pin configuration */
	gpioSelectPinMode(LED_RED_ADR, OUTPUT);
 8001b14:	2201      	movs	r2, #1
 8001b16:	210f      	movs	r1, #15
 8001b18:	480f      	ldr	r0, [pc, #60]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b1a:	f001 fc41 	bl	80033a0 <gpioSelectPinMode>

	/* GREEN LED pin configuration */
	gpioSelectPinMode(LED_GREEN_ADR, OUTPUT);
 8001b1e:	2201      	movs	r2, #1
 8001b20:	210e      	movs	r1, #14
 8001b22:	480d      	ldr	r0, [pc, #52]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b24:	f001 fc3c 	bl	80033a0 <gpioSelectPinMode>

	/* BLUE LED pin configuration */
	gpioSelectPinMode(LED_BLUE_ADR, OUTPUT);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	210d      	movs	r1, #13
 8001b2c:	480a      	ldr	r0, [pc, #40]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b2e:	f001 fc37 	bl	80033a0 <gpioSelectPinMode>

	/* Turn off all LEDs initially */
	gpioSetPin(LED_RED_ADR);
 8001b32:	210f      	movs	r1, #15
 8001b34:	4808      	ldr	r0, [pc, #32]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b36:	f001 fc7e 	bl	8003436 <gpioSetPin>
	gpioSetPin(LED_GREEN_ADR);
 8001b3a:	210e      	movs	r1, #14
 8001b3c:	4806      	ldr	r0, [pc, #24]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b3e:	f001 fc7a 	bl	8003436 <gpioSetPin>
	gpioSetPin(LED_BLUE_ADR);
 8001b42:	210d      	movs	r1, #13
 8001b44:	4804      	ldr	r0, [pc, #16]	; (8001b58 <initRotaryPushButtonLED+0x60>)
 8001b46:	f001 fc76 	bl	8003436 <gpioSetPin>

	initRotaryPushButtonLEDDone = true;
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <initRotaryPushButtonLED+0x6c>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40020000 	.word	0x40020000
 8001b58:	40020400 	.word	0x40020400
 8001b5c:	40020800 	.word	0x40020800
 8001b60:	40020c00 	.word	0x40020c00
 8001b64:	2000020a 	.word	0x2000020a

08001b68 <setRotaryColor>:
 *        		 component (red, green, blue).
 *
 * @args:		 LED_OUTPUT_t color:	 color for LED
 */
void setRotaryColor(LED_COLOR_t color)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
	if (initRotaryPushButtonLEDDone == false)
 8001b72:	4b45      	ldr	r3, [pc, #276]	; (8001c88 <setRotaryColor+0x120>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	f083 0301 	eor.w	r3, r3, #1
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <setRotaryColor+0x1c>
	{
		initRotaryPushButtonLED();
 8001b80:	f7ff ffba 	bl	8001af8 <initRotaryPushButtonLED>
	}

	switch(color)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	2b07      	cmp	r3, #7
 8001b88:	d87a      	bhi.n	8001c80 <setRotaryColor+0x118>
 8001b8a:	a201      	add	r2, pc, #4	; (adr r2, 8001b90 <setRotaryColor+0x28>)
 8001b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b90:	08001bb1 	.word	0x08001bb1
 8001b94:	08001bcb 	.word	0x08001bcb
 8001b98:	08001be5 	.word	0x08001be5
 8001b9c:	08001bff 	.word	0x08001bff
 8001ba0:	08001c19 	.word	0x08001c19
 8001ba4:	08001c33 	.word	0x08001c33
 8001ba8:	08001c4d 	.word	0x08001c4d
 8001bac:	08001c67 	.word	0x08001c67
	{
		/* Set LED color to BLACK */
		case LED_BLACK:
			gpioSetPin(LED_RED_ADR);
 8001bb0:	210f      	movs	r1, #15
 8001bb2:	4836      	ldr	r0, [pc, #216]	; (8001c8c <setRotaryColor+0x124>)
 8001bb4:	f001 fc3f 	bl	8003436 <gpioSetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001bb8:	210e      	movs	r1, #14
 8001bba:	4834      	ldr	r0, [pc, #208]	; (8001c8c <setRotaryColor+0x124>)
 8001bbc:	f001 fc3b 	bl	8003436 <gpioSetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001bc0:	210d      	movs	r1, #13
 8001bc2:	4832      	ldr	r0, [pc, #200]	; (8001c8c <setRotaryColor+0x124>)
 8001bc4:	f001 fc37 	bl	8003436 <gpioSetPin>
			break;
 8001bc8:	e05a      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to RED */
		case LED_RED:
			gpioResetPin(LED_RED_ADR);
 8001bca:	210f      	movs	r1, #15
 8001bcc:	482f      	ldr	r0, [pc, #188]	; (8001c8c <setRotaryColor+0x124>)
 8001bce:	f001 fc5d 	bl	800348c <gpioResetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001bd2:	210e      	movs	r1, #14
 8001bd4:	482d      	ldr	r0, [pc, #180]	; (8001c8c <setRotaryColor+0x124>)
 8001bd6:	f001 fc2e 	bl	8003436 <gpioSetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001bda:	210d      	movs	r1, #13
 8001bdc:	482b      	ldr	r0, [pc, #172]	; (8001c8c <setRotaryColor+0x124>)
 8001bde:	f001 fc2a 	bl	8003436 <gpioSetPin>
			break;
 8001be2:	e04d      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to GREEN */
		case LED_GREEN:
			gpioSetPin(LED_RED_ADR);
 8001be4:	210f      	movs	r1, #15
 8001be6:	4829      	ldr	r0, [pc, #164]	; (8001c8c <setRotaryColor+0x124>)
 8001be8:	f001 fc25 	bl	8003436 <gpioSetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001bec:	210e      	movs	r1, #14
 8001bee:	4827      	ldr	r0, [pc, #156]	; (8001c8c <setRotaryColor+0x124>)
 8001bf0:	f001 fc4c 	bl	800348c <gpioResetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001bf4:	210d      	movs	r1, #13
 8001bf6:	4825      	ldr	r0, [pc, #148]	; (8001c8c <setRotaryColor+0x124>)
 8001bf8:	f001 fc1d 	bl	8003436 <gpioSetPin>
			break;
 8001bfc:	e040      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to BLUE */
		case LED_BLUE:
			gpioSetPin(LED_RED_ADR);
 8001bfe:	210f      	movs	r1, #15
 8001c00:	4822      	ldr	r0, [pc, #136]	; (8001c8c <setRotaryColor+0x124>)
 8001c02:	f001 fc18 	bl	8003436 <gpioSetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001c06:	210e      	movs	r1, #14
 8001c08:	4820      	ldr	r0, [pc, #128]	; (8001c8c <setRotaryColor+0x124>)
 8001c0a:	f001 fc14 	bl	8003436 <gpioSetPin>
			gpioResetPin(LED_BLUE_ADR);
 8001c0e:	210d      	movs	r1, #13
 8001c10:	481e      	ldr	r0, [pc, #120]	; (8001c8c <setRotaryColor+0x124>)
 8001c12:	f001 fc3b 	bl	800348c <gpioResetPin>
			break;
 8001c16:	e033      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to MAGENTA */
		case LED_MAGENTA:
			gpioResetPin(LED_RED_ADR);
 8001c18:	210f      	movs	r1, #15
 8001c1a:	481c      	ldr	r0, [pc, #112]	; (8001c8c <setRotaryColor+0x124>)
 8001c1c:	f001 fc36 	bl	800348c <gpioResetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001c20:	210e      	movs	r1, #14
 8001c22:	481a      	ldr	r0, [pc, #104]	; (8001c8c <setRotaryColor+0x124>)
 8001c24:	f001 fc07 	bl	8003436 <gpioSetPin>
			gpioResetPin(LED_BLUE_ADR);
 8001c28:	210d      	movs	r1, #13
 8001c2a:	4818      	ldr	r0, [pc, #96]	; (8001c8c <setRotaryColor+0x124>)
 8001c2c:	f001 fc2e 	bl	800348c <gpioResetPin>
			break;
 8001c30:	e026      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to CYAN */
		case LED_CYAN:
			gpioSetPin(LED_RED_ADR);
 8001c32:	210f      	movs	r1, #15
 8001c34:	4815      	ldr	r0, [pc, #84]	; (8001c8c <setRotaryColor+0x124>)
 8001c36:	f001 fbfe 	bl	8003436 <gpioSetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001c3a:	210e      	movs	r1, #14
 8001c3c:	4813      	ldr	r0, [pc, #76]	; (8001c8c <setRotaryColor+0x124>)
 8001c3e:	f001 fc25 	bl	800348c <gpioResetPin>
			gpioResetPin(LED_BLUE_ADR);
 8001c42:	210d      	movs	r1, #13
 8001c44:	4811      	ldr	r0, [pc, #68]	; (8001c8c <setRotaryColor+0x124>)
 8001c46:	f001 fc21 	bl	800348c <gpioResetPin>
			break;
 8001c4a:	e019      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to YELLOW */
		case LED_YELLOW:
			gpioResetPin(LED_RED_ADR);
 8001c4c:	210f      	movs	r1, #15
 8001c4e:	480f      	ldr	r0, [pc, #60]	; (8001c8c <setRotaryColor+0x124>)
 8001c50:	f001 fc1c 	bl	800348c <gpioResetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001c54:	210e      	movs	r1, #14
 8001c56:	480d      	ldr	r0, [pc, #52]	; (8001c8c <setRotaryColor+0x124>)
 8001c58:	f001 fc18 	bl	800348c <gpioResetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001c5c:	210d      	movs	r1, #13
 8001c5e:	480b      	ldr	r0, [pc, #44]	; (8001c8c <setRotaryColor+0x124>)
 8001c60:	f001 fbe9 	bl	8003436 <gpioSetPin>
			break;
 8001c64:	e00c      	b.n	8001c80 <setRotaryColor+0x118>

		/* Set LED color to WHITE */
		case LED_WHITE:
			gpioResetPin(LED_RED_ADR);
 8001c66:	210f      	movs	r1, #15
 8001c68:	4808      	ldr	r0, [pc, #32]	; (8001c8c <setRotaryColor+0x124>)
 8001c6a:	f001 fc0f 	bl	800348c <gpioResetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001c6e:	210e      	movs	r1, #14
 8001c70:	4806      	ldr	r0, [pc, #24]	; (8001c8c <setRotaryColor+0x124>)
 8001c72:	f001 fc0b 	bl	800348c <gpioResetPin>
			gpioResetPin(LED_BLUE_ADR);
 8001c76:	210d      	movs	r1, #13
 8001c78:	4804      	ldr	r0, [pc, #16]	; (8001c8c <setRotaryColor+0x124>)
 8001c7a:	f001 fc07 	bl	800348c <gpioResetPin>
			break;
 8001c7e:	bf00      	nop
	}
}
 8001c80:	bf00      	nop
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	2000020a 	.word	0x2000020a
 8001c8c:	40020400 	.word	0x40020400

08001c90 <EXTI0_IRQHandler>:




void ROTARY_A_HANDLER(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	/* Check ROT B and update position */
	if (gpioGetPinState(ROTARY_B_ADR) == true)
 8001c94:	2101      	movs	r1, #1
 8001c96:	480f      	ldr	r0, [pc, #60]	; (8001cd4 <EXTI0_IRQHandler+0x44>)
 8001c98:	f001 fd33 	bl	8003702 <gpioGetPinState>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d005      	beq.n	8001cae <EXTI0_IRQHandler+0x1e>
	{
		rotoryPosition += 1;
 8001ca2:	4b0d      	ldr	r3, [pc, #52]	; (8001cd8 <EXTI0_IRQHandler+0x48>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <EXTI0_IRQHandler+0x48>)
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	e004      	b.n	8001cb8 <EXTI0_IRQHandler+0x28>
	}
	else
	{
		rotoryPosition -= 1;
 8001cae:	4b0a      	ldr	r3, [pc, #40]	; (8001cd8 <EXTI0_IRQHandler+0x48>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	4a08      	ldr	r2, [pc, #32]	; (8001cd8 <EXTI0_IRQHandler+0x48>)
 8001cb6:	6013      	str	r3, [r2, #0]
	}

	/* Clear the interrupt flag for ROT A */
	if (EXTI->PR & ROTARY_A_PR)
 8001cb8:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <EXTI0_IRQHandler+0x4c>)
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d005      	beq.n	8001cd0 <EXTI0_IRQHandler+0x40>
	{
		EXTI->PR |= ROTARY_A_PR;
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <EXTI0_IRQHandler+0x4c>)
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	4a04      	ldr	r2, [pc, #16]	; (8001cdc <EXTI0_IRQHandler+0x4c>)
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	6153      	str	r3, [r2, #20]
	}
}
 8001cd0:	bf00      	nop
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	20000204 	.word	0x20000204
 8001cdc:	40013c00 	.word	0x40013c00

08001ce0 <EXTI15_10_IRQHandler>:
 *
 * @brief: 		 EXTI Interrupt Handler for PUSH BUTTON.
 *        		 Sets the PUSH BUTTON flag.
 */
void ROTARY_SW_HANDLER(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
	/* Set PUSH BUTTON flag */
	pushButtonFlag = true;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <EXTI15_10_IRQHandler+0x2c>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]

	/* Clear the interrupt flag for PUSH BUTTON */
	if (EXTI->PR & ROTARY_SW_PR)
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <EXTI15_10_IRQHandler+0x30>)
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d005      	beq.n	8001d02 <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= ROTARY_SW_PR;
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <EXTI15_10_IRQHandler+0x30>)
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	4a05      	ldr	r2, [pc, #20]	; (8001d10 <EXTI15_10_IRQHandler+0x30>)
 8001cfc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d00:	6153      	str	r3, [r2, #20]
	}
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	20000208 	.word	0x20000208
 8001d10:	40013c00 	.word	0x40013c00

08001d14 <delayms>:

/* Function creates delay
 * delayValue is in ms
 */
void delayms(uint32_t delayValue)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	systickDelay(&ST7735_Timer, delayValue);
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	4803      	ldr	r0, [pc, #12]	; (8001d2c <delayms+0x18>)
 8001d20:	f002 fbf0 	bl	8004504 <systickDelay>
}
 8001d24:	bf00      	nop
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000230 	.word	0x20000230

08001d30 <tftSPISenddata>:


// Function sends byte via SPI to controller
void tftSPISenddata(const uint8_t data)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
	spiWriteByte(spi, ST7735_CS_PORT, ST7735_CS, data);
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <tftSPISenddata+0x20>)
 8001d3c:	6818      	ldr	r0, [r3, #0]
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	220f      	movs	r2, #15
 8001d42:	4904      	ldr	r1, [pc, #16]	; (8001d54 <tftSPISenddata+0x24>)
 8001d44:	f002 facf 	bl	80042e6 <spiWriteByte>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000008 	.word	0x20000008
 8001d54:	40020000 	.word	0x40020000

08001d58 <tftSendCmd>:
}


// Function sends control command to controller
void tftSendCmd(const uint8_t cmd)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
	ST7735_DC0;
 8001d62:	2105      	movs	r1, #5
 8001d64:	4805      	ldr	r0, [pc, #20]	; (8001d7c <tftSendCmd+0x24>)
 8001d66:	f001 fb91 	bl	800348c <gpioResetPin>
    tftSPISenddata(cmd);
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ffdf 	bl	8001d30 <tftSPISenddata>
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40020400 	.word	0x40020400

08001d80 <tftSendData>:


// Function that sends parameters or a command to controller
void tftSendData(const uint8_t data)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
    ST7735_DC1;
 8001d8a:	2105      	movs	r1, #5
 8001d8c:	4805      	ldr	r0, [pc, #20]	; (8001da4 <tftSendData+0x24>)
 8001d8e:	f001 fb52 	bl	8003436 <gpioSetPin>
    tftSPISenddata(data);
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ffcb 	bl	8001d30 <tftSPISenddata>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40020400 	.word	0x40020400

08001da8 <spiInit>:

// Function that initializes the hardware configuration
void spiInit(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af04      	add	r7, sp, #16

    // Declaration of SPI & IO Pins for ST7735-Port
    gpioSelectPort(ST7735_RST_PORT);
 8001dae:	4825      	ldr	r0, [pc, #148]	; (8001e44 <spiInit+0x9c>)
 8001db0:	f001 fa92 	bl	80032d8 <gpioSelectPort>
    gpioSelectPinMode(ST7735_RST_PORT, ST7735_RST, OUTPUT);		// RESET
 8001db4:	2201      	movs	r2, #1
 8001db6:	2104      	movs	r1, #4
 8001db8:	4822      	ldr	r0, [pc, #136]	; (8001e44 <spiInit+0x9c>)
 8001dba:	f001 faf1 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectPort(ST7735_DC_PORT);
 8001dbe:	4821      	ldr	r0, [pc, #132]	; (8001e44 <spiInit+0x9c>)
 8001dc0:	f001 fa8a 	bl	80032d8 <gpioSelectPort>
    gpioSelectPinMode(ST7735_DC_PORT, ST7735_DC, OUTPUT);		// DATA/Command
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	2105      	movs	r1, #5
 8001dc8:	481e      	ldr	r0, [pc, #120]	; (8001e44 <spiInit+0x9c>)
 8001dca:	f001 fae9 	bl	80033a0 <gpioSelectPinMode>

    gpioInitPort(ST7735_CS_PORT);
 8001dce:	481e      	ldr	r0, [pc, #120]	; (8001e48 <spiInit+0xa0>)
 8001dd0:	f001 fa20 	bl	8003214 <gpioInitPort>
    gpioSelectPinMode(ST7735_CS_PORT,ST7735_CS, OUTPUT);        // CS
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	210f      	movs	r1, #15
 8001dd8:	481b      	ldr	r0, [pc, #108]	; (8001e48 <spiInit+0xa0>)
 8001dda:	f001 fae1 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectPushPullMode(ST7735_CS_PORT, ST7735_CS, PULLUP);
 8001dde:	2201      	movs	r2, #1
 8001de0:	210f      	movs	r1, #15
 8001de2:	4819      	ldr	r0, [pc, #100]	; (8001e48 <spiInit+0xa0>)
 8001de4:	f001 fc30 	bl	8003648 <gpioSelectPushPullMode>

    gpioInitPort(ST7735_SPI_PORT);
 8001de8:	4817      	ldr	r0, [pc, #92]	; (8001e48 <spiInit+0xa0>)
 8001dea:	f001 fa13 	bl	8003214 <gpioInitPort>
    gpioSelectPinMode(ST7735_SPI_PORT, ST7735_CLK, ALTFUNC);	// SPI1 Clock
 8001dee:	2202      	movs	r2, #2
 8001df0:	2105      	movs	r1, #5
 8001df2:	4815      	ldr	r0, [pc, #84]	; (8001e48 <spiInit+0xa0>)
 8001df4:	f001 fad4 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectAltFunc(ST7735_SPI_PORT, ST7735_CLK, AF5);
 8001df8:	2205      	movs	r2, #5
 8001dfa:	2105      	movs	r1, #5
 8001dfc:	4812      	ldr	r0, [pc, #72]	; (8001e48 <spiInit+0xa0>)
 8001dfe:	f001 fb71 	bl	80034e4 <gpioSelectAltFunc>
    gpioSelectPinMode(ST7735_SPI_PORT, ST7735_MOSI, ALTFUNC);	// SPI1 MOSI
 8001e02:	2202      	movs	r2, #2
 8001e04:	2107      	movs	r1, #7
 8001e06:	4810      	ldr	r0, [pc, #64]	; (8001e48 <spiInit+0xa0>)
 8001e08:	f001 faca 	bl	80033a0 <gpioSelectPinMode>
    gpioSelectAltFunc(ST7735_SPI_PORT, ST7735_MOSI, AF5);
 8001e0c:	2205      	movs	r2, #5
 8001e0e:	2107      	movs	r1, #7
 8001e10:	480d      	ldr	r0, [pc, #52]	; (8001e48 <spiInit+0xa0>)
 8001e12:	f001 fb67 	bl	80034e4 <gpioSelectAltFunc>

    // initialization of  SPI1
    spiSelectSPI(spi);
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <spiInit+0xa4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f002 fa08 	bl	8004230 <spiSelectSPI>
    spiInitSPI(spi, CLK_DIV_16, SPI_DATA_8_BIT, SSM_ON, SSI_LVL_HIGH, MASTER, SPI_PHASE_EDGE_1, SPI_IDLE_LOW);
 8001e20:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <spiInit+0xa4>)
 8001e22:	6818      	ldr	r0, [r3, #0]
 8001e24:	2300      	movs	r3, #0
 8001e26:	9303      	str	r3, [sp, #12]
 8001e28:	2300      	movs	r3, #0
 8001e2a:	9302      	str	r3, [sp, #8]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	9301      	str	r3, [sp, #4]
 8001e30:	2301      	movs	r3, #1
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	2301      	movs	r3, #1
 8001e36:	2200      	movs	r2, #0
 8001e38:	2103      	movs	r1, #3
 8001e3a:	f002 f90b 	bl	8004054 <spiInitSPI>

}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40020400 	.word	0x40020400
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	20000008 	.word	0x20000008

08001e50 <commandList>:

/*Companion code to the above tables.  Reads and issues
* a series of tft commands stored in PROGMEM byte array.
*/
static void commandList(const uint8_t *addr)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	uint8_t  numCommands, numArgs;
	uint16_t ms;

	numCommands = *addr++;   // Number of commands to follow
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	1c5a      	adds	r2, r3, #1
 8001e5c:	607a      	str	r2, [r7, #4]
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	73fb      	strb	r3, [r7, #15]
	while(numCommands--) {                 // For each command...
 8001e62:	e033      	b.n	8001ecc <commandList+0x7c>
		tftSendCmd(*addr++); //   Read, issue command
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff ff73 	bl	8001d58 <tftSendCmd>
		numArgs  = *addr++;    //   Number of args to follow
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	73bb      	strb	r3, [r7, #14]
		ms       = numArgs & DELAY;          //   If hibit set, delay follows args
 8001e7c:	7bbb      	ldrb	r3, [r7, #14]
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e84:	81bb      	strh	r3, [r7, #12]
		numArgs &= ~DELAY;                   //   Mask out delay bit
 8001e86:	7bbb      	ldrb	r3, [r7, #14]
 8001e88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e8c:	73bb      	strb	r3, [r7, #14]
		while(numArgs--) {                   //   For each argument...
 8001e8e:	e006      	b.n	8001e9e <commandList+0x4e>
			tftSendData(*addr++);  //     Read, issue argument
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	607a      	str	r2, [r7, #4]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff71 	bl	8001d80 <tftSendData>
		while(numArgs--) {                   //   For each argument...
 8001e9e:	7bbb      	ldrb	r3, [r7, #14]
 8001ea0:	1e5a      	subs	r2, r3, #1
 8001ea2:	73ba      	strb	r2, [r7, #14]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1f3      	bne.n	8001e90 <commandList+0x40>
		}

		if(ms) {
 8001ea8:	89bb      	ldrh	r3, [r7, #12]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00e      	beq.n	8001ecc <commandList+0x7c>
			ms = *addr++; // Read post-command delay time (ms)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	607a      	str	r2, [r7, #4]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	81bb      	strh	r3, [r7, #12]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 8001eb8:	89bb      	ldrh	r3, [r7, #12]
 8001eba:	2bff      	cmp	r3, #255	; 0xff
 8001ebc:	d102      	bne.n	8001ec4 <commandList+0x74>
 8001ebe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001ec2:	81bb      	strh	r3, [r7, #12]
			delayms(ms);
 8001ec4:	89bb      	ldrh	r3, [r7, #12]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ff24 	bl	8001d14 <delayms>
	while(numCommands--) {                 // For each command...
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
 8001ece:	1e5a      	subs	r2, r3, #1
 8001ed0:	73fa      	strb	r2, [r7, #15]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1c6      	bne.n	8001e64 <commandList+0x14>
		}
	}
}
 8001ed6:	bf00      	nop
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <commonInit>:

// Initialization code common to both 'B' and 'R' type displays
static void commonInit(const uint8_t *cmdList)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	// toggle RST low to reset; CS low so it'll listen to us
	ST7735_CS0;
 8001ee8:	210f      	movs	r1, #15
 8001eea:	480c      	ldr	r0, [pc, #48]	; (8001f1c <commonInit+0x3c>)
 8001eec:	f001 face 	bl	800348c <gpioResetPin>
	tftSendCmd(ST7735_SWRESET);
	delayms(500);
#else
	//ST7735_RST1;
	//delay_ms(500);
	ST7735_RST0;
 8001ef0:	2104      	movs	r1, #4
 8001ef2:	480b      	ldr	r0, [pc, #44]	; (8001f20 <commonInit+0x40>)
 8001ef4:	f001 faca 	bl	800348c <gpioResetPin>
	delayms(50);  //default value 500
 8001ef8:	2032      	movs	r0, #50	; 0x32
 8001efa:	f7ff ff0b 	bl	8001d14 <delayms>
	ST7735_RST1;
 8001efe:	2104      	movs	r1, #4
 8001f00:	4807      	ldr	r0, [pc, #28]	; (8001f20 <commonInit+0x40>)
 8001f02:	f001 fa98 	bl	8003436 <gpioSetPin>
	//delay_ms(500);
#endif
	if(cmdList) commandList(cmdList);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d002      	beq.n	8001f12 <commonInit+0x32>
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff ff9f 	bl	8001e50 <commandList>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40020000 	.word	0x40020000
 8001f20:	40020400 	.word	0x40020400

08001f24 <tftInitR>:

// Initialization for ST7735R screens (green or red tabs)
void tftInitR(uint8_t options)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
	delayms(50);
 8001f2e:	2032      	movs	r0, #50	; 0x32
 8001f30:	f7ff fef0 	bl	8001d14 <delayms>
	commonInit(Rcmd1);
 8001f34:	4811      	ldr	r0, [pc, #68]	; (8001f7c <tftInitR+0x58>)
 8001f36:	f7ff ffd3 	bl	8001ee0 <commonInit>
	//chooses initialization for specific display type
	if(options == INITR_GREENTAB)
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d109      	bne.n	8001f54 <tftInitR+0x30>
	{
		commandList(Rcmd2green);
 8001f40:	480f      	ldr	r0, [pc, #60]	; (8001f80 <tftInitR+0x5c>)
 8001f42:	f7ff ff85 	bl	8001e50 <commandList>
		//Starting position of rows and columns
		colstart = 2;
 8001f46:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <tftInitR+0x60>)
 8001f48:	2202      	movs	r2, #2
 8001f4a:	601a      	str	r2, [r3, #0]
		rowstart = 1;
 8001f4c:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <tftInitR+0x64>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]
 8001f52:	e002      	b.n	8001f5a <tftInitR+0x36>
	}
	else
	{
		// colstart, rowstart left at default '0' values
		commandList(Rcmd2red);
 8001f54:	480d      	ldr	r0, [pc, #52]	; (8001f8c <tftInitR+0x68>)
 8001f56:	f7ff ff7b 	bl	8001e50 <commandList>
	}
	commandList(Rcmd3);
 8001f5a:	480d      	ldr	r0, [pc, #52]	; (8001f90 <tftInitR+0x6c>)
 8001f5c:	f7ff ff78 	bl	8001e50 <commandList>

	// if black, change MADCTL color filter
	if (options == INITR_BLACKTAB)
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d105      	bne.n	8001f72 <tftInitR+0x4e>
	{
		tftSendCmd(ST7735_MADCTL);
 8001f66:	2036      	movs	r0, #54	; 0x36
 8001f68:	f7ff fef6 	bl	8001d58 <tftSendCmd>
		tftSendData(0xC0);
 8001f6c:	20c0      	movs	r0, #192	; 0xc0
 8001f6e:	f7ff ff07 	bl	8001d80 <tftSendData>
	}

	//  tabcolor = options;
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	08009014 	.word	0x08009014
 8001f80:	08009050 	.word	0x08009050
 8001f84:	2000020c 	.word	0x2000020c
 8001f88:	20000210 	.word	0x20000210
 8001f8c:	08009060 	.word	0x08009060
 8001f90:	08009070 	.word	0x08009070

08001f94 <tftSetAddrWindow>:
/*sets Window for what will be printed on display
 * x0, x1 are start column and end column
 * y0, y1 are start row and end row
 */
void tftSetAddrWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	4608      	mov	r0, r1
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4623      	mov	r3, r4
 8001fa4:	71fb      	strb	r3, [r7, #7]
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71bb      	strb	r3, [r7, #6]
 8001faa:	460b      	mov	r3, r1
 8001fac:	717b      	strb	r3, [r7, #5]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	713b      	strb	r3, [r7, #4]
	tftSendCmd(ST7735_CASET);		// Column addr set
 8001fb2:	202a      	movs	r0, #42	; 0x2a
 8001fb4:	f7ff fed0 	bl	8001d58 <tftSendCmd>
	tftSendData(0x00);
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f7ff fee1 	bl	8001d80 <tftSendData>
	tftSendData(x0+colstart);     // XSTART
 8001fbe:	4b1b      	ldr	r3, [pc, #108]	; (800202c <tftSetAddrWindow+0x98>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff fed8 	bl	8001d80 <tftSendData>
	tftSendData(0x00);
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f7ff fed5 	bl	8001d80 <tftSendData>
	tftSendData(x1+colstart);     // XEND
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <tftSetAddrWindow+0x98>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	797b      	ldrb	r3, [r7, #5]
 8001fde:	4413      	add	r3, r2
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fecc 	bl	8001d80 <tftSendData>

	tftSendCmd(ST7735_RASET); // Row addr set
 8001fe8:	202b      	movs	r0, #43	; 0x2b
 8001fea:	f7ff feb5 	bl	8001d58 <tftSendCmd>
	tftSendData(0x00);
 8001fee:	2000      	movs	r0, #0
 8001ff0:	f7ff fec6 	bl	8001d80 <tftSendData>
	tftSendData(y0+rowstart);     // YSTART
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <tftSetAddrWindow+0x9c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	79bb      	ldrb	r3, [r7, #6]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff febd 	bl	8001d80 <tftSendData>
	tftSendData(0x00);
 8002006:	2000      	movs	r0, #0
 8002008:	f7ff feba 	bl	8001d80 <tftSendData>
	tftSendData(y1+rowstart);     // YEND
 800200c:	4b08      	ldr	r3, [pc, #32]	; (8002030 <tftSetAddrWindow+0x9c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	b2da      	uxtb	r2, r3
 8002012:	793b      	ldrb	r3, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	b2db      	uxtb	r3, r3
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff feb1 	bl	8001d80 <tftSendData>

	tftSendCmd(ST7735_RAMWR); // write to RAM
 800201e:	202c      	movs	r0, #44	; 0x2c
 8002020:	f7ff fe9a 	bl	8001d58 <tftSendCmd>
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bd90      	pop	{r4, r7, pc}
 800202c:	2000020c 	.word	0x2000020c
 8002030:	20000210 	.word	0x20000210

08002034 <tftPushColor>:

//colors selected pixel in chosen color
void tftPushColor(uint16_t color)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	80fb      	strh	r3, [r7, #6]
	ST7735_DC1;
 800203e:	2105      	movs	r1, #5
 8002040:	4809      	ldr	r0, [pc, #36]	; (8002068 <tftPushColor+0x34>)
 8002042:	f001 f9f8 	bl	8003436 <gpioSetPin>
	putpix(color);
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	0a1b      	lsrs	r3, r3, #8
 800204a:	b29b      	uxth	r3, r3
 800204c:	b2db      	uxtb	r3, r3
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fe6e 	bl	8001d30 <tftSPISenddata>
 8002054:	88fb      	ldrh	r3, [r7, #6]
 8002056:	b2db      	uxtb	r3, r3
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff fe69 	bl	8001d30 <tftSPISenddata>
}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40020400 	.word	0x40020400

0800206c <tftDrawPixel>:

/* draw single colored pixel on screen
 * x and y are the Position, color examples are defined in tft Display Header
 */
void tftDrawPixel(int16_t x, int16_t y, uint16_t color)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	80fb      	strh	r3, [r7, #6]
 8002076:	460b      	mov	r3, r1
 8002078:	80bb      	strh	r3, [r7, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	807b      	strh	r3, [r7, #2]
	if((x < 0) ||(x >= width) || (y < 0) || (y >= height))
 800207e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002082:	2b00      	cmp	r3, #0
 8002084:	db22      	blt.n	80020cc <tftDrawPixel+0x60>
 8002086:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800208a:	4a12      	ldr	r2, [pc, #72]	; (80020d4 <tftDrawPixel+0x68>)
 800208c:	8812      	ldrh	r2, [r2, #0]
 800208e:	4293      	cmp	r3, r2
 8002090:	da1c      	bge.n	80020cc <tftDrawPixel+0x60>
 8002092:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	db18      	blt.n	80020cc <tftDrawPixel+0x60>
 800209a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800209e:	4a0e      	ldr	r2, [pc, #56]	; (80020d8 <tftDrawPixel+0x6c>)
 80020a0:	8812      	ldrh	r2, [r2, #0]
 80020a2:	4293      	cmp	r3, r2
 80020a4:	da12      	bge.n	80020cc <tftDrawPixel+0x60>
		{
		return;
		}

	tftSetAddrWindow(x,y,x+1,y+1);
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	b2d8      	uxtb	r0, r3
 80020aa:	88bb      	ldrh	r3, [r7, #4]
 80020ac:	b2d9      	uxtb	r1, r3
 80020ae:	88fb      	ldrh	r3, [r7, #6]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	3301      	adds	r3, #1
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	88bb      	ldrh	r3, [r7, #4]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	3301      	adds	r3, #1
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f7ff ff69 	bl	8001f94 <tftSetAddrWindow>
	tftPushColor(color);
 80020c2:	887b      	ldrh	r3, [r7, #2]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ffb5 	bl	8002034 <tftPushColor>
 80020ca:	e000      	b.n	80020ce <tftDrawPixel+0x62>
		return;
 80020cc:	bf00      	nop
}
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000002 	.word	0x20000002
 80020d8:	20000004 	.word	0x20000004

080020dc <tftFillRect>:
/*fill a rectangle
 * x and y are starting position
 * w is width, h is height
 */
void tftFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4604      	mov	r4, r0
 80020e4:	4608      	mov	r0, r1
 80020e6:	4611      	mov	r1, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	4623      	mov	r3, r4
 80020ec:	80fb      	strh	r3, [r7, #6]
 80020ee:	4603      	mov	r3, r0
 80020f0:	80bb      	strh	r3, [r7, #4]
 80020f2:	460b      	mov	r3, r1
 80020f4:	807b      	strh	r3, [r7, #2]
 80020f6:	4613      	mov	r3, r2
 80020f8:	803b      	strh	r3, [r7, #0]
	// rudimentary clipping (drawChar w/big text requires this)
	if((x >= width) || (y >= height))
 80020fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020fe:	4a37      	ldr	r2, [pc, #220]	; (80021dc <tftFillRect+0x100>)
 8002100:	8812      	ldrh	r2, [r2, #0]
 8002102:	4293      	cmp	r3, r2
 8002104:	da65      	bge.n	80021d2 <tftFillRect+0xf6>
 8002106:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800210a:	4a35      	ldr	r2, [pc, #212]	; (80021e0 <tftFillRect+0x104>)
 800210c:	8812      	ldrh	r2, [r2, #0]
 800210e:	4293      	cmp	r3, r2
 8002110:	da5f      	bge.n	80021d2 <tftFillRect+0xf6>
		{
		return;
		}

	if((x + w - 1) >= width)
 8002112:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002116:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800211a:	4413      	add	r3, r2
 800211c:	4a2f      	ldr	r2, [pc, #188]	; (80021dc <tftFillRect+0x100>)
 800211e:	8812      	ldrh	r2, [r2, #0]
 8002120:	4293      	cmp	r3, r2
 8002122:	dd05      	ble.n	8002130 <tftFillRect+0x54>
		{
		w = width  - x;
 8002124:	4b2d      	ldr	r3, [pc, #180]	; (80021dc <tftFillRect+0x100>)
 8002126:	881a      	ldrh	r2, [r3, #0]
 8002128:	88fb      	ldrh	r3, [r7, #6]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	b29b      	uxth	r3, r3
 800212e:	807b      	strh	r3, [r7, #2]
		}

	if((y + h - 1) >= height)
 8002130:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002134:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002138:	4413      	add	r3, r2
 800213a:	4a29      	ldr	r2, [pc, #164]	; (80021e0 <tftFillRect+0x104>)
 800213c:	8812      	ldrh	r2, [r2, #0]
 800213e:	4293      	cmp	r3, r2
 8002140:	dd05      	ble.n	800214e <tftFillRect+0x72>
		{
		h = height - y;
 8002142:	4b27      	ldr	r3, [pc, #156]	; (80021e0 <tftFillRect+0x104>)
 8002144:	881a      	ldrh	r2, [r3, #0]
 8002146:	88bb      	ldrh	r3, [r7, #4]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	b29b      	uxth	r3, r3
 800214c:	803b      	strh	r3, [r7, #0]
		}

	tftSetAddrWindow(x, y, x+w-1, y+h-1);
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	b2d8      	uxtb	r0, r3
 8002152:	88bb      	ldrh	r3, [r7, #4]
 8002154:	b2d9      	uxtb	r1, r3
 8002156:	88fb      	ldrh	r3, [r7, #6]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	887b      	ldrh	r3, [r7, #2]
 800215c:	b2db      	uxtb	r3, r3
 800215e:	4413      	add	r3, r2
 8002160:	b2db      	uxtb	r3, r3
 8002162:	3b01      	subs	r3, #1
 8002164:	b2dc      	uxtb	r4, r3
 8002166:	88bb      	ldrh	r3, [r7, #4]
 8002168:	b2da      	uxtb	r2, r3
 800216a:	883b      	ldrh	r3, [r7, #0]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	4413      	add	r3, r2
 8002170:	b2db      	uxtb	r3, r3
 8002172:	3b01      	subs	r3, #1
 8002174:	b2db      	uxtb	r3, r3
 8002176:	4622      	mov	r2, r4
 8002178:	f7ff ff0c 	bl	8001f94 <tftSetAddrWindow>

	ST7735_DC1;
 800217c:	2105      	movs	r1, #5
 800217e:	4819      	ldr	r0, [pc, #100]	; (80021e4 <tftFillRect+0x108>)
 8002180:	f001 f959 	bl	8003436 <gpioSetPin>
	for(y=h; y>0; y--)
 8002184:	883b      	ldrh	r3, [r7, #0]
 8002186:	80bb      	strh	r3, [r7, #4]
 8002188:	e01e      	b.n	80021c8 <tftFillRect+0xec>
	{
		for(x=w; x>0; x--)
 800218a:	887b      	ldrh	r3, [r7, #2]
 800218c:	80fb      	strh	r3, [r7, #6]
 800218e:	e011      	b.n	80021b4 <tftFillRect+0xd8>
		{
			putpix(color);
 8002190:	8b3b      	ldrh	r3, [r7, #24]
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	b29b      	uxth	r3, r3
 8002196:	b2db      	uxtb	r3, r3
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fdc9 	bl	8001d30 <tftSPISenddata>
 800219e:	8b3b      	ldrh	r3, [r7, #24]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fdc4 	bl	8001d30 <tftSPISenddata>
		for(x=w; x>0; x--)
 80021a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	3b01      	subs	r3, #1
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	80fb      	strh	r3, [r7, #6]
 80021b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dce9      	bgt.n	8002190 <tftFillRect+0xb4>
	for(y=h; y>0; y--)
 80021bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	80bb      	strh	r3, [r7, #4]
 80021c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	dcdc      	bgt.n	800218a <tftFillRect+0xae>
 80021d0:	e000      	b.n	80021d4 <tftFillRect+0xf8>
		return;
 80021d2:	bf00      	nop
		}
	}
}
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd90      	pop	{r4, r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000002 	.word	0x20000002
 80021e0:	20000004 	.word	0x20000004
 80021e4:	40020400 	.word	0x40020400

080021e8 <tftDrawFastVLine>:
/*
 * draws vertical line
 * x an y are starting point
 * h is height
 */
void tftDrawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4604      	mov	r4, r0
 80021f0:	4608      	mov	r0, r1
 80021f2:	4611      	mov	r1, r2
 80021f4:	461a      	mov	r2, r3
 80021f6:	4623      	mov	r3, r4
 80021f8:	80fb      	strh	r3, [r7, #6]
 80021fa:	4603      	mov	r3, r0
 80021fc:	80bb      	strh	r3, [r7, #4]
 80021fe:	460b      	mov	r3, r1
 8002200:	807b      	strh	r3, [r7, #2]
 8002202:	4613      	mov	r3, r2
 8002204:	803b      	strh	r3, [r7, #0]
	// Rudimentary clipping
	if((x >= width) || (y >= height)) return;
 8002206:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800220a:	4a24      	ldr	r2, [pc, #144]	; (800229c <tftDrawFastVLine+0xb4>)
 800220c:	8812      	ldrh	r2, [r2, #0]
 800220e:	4293      	cmp	r3, r2
 8002210:	da3f      	bge.n	8002292 <tftDrawFastVLine+0xaa>
 8002212:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002216:	4a22      	ldr	r2, [pc, #136]	; (80022a0 <tftDrawFastVLine+0xb8>)
 8002218:	8812      	ldrh	r2, [r2, #0]
 800221a:	4293      	cmp	r3, r2
 800221c:	da39      	bge.n	8002292 <tftDrawFastVLine+0xaa>
	if((y+h-1) >= height) h = height-y;
 800221e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002222:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002226:	4413      	add	r3, r2
 8002228:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <tftDrawFastVLine+0xb8>)
 800222a:	8812      	ldrh	r2, [r2, #0]
 800222c:	4293      	cmp	r3, r2
 800222e:	dd05      	ble.n	800223c <tftDrawFastVLine+0x54>
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <tftDrawFastVLine+0xb8>)
 8002232:	881a      	ldrh	r2, [r3, #0]
 8002234:	88bb      	ldrh	r3, [r7, #4]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	b29b      	uxth	r3, r3
 800223a:	807b      	strh	r3, [r7, #2]
	tftSetAddrWindow(x, y, x, y+h-1);
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	b2d8      	uxtb	r0, r3
 8002240:	88bb      	ldrh	r3, [r7, #4]
 8002242:	b2d9      	uxtb	r1, r3
 8002244:	88fb      	ldrh	r3, [r7, #6]
 8002246:	b2dc      	uxtb	r4, r3
 8002248:	88bb      	ldrh	r3, [r7, #4]
 800224a:	b2da      	uxtb	r2, r3
 800224c:	887b      	ldrh	r3, [r7, #2]
 800224e:	b2db      	uxtb	r3, r3
 8002250:	4413      	add	r3, r2
 8002252:	b2db      	uxtb	r3, r3
 8002254:	3b01      	subs	r3, #1
 8002256:	b2db      	uxtb	r3, r3
 8002258:	4622      	mov	r2, r4
 800225a:	f7ff fe9b 	bl	8001f94 <tftSetAddrWindow>

	ST7735_DC1;
 800225e:	2105      	movs	r1, #5
 8002260:	4810      	ldr	r0, [pc, #64]	; (80022a4 <tftDrawFastVLine+0xbc>)
 8002262:	f001 f8e8 	bl	8003436 <gpioSetPin>
	while (h--) {
 8002266:	e00b      	b.n	8002280 <tftDrawFastVLine+0x98>
		putpix(color);
 8002268:	883b      	ldrh	r3, [r7, #0]
 800226a:	0a1b      	lsrs	r3, r3, #8
 800226c:	b29b      	uxth	r3, r3
 800226e:	b2db      	uxtb	r3, r3
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fd5d 	bl	8001d30 <tftSPISenddata>
 8002276:	883b      	ldrh	r3, [r7, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fd58 	bl	8001d30 <tftSPISenddata>
	while (h--) {
 8002280:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002284:	b29a      	uxth	r2, r3
 8002286:	3a01      	subs	r2, #1
 8002288:	b292      	uxth	r2, r2
 800228a:	807a      	strh	r2, [r7, #2]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1eb      	bne.n	8002268 <tftDrawFastVLine+0x80>
 8002290:	e000      	b.n	8002294 <tftDrawFastVLine+0xac>
	if((x >= width) || (y >= height)) return;
 8002292:	bf00      	nop
	}
}
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	bd90      	pop	{r4, r7, pc}
 800229a:	bf00      	nop
 800229c:	20000002 	.word	0x20000002
 80022a0:	20000004 	.word	0x20000004
 80022a4:	40020400 	.word	0x40020400

080022a8 <tftSetFont>:

/* Function that sets the font
 * fonts are listed in DefaultFonts.h
*/
void tftSetFont(uint8_t* font)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	cfont.font=font;
 80022b0:	4a0d      	ldr	r2, [pc, #52]	; (80022e8 <tftSetFont+0x40>)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6013      	str	r3, [r2, #0]
	cfont.x_size=font[0];
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	781a      	ldrb	r2, [r3, #0]
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <tftSetFont+0x40>)
 80022bc:	711a      	strb	r2, [r3, #4]
	cfont.y_size=font[1];
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	785a      	ldrb	r2, [r3, #1]
 80022c2:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <tftSetFont+0x40>)
 80022c4:	715a      	strb	r2, [r3, #5]
	cfont.offset=font[2];
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	789a      	ldrb	r2, [r3, #2]
 80022ca:	4b07      	ldr	r3, [pc, #28]	; (80022e8 <tftSetFont+0x40>)
 80022cc:	719a      	strb	r2, [r3, #6]
	cfont.numchars=font[3];
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3303      	adds	r3, #3
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <tftSetFont+0x40>)
 80022d8:	811a      	strh	r2, [r3, #8]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000218 	.word	0x20000218

080022ec <tftPrintChar>:
	_fg = FontColor;
	_bg = BackColor;
}

void tftPrintChar(uint8_t charval, int x, int y)
{
 80022ec:	b590      	push	{r4, r7, lr}
 80022ee:	b089      	sub	sp, #36	; 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	73fb      	strb	r3, [r7, #15]
	uint8_t i,ch,fz;
	uint16_t j;
	uint16_t temp;
	int zz;

	if(cfont.x_size < 8)
 80022fa:	4b74      	ldr	r3, [pc, #464]	; (80024cc <tftPrintChar+0x1e0>)
 80022fc:	791b      	ldrb	r3, [r3, #4]
 80022fe:	2b07      	cmp	r3, #7
 8002300:	d803      	bhi.n	800230a <tftPrintChar+0x1e>
	{
		fz = cfont.x_size;
 8002302:	4b72      	ldr	r3, [pc, #456]	; (80024cc <tftPrintChar+0x1e0>)
 8002304:	791b      	ldrb	r3, [r3, #4]
 8002306:	77bb      	strb	r3, [r7, #30]
 8002308:	e003      	b.n	8002312 <tftPrintChar+0x26>
	}
	else
	{
		fz = cfont.x_size/8;
 800230a:	4b70      	ldr	r3, [pc, #448]	; (80024cc <tftPrintChar+0x1e0>)
 800230c:	791b      	ldrb	r3, [r3, #4]
 800230e:	08db      	lsrs	r3, r3, #3
 8002310:	77bb      	strb	r3, [r7, #30]
	}
	if (!_transparent)
 8002312:	4b6f      	ldr	r3, [pc, #444]	; (80024d0 <tftPrintChar+0x1e4>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d15e      	bne.n	80023d8 <tftPrintChar+0xec>
	{
		tftSetAddrWindow(x,y,x+cfont.x_size-1,y+cfont.y_size-1);
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	b2d8      	uxtb	r0, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	b2d9      	uxtb	r1, r3
 8002322:	4b6a      	ldr	r3, [pc, #424]	; (80024cc <tftPrintChar+0x1e0>)
 8002324:	791a      	ldrb	r2, [r3, #4]
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	b2db      	uxtb	r3, r3
 800232a:	4413      	add	r3, r2
 800232c:	b2db      	uxtb	r3, r3
 800232e:	3b01      	subs	r3, #1
 8002330:	b2dc      	uxtb	r4, r3
 8002332:	4b66      	ldr	r3, [pc, #408]	; (80024cc <tftPrintChar+0x1e0>)
 8002334:	795a      	ldrb	r2, [r3, #5]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	4413      	add	r3, r2
 800233c:	b2db      	uxtb	r3, r3
 800233e:	3b01      	subs	r3, #1
 8002340:	b2db      	uxtb	r3, r3
 8002342:	4622      	mov	r2, r4
 8002344:	f7ff fe26 	bl	8001f94 <tftSetAddrWindow>
		temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	4a60      	ldr	r2, [pc, #384]	; (80024cc <tftPrintChar+0x1e0>)
 800234c:	7992      	ldrb	r2, [r2, #6]
 800234e:	1a9b      	subs	r3, r3, r2
 8002350:	b29a      	uxth	r2, r3
 8002352:	7fbb      	ldrb	r3, [r7, #30]
 8002354:	b299      	uxth	r1, r3
 8002356:	4b5d      	ldr	r3, [pc, #372]	; (80024cc <tftPrintChar+0x1e0>)
 8002358:	795b      	ldrb	r3, [r3, #5]
 800235a:	b29b      	uxth	r3, r3
 800235c:	fb11 f303 	smulbb	r3, r1, r3
 8002360:	b29b      	uxth	r3, r3
 8002362:	fb12 f303 	smulbb	r3, r2, r3
 8002366:	b29b      	uxth	r3, r3
 8002368:	3304      	adds	r3, #4
 800236a:	837b      	strh	r3, [r7, #26]

		for(j=0;j<((fz)*cfont.y_size);j++)
 800236c:	2300      	movs	r3, #0
 800236e:	83bb      	strh	r3, [r7, #28]
 8002370:	e029      	b.n	80023c6 <tftPrintChar+0xda>
		{
			ch = cfont.font[temp];
 8002372:	4b56      	ldr	r3, [pc, #344]	; (80024cc <tftPrintChar+0x1e0>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	8b7b      	ldrh	r3, [r7, #26]
 8002378:	4413      	add	r3, r2
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	74fb      	strb	r3, [r7, #19]

			for(i=0;i<8;i++)
 800237e:	2300      	movs	r3, #0
 8002380:	77fb      	strb	r3, [r7, #31]
 8002382:	e017      	b.n	80023b4 <tftPrintChar+0xc8>
			{
				if((ch&(1<<(7-i)))!=0)
 8002384:	7cfa      	ldrb	r2, [r7, #19]
 8002386:	7ffb      	ldrb	r3, [r7, #31]
 8002388:	f1c3 0307 	rsb	r3, r3, #7
 800238c:	fa42 f303 	asr.w	r3, r2, r3
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <tftPrintChar+0xb8>
				{
					tftPushColor(_fg);
 8002398:	4b4e      	ldr	r3, [pc, #312]	; (80024d4 <tftPrintChar+0x1e8>)
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fe49 	bl	8002034 <tftPushColor>
 80023a2:	e004      	b.n	80023ae <tftPrintChar+0xc2>
				}
				else
				{
					tftPushColor(_bg);
 80023a4:	4b4c      	ldr	r3, [pc, #304]	; (80024d8 <tftPrintChar+0x1ec>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fe43 	bl	8002034 <tftPushColor>
			for(i=0;i<8;i++)
 80023ae:	7ffb      	ldrb	r3, [r7, #31]
 80023b0:	3301      	adds	r3, #1
 80023b2:	77fb      	strb	r3, [r7, #31]
 80023b4:	7ffb      	ldrb	r3, [r7, #31]
 80023b6:	2b07      	cmp	r3, #7
 80023b8:	d9e4      	bls.n	8002384 <tftPrintChar+0x98>
				}
			}
			temp++;
 80023ba:	8b7b      	ldrh	r3, [r7, #26]
 80023bc:	3301      	adds	r3, #1
 80023be:	837b      	strh	r3, [r7, #26]
		for(j=0;j<((fz)*cfont.y_size);j++)
 80023c0:	8bbb      	ldrh	r3, [r7, #28]
 80023c2:	3301      	adds	r3, #1
 80023c4:	83bb      	strh	r3, [r7, #28]
 80023c6:	8bba      	ldrh	r2, [r7, #28]
 80023c8:	7fbb      	ldrb	r3, [r7, #30]
 80023ca:	4940      	ldr	r1, [pc, #256]	; (80024cc <tftPrintChar+0x1e0>)
 80023cc:	7949      	ldrb	r1, [r1, #5]
 80023ce:	fb01 f303 	mul.w	r3, r1, r3
 80023d2:	429a      	cmp	r2, r3
 80023d4:	dbcd      	blt.n	8002372 <tftPrintChar+0x86>
				}
			}
			temp+=(fz);
		}
	}
}
 80023d6:	e075      	b.n	80024c4 <tftPrintChar+0x1d8>
		temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	4a3c      	ldr	r2, [pc, #240]	; (80024cc <tftPrintChar+0x1e0>)
 80023dc:	7992      	ldrb	r2, [r2, #6]
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	7fbb      	ldrb	r3, [r7, #30]
 80023e4:	b299      	uxth	r1, r3
 80023e6:	4b39      	ldr	r3, [pc, #228]	; (80024cc <tftPrintChar+0x1e0>)
 80023e8:	795b      	ldrb	r3, [r3, #5]
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	fb11 f303 	smulbb	r3, r1, r3
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	fb12 f303 	smulbb	r3, r2, r3
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	3304      	adds	r3, #4
 80023fa:	837b      	strh	r3, [r7, #26]
		for(j=0;j<cfont.y_size;j++)
 80023fc:	2300      	movs	r3, #0
 80023fe:	83bb      	strh	r3, [r7, #28]
 8002400:	e05a      	b.n	80024b8 <tftPrintChar+0x1cc>
			for (zz=0; zz<(fz); zz++)
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	e04b      	b.n	80024a0 <tftPrintChar+0x1b4>
				ch = cfont.font[temp+zz];
 8002408:	4b30      	ldr	r3, [pc, #192]	; (80024cc <tftPrintChar+0x1e0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	8b79      	ldrh	r1, [r7, #26]
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	440a      	add	r2, r1
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	74fb      	strb	r3, [r7, #19]
				for(i=0;i<8;i++)
 8002418:	2300      	movs	r3, #0
 800241a:	77fb      	strb	r3, [r7, #31]
 800241c:	e03a      	b.n	8002494 <tftPrintChar+0x1a8>
					tftSetAddrWindow(x+i+(zz*8),y+j,x+i+(zz*8)+1,y+j+1);
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	7ffb      	ldrb	r3, [r7, #31]
 8002424:	4413      	add	r3, r2
 8002426:	b2da      	uxtb	r2, r3
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	b2db      	uxtb	r3, r3
 800242c:	00db      	lsls	r3, r3, #3
 800242e:	b2db      	uxtb	r3, r3
 8002430:	4413      	add	r3, r2
 8002432:	b2d8      	uxtb	r0, r3
 8002434:	8bbb      	ldrh	r3, [r7, #28]
 8002436:	b2da      	uxtb	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	4413      	add	r3, r2
 800243e:	b2d9      	uxtb	r1, r3
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	b2da      	uxtb	r2, r3
 8002444:	7ffb      	ldrb	r3, [r7, #31]
 8002446:	4413      	add	r3, r2
 8002448:	b2da      	uxtb	r2, r3
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	b2db      	uxtb	r3, r3
 8002452:	4413      	add	r3, r2
 8002454:	b2db      	uxtb	r3, r3
 8002456:	3301      	adds	r3, #1
 8002458:	b2dc      	uxtb	r4, r3
 800245a:	8bbb      	ldrh	r3, [r7, #28]
 800245c:	b2da      	uxtb	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	b2db      	uxtb	r3, r3
 8002462:	4413      	add	r3, r2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	3301      	adds	r3, #1
 8002468:	b2db      	uxtb	r3, r3
 800246a:	4622      	mov	r2, r4
 800246c:	f7ff fd92 	bl	8001f94 <tftSetAddrWindow>
					if((ch&(1<<(7-i)))!=0)
 8002470:	7cfa      	ldrb	r2, [r7, #19]
 8002472:	7ffb      	ldrb	r3, [r7, #31]
 8002474:	f1c3 0307 	rsb	r3, r3, #7
 8002478:	fa42 f303 	asr.w	r3, r2, r3
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <tftPrintChar+0x1a2>
						tftPushColor(_fg);
 8002484:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <tftPrintChar+0x1e8>)
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fdd3 	bl	8002034 <tftPushColor>
				for(i=0;i<8;i++)
 800248e:	7ffb      	ldrb	r3, [r7, #31]
 8002490:	3301      	adds	r3, #1
 8002492:	77fb      	strb	r3, [r7, #31]
 8002494:	7ffb      	ldrb	r3, [r7, #31]
 8002496:	2b07      	cmp	r3, #7
 8002498:	d9c1      	bls.n	800241e <tftPrintChar+0x132>
			for (zz=0; zz<(fz); zz++)
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	3301      	adds	r3, #1
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	7fbb      	ldrb	r3, [r7, #30]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	dbaf      	blt.n	8002408 <tftPrintChar+0x11c>
			temp+=(fz);
 80024a8:	7fbb      	ldrb	r3, [r7, #30]
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	8b7b      	ldrh	r3, [r7, #26]
 80024ae:	4413      	add	r3, r2
 80024b0:	837b      	strh	r3, [r7, #26]
		for(j=0;j<cfont.y_size;j++)
 80024b2:	8bbb      	ldrh	r3, [r7, #28]
 80024b4:	3301      	adds	r3, #1
 80024b6:	83bb      	strh	r3, [r7, #28]
 80024b8:	4b04      	ldr	r3, [pc, #16]	; (80024cc <tftPrintChar+0x1e0>)
 80024ba:	795b      	ldrb	r3, [r3, #5]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	8bba      	ldrh	r2, [r7, #28]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d39e      	bcc.n	8002402 <tftPrintChar+0x116>
}
 80024c4:	bf00      	nop
 80024c6:	3724      	adds	r7, #36	; 0x24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd90      	pop	{r4, r7, pc}
 80024cc:	20000218 	.word	0x20000218
 80024d0:	20000224 	.word	0x20000224
 80024d4:	2000000c 	.word	0x2000000c
 80024d8:	20000226 	.word	0x20000226
 80024dc:	00000000 	.word	0x00000000

080024e0 <tftRotateChar>:
 * y is y position of character
 * pos is the position of that character in a text (number of preceding characters)
 * deg is the rotation angle in degree
*/
void tftRotateChar(uint8_t charval, int x, int y, int pos, int deg)
{
 80024e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024e4:	b08e      	sub	sp, #56	; 0x38
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
 80024ec:	603b      	str	r3, [r7, #0]
 80024ee:	4603      	mov	r3, r0
 80024f0:	73fb      	strb	r3, [r7, #15]
	uint8_t i,j,ch,fz;
	uint16_t temp;
	int newx,newy;
	double radian = deg*0.0175;
 80024f2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80024f4:	f7fe f81e 	bl	8000534 <__aeabi_i2d>
 80024f8:	a395      	add	r3, pc, #596	; (adr r3, 8002750 <tftRotateChar+0x270>)
 80024fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fe:	f7fe f883 	bl	8000608 <__aeabi_dmul>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	e9c7 2308 	strd	r2, r3, [r7, #32]
	int zz;

	if(cfont.x_size < 8)
 800250a:	4b8d      	ldr	r3, [pc, #564]	; (8002740 <tftRotateChar+0x260>)
 800250c:	791b      	ldrb	r3, [r3, #4]
 800250e:	2b07      	cmp	r3, #7
 8002510:	d804      	bhi.n	800251c <tftRotateChar+0x3c>
	{
		fz = cfont.x_size;
 8002512:	4b8b      	ldr	r3, [pc, #556]	; (8002740 <tftRotateChar+0x260>)
 8002514:	791b      	ldrb	r3, [r3, #4]
 8002516:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800251a:	e017      	b.n	800254c <tftRotateChar+0x6c>
	}
	else
	{
	fz = cfont.x_size/8;
 800251c:	4b88      	ldr	r3, [pc, #544]	; (8002740 <tftRotateChar+0x260>)
 800251e:	791b      	ldrb	r3, [r3, #4]
 8002520:	08db      	lsrs	r3, r3, #3
 8002522:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8002526:	7bfb      	ldrb	r3, [r7, #15]
 8002528:	4a85      	ldr	r2, [pc, #532]	; (8002740 <tftRotateChar+0x260>)
 800252a:	7992      	ldrb	r2, [r2, #6]
 800252c:	1a9b      	subs	r3, r3, r2
 800252e:	b29a      	uxth	r2, r3
 8002530:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002534:	b299      	uxth	r1, r3
 8002536:	4b82      	ldr	r3, [pc, #520]	; (8002740 <tftRotateChar+0x260>)
 8002538:	795b      	ldrb	r3, [r3, #5]
 800253a:	b29b      	uxth	r3, r3
 800253c:	fb11 f303 	smulbb	r3, r1, r3
 8002540:	b29b      	uxth	r3, r3
 8002542:	fb12 f303 	smulbb	r3, r2, r3
 8002546:	b29b      	uxth	r3, r3
 8002548:	3304      	adds	r3, #4
 800254a:	867b      	strh	r3, [r7, #50]	; 0x32
	}
	for(j=0; j<cfont.y_size; j++)
 800254c:	2300      	movs	r3, #0
 800254e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002552:	e0e6      	b.n	8002722 <tftRotateChar+0x242>
	{
		for (zz=0;zz<(fz);zz++)
 8002554:	2300      	movs	r3, #0
 8002556:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002558:	e0d2      	b.n	8002700 <tftRotateChar+0x220>
		{
			ch = cfont.font[temp+zz];
 800255a:	4b79      	ldr	r3, [pc, #484]	; (8002740 <tftRotateChar+0x260>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 8002560:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002562:	440a      	add	r2, r1
 8002564:	4413      	add	r3, r2
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	77fb      	strb	r3, [r7, #31]

			for(i=0;i<8;i++)
 800256a:	2300      	movs	r3, #0
 800256c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002570:	e0be      	b.n	80026f0 <tftRotateChar+0x210>
			{
				newx=x+(((i+(zz*8)+(pos*cfont.x_size))*cos(radian))-((j)*sin(radian)));
 8002572:	68b8      	ldr	r0, [r7, #8]
 8002574:	f7fd ffde 	bl	8000534 <__aeabi_i2d>
 8002578:	4604      	mov	r4, r0
 800257a:	460d      	mov	r5, r1
 800257c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8002580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	441a      	add	r2, r3
 8002586:	4b6e      	ldr	r3, [pc, #440]	; (8002740 <tftRotateChar+0x260>)
 8002588:	791b      	ldrb	r3, [r3, #4]
 800258a:	4619      	mov	r1, r3
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	fb01 f303 	mul.w	r3, r1, r3
 8002592:	4413      	add	r3, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f7fd ffcd 	bl	8000534 <__aeabi_i2d>
 800259a:	4680      	mov	r8, r0
 800259c:	4689      	mov	r9, r1
 800259e:	ed97 0b08 	vldr	d0, [r7, #32]
 80025a2:	f004 ff75 	bl	8007490 <cos>
 80025a6:	ec53 2b10 	vmov	r2, r3, d0
 80025aa:	4640      	mov	r0, r8
 80025ac:	4649      	mov	r1, r9
 80025ae:	f7fe f82b 	bl	8000608 <__aeabi_dmul>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	4692      	mov	sl, r2
 80025b8:	469b      	mov	fp, r3
 80025ba:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd ffb8 	bl	8000534 <__aeabi_i2d>
 80025c4:	4680      	mov	r8, r0
 80025c6:	4689      	mov	r9, r1
 80025c8:	ed97 0b08 	vldr	d0, [r7, #32]
 80025cc:	f004 ffb4 	bl	8007538 <sin>
 80025d0:	ec53 2b10 	vmov	r2, r3, d0
 80025d4:	4640      	mov	r0, r8
 80025d6:	4649      	mov	r1, r9
 80025d8:	f7fe f816 	bl	8000608 <__aeabi_dmul>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4650      	mov	r0, sl
 80025e2:	4659      	mov	r1, fp
 80025e4:	f7fd fe58 	bl	8000298 <__aeabi_dsub>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4620      	mov	r0, r4
 80025ee:	4629      	mov	r1, r5
 80025f0:	f7fd fe54 	bl	800029c <__adddf3>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4610      	mov	r0, r2
 80025fa:	4619      	mov	r1, r3
 80025fc:	f7fe fab4 	bl	8000b68 <__aeabi_d2iz>
 8002600:	4603      	mov	r3, r0
 8002602:	61bb      	str	r3, [r7, #24]
				newy=y+(((j)*cos(radian))+((i+(zz*8)+(pos*cfont.x_size))*sin(radian)));
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7fd ff95 	bl	8000534 <__aeabi_i2d>
 800260a:	4604      	mov	r4, r0
 800260c:	460d      	mov	r5, r1
 800260e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002612:	4618      	mov	r0, r3
 8002614:	f7fd ff8e 	bl	8000534 <__aeabi_i2d>
 8002618:	4680      	mov	r8, r0
 800261a:	4689      	mov	r9, r1
 800261c:	ed97 0b08 	vldr	d0, [r7, #32]
 8002620:	f004 ff36 	bl	8007490 <cos>
 8002624:	ec53 2b10 	vmov	r2, r3, d0
 8002628:	4640      	mov	r0, r8
 800262a:	4649      	mov	r1, r9
 800262c:	f7fd ffec 	bl	8000608 <__aeabi_dmul>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4692      	mov	sl, r2
 8002636:	469b      	mov	fp, r3
 8002638:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800263c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263e:	00db      	lsls	r3, r3, #3
 8002640:	441a      	add	r2, r3
 8002642:	4b3f      	ldr	r3, [pc, #252]	; (8002740 <tftRotateChar+0x260>)
 8002644:	791b      	ldrb	r3, [r3, #4]
 8002646:	4619      	mov	r1, r3
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	fb01 f303 	mul.w	r3, r1, r3
 800264e:	4413      	add	r3, r2
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff6f 	bl	8000534 <__aeabi_i2d>
 8002656:	4680      	mov	r8, r0
 8002658:	4689      	mov	r9, r1
 800265a:	ed97 0b08 	vldr	d0, [r7, #32]
 800265e:	f004 ff6b 	bl	8007538 <sin>
 8002662:	ec53 2b10 	vmov	r2, r3, d0
 8002666:	4640      	mov	r0, r8
 8002668:	4649      	mov	r1, r9
 800266a:	f7fd ffcd 	bl	8000608 <__aeabi_dmul>
 800266e:	4602      	mov	r2, r0
 8002670:	460b      	mov	r3, r1
 8002672:	4650      	mov	r0, sl
 8002674:	4659      	mov	r1, fp
 8002676:	f7fd fe11 	bl	800029c <__adddf3>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4620      	mov	r0, r4
 8002680:	4629      	mov	r1, r5
 8002682:	f7fd fe0b 	bl	800029c <__adddf3>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4610      	mov	r0, r2
 800268c:	4619      	mov	r1, r3
 800268e:	f7fe fa6b 	bl	8000b68 <__aeabi_d2iz>
 8002692:	4603      	mov	r3, r0
 8002694:	617b      	str	r3, [r7, #20]

				tftSetAddrWindow(newx,newy,newx+1,newy+1);
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	b2d8      	uxtb	r0, r3
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	b2d9      	uxtb	r1, r3
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	3301      	adds	r3, #1
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	3301      	adds	r3, #1
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f7ff fc71 	bl	8001f94 <tftSetAddrWindow>

				if((ch&(1<<(7-i)))!=0)
 80026b2:	7ffa      	ldrb	r2, [r7, #31]
 80026b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026b8:	f1c3 0307 	rsb	r3, r3, #7
 80026bc:	fa42 f303 	asr.w	r3, r2, r3
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <tftRotateChar+0x1f4>
				{
					tftPushColor(_fg);
 80026c8:	4b1e      	ldr	r3, [pc, #120]	; (8002744 <tftRotateChar+0x264>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fcb1 	bl	8002034 <tftPushColor>
 80026d2:	e008      	b.n	80026e6 <tftRotateChar+0x206>
				}
				else
				{
					if (!_transparent)
 80026d4:	4b1c      	ldr	r3, [pc, #112]	; (8002748 <tftRotateChar+0x268>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d104      	bne.n	80026e6 <tftRotateChar+0x206>
					{
						tftPushColor(_bg);
 80026dc:	4b1b      	ldr	r3, [pc, #108]	; (800274c <tftRotateChar+0x26c>)
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff fca7 	bl	8002034 <tftPushColor>
			for(i=0;i<8;i++)
 80026e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026ea:	3301      	adds	r3, #1
 80026ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80026f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026f4:	2b07      	cmp	r3, #7
 80026f6:	f67f af3c 	bls.w	8002572 <tftRotateChar+0x92>
		for (zz=0;zz<(fz);zz++)
 80026fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026fc:	3301      	adds	r3, #1
 80026fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002700:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002704:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002706:	429a      	cmp	r2, r3
 8002708:	f6ff af27 	blt.w	800255a <tftRotateChar+0x7a>
					}
				}
			}
		}
		temp+=(fz);
 800270c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002710:	b29a      	uxth	r2, r3
 8002712:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002714:	4413      	add	r3, r2
 8002716:	867b      	strh	r3, [r7, #50]	; 0x32
	for(j=0; j<cfont.y_size; j++)
 8002718:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800271c:	3301      	adds	r3, #1
 800271e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002722:	4b07      	ldr	r3, [pc, #28]	; (8002740 <tftRotateChar+0x260>)
 8002724:	795b      	ldrb	r3, [r3, #5]
 8002726:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800272a:	429a      	cmp	r2, r3
 800272c:	f4ff af12 	bcc.w	8002554 <tftRotateChar+0x74>
	}
}
 8002730:	bf00      	nop
 8002732:	bf00      	nop
 8002734:	3738      	adds	r7, #56	; 0x38
 8002736:	46bd      	mov	sp, r7
 8002738:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800273c:	f3af 8000 	nop.w
 8002740:	20000218 	.word	0x20000218
 8002744:	2000000c 	.word	0x2000000c
 8002748:	20000224 	.word	0x20000224
 800274c:	20000226 	.word	0x20000226
 8002750:	1eb851ec 	.word	0x1eb851ec
 8002754:	3f91eb85 	.word	0x3f91eb85

08002758 <tftPrint>:
 * x is x-coordinate in pixels
 * y is y-coordinate in pixels
 * deg is angle of rotation in degree
*/
void tftPrint(char *st, int x, int y, int deg)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08c      	sub	sp, #48	; 0x30
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
 8002764:	603b      	str	r3, [r7, #0]
	int stl, i;
	int lettercount = 0;
 8002766:	2300      	movs	r3, #0
 8002768:	623b      	str	r3, [r7, #32]
	int xvalue = x;
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	61fb      	str	r3, [r7, #28]
	int yvalue = y;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	61bb      	str	r3, [r7, #24]


	stl = strlen(st);
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f7fd fd34 	bl	80001e0 <strlen>
 8002778:	4603      	mov	r3, r0
 800277a:	617b      	str	r3, [r7, #20]

	if (x==RIGHT)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	f113 0f02 	cmn.w	r3, #2
 8002782:	d10a      	bne.n	800279a <tftPrint+0x42>
	{
		x=(width+1)-(stl*cfont.x_size);
 8002784:	4b3e      	ldr	r3, [pc, #248]	; (8002880 <tftPrint+0x128>)
 8002786:	881b      	ldrh	r3, [r3, #0]
 8002788:	1c5a      	adds	r2, r3, #1
 800278a:	4b3e      	ldr	r3, [pc, #248]	; (8002884 <tftPrint+0x12c>)
 800278c:	791b      	ldrb	r3, [r3, #4]
 800278e:	4619      	mov	r1, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	fb01 f303 	mul.w	r3, r1, r3
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	60bb      	str	r3, [r7, #8]
	}
	if (x==CENTER)
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	d10d      	bne.n	80027be <tftPrint+0x66>
	{
		x=((height+1)-(stl*cfont.x_size))/2;
 80027a2:	4b39      	ldr	r3, [pc, #228]	; (8002888 <tftPrint+0x130>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	1c5a      	adds	r2, r3, #1
 80027a8:	4b36      	ldr	r3, [pc, #216]	; (8002884 <tftPrint+0x12c>)
 80027aa:	791b      	ldrb	r3, [r3, #4]
 80027ac:	4619      	mov	r1, r3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	fb01 f303 	mul.w	r3, r1, r3
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	0fda      	lsrs	r2, r3, #31
 80027b8:	4413      	add	r3, r2
 80027ba:	105b      	asrs	r3, r3, #1
 80027bc:	60bb      	str	r3, [r7, #8]
	}
	for (i=0;i<stl;i++) // write each character of string onto screen
 80027be:	2300      	movs	r3, #0
 80027c0:	627b      	str	r3, [r7, #36]	; 0x24
 80027c2:	e053      	b.n	800286c <tftPrint+0x114>
	{
		lettercount++;
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	3301      	adds	r3, #1
 80027c8:	623b      	str	r3, [r7, #32]

		// check wheter char shall be rotated
		if (deg==0)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d112      	bne.n	80027f6 <tftPrint+0x9e>
		{
			tftPrintChar(*st++,xvalue, y);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1c5a      	adds	r2, r3, #1
 80027d4:	60fa      	str	r2, [r7, #12]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	69f9      	ldr	r1, [r7, #28]
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff fd85 	bl	80022ec <tftPrintChar>
			xvalue=x+(lettercount*(cfont.x_size)); // go to next letter position in x direction
 80027e2:	4b28      	ldr	r3, [pc, #160]	; (8002884 <tftPrint+0x12c>)
 80027e4:	791b      	ldrb	r3, [r3, #4]
 80027e6:	461a      	mov	r2, r3
 80027e8:	6a3b      	ldr	r3, [r7, #32]
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	4413      	add	r3, r2
 80027f2:	61fb      	str	r3, [r7, #28]
 80027f4:	e00a      	b.n	800280c <tftPrint+0xb4>
		}
		else
		{
			tftRotateChar(*st++, x, y, i, deg);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	1c5a      	adds	r2, r3, #1
 80027fa:	60fa      	str	r2, [r7, #12]
 80027fc:	7818      	ldrb	r0, [r3, #0]
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	f7ff fe6a 	bl	80024e0 <tftRotateChar>
		}
		if(lettercount>((tftGetWidth()/cfont.x_size)-1)) //check if max letters in one line is reached
 800280c:	f000 f8c4 	bl	8002998 <tftGetWidth>
 8002810:	4603      	mov	r3, r0
 8002812:	461a      	mov	r2, r3
 8002814:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <tftPrint+0x12c>)
 8002816:	791b      	ldrb	r3, [r3, #4]
 8002818:	fbb2 f3f3 	udiv	r3, r2, r3
 800281c:	b2db      	uxtb	r3, r3
 800281e:	461a      	mov	r2, r3
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	4293      	cmp	r3, r2
 8002824:	db1f      	blt.n	8002866 <tftPrint+0x10e>
		{
			xvalue=0; //if so set x to zero
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
			lettercount=0;
 800282a:	2300      	movs	r3, #0
 800282c:	623b      	str	r3, [r7, #32]
			yvalue=y+cfont.y_size;
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <tftPrint+0x12c>)
 8002830:	795b      	ldrb	r3, [r3, #5]
 8002832:	461a      	mov	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4413      	add	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]

			if(yvalue>(tftGetHeight()-cfont.y_size)) // check if max letters on screen is reached
 800283a:	f000 f8b9 	bl	80029b0 <tftGetHeight>
 800283e:	4603      	mov	r3, r0
 8002840:	461a      	mov	r2, r3
 8002842:	4b10      	ldr	r3, [pc, #64]	; (8002884 <tftPrint+0x12c>)
 8002844:	795b      	ldrb	r3, [r3, #5]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	429a      	cmp	r2, r3
 800284c:	dd09      	ble.n	8002862 <tftPrint+0x10a>
			{
				delayms(2000); // if so wait for 2s
 800284e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002852:	f7ff fa5f 	bl	8001d14 <delayms>
				tftFillScreen(tft_BLACK); // clear screen
 8002856:	2000      	movs	r0, #0
 8002858:	f000 f834 	bl	80028c4 <tftFillScreen>
				y=0; // start at top left of new Page
 800285c:	2300      	movs	r3, #0
 800285e:	607b      	str	r3, [r7, #4]
 8002860:	e001      	b.n	8002866 <tftPrint+0x10e>
			}
			else
			{
				y=yvalue; // else got to next line
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	607b      	str	r3, [r7, #4]
	for (i=0;i<stl;i++) // write each character of string onto screen
 8002866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002868:	3301      	adds	r3, #1
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
 800286c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	429a      	cmp	r2, r3
 8002872:	dba7      	blt.n	80027c4 <tftPrint+0x6c>
			}

		}

	}
}
 8002874:	bf00      	nop
 8002876:	bf00      	nop
 8002878:	3728      	adds	r7, #40	; 0x28
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000002 	.word	0x20000002
 8002884:	20000218 	.word	0x20000218
 8002888:	20000004 	.word	0x20000004

0800288c <tftPrintColor>:
void tftPrintColor(char *st, int x, int y, uint16_t FontColor)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	807b      	strh	r3, [r7, #2]
	uint16_t _fg_old = _fg;
 800289a:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <tftPrintColor+0x34>)
 800289c:	881b      	ldrh	r3, [r3, #0]
 800289e:	82fb      	strh	r3, [r7, #22]
	_fg = FontColor;
 80028a0:	4a07      	ldr	r2, [pc, #28]	; (80028c0 <tftPrintColor+0x34>)
 80028a2:	887b      	ldrh	r3, [r7, #2]
 80028a4:	8013      	strh	r3, [r2, #0]
	tftPrint(st, x, y, 0);
 80028a6:	2300      	movs	r3, #0
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	68b9      	ldr	r1, [r7, #8]
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f7ff ff53 	bl	8002758 <tftPrint>
	_fg = _fg_old;
 80028b2:	4a03      	ldr	r2, [pc, #12]	; (80028c0 <tftPrintColor+0x34>)
 80028b4:	8afb      	ldrh	r3, [r7, #22]
 80028b6:	8013      	strh	r3, [r2, #0]
}
 80028b8:	bf00      	nop
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	2000000c 	.word	0x2000000c

080028c4 <tftFillScreen>:
*********************************************************************/


// Function that fills screen with one color
void tftFillScreen(uint16_t color)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af02      	add	r7, sp, #8
 80028ca:	4603      	mov	r3, r0
 80028cc:	80fb      	strh	r3, [r7, #6]
	tftFillRect(0, 0,width,height, color);
 80028ce:	4b08      	ldr	r3, [pc, #32]	; (80028f0 <tftFillScreen+0x2c>)
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	b21a      	sxth	r2, r3
 80028d4:	4b07      	ldr	r3, [pc, #28]	; (80028f4 <tftFillScreen+0x30>)
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	b219      	sxth	r1, r3
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	460b      	mov	r3, r1
 80028e0:	2100      	movs	r1, #0
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7ff fbfa 	bl	80020dc <tftFillRect>
}
 80028e8:	bf00      	nop
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000002 	.word	0x20000002
 80028f4:	20000004 	.word	0x20000004

080028f8 <tftSetRotation>:
 * POTRAIT: x_max=128px y_max=160px
 * LANDSCAPE: x_max=160px y_max=128px
 * choose Between: PORTRAIT; POTRAIT_FLIP; LANDSCAPE; LANDSCAPE_FLIP
 */
void tftSetRotation(uint8_t m)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
	uint8_t rotation = m % 4; // can't be higher than 3
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f003 0303 	and.w	r3, r3, #3
 8002908:	73fb      	strb	r3, [r7, #15]
	tftSendCmd(ST7735_MADCTL);
 800290a:	2036      	movs	r0, #54	; 0x36
 800290c:	f7ff fa24 	bl	8001d58 <tftSendCmd>

	switch (rotation)
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2b03      	cmp	r3, #3
 8002914:	d836      	bhi.n	8002984 <tftSetRotation+0x8c>
 8002916:	a201      	add	r2, pc, #4	; (adr r2, 800291c <tftSetRotation+0x24>)
 8002918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291c:	0800292d 	.word	0x0800292d
 8002920:	08002941 	.word	0x08002941
 8002924:	08002955 	.word	0x08002955
 8002928:	08002969 	.word	0x08002969
	{
		case PORTRAIT:
		{
		tftSendData(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 800292c:	20c0      	movs	r0, #192	; 0xc0
 800292e:	f7ff fa27 	bl	8001d80 <tftSendData>
		width  = ST7735_TFTWIDTH;
 8002932:	4b16      	ldr	r3, [pc, #88]	; (800298c <tftSetRotation+0x94>)
 8002934:	2280      	movs	r2, #128	; 0x80
 8002936:	801a      	strh	r2, [r3, #0]
		height = ST7735_TFTHEIGHT;
 8002938:	4b15      	ldr	r3, [pc, #84]	; (8002990 <tftSetRotation+0x98>)
 800293a:	22a0      	movs	r2, #160	; 0xa0
 800293c:	801a      	strh	r2, [r3, #0]
		break;
 800293e:	e01d      	b.n	800297c <tftSetRotation+0x84>
		}
	   case LANDSCAPE:
	   {
		   tftSendData(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 8002940:	20a0      	movs	r0, #160	; 0xa0
 8002942:	f7ff fa1d 	bl	8001d80 <tftSendData>
		   width  = ST7735_TFTHEIGHT;
 8002946:	4b11      	ldr	r3, [pc, #68]	; (800298c <tftSetRotation+0x94>)
 8002948:	22a0      	movs	r2, #160	; 0xa0
 800294a:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTWIDTH;
 800294c:	4b10      	ldr	r3, [pc, #64]	; (8002990 <tftSetRotation+0x98>)
 800294e:	2280      	movs	r2, #128	; 0x80
 8002950:	801a      	strh	r2, [r3, #0]
		   break;
 8002952:	e013      	b.n	800297c <tftSetRotation+0x84>
	   }
	   case PORTRAIT_FLIP:
	   {
		   tftSendData(MADCTL_RGB);
 8002954:	2000      	movs	r0, #0
 8002956:	f7ff fa13 	bl	8001d80 <tftSendData>
		   width  = ST7735_TFTWIDTH;
 800295a:	4b0c      	ldr	r3, [pc, #48]	; (800298c <tftSetRotation+0x94>)
 800295c:	2280      	movs	r2, #128	; 0x80
 800295e:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTHEIGHT;
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <tftSetRotation+0x98>)
 8002962:	22a0      	movs	r2, #160	; 0xa0
 8002964:	801a      	strh	r2, [r3, #0]
		   break;
 8002966:	e009      	b.n	800297c <tftSetRotation+0x84>
	   }
	   case LANDSCAPE_FLIP:
	   {
		   tftSendData(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 8002968:	2060      	movs	r0, #96	; 0x60
 800296a:	f7ff fa09 	bl	8001d80 <tftSendData>
		   width  = ST7735_TFTHEIGHT;
 800296e:	4b07      	ldr	r3, [pc, #28]	; (800298c <tftSetRotation+0x94>)
 8002970:	22a0      	movs	r2, #160	; 0xa0
 8002972:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTWIDTH;
 8002974:	4b06      	ldr	r3, [pc, #24]	; (8002990 <tftSetRotation+0x98>)
 8002976:	2280      	movs	r2, #128	; 0x80
 8002978:	801a      	strh	r2, [r3, #0]
		   break;
 800297a:	bf00      	nop
	   {
		   return;
	   }
	}

	orientation = m;
 800297c:	4a05      	ldr	r2, [pc, #20]	; (8002994 <tftSetRotation+0x9c>)
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	7013      	strb	r3, [r2, #0]
 8002982:	e000      	b.n	8002986 <tftSetRotation+0x8e>
		   return;
 8002984:	bf00      	nop
}
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000002 	.word	0x20000002
 8002990:	20000004 	.word	0x20000004
 8002994:	20000214 	.word	0x20000214

08002998 <tftGetWidth>:
	tftSendCmd(ST7735_DISPON);
}


uint8_t tftGetWidth()
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
	return(width); // width depends on Rotation Mode
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <tftGetWidth+0x14>)
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	b2db      	uxtb	r3, r3
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	20000002 	.word	0x20000002

080029b0 <tftGetHeight>:


uint8_t tftGetHeight()
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
	return(height); // height depends on Rotation Mode
 80029b4:	4b03      	ldr	r3, [pc, #12]	; (80029c4 <tftGetHeight+0x14>)
 80029b6:	881b      	ldrh	r3, [r3, #0]
 80029b8:	b2db      	uxtb	r3, r3
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	20000004 	.word	0x20000004

080029c8 <main>:
uint32_t I2C_Timer = 0UL;       // I2C communication timer



int main(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b0ac      	sub	sp, #176	; 0xb0
 80029cc:	af04      	add	r7, sp, #16
    // Task scheduling parameters
	uint32_t DispTaskTime = 70UL; // Display task period  statt:   uint32_t temperatureRefresh = (i2cTaskTime * 0.2f);
 80029ce:	2346      	movs	r3, #70	; 0x46
 80029d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint32_t i2cTaskTime = 2UL; // I2C task period
 80029d4:	2302      	movs	r3, #2
 80029d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    // Array for managing multiple timers
    uint32_t *timerList[] = {&Timer1, &I2C_Timer, &ST7735_Timer };
 80029da:	4a91      	ldr	r2, [pc, #580]	; (8002c20 <main+0x258>)
 80029dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80029e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80029e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    size_t arraySize = sizeof(timerList) / sizeof(timerList[0]);
 80029e6:	2303      	movs	r3, #3
 80029e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

    // Sensor data structure and other variables
    MPU6050_t MPU1;
    float const _rad2deg = 180.0 / _pi; // Conversion factor from radians to degrees
 80029ec:	4b8d      	ldr	r3, [pc, #564]	; (8002c24 <main+0x25c>)
 80029ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    float AlphaBeta[2];            // Array to store angle data
    char outStr[32];               // Buffer for temperature output string
    int8_t ReturnVal=-1;			//  Return of Init mpu routine
 80029f2:	23ff      	movs	r3, #255	; 0xff
 80029f4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

    float temp;

    // Initialize display and peripherals
    BALOsetup();
 80029f8:	f7fe fb5c 	bl	80010b4 <BALOsetup>

    LED_red_on;						//start mpu init
 80029fc:	210f      	movs	r1, #15
 80029fe:	488a      	ldr	r0, [pc, #552]	; (8002c28 <main+0x260>)
 8002a00:	f000 fd44 	bl	800348c <gpioResetPin>

    systickInit(SYSTICK_10MS);      // Initialize SysTick timer
 8002a04:	2064      	movs	r0, #100	; 0x64
 8002a06:	f001 fcfb 	bl	8004400 <systickInit>
    spiInit();                     // Initialize SPI
 8002a0a:	f7ff f9cd 	bl	8001da8 <spiInit>
    tftInitR(INITR_REDTAB);        // Initialize TFT display
 8002a0e:	2001      	movs	r0, #1
 8002a10:	f7ff fa88 	bl	8001f24 <tftInitR>

    // Set up display properties
    tftSetRotation(LANDSCAPE_FLIP);
 8002a14:	2003      	movs	r0, #3
 8002a16:	f7ff ff6f 	bl	80028f8 <tftSetRotation>
    tftSetFont((uint8_t *)&SmallFont[0]);
 8002a1a:	4884      	ldr	r0, [pc, #528]	; (8002c2c <main+0x264>)
 8002a1c:	f7ff fc44 	bl	80022a8 <tftSetFont>
    tftFillScreen(tft_BLACK);
 8002a20:	2000      	movs	r0, #0
 8002a22:	f7ff ff4f 	bl	80028c4 <tftFillScreen>

    // Initialize rotary push button
    initRotaryPushButton();
 8002a26:	f7ff f801 	bl	8001a2c <initRotaryPushButton>

    // Set timer interval
    systickSetMillis(&Timer1, DispTaskTime);
 8002a2a:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8002a2e:	4880      	ldr	r0, [pc, #512]	; (8002c30 <main+0x268>)
 8002a30:	f001 fcd8 	bl	80043e4 <systickSetMillis>
    systickSetMillis(&I2C_Timer, i2cTaskTime);
 8002a34:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8002a38:	487e      	ldr	r0, [pc, #504]	; (8002c34 <main+0x26c>)
 8002a3a:	f001 fcd3 	bl	80043e4 <systickSetMillis>

    // Initial display message

    tftPrintColor((char *)"MPU6050 Tmp.:", 0, 0, tft_GREEN);
 8002a3e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	487c      	ldr	r0, [pc, #496]	; (8002c38 <main+0x270>)
 8002a48:	f7ff ff20 	bl	800288c <tftPrintColor>
    // Initialize MPU6050 sensor


	do
	{
		if (timerTrigger == true)
 8002a4c:	4b7b      	ldr	r3, [pc, #492]	; (8002c3c <main+0x274>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d008      	beq.n	8002a66 <main+0x9e>
		{
			systickUpdateTimerList((uint32_t *)timerList, arraySize);
 8002a54:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f001 fd25 	bl	80044b0 <systickUpdateTimerList>
		}

		// Check if I2C task is due
		if (isSystickExpired(I2C_Timer))
 8002a66:	4b73      	ldr	r3, [pc, #460]	; (8002c34 <main+0x26c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f001 fcea 	bl	8004444 <isSystickExpired>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d014      	beq.n	8002aa0 <main+0xd8>
		{

			// Reset I2C timer
			systickSetTicktime(&I2C_Timer, i2cTaskTime);
 8002a76:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8002a7a:	486e      	ldr	r0, [pc, #440]	; (8002c34 <main+0x26c>)
 8002a7c:	f001 fcd4 	bl	8004428 <systickSetTicktime>
			ReturnVal = mpuInit(&MPU1, MPUi2c, i2cAddr_MPU6050, 3, 2, MPU6050_LPBW_94, RESTART);
 8002a80:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8002a84:	2301      	movs	r3, #1
 8002a86:	9302      	str	r3, [sp, #8]
 8002a88:	2302      	movs	r3, #2
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	2303      	movs	r3, #3
 8002a92:	2268      	movs	r2, #104	; 0x68
 8002a94:	496a      	ldr	r1, [pc, #424]	; (8002c40 <main+0x278>)
 8002a96:	f7fe fc01 	bl	800129c <mpuInit>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		}
	} while (ReturnVal < 0);
 8002aa0:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	dbd1      	blt.n	8002a4c <main+0x84>
/*
 * Assemble Orientation of Sensor Modell Axis are Roll, Pitch,Yaw
 * Sensor Axis X = 1, Y =2, Z = 3 , negative Value are opposite Direction
 */
#ifdef BALA2024
	MPU1.RPY[0]= 2;				// MPU y Axis goes to the front
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	MPU1.RPY[1]= 3;				// MPU z-Axis goes to the left side
 8002aae:	2303      	movs	r3, #3
 8002ab0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	MPU1.RPY[2]= -1;			// MPU x-Axis goes down
 8002ab4:	23ff      	movs	r3, #255	; 0xff
 8002ab6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#endif


#define Oszi
#ifdef Oszi
	MPU1.timebase = (float) i2cTaskTime* 10e-2;  // CycleTime for calc from Gyro to angle
 8002aba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ac6:	ee17 0a90 	vmov	r0, s15
 8002aca:	f7fd fd45 	bl	8000558 <__aeabi_f2d>
 8002ace:	a352      	add	r3, pc, #328	; (adr r3, 8002c18 <main+0x250>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fd fd98 	bl	8000608 <__aeabi_dmul>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	4610      	mov	r0, r2
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f7fe f86a 	bl	8000bb8 <__aeabi_d2f>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	653b      	str	r3, [r7, #80]	; 0x50
	MPU1.timebase = (float) DispTaskTime * 10e-2;  // CycleTime for calc from Gyro to angle
#endif



	LED_red_off;
 8002ae8:	210f      	movs	r1, #15
 8002aea:	484f      	ldr	r0, [pc, #316]	; (8002c28 <main+0x260>)
 8002aec:	f000 fca3 	bl	8003436 <gpioSetPin>


	// Reset I2C timer
	systickSetTicktime(&I2C_Timer, i2cTaskTime);
 8002af0:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8002af4:	484f      	ldr	r0, [pc, #316]	; (8002c34 <main+0x26c>)
 8002af6:	f001 fc97 	bl	8004428 <systickSetTicktime>
    while (1)
    {
        // Update timers if the trigger is set
        //TF if (timerTrigger && testVal >= 0)
    	if (timerTrigger == true)
 8002afa:	4b50      	ldr	r3, [pc, #320]	; (8002c3c <main+0x274>)
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d008      	beq.n	8002b14 <main+0x14c>
        {
            systickUpdateTimerList((uint32_t *)timerList, arraySize);
 8002b02:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f001 fcce 	bl	80044b0 <systickUpdateTimerList>
        }

        // Check if I2C task is due
        if (isSystickExpired(I2C_Timer))
 8002b14:	4b47      	ldr	r3, [pc, #284]	; (8002c34 <main+0x26c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f001 fc93 	bl	8004444 <isSystickExpired>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d050      	beq.n	8002bc6 <main+0x1fe>
        {

        	// Reset I2C timer
            systickSetTicktime(&I2C_Timer, i2cTaskTime);
 8002b24:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8002b28:	4842      	ldr	r0, [pc, #264]	; (8002c34 <main+0x26c>)
 8002b2a:	f001 fc7d 	bl	8004428 <systickSetTicktime>


            // Read angles from MPU6050
            //ReturnVal = mpuGetRPfromAccel(&MPU1);
            ReturnVal = mpuGetRPY(&MPU1);
 8002b2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fe fda4 	bl	8001680 <mpuGetRPY>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
            AlphaBeta[0] = MPU1.pitch;
 8002b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b40:	623b      	str	r3, [r7, #32]

            AlphaBeta[1] = MPU1.roll;
 8002b42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24


            // Update LED color based on angle thresholds
            if ((MPU1.pitch * _rad2deg < -10) || (MPU1.pitch * _rad2deg > 10) ||
 8002b46:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002b4a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b52:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8002b56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5e:	d426      	bmi.n	8002bae <main+0x1e6>
 8002b60:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002b64:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b78:	dc19      	bgt.n	8002bae <main+0x1e6>
                (MPU1.roll * _rad2deg < -10) || (MPU1.roll * _rad2deg > 10))
 8002b7a:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002b7e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002b82:	ee67 7a27 	vmul.f32	s15, s14, s15
            if ((MPU1.pitch * _rad2deg < -10) || (MPU1.pitch * _rad2deg > 10) ||
 8002b86:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8002b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b92:	d40c      	bmi.n	8002bae <main+0x1e6>
                (MPU1.roll * _rad2deg < -10) || (MPU1.roll * _rad2deg > 10))
 8002b94:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002b98:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002ba4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bac:	dd03      	ble.n	8002bb6 <main+0x1ee>
            {
                setRotaryColor(LED_CYAN); // Deviations greater than ±10° trigger cyan
 8002bae:	2005      	movs	r0, #5
 8002bb0:	f7fe ffda 	bl	8001b68 <setRotaryColor>
 8002bb4:	e002      	b.n	8002bbc <main+0x1f4>
            }
            else
            {
                setRotaryColor(LED_GREEN); // Otherwise, set green
 8002bb6:	2002      	movs	r0, #2
 8002bb8:	f7fe ffd6 	bl	8001b68 <setRotaryColor>
            }

#ifdef Oszi
            // Display angle values on the oscilloscope
            AlBeOszi(AlphaBeta);
 8002bbc:	f107 0320 	add.w	r3, r7, #32
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe fa7f 	bl	80010c4 <AlBeOszi>
#endif
        }
        // Check if Timer1 task is due
        if (isSystickExpired(Timer1))
 8002bc6:	4b1a      	ldr	r3, [pc, #104]	; (8002c30 <main+0x268>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f001 fc3a 	bl	8004444 <isSystickExpired>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d091      	beq.n	8002afa <main+0x132>
        {
        	// Reset Disp timer
        	systickSetTicktime(&Timer1, DispTaskTime);
 8002bd6:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8002bda:	4815      	ldr	r0, [pc, #84]	; (8002c30 <main+0x268>)
 8002bdc:	f001 fc24 	bl	8004428 <systickSetTicktime>
        	temp = mpuTemp(&MPU1);
 8002be0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fe fec7 	bl	8001978 <mpuTemp>
 8002bea:	ed87 0a22 	vstr	s0, [r7, #136]	; 0x88
			sprintf(outStr, "%.1f C", temp);
 8002bee:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002bf2:	f7fd fcb1 	bl	8000558 <__aeabi_f2d>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4638      	mov	r0, r7
 8002bfc:	4911      	ldr	r1, [pc, #68]	; (8002c44 <main+0x27c>)
 8002bfe:	f002 f9cd 	bl	8004f9c <siprintf>
			tftPrintColor((char *)outStr, (ST7735_TFTWIDTH - 20), 0, tft_GREEN);
 8002c02:	4638      	mov	r0, r7
 8002c04:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002c08:	2200      	movs	r2, #0
 8002c0a:	216c      	movs	r1, #108	; 0x6c
 8002c0c:	f7ff fe3e 	bl	800288c <tftPrintColor>
    	if (timerTrigger == true)
 8002c10:	e773      	b.n	8002afa <main+0x132>
 8002c12:	bf00      	nop
 8002c14:	f3af 8000 	nop.w
 8002c18:	9999999a 	.word	0x9999999a
 8002c1c:	3fb99999 	.word	0x3fb99999
 8002c20:	08008b88 	.word	0x08008b88
 8002c24:	42652ee4 	.word	0x42652ee4
 8002c28:	40020400 	.word	0x40020400
 8002c2c:	08008b9c 	.word	0x08008b9c
 8002c30:	2000022c 	.word	0x2000022c
 8002c34:	20000234 	.word	0x20000234
 8002c38:	08008b70 	.word	0x08008b70
 8002c3c:	20000228 	.word	0x20000228
 8002c40:	40005800 	.word	0x40005800
 8002c44:	08008b80 	.word	0x08008b80

08002c48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c48:	480d      	ldr	r0, [pc, #52]	; (8002c80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c4a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c4c:	f001 fc7e 	bl	800454c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c50:	480c      	ldr	r0, [pc, #48]	; (8002c84 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c52:	490d      	ldr	r1, [pc, #52]	; (8002c88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c54:	4a0d      	ldr	r2, [pc, #52]	; (8002c8c <LoopForever+0xe>)
  movs r3, #0
 8002c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c58:	e002      	b.n	8002c60 <LoopCopyDataInit>

08002c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c5e:	3304      	adds	r3, #4

08002c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c64:	d3f9      	bcc.n	8002c5a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c66:	4a0a      	ldr	r2, [pc, #40]	; (8002c90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c68:	4c0a      	ldr	r4, [pc, #40]	; (8002c94 <LoopForever+0x16>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c6c:	e001      	b.n	8002c72 <LoopFillZerobss>

08002c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c70:	3204      	adds	r2, #4

08002c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c74:	d3fb      	bcc.n	8002c6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002c76:	f001 fcfb 	bl	8004670 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c7a:	f7ff fea5 	bl	80029c8 <main>

08002c7e <LoopForever>:

LoopForever:
  b LoopForever
 8002c7e:	e7fe      	b.n	8002c7e <LoopForever>
  ldr   r0, =_estack
 8002c80:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c88:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002c8c:	080096f0 	.word	0x080096f0
  ldr r2, =_sbss
 8002c90:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002c94:	2000024c 	.word	0x2000024c

08002c98 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c98:	e7fe      	b.n	8002c98 <ADC_IRQHandler>

08002c9a <extiVerifyIrqNum>:
 * Function to verify the integrity of the **irqNum** parameter.
 *
 * @param irqNum : Number of the EXTI interrupt (declared in maclEXTI.h)
 */
bool extiVerifyIrqNum(EXTI_IRQ_NUM irqNum)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	71fb      	strb	r3, [r7, #7]
    if ((EXTI_PIN0  == irqNum) || (EXTI_PIN1  == irqNum) || (EXTI_PIN2  == irqNum) || (EXTI_PIN3  == irqNum) ||
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d03e      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d03b      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cb0:	79fb      	ldrb	r3, [r7, #7]
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d038      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d035      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d032      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN4  == irqNum) || (EXTI_PIN5  == irqNum) || (EXTI_PIN6  == irqNum) || (EXTI_PIN7  == irqNum) ||
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
 8002cc4:	2b05      	cmp	r3, #5
 8002cc6:	d02f      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	2b06      	cmp	r3, #6
 8002ccc:	d02c      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	2b07      	cmp	r3, #7
 8002cd2:	d029      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	2b08      	cmp	r3, #8
 8002cd8:	d026      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN8  == irqNum) || (EXTI_PIN9  == irqNum) || (EXTI_PIN10 == irqNum) || (EXTI_PIN11 == irqNum) ||
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	2b09      	cmp	r3, #9
 8002cde:	d023      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	2b0a      	cmp	r3, #10
 8002ce4:	d020      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002ce6:	79fb      	ldrb	r3, [r7, #7]
 8002ce8:	2b0b      	cmp	r3, #11
 8002cea:	d01d      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	2b0c      	cmp	r3, #12
 8002cf0:	d01a      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN12 == irqNum) || (EXTI_PIN13 == irqNum) || (EXTI_PIN14 == irqNum) || (EXTI_PIN15 == irqNum) ||
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	2b0d      	cmp	r3, #13
 8002cf6:	d017      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	2b0e      	cmp	r3, #14
 8002cfc:	d014      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	2b0f      	cmp	r3, #15
 8002d02:	d011      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	2b10      	cmp	r3, #16
 8002d08:	d00e      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
        (EXTI_VOLTAGE_DETECTION == irqNum) || (EXTI_RTC_ALARM == irqNum)  || (EXTI_USB_OTG_FS == irqNum)     ||
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	2b11      	cmp	r3, #17
 8002d0e:	d00b      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	2b12      	cmp	r3, #18
 8002d14:	d008      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	2b14      	cmp	r3, #20
 8002d1a:	d005      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
        (EXTI_USB_OTG_HS == irqNum)        || (EXTI_RTC_TAMPER == irqNum) || (EXTI_RTC_WAKEUP == irqNum))
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	2b15      	cmp	r3, #21
 8002d20:	d002      	beq.n	8002d28 <extiVerifyIrqNum+0x8e>
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	2b16      	cmp	r3, #22
 8002d26:	d101      	bne.n	8002d2c <extiVerifyIrqNum+0x92>
    {
        return true;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e000      	b.n	8002d2e <extiVerifyIrqNum+0x94>
    }
    return false;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <extiVerifyTrigger>:

/**
 * Function to verify the integrity of the **trigger** parameter.
 */
bool extiVerifyTrigger(EXTI_TRIGGER trigger)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	4603      	mov	r3, r0
 8002d42:	71fb      	strb	r3, [r7, #7]
    if ((RISING_EDGE == trigger) || (FALLING_EDGE == trigger) || (RISING_AND_FALLING == trigger))
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d005      	beq.n	8002d56 <extiVerifyTrigger+0x1c>
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d002      	beq.n	8002d56 <extiVerifyTrigger+0x1c>
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d101      	bne.n	8002d5a <extiVerifyTrigger+0x20>
    {
        return true;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <extiVerifyTrigger+0x22>
    }
    return false;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <extiInit>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
void extiInit(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; ++i)
 8002d6e:	2300      	movs	r3, #0
 8002d70:	71fb      	strb	r3, [r7, #7]
 8002d72:	e008      	b.n	8002d86 <extiInit+0x1e>
    {
        SYSCFG->EXTICR[i] = 0x0000;
 8002d74:	4a09      	ldr	r2, [pc, #36]	; (8002d9c <extiInit+0x34>)
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	3302      	adds	r3, #2
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 4; ++i)
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	3301      	adds	r3, #1
 8002d84:	71fb      	strb	r3, [r7, #7]
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d9f3      	bls.n	8002d74 <extiInit+0xc>
    }
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	40013800 	.word	0x40013800

08002da0 <extiConfigIrq>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiConfigIrq(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	70fb      	strb	r3, [r7, #3]
    uint8_t index = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	73fb      	strb	r3, [r7, #15]
    uint8_t shift = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	73bb      	strb	r3, [r7, #14]
    uint8_t mask  = 0;
 8002db4:	2300      	movs	r3, #0
 8002db6:	737b      	strb	r3, [r7, #13]

    if (gpioVerifyPort(port) != true)
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 f937 	bl	800302c <gpioVerifyPort>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	f083 0301 	eor.w	r3, r3, #1
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <extiConfigIrq+0x2e>
    {
        return GPIO_INVALID_PORT;
 8002dca:	23ff      	movs	r3, #255	; 0xff
 8002dcc:	e08a      	b.n	8002ee4 <extiConfigIrq+0x144>
    }
    if ((gpioVerifyPin(pin)) != true)
 8002dce:	78fb      	ldrb	r3, [r7, #3]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f000 f95d 	bl	8003090 <gpioVerifyPin>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	f083 0301 	eor.w	r3, r3, #1
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <extiConfigIrq+0x46>
    {
        return GPIO_INVALID_PIN;
 8002de2:	23fe      	movs	r3, #254	; 0xfe
 8002de4:	e07e      	b.n	8002ee4 <extiConfigIrq+0x144>
    }

    switch ((uint8_t) pin)
 8002de6:	78fb      	ldrb	r3, [r7, #3]
 8002de8:	2b0f      	cmp	r3, #15
 8002dea:	d841      	bhi.n	8002e70 <extiConfigIrq+0xd0>
 8002dec:	a201      	add	r2, pc, #4	; (adr r2, 8002df4 <extiConfigIrq+0x54>)
 8002dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df2:	bf00      	nop
 8002df4:	08002e35 	.word	0x08002e35
 8002df8:	08002e35 	.word	0x08002e35
 8002dfc:	08002e35 	.word	0x08002e35
 8002e00:	08002e35 	.word	0x08002e35
 8002e04:	08002e41 	.word	0x08002e41
 8002e08:	08002e41 	.word	0x08002e41
 8002e0c:	08002e41 	.word	0x08002e41
 8002e10:	08002e41 	.word	0x08002e41
 8002e14:	08002e51 	.word	0x08002e51
 8002e18:	08002e51 	.word	0x08002e51
 8002e1c:	08002e51 	.word	0x08002e51
 8002e20:	08002e51 	.word	0x08002e51
 8002e24:	08002e61 	.word	0x08002e61
 8002e28:	08002e61 	.word	0x08002e61
 8002e2c:	08002e61 	.word	0x08002e61
 8002e30:	08002e61 	.word	0x08002e61
    {
        case PIN0:
        case PIN1:
        case PIN2:
        case PIN3:
            shift = pin * 4;        // Every pin uses four bits
 8002e34:	78fb      	ldrb	r3, [r7, #3]
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	73bb      	strb	r3, [r7, #14]
            index = 0;              // Set the array-index of SYSCFG->EXTICR[]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	73fb      	strb	r3, [r7, #15]
            break;
 8002e3e:	e017      	b.n	8002e70 <extiConfigIrq+0xd0>

        case PIN4:
        case PIN5:
        case PIN6:
        case PIN7:
            shift = (pin - 4) * 4;
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	3b04      	subs	r3, #4
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	73bb      	strb	r3, [r7, #14]
            index = 1;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	73fb      	strb	r3, [r7, #15]
            break;
 8002e4e:	e00f      	b.n	8002e70 <extiConfigIrq+0xd0>

        case PIN8:
        case PIN9:
        case PIN10:
        case PIN11:
            shift = (pin - 8) * 4;
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	3b08      	subs	r3, #8
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	73bb      	strb	r3, [r7, #14]
            index = 2;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	73fb      	strb	r3, [r7, #15]
            break;
 8002e5e:	e007      	b.n	8002e70 <extiConfigIrq+0xd0>

        case PIN12:
        case PIN13:
        case PIN14:
        case PIN15:
            shift = (pin - 12) * 4;
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	3b0c      	subs	r3, #12
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	73bb      	strb	r3, [r7, #14]
            index = 3;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	73fb      	strb	r3, [r7, #15]
            break;
 8002e6e:	bf00      	nop
    }

    if (GPIOA == port)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a1e      	ldr	r2, [pc, #120]	; (8002eec <extiConfigIrq+0x14c>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d102      	bne.n	8002e7e <extiConfigIrq+0xde>
    {
        mask = PORT_A;              // Inversion of the port mask
 8002e78:	2300      	movs	r3, #0
 8002e7a:	737b      	strb	r3, [r7, #13]
 8002e7c:	e021      	b.n	8002ec2 <extiConfigIrq+0x122>
    }
    else if (GPIOB == port)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a1b      	ldr	r2, [pc, #108]	; (8002ef0 <extiConfigIrq+0x150>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d102      	bne.n	8002e8c <extiConfigIrq+0xec>
    {
        mask = PORT_B;
 8002e86:	2301      	movs	r3, #1
 8002e88:	737b      	strb	r3, [r7, #13]
 8002e8a:	e01a      	b.n	8002ec2 <extiConfigIrq+0x122>
    }
    else if (GPIOC == port)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a19      	ldr	r2, [pc, #100]	; (8002ef4 <extiConfigIrq+0x154>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d102      	bne.n	8002e9a <extiConfigIrq+0xfa>
    {
        mask = PORT_C;
 8002e94:	2302      	movs	r3, #2
 8002e96:	737b      	strb	r3, [r7, #13]
 8002e98:	e013      	b.n	8002ec2 <extiConfigIrq+0x122>
    }
    else if (GPIOD == port)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a16      	ldr	r2, [pc, #88]	; (8002ef8 <extiConfigIrq+0x158>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d102      	bne.n	8002ea8 <extiConfigIrq+0x108>
    {
        mask = PORT_D;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	737b      	strb	r3, [r7, #13]
 8002ea6:	e00c      	b.n	8002ec2 <extiConfigIrq+0x122>
    }
    else if (GPIOE == port)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a14      	ldr	r2, [pc, #80]	; (8002efc <extiConfigIrq+0x15c>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d102      	bne.n	8002eb6 <extiConfigIrq+0x116>
    {
        mask = PORT_E;
 8002eb0:	2304      	movs	r3, #4
 8002eb2:	737b      	strb	r3, [r7, #13]
 8002eb4:	e005      	b.n	8002ec2 <extiConfigIrq+0x122>
    }
    else if (GPIOH == port)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a11      	ldr	r2, [pc, #68]	; (8002f00 <extiConfigIrq+0x160>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d101      	bne.n	8002ec2 <extiConfigIrq+0x122>
    {
        mask = PORT_H;
 8002ebe:	2307      	movs	r3, #7
 8002ec0:	737b      	strb	r3, [r7, #13]
    }

    SYSCFG->EXTICR[index] |= (mask << shift);
 8002ec2:	4a10      	ldr	r2, [pc, #64]	; (8002f04 <extiConfigIrq+0x164>)
 8002ec4:	7bfb      	ldrb	r3, [r7, #15]
 8002ec6:	3302      	adds	r3, #2
 8002ec8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002ecc:	7b79      	ldrb	r1, [r7, #13]
 8002ece:	7bbb      	ldrb	r3, [r7, #14]
 8002ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	490b      	ldr	r1, [pc, #44]	; (8002f04 <extiConfigIrq+0x164>)
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
 8002eda:	4302      	orrs	r2, r0
 8002edc:	3302      	adds	r3, #2
 8002ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    return EXTI_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40020000 	.word	0x40020000
 8002ef0:	40020400 	.word	0x40020400
 8002ef4:	40020800 	.word	0x40020800
 8002ef8:	40020c00 	.word	0x40020c00
 8002efc:	40021000 	.word	0x40021000
 8002f00:	40021c00 	.word	0x40021c00
 8002f04:	40013800 	.word	0x40013800

08002f08 <extiEnableIrq>:
 *          <td rowspan="1">22...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiEnableIrq(EXTI_IRQ_NUM irqNum)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	71fb      	strb	r3, [r7, #7]
    if (extiVerifyIrqNum(irqNum) != true)
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff fec0 	bl	8002c9a <extiVerifyIrqNum>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f083 0301 	eor.w	r3, r3, #1
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <extiEnableIrq+0x22>
    {
        return EXTI_INVALID_IRQNUM;
 8002f26:	23d8      	movs	r3, #216	; 0xd8
 8002f28:	e00a      	b.n	8002f40 <extiEnableIrq+0x38>
    }
    EXTI->IMR |= 1 << irqNum;
 8002f2a:	4b07      	ldr	r3, [pc, #28]	; (8002f48 <extiEnableIrq+0x40>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	79fa      	ldrb	r2, [r7, #7]
 8002f30:	2101      	movs	r1, #1
 8002f32:	fa01 f202 	lsl.w	r2, r1, r2
 8002f36:	4611      	mov	r1, r2
 8002f38:	4a03      	ldr	r2, [pc, #12]	; (8002f48 <extiEnableIrq+0x40>)
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	6013      	str	r3, [r2, #0]
    return EXTI_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40013c00 	.word	0x40013c00

08002f4c <extiSetTriggerEdge>:
 *          <td rowspan="1">22...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiSetTriggerEdge(EXTI_IRQ_NUM irqNum, EXTI_TRIGGER trigger)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	460a      	mov	r2, r1
 8002f56:	71fb      	strb	r3, [r7, #7]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	71bb      	strb	r3, [r7, #6]
    if (extiVerifyIrqNum(irqNum) != true)
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7ff fe9b 	bl	8002c9a <extiVerifyIrqNum>
 8002f64:	4603      	mov	r3, r0
 8002f66:	f083 0301 	eor.w	r3, r3, #1
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <extiSetTriggerEdge+0x28>
    {
        return EXTI_INVALID_IRQNUM;
 8002f70:	23d8      	movs	r3, #216	; 0xd8
 8002f72:	e055      	b.n	8003020 <extiSetTriggerEdge+0xd4>
    }

    if (extiVerifyTrigger(trigger) != true)
 8002f74:	79bb      	ldrb	r3, [r7, #6]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fedf 	bl	8002d3a <extiVerifyTrigger>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f083 0301 	eor.w	r3, r3, #1
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <extiSetTriggerEdge+0x40>
    {
        return EXTI_INVALID_TRIGGER;
 8002f88:	23d7      	movs	r3, #215	; 0xd7
 8002f8a:	e049      	b.n	8003020 <extiSetTriggerEdge+0xd4>
    }

    if (RISING_EDGE == trigger)
 8002f8c:	79bb      	ldrb	r3, [r7, #6]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d115      	bne.n	8002fbe <extiSetTriggerEdge+0x72>
    {
        EXTI->RTSR |= 1 << irqNum;      // Enable rising edge
 8002f92:	4b25      	ldr	r3, [pc, #148]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	79fa      	ldrb	r2, [r7, #7]
 8002f98:	2101      	movs	r1, #1
 8002f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9e:	4611      	mov	r1, r2
 8002fa0:	4a21      	ldr	r2, [pc, #132]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	6093      	str	r3, [r2, #8]
        EXTI->FTSR &= ~(1 << irqNum);   // Disable falling edge
 8002fa6:	4b20      	ldr	r3, [pc, #128]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	79fa      	ldrb	r2, [r7, #7]
 8002fac:	2101      	movs	r1, #1
 8002fae:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb2:	43d2      	mvns	r2, r2
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	4a1c      	ldr	r2, [pc, #112]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fb8:	400b      	ands	r3, r1
 8002fba:	60d3      	str	r3, [r2, #12]
 8002fbc:	e02f      	b.n	800301e <extiSetTriggerEdge+0xd2>
    }
    else if (FALLING_EDGE == trigger)
 8002fbe:	79bb      	ldrb	r3, [r7, #6]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d115      	bne.n	8002ff0 <extiSetTriggerEdge+0xa4>
    {
        EXTI->FTSR |= 1 << irqNum;      // Enable falling edge
 8002fc4:	4b18      	ldr	r3, [pc, #96]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	79fa      	ldrb	r2, [r7, #7]
 8002fca:	2101      	movs	r1, #1
 8002fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	4a15      	ldr	r2, [pc, #84]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	60d3      	str	r3, [r2, #12]
        EXTI->RTSR &= ~(1 << irqNum);   // Disable rising edge
 8002fd8:	4b13      	ldr	r3, [pc, #76]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	79fa      	ldrb	r2, [r7, #7]
 8002fde:	2101      	movs	r1, #1
 8002fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe4:	43d2      	mvns	r2, r2
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	4a0f      	ldr	r2, [pc, #60]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002fea:	400b      	ands	r3, r1
 8002fec:	6093      	str	r3, [r2, #8]
 8002fee:	e016      	b.n	800301e <extiSetTriggerEdge+0xd2>
    }
    else if (RISING_AND_FALLING == trigger)
 8002ff0:	79bb      	ldrb	r3, [r7, #6]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d113      	bne.n	800301e <extiSetTriggerEdge+0xd2>
    {
        EXTI->RTSR |= 1 << irqNum;      // Enable rising edge
 8002ff6:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	79fa      	ldrb	r2, [r7, #7]
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8003002:	4611      	mov	r1, r2
 8003004:	4a08      	ldr	r2, [pc, #32]	; (8003028 <extiSetTriggerEdge+0xdc>)
 8003006:	430b      	orrs	r3, r1
 8003008:	6093      	str	r3, [r2, #8]
        EXTI->FTSR |= 1 << irqNum;      // Enable falling edge
 800300a:	4b07      	ldr	r3, [pc, #28]	; (8003028 <extiSetTriggerEdge+0xdc>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	79fa      	ldrb	r2, [r7, #7]
 8003010:	2101      	movs	r1, #1
 8003012:	fa01 f202 	lsl.w	r2, r1, r2
 8003016:	4611      	mov	r1, r2
 8003018:	4a03      	ldr	r2, [pc, #12]	; (8003028 <extiSetTriggerEdge+0xdc>)
 800301a:	430b      	orrs	r3, r1
 800301c:	60d3      	str	r3, [r2, #12]
    }
    return EXTI_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40013c00 	.word	0x40013c00

0800302c <gpioVerifyPort>:
 * Function to verify the integrity of the **port** parameter.
 *
 * @param *port : Pointer to the GPIO port
 */
bool gpioVerifyPort(GPIO_TypeDef *port)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
    if ((GPIOA == port) || (GPIOB == port) || (GPIOC == port) ||
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a10      	ldr	r2, [pc, #64]	; (8003078 <gpioVerifyPort+0x4c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d013      	beq.n	8003064 <gpioVerifyPort+0x38>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a0f      	ldr	r2, [pc, #60]	; (800307c <gpioVerifyPort+0x50>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d00f      	beq.n	8003064 <gpioVerifyPort+0x38>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a0e      	ldr	r2, [pc, #56]	; (8003080 <gpioVerifyPort+0x54>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00b      	beq.n	8003064 <gpioVerifyPort+0x38>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a0d      	ldr	r2, [pc, #52]	; (8003084 <gpioVerifyPort+0x58>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d007      	beq.n	8003064 <gpioVerifyPort+0x38>
        (GPIOD == port) || (GPIOE == port) || (GPIOH == port))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a0c      	ldr	r2, [pc, #48]	; (8003088 <gpioVerifyPort+0x5c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d003      	beq.n	8003064 <gpioVerifyPort+0x38>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a0b      	ldr	r2, [pc, #44]	; (800308c <gpioVerifyPort+0x60>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d101      	bne.n	8003068 <gpioVerifyPort+0x3c>
    {
        return true;
 8003064:	2301      	movs	r3, #1
 8003066:	e000      	b.n	800306a <gpioVerifyPort+0x3e>
    }
    return false;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40020000 	.word	0x40020000
 800307c:	40020400 	.word	0x40020400
 8003080:	40020800 	.word	0x40020800
 8003084:	40020c00 	.word	0x40020c00
 8003088:	40021000 	.word	0x40021000
 800308c:	40021c00 	.word	0x40021c00

08003090 <gpioVerifyPin>:
 * Function to verify the integrity of the **pin** parameter.
 *
 * @param pin : The pin number of any of the GPIO ports
 */
bool gpioVerifyPin(PIN_NUM_t pin)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	71fb      	strb	r3, [r7, #7]
    if ((PIN0  == pin) || (PIN1  == pin) || (PIN2  == pin) || (PIN3  == pin) ||
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d02c      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030a0:	79fb      	ldrb	r3, [r7, #7]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d029      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d026      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	2b03      	cmp	r3, #3
 80030b0:	d023      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d020      	beq.n	80030fa <gpioVerifyPin+0x6a>
        (PIN4  == pin) || (PIN5  == pin) || (PIN6  == pin) || (PIN7  == pin) ||
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	2b05      	cmp	r3, #5
 80030bc:	d01d      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	2b06      	cmp	r3, #6
 80030c2:	d01a      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030c4:	79fb      	ldrb	r3, [r7, #7]
 80030c6:	2b07      	cmp	r3, #7
 80030c8:	d017      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d014      	beq.n	80030fa <gpioVerifyPin+0x6a>
        (PIN8  == pin) || (PIN9  == pin) || (PIN10 == pin) || (PIN11 == pin) ||
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	2b09      	cmp	r3, #9
 80030d4:	d011      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	2b0a      	cmp	r3, #10
 80030da:	d00e      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2b0b      	cmp	r3, #11
 80030e0:	d00b      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	2b0c      	cmp	r3, #12
 80030e6:	d008      	beq.n	80030fa <gpioVerifyPin+0x6a>
        (PIN12 == pin) || (PIN13 == pin) || (PIN14 == pin) || (PIN15 == pin))
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	2b0d      	cmp	r3, #13
 80030ec:	d005      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	2b0e      	cmp	r3, #14
 80030f2:	d002      	beq.n	80030fa <gpioVerifyPin+0x6a>
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	2b0f      	cmp	r3, #15
 80030f8:	d101      	bne.n	80030fe <gpioVerifyPin+0x6e>
    {
        return true;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e000      	b.n	8003100 <gpioVerifyPin+0x70>
    }
    return false;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <gpioVerifyAltFunc>:
 * Function to verify the integrity of the **af** parameter.
 *
 * @param af : The number of the alternative function.
 */
bool gpioVerifyAltFunc(ALT_FUNC_t af)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	71fb      	strb	r3, [r7, #7]
    if ((AF0  == af) || (AF1  == af) || (AF2  == af) || (AF3  == af) || (AF4  == af) ||
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d02c      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d029      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	2b02      	cmp	r3, #2
 8003126:	d026      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	2b03      	cmp	r3, #3
 800312c:	d023      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	2b04      	cmp	r3, #4
 8003132:	d020      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	2b05      	cmp	r3, #5
 8003138:	d01d      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
        (AF5  == af) || (AF6  == af) || (AF7  == af) || (AF8  == af) || (AF9  == af) ||
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	2b06      	cmp	r3, #6
 800313e:	d01a      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	2b07      	cmp	r3, #7
 8003144:	d017      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	2b08      	cmp	r3, #8
 800314a:	d014      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	2b09      	cmp	r3, #9
 8003150:	d011      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003152:	79fb      	ldrb	r3, [r7, #7]
 8003154:	2b0a      	cmp	r3, #10
 8003156:	d00e      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
        (AF10 == af) || (AF11 == af) || (AF12 == af) || (AF13 == af) || (AF14 == af) ||
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	2b0b      	cmp	r3, #11
 800315c:	d00b      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	2b0c      	cmp	r3, #12
 8003162:	d008      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	2b0d      	cmp	r3, #13
 8003168:	d005      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 800316a:	79fb      	ldrb	r3, [r7, #7]
 800316c:	2b0e      	cmp	r3, #14
 800316e:	d002      	beq.n	8003176 <gpioVerifyAltFunc+0x6a>
 8003170:	79fb      	ldrb	r3, [r7, #7]
 8003172:	2b0f      	cmp	r3, #15
 8003174:	d101      	bne.n	800317a <gpioVerifyAltFunc+0x6e>
        (AF15 == af))
    {
        return true;
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <gpioVerifyAltFunc+0x70>
    }

    return false;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <gpioVerifyPinMode>:
 * Function to verify the integrity of the **pinMode** parameter.
 *
 * @param pinMode : The operational mode in which the GPIO pin shall work.
 */
bool gpioVerifyPinMode(PIN_MODE_t pinMode)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
    if ((INPUT == pinMode) || (OUTPUT == pinMode) || (ALTFUNC == pinMode) || (ANALOG == pinMode))
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d008      	beq.n	80031aa <gpioVerifyPinMode+0x22>
 8003198:	79fb      	ldrb	r3, [r7, #7]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d005      	beq.n	80031aa <gpioVerifyPinMode+0x22>
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d002      	beq.n	80031aa <gpioVerifyPinMode+0x22>
 80031a4:	79fb      	ldrb	r3, [r7, #7]
 80031a6:	2b03      	cmp	r3, #3
 80031a8:	d101      	bne.n	80031ae <gpioVerifyPinMode+0x26>
    {
        return true;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <gpioVerifyPinMode+0x28>
    }

    return false;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <gpioVerifyOutputType>:
 * Function to verify the integrity of the **outType** parameter.
 *
 * @param outType : Verifies whether the passed value is PUSHPULL or OPENDRAIN.
 */
bool gpioVerifyOutputType(OUTPUT_TYPE_t outType)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	71fb      	strb	r3, [r7, #7]
    if ((PUSHPULL == outType) || (OPENDRAIN == outType))
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <gpioVerifyOutputType+0x16>
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <gpioVerifyOutputType+0x1a>
    {
        return true;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e000      	b.n	80031d8 <gpioVerifyOutputType+0x1c>
    }

    return false;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <gpioVerifyPushPullMode>:
 * Function to verify the integrity of the Pullup/Pulldown parameter.
 *
 * @param mode : Verifies the Pullup/Pulldown mode
 */
bool gpioVerifyPushPullMode(PUPD_MODE_t mode)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	71fb      	strb	r3, [r7, #7]
    if ((NO_PULLUP_PULLDOWN == mode) || (PULLUP == mode) || (PULLDOWN == mode))
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <gpioVerifyPushPullMode+0x1c>
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d002      	beq.n	8003200 <gpioVerifyPushPullMode+0x1c>
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d101      	bne.n	8003204 <gpioVerifyPushPullMode+0x20>
    {
        return true;
 8003200:	2301      	movs	r3, #1
 8003202:	e000      	b.n	8003206 <gpioVerifyPushPullMode+0x22>
    }
    return false;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
	...

08003214 <gpioInitPort>:
 *          <td rowspan="1">7...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioInitPort(GPIO_TypeDef *port)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
    if (gpioVerifyPort(port) == true)
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff ff05 	bl	800302c <gpioVerifyPort>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d042      	beq.n	80032ae <gpioInitPort+0x9a>
    {
        if (GPIOA == port)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a24      	ldr	r2, [pc, #144]	; (80032bc <gpioInitPort+0xa8>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d106      	bne.n	800323e <gpioInitPort+0x2a>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8003230:	4b23      	ldr	r3, [pc, #140]	; (80032c0 <gpioInitPort+0xac>)
 8003232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003234:	4a22      	ldr	r2, [pc, #136]	; (80032c0 <gpioInitPort+0xac>)
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6313      	str	r3, [r2, #48]	; 0x30
 800323c:	e035      	b.n	80032aa <gpioInitPort+0x96>
        }
        else if (GPIOB == port)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a20      	ldr	r2, [pc, #128]	; (80032c4 <gpioInitPort+0xb0>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d106      	bne.n	8003254 <gpioInitPort+0x40>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8003246:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <gpioInitPort+0xac>)
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	4a1d      	ldr	r2, [pc, #116]	; (80032c0 <gpioInitPort+0xac>)
 800324c:	f043 0302 	orr.w	r3, r3, #2
 8003250:	6313      	str	r3, [r2, #48]	; 0x30
 8003252:	e02a      	b.n	80032aa <gpioInitPort+0x96>
        }
        else if (GPIOC == port)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a1c      	ldr	r2, [pc, #112]	; (80032c8 <gpioInitPort+0xb4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d106      	bne.n	800326a <gpioInitPort+0x56>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 800325c:	4b18      	ldr	r3, [pc, #96]	; (80032c0 <gpioInitPort+0xac>)
 800325e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003260:	4a17      	ldr	r2, [pc, #92]	; (80032c0 <gpioInitPort+0xac>)
 8003262:	f043 0304 	orr.w	r3, r3, #4
 8003266:	6313      	str	r3, [r2, #48]	; 0x30
 8003268:	e01f      	b.n	80032aa <gpioInitPort+0x96>
        }
        else if (GPIOD == port)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a17      	ldr	r2, [pc, #92]	; (80032cc <gpioInitPort+0xb8>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d106      	bne.n	8003280 <gpioInitPort+0x6c>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8003272:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <gpioInitPort+0xac>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	4a12      	ldr	r2, [pc, #72]	; (80032c0 <gpioInitPort+0xac>)
 8003278:	f043 0308 	orr.w	r3, r3, #8
 800327c:	6313      	str	r3, [r2, #48]	; 0x30
 800327e:	e014      	b.n	80032aa <gpioInitPort+0x96>
        }
        else if (GPIOE == port)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a13      	ldr	r2, [pc, #76]	; (80032d0 <gpioInitPort+0xbc>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d106      	bne.n	8003296 <gpioInitPort+0x82>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8003288:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <gpioInitPort+0xac>)
 800328a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328c:	4a0c      	ldr	r2, [pc, #48]	; (80032c0 <gpioInitPort+0xac>)
 800328e:	f043 0310 	orr.w	r3, r3, #16
 8003292:	6313      	str	r3, [r2, #48]	; 0x30
 8003294:	e009      	b.n	80032aa <gpioInitPort+0x96>
        }
        else if (GPIOH == port)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a0e      	ldr	r2, [pc, #56]	; (80032d4 <gpioInitPort+0xc0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d105      	bne.n	80032aa <gpioInitPort+0x96>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 800329e:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <gpioInitPort+0xac>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	4a07      	ldr	r2, [pc, #28]	; (80032c0 <gpioInitPort+0xac>)
 80032a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032a8:	6313      	str	r3, [r2, #48]	; 0x30
        }
        return GPIO_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	e001      	b.n	80032b2 <gpioInitPort+0x9e>
    }
    return GPIO_INVALID_PORT;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40020000 	.word	0x40020000
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40020400 	.word	0x40020400
 80032c8:	40020800 	.word	0x40020800
 80032cc:	40020c00 	.word	0x40020c00
 80032d0:	40021000 	.word	0x40021000
 80032d4:	40021c00 	.word	0x40021c00

080032d8 <gpioSelectPort>:
 *          <td rowspan="1">7...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPort(GPIO_TypeDef *port)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
    if (gpioVerifyPort(port) != true)
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff fea3 	bl	800302c <gpioVerifyPort>
 80032e6:	4603      	mov	r3, r0
 80032e8:	f083 0301 	eor.w	r3, r3, #1
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <gpioSelectPort+0x20>
    {
        return GPIO_INVALID_PORT;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e041      	b.n	800337c <gpioSelectPort+0xa4>
    }

    if (GPIOA == port)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4a22      	ldr	r2, [pc, #136]	; (8003384 <gpioSelectPort+0xac>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d106      	bne.n	800330e <gpioSelectPort+0x36>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8003300:	4b21      	ldr	r3, [pc, #132]	; (8003388 <gpioSelectPort+0xb0>)
 8003302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003304:	4a20      	ldr	r2, [pc, #128]	; (8003388 <gpioSelectPort+0xb0>)
 8003306:	f043 0301 	orr.w	r3, r3, #1
 800330a:	6313      	str	r3, [r2, #48]	; 0x30
 800330c:	e035      	b.n	800337a <gpioSelectPort+0xa2>
    }
    else if (GPIOB == port)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a1e      	ldr	r2, [pc, #120]	; (800338c <gpioSelectPort+0xb4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d106      	bne.n	8003324 <gpioSelectPort+0x4c>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8003316:	4b1c      	ldr	r3, [pc, #112]	; (8003388 <gpioSelectPort+0xb0>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331a:	4a1b      	ldr	r2, [pc, #108]	; (8003388 <gpioSelectPort+0xb0>)
 800331c:	f043 0302 	orr.w	r3, r3, #2
 8003320:	6313      	str	r3, [r2, #48]	; 0x30
 8003322:	e02a      	b.n	800337a <gpioSelectPort+0xa2>
    }
    else if (GPIOC == port)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a1a      	ldr	r2, [pc, #104]	; (8003390 <gpioSelectPort+0xb8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d106      	bne.n	800333a <gpioSelectPort+0x62>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 800332c:	4b16      	ldr	r3, [pc, #88]	; (8003388 <gpioSelectPort+0xb0>)
 800332e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003330:	4a15      	ldr	r2, [pc, #84]	; (8003388 <gpioSelectPort+0xb0>)
 8003332:	f043 0304 	orr.w	r3, r3, #4
 8003336:	6313      	str	r3, [r2, #48]	; 0x30
 8003338:	e01f      	b.n	800337a <gpioSelectPort+0xa2>
    }
    else if (GPIOD == port)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a15      	ldr	r2, [pc, #84]	; (8003394 <gpioSelectPort+0xbc>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d106      	bne.n	8003350 <gpioSelectPort+0x78>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8003342:	4b11      	ldr	r3, [pc, #68]	; (8003388 <gpioSelectPort+0xb0>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003346:	4a10      	ldr	r2, [pc, #64]	; (8003388 <gpioSelectPort+0xb0>)
 8003348:	f043 0308 	orr.w	r3, r3, #8
 800334c:	6313      	str	r3, [r2, #48]	; 0x30
 800334e:	e014      	b.n	800337a <gpioSelectPort+0xa2>
    }
    else if (GPIOE == port)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a11      	ldr	r2, [pc, #68]	; (8003398 <gpioSelectPort+0xc0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d106      	bne.n	8003366 <gpioSelectPort+0x8e>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8003358:	4b0b      	ldr	r3, [pc, #44]	; (8003388 <gpioSelectPort+0xb0>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335c:	4a0a      	ldr	r2, [pc, #40]	; (8003388 <gpioSelectPort+0xb0>)
 800335e:	f043 0310 	orr.w	r3, r3, #16
 8003362:	6313      	str	r3, [r2, #48]	; 0x30
 8003364:	e009      	b.n	800337a <gpioSelectPort+0xa2>
    }
    else if (GPIOH == port)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a0c      	ldr	r2, [pc, #48]	; (800339c <gpioSelectPort+0xc4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d105      	bne.n	800337a <gpioSelectPort+0xa2>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 800336e:	4b06      	ldr	r3, [pc, #24]	; (8003388 <gpioSelectPort+0xb0>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003372:	4a05      	ldr	r2, [pc, #20]	; (8003388 <gpioSelectPort+0xb0>)
 8003374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003378:	6313      	str	r3, [r2, #48]	; 0x30
    }
    return GPIO_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40020000 	.word	0x40020000
 8003388:	40023800 	.word	0x40023800
 800338c:	40020400 	.word	0x40020400
 8003390:	40020800 	.word	0x40020800
 8003394:	40020c00 	.word	0x40020c00
 8003398:	40021000 	.word	0x40021000
 800339c:	40021c00 	.word	0x40021c00

080033a0 <gpioSelectPinMode>:
 *          <td rowspan="1">Sets the pin function either to input, output, alternate function, or analog mode</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPinMode(GPIO_TypeDef *port, PIN_NUM_t pin, PIN_MODE_t mode)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	70fb      	strb	r3, [r7, #3]
 80033ac:	4613      	mov	r3, r2
 80033ae:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f7ff fe3b 	bl	800302c <gpioVerifyPort>
 80033b6:	4603      	mov	r3, r0
 80033b8:	f083 0301 	eor.w	r3, r3, #1
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d002      	beq.n	80033c8 <gpioSelectPinMode+0x28>
    {
        return GPIO_INVALID_PORT;
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295
 80033c6:	e032      	b.n	800342e <gpioSelectPinMode+0x8e>
    }
    if (gpioVerifyPin(pin) != true)
 80033c8:	78fb      	ldrb	r3, [r7, #3]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff fe60 	bl	8003090 <gpioVerifyPin>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f083 0301 	eor.w	r3, r3, #1
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d002      	beq.n	80033e2 <gpioSelectPinMode+0x42>
    {
        return GPIO_INVALID_PIN;
 80033dc:	f06f 0301 	mvn.w	r3, #1
 80033e0:	e025      	b.n	800342e <gpioSelectPinMode+0x8e>
    }
    if (gpioVerifyPinMode(mode) != true)
 80033e2:	78bb      	ldrb	r3, [r7, #2]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fecf 	bl	8003188 <gpioVerifyPinMode>
 80033ea:	4603      	mov	r3, r0
 80033ec:	f083 0301 	eor.w	r3, r3, #1
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <gpioSelectPinMode+0x5c>
    {
        return GPIO_INVALID_PINMODE;
 80033f6:	f06f 0305 	mvn.w	r3, #5
 80033fa:	e018      	b.n	800342e <gpioSelectPinMode+0x8e>
    }

    // Set pin to default (INPUT)
	port->MODER &= ~(0b11 << (pin * 2));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	78fa      	ldrb	r2, [r7, #3]
 8003402:	0052      	lsls	r2, r2, #1
 8003404:	2103      	movs	r1, #3
 8003406:	fa01 f202 	lsl.w	r2, r1, r2
 800340a:	43d2      	mvns	r2, r2
 800340c:	401a      	ands	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	601a      	str	r2, [r3, #0]

	// If mode is not INPUT --> Select other setting
	if (INPUT != mode)
 8003412:	78bb      	ldrb	r3, [r7, #2]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d009      	beq.n	800342c <gpioSelectPinMode+0x8c>
	{
		port->MODER |= (mode << (pin * 2));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	78b9      	ldrb	r1, [r7, #2]
 800341e:	78fa      	ldrb	r2, [r7, #3]
 8003420:	0052      	lsls	r2, r2, #1
 8003422:	fa01 f202 	lsl.w	r2, r1, r2
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	601a      	str	r2, [r3, #0]
	}

	return GPIO_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <gpioSetPin>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSetPin(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b082      	sub	sp, #8
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	460b      	mov	r3, r1
 8003440:	70fb      	strb	r3, [r7, #3]
    if (gpioVerifyPort(port) != true)
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7ff fdf2 	bl	800302c <gpioVerifyPort>
 8003448:	4603      	mov	r3, r0
 800344a:	f083 0301 	eor.w	r3, r3, #1
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <gpioSetPin+0x24>
    {
        return GPIO_INVALID_PORT;
 8003454:	f04f 33ff 	mov.w	r3, #4294967295
 8003458:	e014      	b.n	8003484 <gpioSetPin+0x4e>
    }
    if (gpioVerifyPin(pin) != true)
 800345a:	78fb      	ldrb	r3, [r7, #3]
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fe17 	bl	8003090 <gpioVerifyPin>
 8003462:	4603      	mov	r3, r0
 8003464:	f083 0301 	eor.w	r3, r3, #1
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <gpioSetPin+0x3e>
    {
        return GPIO_INVALID_PIN;
 800346e:	f06f 0301 	mvn.w	r3, #1
 8003472:	e007      	b.n	8003484 <gpioSetPin+0x4e>
    }

	port->BSRR = 1 << pin;
 8003474:	78fb      	ldrb	r3, [r7, #3]
 8003476:	2201      	movs	r2, #1
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	461a      	mov	r2, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	619a      	str	r2, [r3, #24]

	return GPIO_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <gpioResetPin>:
 *          <td rowspan="1">31...16</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioResetPin(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	70fb      	strb	r3, [r7, #3]
    if (gpioVerifyPort(port) != true)
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7ff fdc7 	bl	800302c <gpioVerifyPort>
 800349e:	4603      	mov	r3, r0
 80034a0:	f083 0301 	eor.w	r3, r3, #1
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d002      	beq.n	80034b0 <gpioResetPin+0x24>
    {
        return GPIO_INVALID_PORT;
 80034aa:	f04f 33ff 	mov.w	r3, #4294967295
 80034ae:	e015      	b.n	80034dc <gpioResetPin+0x50>
    }
    if (gpioVerifyPin(pin) != true)
 80034b0:	78fb      	ldrb	r3, [r7, #3]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff fdec 	bl	8003090 <gpioVerifyPin>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f083 0301 	eor.w	r3, r3, #1
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <gpioResetPin+0x3e>
    {
        return GPIO_INVALID_PIN;
 80034c4:	f06f 0301 	mvn.w	r3, #1
 80034c8:	e008      	b.n	80034dc <gpioResetPin+0x50>
    }

	port->BSRR = (1 << (pin + 16));
 80034ca:	78fb      	ldrb	r3, [r7, #3]
 80034cc:	3310      	adds	r3, #16
 80034ce:	2201      	movs	r2, #1
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	461a      	mov	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	619a      	str	r2, [r3, #24]

	return GPIO_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3708      	adds	r7, #8
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <gpioSelectAltFunc>:
 *          <td rowspan="1">31...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectAltFunc(GPIO_TypeDef *port, PIN_NUM_t pin, ALT_FUNC_t af)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	70fb      	strb	r3, [r7, #3]
 80034f0:	4613      	mov	r3, r2
 80034f2:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7ff fd99 	bl	800302c <gpioVerifyPort>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f083 0301 	eor.w	r3, r3, #1
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d002      	beq.n	800350c <gpioSelectAltFunc+0x28>
    {
        return GPIO_INVALID_PORT;
 8003506:	f04f 33ff 	mov.w	r3, #4294967295
 800350a:	e050      	b.n	80035ae <gpioSelectAltFunc+0xca>
    }
    if (gpioVerifyPin(pin) != true)
 800350c:	78fb      	ldrb	r3, [r7, #3]
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff fdbe 	bl	8003090 <gpioVerifyPin>
 8003514:	4603      	mov	r3, r0
 8003516:	f083 0301 	eor.w	r3, r3, #1
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <gpioSelectAltFunc+0x42>
    {
        return GPIO_INVALID_PIN;
 8003520:	f06f 0301 	mvn.w	r3, #1
 8003524:	e043      	b.n	80035ae <gpioSelectAltFunc+0xca>
    }
    if (gpioVerifyAltFunc(af) != true)
 8003526:	78bb      	ldrb	r3, [r7, #2]
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff fdef 	bl	800310c <gpioVerifyAltFunc>
 800352e:	4603      	mov	r3, r0
 8003530:	f083 0301 	eor.w	r3, r3, #1
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d002      	beq.n	8003540 <gpioSelectAltFunc+0x5c>
    {
        return GPIO_INVALID_ALTFUNC;
 800353a:	f06f 0302 	mvn.w	r3, #2
 800353e:	e036      	b.n	80035ae <gpioSelectAltFunc+0xca>
    }

	// Dont't forget to select the alternative function mode before...
	gpioSelectPinMode(port, pin, ALTFUNC);
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	2202      	movs	r2, #2
 8003544:	4619      	mov	r1, r3
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff ff2a 	bl	80033a0 <gpioSelectPinMode>

	if (pin <= PIN7)
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	2b07      	cmp	r3, #7
 8003550:	d815      	bhi.n	800357e <gpioSelectAltFunc+0x9a>
	{
		port->AFR[0] &= ~(0x0F << (pin * 4));       // Reset previously selected AF
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	0092      	lsls	r2, r2, #2
 800355a:	210f      	movs	r1, #15
 800355c:	fa01 f202 	lsl.w	r2, r1, r2
 8003560:	43d2      	mvns	r2, r2
 8003562:	401a      	ands	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	621a      	str	r2, [r3, #32]
		port->AFR[0] |= af << (pin * 4);            // Set AFR[0] to the new AF
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	78b9      	ldrb	r1, [r7, #2]
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	0092      	lsls	r2, r2, #2
 8003572:	fa01 f202 	lsl.w	r2, r1, r2
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	621a      	str	r2, [r3, #32]
 800357c:	e016      	b.n	80035ac <gpioSelectAltFunc+0xc8>
	}
	else
	{
		// !!! Subtract 8 from pin number since we start at bit 0 !!!
		port->AFR[1] &= ~(0x0F << ((pin - 8) * 4)); // Reset previously selected AF.
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	3a08      	subs	r2, #8
 8003586:	0092      	lsls	r2, r2, #2
 8003588:	210f      	movs	r1, #15
 800358a:	fa01 f202 	lsl.w	r2, r1, r2
 800358e:	43d2      	mvns	r2, r2
 8003590:	401a      	ands	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	625a      	str	r2, [r3, #36]	; 0x24
		port->AFR[1] |= af << ((pin - 8) * 4);      // Set AFR[1] to the new AF
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	78b9      	ldrb	r1, [r7, #2]
 800359c:	78fa      	ldrb	r2, [r7, #3]
 800359e:	3a08      	subs	r2, #8
 80035a0:	0092      	lsls	r2, r2, #2
 80035a2:	fa01 f202 	lsl.w	r2, r1, r2
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return GPIO_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <gpioSetOutputType>:
 *          <td rowspan="1">Sets the output type either to push-pull or to Open drain</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSetOutputType(GPIO_TypeDef *port, PIN_NUM_t pin, OUTPUT_TYPE_t outType)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	460b      	mov	r3, r1
 80035c0:	70fb      	strb	r3, [r7, #3]
 80035c2:	4613      	mov	r3, r2
 80035c4:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7ff fd30 	bl	800302c <gpioVerifyPort>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f083 0301 	eor.w	r3, r3, #1
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d002      	beq.n	80035de <gpioSetOutputType+0x28>
    {
        return GPIO_INVALID_PORT;
 80035d8:	f04f 33ff 	mov.w	r3, #4294967295
 80035dc:	e030      	b.n	8003640 <gpioSetOutputType+0x8a>
    }
    if (gpioVerifyPin(pin) != true)
 80035de:	78fb      	ldrb	r3, [r7, #3]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff fd55 	bl	8003090 <gpioVerifyPin>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f083 0301 	eor.w	r3, r3, #1
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <gpioSetOutputType+0x42>
    {
        return GPIO_INVALID_PIN;
 80035f2:	f06f 0301 	mvn.w	r3, #1
 80035f6:	e023      	b.n	8003640 <gpioSetOutputType+0x8a>
    }
    if (gpioVerifyOutputType(outType) != true)
 80035f8:	78bb      	ldrb	r3, [r7, #2]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff fdde 	bl	80031bc <gpioVerifyOutputType>
 8003600:	4603      	mov	r3, r0
 8003602:	f083 0301 	eor.w	r3, r3, #1
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <gpioSetOutputType+0x5c>
    {
        return GPIO_INVALID_OUTPUT_TYPE;
 800360c:	f06f 0303 	mvn.w	r3, #3
 8003610:	e016      	b.n	8003640 <gpioSetOutputType+0x8a>
    }

    port->OTYPER &= ~(1 << pin);   // Use pin as push-pull output
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	78fa      	ldrb	r2, [r7, #3]
 8003618:	2101      	movs	r1, #1
 800361a:	fa01 f202 	lsl.w	r2, r1, r2
 800361e:	43d2      	mvns	r2, r2
 8003620:	401a      	ands	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	605a      	str	r2, [r3, #4]
    if (OPENDRAIN == outType)
 8003626:	78bb      	ldrb	r3, [r7, #2]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d108      	bne.n	800363e <gpioSetOutputType+0x88>
    {
        port->OTYPER |= (1 << pin);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	2101      	movs	r1, #1
 8003634:	fa01 f202 	lsl.w	r2, r1, r2
 8003638:	431a      	orrs	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	605a      	str	r2, [r3, #4]
	}

	return GPIO_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3708      	adds	r7, #8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <gpioSelectPushPullMode>:
 *          <td rowspan="1">OTYPER must be set to push-pull</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPushPullMode(GPIO_TypeDef *port, PIN_NUM_t pin, PUPD_MODE_t pupd)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	70fb      	strb	r3, [r7, #3]
 8003654:	4613      	mov	r3, r2
 8003656:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff fce7 	bl	800302c <gpioVerifyPort>
 800365e:	4603      	mov	r3, r0
 8003660:	f083 0301 	eor.w	r3, r3, #1
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <gpioSelectPushPullMode+0x28>
    {
        return GPIO_INVALID_PORT;
 800366a:	f04f 33ff 	mov.w	r3, #4294967295
 800366e:	e044      	b.n	80036fa <gpioSelectPushPullMode+0xb2>
    }
    if (gpioVerifyPin(pin) != true)
 8003670:	78fb      	ldrb	r3, [r7, #3]
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff fd0c 	bl	8003090 <gpioVerifyPin>
 8003678:	4603      	mov	r3, r0
 800367a:	f083 0301 	eor.w	r3, r3, #1
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b00      	cmp	r3, #0
 8003682:	d002      	beq.n	800368a <gpioSelectPushPullMode+0x42>
    {
        return GPIO_INVALID_PIN;
 8003684:	f06f 0301 	mvn.w	r3, #1
 8003688:	e037      	b.n	80036fa <gpioSelectPushPullMode+0xb2>
    }
    if (gpioVerifyPushPullMode(pupd) != true)
 800368a:	78bb      	ldrb	r3, [r7, #2]
 800368c:	4618      	mov	r0, r3
 800368e:	f7ff fda9 	bl	80031e4 <gpioVerifyPushPullMode>
 8003692:	4603      	mov	r3, r0
 8003694:	f083 0301 	eor.w	r3, r3, #1
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <gpioSelectPushPullMode+0x5c>
    {
        return GPIO_INVALID_PUSH_PULL_MODE;
 800369e:	f06f 0306 	mvn.w	r3, #6
 80036a2:	e02a      	b.n	80036fa <gpioSelectPushPullMode+0xb2>
    }

    port->PUPDR &= ~(0x03 << (pin * 2));        // Disable PU/PD
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	78fa      	ldrb	r2, [r7, #3]
 80036aa:	0052      	lsls	r2, r2, #1
 80036ac:	2103      	movs	r1, #3
 80036ae:	fa01 f202 	lsl.w	r2, r1, r2
 80036b2:	43d2      	mvns	r2, r2
 80036b4:	401a      	ands	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	60da      	str	r2, [r3, #12]

    if (port->OTYPER == PUSHPULL)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d11a      	bne.n	80036f8 <gpioSelectPushPullMode+0xb0>
	{
		if (PULLUP == pupd)
 80036c2:	78bb      	ldrb	r3, [r7, #2]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d10a      	bne.n	80036de <gpioSelectPushPullMode+0x96>
		{
			port->PUPDR |= (PULLUP << (pin *2));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	78fa      	ldrb	r2, [r7, #3]
 80036ce:	0052      	lsls	r2, r2, #1
 80036d0:	2101      	movs	r1, #1
 80036d2:	fa01 f202 	lsl.w	r2, r1, r2
 80036d6:	431a      	orrs	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	60da      	str	r2, [r3, #12]
 80036dc:	e00c      	b.n	80036f8 <gpioSelectPushPullMode+0xb0>
		}
		else if (PULLDOWN == pupd)
 80036de:	78bb      	ldrb	r3, [r7, #2]
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d109      	bne.n	80036f8 <gpioSelectPushPullMode+0xb0>
		{
			port->PUPDR |= (PULLDOWN << (pin *2));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	78fa      	ldrb	r2, [r7, #3]
 80036ea:	0052      	lsls	r2, r2, #1
 80036ec:	2102      	movs	r1, #2
 80036ee:	fa01 f202 	lsl.w	r2, r1, r2
 80036f2:	431a      	orrs	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	60da      	str	r2, [r3, #12]
		}
	}

    return GPIO_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <gpioGetPinState>:
 * @note
 * The function does not return a GPIO_RETURN_CODE_t any longer. Instead it immediately
 * returns the state of the desired pin.
 */
bool gpioGetPinState(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	70fb      	strb	r3, [r7, #3]
    return (port->IDR & (1 << pin)) == (1<<pin);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	78fa      	ldrb	r2, [r7, #3]
 8003714:	2101      	movs	r1, #1
 8003716:	fa01 f202 	lsl.w	r2, r1, r2
 800371a:	4013      	ands	r3, r2
 800371c:	78fa      	ldrb	r2, [r7, #3]
 800371e:	2101      	movs	r1, #1
 8003720:	fa01 f202 	lsl.w	r2, r1, r2
 8003724:	4293      	cmp	r3, r2
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
}
 800372e:	4618      	mov	r0, r3
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <__i2c_start>:
#define I2C_RESET_POS(i2c)                  ( { i2c->CR1 &= ~I2C_CR1_POS_Msk; } )



static inline void __i2c_start(I2C_TypeDef *i2c)
{
 800373a:	b480      	push	{r7}
 800373c:	b083      	sub	sp, #12
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
	i2c->CR1 |= I2C_CR1_START;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	601a      	str	r2, [r3, #0]
	while (!(i2c->SR1 & I2C_SR1_SB));
 800374e:	bf00      	nop
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0f9      	beq.n	8003750 <__i2c_start+0x16>
}
 800375c:	bf00      	nop
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <__i2c_stop>:

static inline void __i2c_stop(I2C_TypeDef *i2c)
 {
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
 	i2c->CR1 |= I2C_CR1_STOP;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	601a      	str	r2, [r3, #0]
 	while (!(i2c->SR2 & I2C_SR2_BUSY));
 800377e:	bf00      	nop
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0f9      	beq.n	8003780 <__i2c_stop+0x16>
 }
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <__i2c_dummy_read_SR1_SR2>:

static inline void __i2c_dummy_read_SR1_SR2(I2C_TypeDef *i2c)
{
 800379a:	b480      	push	{r7}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
	while (!(i2c->SR1) | !(i2c->SR2))
 80037a2:	bf00      	nop
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	bf0c      	ite	eq
 80037ac:	2301      	moveq	r3, #1
 80037ae:	2300      	movne	r3, #0
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	bf0c      	ite	eq
 80037ba:	2301      	moveq	r3, #1
 80037bc:	2300      	movne	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	4313      	orrs	r3, r2
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1ed      	bne.n	80037a4 <__i2c_dummy_read_SR1_SR2+0xa>
	{
	;
	}
}
 80037c8:	bf00      	nop
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr

080037d6 <__i2c_Chk_TX_empty>:


static inline void __i2c_Chk_TX_empty(I2C_TypeDef *i2c)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b085      	sub	sp, #20
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]

	uint32_t simpleDelay;
	while(!(i2c->SR1 & I2C_SR1_TXE));
 80037de:	bf00      	nop
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0f9      	beq.n	80037e0 <__i2c_Chk_TX_empty+0xa>
	for (simpleDelay = 0UL; simpleDelay < 20UL; simpleDelay++)
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	e002      	b.n	80037f8 <__i2c_Chk_TX_empty+0x22>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	3301      	adds	r3, #1
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b13      	cmp	r3, #19
 80037fc:	d9f9      	bls.n	80037f2 <__i2c_Chk_TX_empty+0x1c>
	{
		;
	}

}
 80037fe:	bf00      	nop
 8003800:	bf00      	nop
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <i2cVerifyDutyCycle>:

/**
 * Function to verify the I2C duty cycle.
 */
static bool i2cVerifyDutyCycle(I2C_DUTY_CYCLE_t dc)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	71fb      	strb	r3, [r7, #7]
    if ((I2C_DUTY_CYCLE_2 == dc) || (IC2_DUTY_CYCLE_16_9 == dc))
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d002      	beq.n	8003822 <i2cVerifyDutyCycle+0x16>
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d101      	bne.n	8003826 <i2cVerifyDutyCycle+0x1a>
    {
        return true;
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <i2cVerifyDutyCycle+0x1c>
    }
    return false;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <i2cSelectI2C>:
 *
 * @param  *i2c   : Pointer to the I2C component
 *
*/
I2C_RETURN_CODE_t i2cSelectI2C(I2C_TypeDef *i2c)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
    // Activate bus clock
    if (I2C1 == i2c)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a13      	ldr	r2, [pc, #76]	; (800388c <i2cSelectI2C+0x58>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d106      	bne.n	8003852 <i2cSelectI2C+0x1e>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8003844:	4b12      	ldr	r3, [pc, #72]	; (8003890 <i2cSelectI2C+0x5c>)
 8003846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003848:	4a11      	ldr	r2, [pc, #68]	; (8003890 <i2cSelectI2C+0x5c>)
 800384a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800384e:	6413      	str	r3, [r2, #64]	; 0x40
 8003850:	e014      	b.n	800387c <i2cSelectI2C+0x48>
    }
    else if (I2C2 == i2c)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a0f      	ldr	r2, [pc, #60]	; (8003894 <i2cSelectI2C+0x60>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d106      	bne.n	8003868 <i2cSelectI2C+0x34>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 800385a:	4b0d      	ldr	r3, [pc, #52]	; (8003890 <i2cSelectI2C+0x5c>)
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	4a0c      	ldr	r2, [pc, #48]	; (8003890 <i2cSelectI2C+0x5c>)
 8003860:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003864:	6413      	str	r3, [r2, #64]	; 0x40
 8003866:	e009      	b.n	800387c <i2cSelectI2C+0x48>
    }
    else if (I2C3 == i2c)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a0b      	ldr	r2, [pc, #44]	; (8003898 <i2cSelectI2C+0x64>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d105      	bne.n	800387c <i2cSelectI2C+0x48>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 8003870:	4b07      	ldr	r3, [pc, #28]	; (8003890 <i2cSelectI2C+0x5c>)
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	4a06      	ldr	r2, [pc, #24]	; (8003890 <i2cSelectI2C+0x5c>)
 8003876:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800387a:	6413      	str	r3, [r2, #64]	; 0x40
    }

    return I2C_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	40005400 	.word	0x40005400
 8003890:	40023800 	.word	0x40023800
 8003894:	40005800 	.word	0x40005800
 8003898:	40005c00 	.word	0x40005c00

0800389c <i2cSetClkSpd>:

/**
 * Function to set the I2C clock frequency.
 */
I2C_RETURN_CODE_t i2cSetClkSpd(I2C_TypeDef *i2c, I2C_CLOCKSPEED_t spd)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	70fb      	strb	r3, [r7, #3]
    if ( (I2C_CLOCK_50 == spd) || (I2C_CLOCK_100 == spd) ||
 80038a8:	78fb      	ldrb	r3, [r7, #3]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00b      	beq.n	80038c6 <i2cSetClkSpd+0x2a>
 80038ae:	78fb      	ldrb	r3, [r7, #3]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d008      	beq.n	80038c6 <i2cSetClkSpd+0x2a>
 80038b4:	78fb      	ldrb	r3, [r7, #3]
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d005      	beq.n	80038c6 <i2cSetClkSpd+0x2a>
    	 (I2C_CLOCK_200 == spd)|| (I2C_CLOCK_400 == spd) || (I2C_CLOCK_1Mz == spd)		)
 80038ba:	78fb      	ldrb	r3, [r7, #3]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d002      	beq.n	80038c6 <i2cSetClkSpd+0x2a>
 80038c0:	78fb      	ldrb	r3, [r7, #3]
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d160      	bne.n	8003988 <i2cSetClkSpd+0xec>
    {
    	I2C_WAIT_BUSY(i2c);
 80038c6:	bf00      	nop
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	f003 0302 	and.w	r3, r3, #2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1f9      	bne.n	80038c8 <i2cSetClkSpd+0x2c>
    	i2c->CCR = 0x00;                    // Reset Clock Control Register
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	61da      	str	r2, [r3, #28]
    	i2c->CCR &= ~I2C_CCR_CCR_Msk;    	// deactive bus clock bits
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80038e2:	f023 030f 	bic.w	r3, r3, #15
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	61d3      	str	r3, [r2, #28]
    	i2c->CCR &= ~I2C_CCR_FS_Msk;    	// deactive fastMode I2C bus clock
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	61da      	str	r2, [r3, #28]
    	switch (spd)
 80038f6:	78fb      	ldrb	r3, [r7, #3]
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d836      	bhi.n	800396a <i2cSetClkSpd+0xce>
 80038fc:	a201      	add	r2, pc, #4	; (adr r2, 8003904 <i2cSetClkSpd+0x68>)
 80038fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003902:	bf00      	nop
 8003904:	08003919 	.word	0x08003919
 8003908:	08003927 	.word	0x08003927
 800390c:	08003935 	.word	0x08003935
 8003910:	08003943 	.word	0x08003943
 8003914:	08003951 	.word	0x08003951
    	{
    		case I2C_CLOCK_50:
			{

				i2c->CCR |= 0x00A0;				// Select 50 kHz bus clock
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	69db      	ldr	r3, [r3, #28]
 800391c:	f043 02a0 	orr.w	r2, r3, #160	; 0xa0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	61da      	str	r2, [r3, #28]
				break;
 8003924:	e02e      	b.n	8003984 <i2cSetClkSpd+0xe8>
			}
    		case I2C_CLOCK_100:
    		{
    			i2c->CCR |= 0x0050;				// Select 100 kHz bus clock
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	61da      	str	r2, [r3, #28]
    			break;
 8003932:	e027      	b.n	8003984 <i2cSetClkSpd+0xe8>
    		}
    		case I2C_CLOCK_200:
    			{
       				i2c->CCR |= 0x0028;			// Select 200 kHz bus clock
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	69db      	ldr	r3, [r3, #28]
 8003938:	f043 0228 	orr.w	r2, r3, #40	; 0x28
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	61da      	str	r2, [r3, #28]
    				break;
 8003940:	e020      	b.n	8003984 <i2cSetClkSpd+0xe8>
    			}
    		case I2C_CLOCK_400:
    		{
     			i2c->CCR |= 0x0014;				// Select 400 kHz bus clock
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	f043 0214 	orr.w	r2, r3, #20
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	61da      	str	r2, [r3, #28]
    			break;
 800394e:	e019      	b.n	8003984 <i2cSetClkSpd+0xe8>
    		}
    		case I2C_CLOCK_1Mz:
			{
				i2c->CCR |= I2C_CCR_FS; 	    // fast Mode
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	61da      	str	r2, [r3, #28]
				i2c->CCR |= 0x005;				// Select 800 kHz bus clock
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f043 0205 	orr.w	r2, r3, #5
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	61da      	str	r2, [r3, #28]
				break;
 8003968:	e00c      	b.n	8003984 <i2cSetClkSpd+0xe8>
			}
    		default:
    		{
    			i2c->CCR &= ~I2C_CCR_FS_Msk;    // Select 100 kHz bus clock
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	61da      	str	r2, [r3, #28]
    			i2c->CCR |= 0x0050;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	61da      	str	r2, [r3, #28]
    			break;
 8003982:	bf00      	nop
    		}
    	}
    	return I2C_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	e001      	b.n	800398c <i2cSetClkSpd+0xf0>
    }
    return I2C_INVALID_CLOCK_SPEED;
 8003988:	f06f 033d 	mvn.w	r3, #61	; 0x3d
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <i2cInitI2C>:

I2C_RETURN_CODE_t i2cInitI2C(I2C_TypeDef *i2c, I2C_DUTY_CYCLE_t duty, uint8_t trise, I2C_CLOCKSPEED_t clock)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	4608      	mov	r0, r1
 80039a2:	4611      	mov	r1, r2
 80039a4:	461a      	mov	r2, r3
 80039a6:	4603      	mov	r3, r0
 80039a8:	70fb      	strb	r3, [r7, #3]
 80039aa:	460b      	mov	r3, r1
 80039ac:	70bb      	strb	r3, [r7, #2]
 80039ae:	4613      	mov	r3, r2
 80039b0:	707b      	strb	r3, [r7, #1]
	uint32_t pclock;
	if (i2cVerifyDutyCycle(duty) != true)
 80039b2:	78fb      	ldrb	r3, [r7, #3]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff ff29 	bl	800380c <i2cVerifyDutyCycle>
 80039ba:	4603      	mov	r3, r0
 80039bc:	f083 0301 	eor.w	r3, r3, #1
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <i2cInitI2C+0x34>
    {
        return I2C_INVALID_DUTY_CYCLE;
 80039c6:	f06f 033c 	mvn.w	r3, #60	; 0x3c
 80039ca:	e02f      	b.n	8003a2c <i2cInitI2C+0x94>
    }

    i2c->CR1 = I2C_CR1_SWRST;			// reset and clear reg
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039d2:	601a      	str	r2, [r3, #0]
    i2c->CR1 = 0x0000;                  // Reset old CR1 settings
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
    i2c->CR1 &= ~I2C_CR1_PE_Msk;        // Disable I2C component
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f023 0201 	bic.w	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	601a      	str	r2, [r3, #0]

    pclock = rccGetPclk1Freq();
 80039e6:	f000 fa49 	bl	8003e7c <rccGetPclk1Freq>
 80039ea:	60f8      	str	r0, [r7, #12]
    i2c->CR2 = pclock / 1000000;		//
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4a11      	ldr	r2, [pc, #68]	; (8003a34 <i2cInitI2C+0x9c>)
 80039f0:	fba2 2303 	umull	r2, r3, r2, r3
 80039f4:	0c9a      	lsrs	r2, r3, #18
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	605a      	str	r2, [r3, #4]

    i2c->TRISE = 0x0011;                // Set max. rise time
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2211      	movs	r2, #17
 80039fe:	621a      	str	r2, [r3, #32]

    i2c->OAR1 |= (0x00 << 1);			 // set own address to 00 - not really used in master mode
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	609a      	str	r2, [r3, #8]
    i2c->OAR1 |= (1 << 14); 			// bit 14 should be kept at 1 according to the datasheet
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	609a      	str	r2, [r3, #8]

    i2cSetClkSpd(i2c, clock);			// set I2C Clockrate
 8003a14:	787b      	ldrb	r3, [r7, #1]
 8003a16:	4619      	mov	r1, r3
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7ff ff3f 	bl	800389c <i2cSetClkSpd>

    i2c->CR1 |= I2C_CR1_PE;            // Re-renable I2C component
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f043 0201 	orr.w	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	601a      	str	r2, [r3, #0]

    return I2C_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	431bde83 	.word	0x431bde83

08003a38 <i2cSendByteToSlaveReg>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * The text written in <b>bold</b> letters is required to address a device-specific register.<br>
 */
I2C_RETURN_CODE_t i2cSendByteToSlaveReg(I2C_TypeDef *i2c, uint8_t saddr, uint8_t regAddr, uint8_t data)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	4608      	mov	r0, r1
 8003a42:	4611      	mov	r1, r2
 8003a44:	461a      	mov	r2, r3
 8003a46:	4603      	mov	r3, r0
 8003a48:	70fb      	strb	r3, [r7, #3]
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	70bb      	strb	r3, [r7, #2]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	707b      	strb	r3, [r7, #1]
    I2C_WAIT_BUSY(i2c);                 // Checks whether the I2C bus is busy
 8003a52:	bf00      	nop
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1f9      	bne.n	8003a54 <i2cSendByteToSlaveReg+0x1c>

    __i2c_start(i2c);					 // send start condition
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f7ff fe6a 	bl	800373a <__i2c_start>
    I2C_START_COMPLETED(i2c);           // Wait until START signal has been sent
 8003a66:	bf00      	nop
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f9      	beq.n	8003a68 <i2cSendByteToSlaveReg+0x30>

    i2c->DR = saddr<<1;                    // Send slave 7Bit address
 8003a74:	78fb      	ldrb	r3, [r7, #3]
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	461a      	mov	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	611a      	str	r2, [r3, #16]
    I2C_ADDRESS_COMPLETED(i2c);         // Wait for ADDR ACK
 8003a7e:	bf00      	nop
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0f9      	beq.n	8003a80 <i2cSendByteToSlaveReg+0x48>

    __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f7ff fe84 	bl	800379a <__i2c_dummy_read_SR1_SR2>
    __i2c_Chk_TX_empty(i2c);         // Wait until the transmit buffer is empty
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff fe9f 	bl	80037d6 <__i2c_Chk_TX_empty>

    i2c->DR = regAddr;                  // Set the address of the slave register
 8003a98:	78ba      	ldrb	r2, [r7, #2]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	611a      	str	r2, [r3, #16]
    __i2c_Chk_TX_empty(i2c);         // Wait until the transmit buffer is empty
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7ff fe99 	bl	80037d6 <__i2c_Chk_TX_empty>

    __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f7ff fe78 	bl	800379a <__i2c_dummy_read_SR1_SR2>
    i2c->DR = data;                     // Send data
 8003aaa:	787a      	ldrb	r2, [r7, #1]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	611a      	str	r2, [r3, #16]
    I2C_BYTE_TRANSFER_FINISHED(i2c);    // Wait until BTF Flag is set
 8003ab0:	bf00      	nop
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f9      	beq.n	8003ab2 <i2cSendByteToSlaveReg+0x7a>

    __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7ff fe6b 	bl	800379a <__i2c_dummy_read_SR1_SR2>
      __i2c_stop(i2c);					  // send stop condition
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7ff fe50 	bl	800376a <__i2c_stop>


    return I2C_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <i2cBurstRegRead>:
 * <br>
 * <b>Affected register and bit(s)</b><br>

 */
I2C_RETURN_CODE_t i2cBurstRegRead(I2C_TypeDef *i2c, uint8_t saddr, uint8_t regAddr, uint8_t *data, uint8_t num)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	607b      	str	r3, [r7, #4]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	72fb      	strb	r3, [r7, #11]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	72bb      	strb	r3, [r7, #10]
	I2C_WAIT_BUSY(i2c);
 8003ae6:	bf00      	nop
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1f9      	bne.n	8003ae8 <i2cBurstRegRead+0x14>
    //I2C_RESET_POS(i2c);                     // Must be used only in 16-bit transfer

    __i2c_start(i2c);					 // send start condition
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f7ff fe20 	bl	800373a <__i2c_start>
    I2C_START_COMPLETED(i2c);           // Wait until START signal has been sent
 8003afa:	bf00      	nop
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0f9      	beq.n	8003afc <i2cBurstRegRead+0x28>

    i2c->DR = saddr<<1;                        // Send with bit 0 = '0'
 8003b08:	7afb      	ldrb	r3, [r7, #11]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	611a      	str	r2, [r3, #16]
    I2C_ADDRESS_COMPLETED(i2c);             // Wait for ADDR ACK
 8003b12:	bf00      	nop
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	695b      	ldr	r3, [r3, #20]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d0f9      	beq.n	8003b14 <i2cBurstRegRead+0x40>

    __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7ff fe3a 	bl	800379a <__i2c_dummy_read_SR1_SR2>

    i2c->DR = regAddr;                      // Send address of the functional register
 8003b26:	7aba      	ldrb	r2, [r7, #10]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	611a      	str	r2, [r3, #16]

    __i2c_Chk_TX_empty(i2c);             // Wait until transmit buffer is empty
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f7ff fe52 	bl	80037d6 <__i2c_Chk_TX_empty>
    I2C_BYTE_TRANSFER_FINISHED(i2c);
 8003b32:	bf00      	nop
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f9      	beq.n	8003b34 <i2cBurstRegRead+0x60>
    __i2c_dummy_read_SR1_SR2(i2c);
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f7ff fe2a 	bl	800379a <__i2c_dummy_read_SR1_SR2>
    i2c->CR1 |= I2C_CR1_START;          // Generate I2C RESTART
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	601a      	str	r2, [r3, #0]
    I2C_START_COMPLETED(i2c);           // Checks whether the START signal has been sent
 8003b52:	bf00      	nop
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0f9      	beq.n	8003b54 <i2cBurstRegRead+0x80>
    i2c->DR = (saddr<<1) | 1;               // Resend 7Bit slave addr with bit 0 = '1'
 8003b60:	7afb      	ldrb	r3, [r7, #11]
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	f043 0301 	orr.w	r3, r3, #1
 8003b68:	461a      	mov	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	611a      	str	r2, [r3, #16]
    I2C_ADDRESS_COMPLETED(i2c);             // Wait for ADDR ACK
 8003b6e:	bf00      	nop
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0f9      	beq.n	8003b70 <i2cBurstRegRead+0x9c>

    I2C_SET_ACK(i2c);                       // Enable Acknowledge
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	601a      	str	r2, [r3, #0]

    while (num > 0)                          // Start reading multiple values
 8003b88:	e02e      	b.n	8003be8 <i2cBurstRegRead+0x114>
    {
        if (num == 1U)                      // If there is only one byte left...
 8003b8a:	7e3b      	ldrb	r3, [r7, #24]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d117      	bne.n	8003bc0 <i2cBurstRegRead+0xec>
        {
            I2C_RESET_ACK(i2c);             // Disable acknowledge
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	601a      	str	r2, [r3, #0]
            __i2c_dummy_read_SR1_SR2(i2c);		// Reset SR1 & SR2
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f7ff fdfc 	bl	800379a <__i2c_dummy_read_SR1_SR2>
            I2C_CHECK_RXBUF_NOT_EMPTY(i2c); // Wait until receive buffer is no longer empty
 8003ba2:	bf00      	nop
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0f9      	beq.n	8003ba4 <i2cBurstRegRead+0xd0>

            *data++ = i2c->DR;              // Read data from data register
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6919      	ldr	r1, [r3, #16]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	607a      	str	r2, [r7, #4]
 8003bba:	b2ca      	uxtb	r2, r1
 8003bbc:	701a      	strb	r2, [r3, #0]
            break;
 8003bbe:	e016      	b.n	8003bee <i2cBurstRegRead+0x11a>
        }
        else                                // More than one byte left
        {
        	__i2c_dummy_read_SR1_SR2(i2c);
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f7ff fdea 	bl	800379a <__i2c_dummy_read_SR1_SR2>
        	I2C_CHECK_RXBUF_NOT_EMPTY(i2c); // Wait until receive buffer is no longer empty
 8003bc6:	bf00      	nop
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f9      	beq.n	8003bc8 <i2cBurstRegRead+0xf4>
            (*data++) = i2c->DR;            // Read data from data register
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6919      	ldr	r1, [r3, #16]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	b2ca      	uxtb	r2, r1
 8003be0:	701a      	strb	r2, [r3, #0]
            num--;
 8003be2:	7e3b      	ldrb	r3, [r7, #24]
 8003be4:	3b01      	subs	r3, #1
 8003be6:	763b      	strb	r3, [r7, #24]
    while (num > 0)                          // Start reading multiple values
 8003be8:	7e3b      	ldrb	r3, [r7, #24]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1cd      	bne.n	8003b8a <i2cBurstRegRead+0xb6>
        }
    }
    //__i2c_dummy_read_SR1_SR2(i2c);
    //I2C_BYTE_TRANSFER_FINISHED(i2c);
    __i2c_stop(i2c);
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f7ff fdbb 	bl	800376a <__i2c_stop>

    return I2C_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <i2cEnableDevice>:
 *          <td rowspan="1">0</td>
 *      </tr>
 * </table>
 */
I2C_RETURN_CODE_t i2cEnableDevice(I2C_TypeDef *i2c)
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
    i2c->CR1 |= I2C_CR1_PE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f043 0201 	orr.w	r2, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	601a      	str	r2, [r3, #0]
    return I2C_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <rccGetSysClock>:
 *          <td rowspan="1">Values used to calculate the sysclock frequency</td>
 *      </tr>
 * </table>
 */
uint32_t rccGetSysClock(void)
{
 8003c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c24:	b094      	sub	sp, #80	; 0x50
 8003c26:	af00      	add	r7, sp, #0
    uint32_t pllm = 0u;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	647b      	str	r3, [r7, #68]	; 0x44
    uint32_t pllvco = 0u;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint32_t pllp = 0u;
 8003c30:	2300      	movs	r3, #0
 8003c32:	643b      	str	r3, [r7, #64]	; 0x40
    uint32_t sysClock = 0u;
 8003c34:	2300      	movs	r3, #0
 8003c36:	64bb      	str	r3, [r7, #72]	; 0x48

    switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c38:	4b79      	ldr	r3, [pc, #484]	; (8003e20 <rccGetSysClock+0x200>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d00d      	beq.n	8003c60 <rccGetSysClock+0x40>
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	f200 80e1 	bhi.w	8003e0c <rccGetSysClock+0x1ec>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <rccGetSysClock+0x34>
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d003      	beq.n	8003c5a <rccGetSysClock+0x3a>
 8003c52:	e0db      	b.n	8003e0c <rccGetSysClock+0x1ec>
    {
        case RCC_CFGR_SWS_HSI:
            sysClock = HSI_VALUE;    // High-speed internal = 16MHz
 8003c54:	4b73      	ldr	r3, [pc, #460]	; (8003e24 <rccGetSysClock+0x204>)
 8003c56:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8003c58:	e0db      	b.n	8003e12 <rccGetSysClock+0x1f2>

        case RCC_CFGR_SWS_HSE:
            sysClock = HSE_VALUE;    // High-speed external = 4 - 25MHz (max.)
 8003c5a:	4b73      	ldr	r3, [pc, #460]	; (8003e28 <rccGetSysClock+0x208>)
 8003c5c:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8003c5e:	e0d8      	b.n	8003e12 <rccGetSysClock+0x1f2>

        case RCC_CFGR_SWS_PLL:
            pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c60:	4b6f      	ldr	r3, [pc, #444]	; (8003e20 <rccGetSysClock+0x200>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c68:	647b      	str	r3, [r7, #68]	; 0x44

            if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003c6a:	4b6d      	ldr	r3, [pc, #436]	; (8003e20 <rccGetSysClock+0x200>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d063      	beq.n	8003d3e <rccGetSysClock+0x11e>
            {
                /* HSE used as PLL clock source */
                pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
                    * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8003c76:	4b6a      	ldr	r3, [pc, #424]	; (8003e20 <rccGetSysClock+0x200>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	099b      	lsrs	r3, r3, #6
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c80:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c88:	633b      	str	r3, [r7, #48]	; 0x30
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003c92:	4622      	mov	r2, r4
 8003c94:	462b      	mov	r3, r5
 8003c96:	f04f 0000 	mov.w	r0, #0
 8003c9a:	f04f 0100 	mov.w	r1, #0
 8003c9e:	0159      	lsls	r1, r3, #5
 8003ca0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ca4:	0150      	lsls	r0, r2, #5
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	4621      	mov	r1, r4
 8003cac:	1a51      	subs	r1, r2, r1
 8003cae:	6139      	str	r1, [r7, #16]
 8003cb0:	4629      	mov	r1, r5
 8003cb2:	eb63 0301 	sbc.w	r3, r3, r1
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cc4:	4659      	mov	r1, fp
 8003cc6:	018b      	lsls	r3, r1, #6
 8003cc8:	4651      	mov	r1, sl
 8003cca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cce:	4651      	mov	r1, sl
 8003cd0:	018a      	lsls	r2, r1, #6
 8003cd2:	4651      	mov	r1, sl
 8003cd4:	ebb2 0801 	subs.w	r8, r2, r1
 8003cd8:	4659      	mov	r1, fp
 8003cda:	eb63 0901 	sbc.w	r9, r3, r1
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cf2:	4690      	mov	r8, r2
 8003cf4:	4699      	mov	r9, r3
 8003cf6:	4623      	mov	r3, r4
 8003cf8:	eb18 0303 	adds.w	r3, r8, r3
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	462b      	mov	r3, r5
 8003d00:	eb49 0303 	adc.w	r3, r9, r3
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	f04f 0300 	mov.w	r3, #0
 8003d0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d12:	4629      	mov	r1, r5
 8003d14:	024b      	lsls	r3, r1, #9
 8003d16:	4621      	mov	r1, r4
 8003d18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	024a      	lsls	r2, r1, #9
 8003d20:	4610      	mov	r0, r2
 8003d22:	4619      	mov	r1, r3
 8003d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d26:	2200      	movs	r2, #0
 8003d28:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d30:	f7fc ff92 	bl	8000c58 <__aeabi_uldivmod>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
                pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
 8003d38:	4613      	mov	r3, r2
 8003d3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d3c:	e058      	b.n	8003df0 <rccGetSysClock+0x1d0>
            }
            else
            {
                /* HSI used as PLL clock source */
                pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
                    * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8003d3e:	4b38      	ldr	r3, [pc, #224]	; (8003e20 <rccGetSysClock+0x200>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	099b      	lsrs	r3, r3, #6
 8003d44:	2200      	movs	r2, #0
 8003d46:	4618      	mov	r0, r3
 8003d48:	4611      	mov	r1, r2
 8003d4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d4e:	623b      	str	r3, [r7, #32]
 8003d50:	2300      	movs	r3, #0
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
 8003d54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d58:	4642      	mov	r2, r8
 8003d5a:	464b      	mov	r3, r9
 8003d5c:	f04f 0000 	mov.w	r0, #0
 8003d60:	f04f 0100 	mov.w	r1, #0
 8003d64:	0159      	lsls	r1, r3, #5
 8003d66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d6a:	0150      	lsls	r0, r2, #5
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	460b      	mov	r3, r1
 8003d70:	4641      	mov	r1, r8
 8003d72:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d76:	4649      	mov	r1, r9
 8003d78:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d90:	ebb2 040a 	subs.w	r4, r2, sl
 8003d94:	eb63 050b 	sbc.w	r5, r3, fp
 8003d98:	f04f 0200 	mov.w	r2, #0
 8003d9c:	f04f 0300 	mov.w	r3, #0
 8003da0:	00eb      	lsls	r3, r5, #3
 8003da2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003da6:	00e2      	lsls	r2, r4, #3
 8003da8:	4614      	mov	r4, r2
 8003daa:	461d      	mov	r5, r3
 8003dac:	4643      	mov	r3, r8
 8003dae:	18e3      	adds	r3, r4, r3
 8003db0:	603b      	str	r3, [r7, #0]
 8003db2:	464b      	mov	r3, r9
 8003db4:	eb45 0303 	adc.w	r3, r5, r3
 8003db8:	607b      	str	r3, [r7, #4]
 8003dba:	f04f 0200 	mov.w	r2, #0
 8003dbe:	f04f 0300 	mov.w	r3, #0
 8003dc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	028b      	lsls	r3, r1, #10
 8003dca:	4621      	mov	r1, r4
 8003dcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	028a      	lsls	r2, r1, #10
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dda:	2200      	movs	r2, #0
 8003ddc:	61bb      	str	r3, [r7, #24]
 8003dde:	61fa      	str	r2, [r7, #28]
 8003de0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003de4:	f7fc ff38 	bl	8000c58 <__aeabi_uldivmod>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
                pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
 8003dec:	4613      	mov	r3, r2
 8003dee:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
            pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <rccGetSysClock+0x200>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	0c1b      	lsrs	r3, r3, #16
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	643b      	str	r3, [r7, #64]	; 0x40

            sysClock = pllvco / pllp;
 8003e00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e08:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8003e0a:	e002      	b.n	8003e12 <rccGetSysClock+0x1f2>

        default:
            sysClock = HSI_VALUE;
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <rccGetSysClock+0x204>)
 8003e0e:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8003e10:	bf00      	nop
    }

    return sysClock;
 8003e12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3750      	adds	r7, #80	; 0x50
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800
 8003e24:	00f42400 	.word	0x00f42400
 8003e28:	007a1200 	.word	0x007a1200

08003e2c <rccGetHclkFreq>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * Uses internal function rccGetSysClock().
 */
uint32_t rccGetHclkFreq(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
    SystemCoreClock = rccGetSysClock() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> POSITION_VAL(RCC_CFGR_HPRE)];
 8003e32:	f7ff fef5 	bl	8003c20 <rccGetSysClock>
 8003e36:	4601      	mov	r1, r0
 8003e38:	4b0d      	ldr	r3, [pc, #52]	; (8003e70 <rccGetHclkFreq+0x44>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e40:	22f0      	movs	r2, #240	; 0xf0
 8003e42:	607a      	str	r2, [r7, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	fa92 f2a2 	rbit	r2, r2
 8003e4a:	603a      	str	r2, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	fab2 f282 	clz	r2, r2
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	40d3      	lsrs	r3, r2
 8003e56:	4a07      	ldr	r2, [pc, #28]	; (8003e74 <rccGetHclkFreq+0x48>)
 8003e58:	5cd3      	ldrb	r3, [r2, r3]
 8003e5a:	fa21 f303 	lsr.w	r3, r1, r3
 8003e5e:	4a06      	ldr	r2, [pc, #24]	; (8003e78 <rccGetHclkFreq+0x4c>)
 8003e60:	6013      	str	r3, [r2, #0]
    return SystemCoreClock;
 8003e62:	4b05      	ldr	r3, [pc, #20]	; (8003e78 <rccGetHclkFreq+0x4c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
 8003e74:	0800909c 	.word	0x0800909c
 8003e78:	20000010 	.word	0x20000010

08003e7c <rccGetPclk1Freq>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * Uses internal function rccGetHclkFrequency().
 */
uint32_t rccGetPclk1Freq(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
    /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
    return (rccGetHclkFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003e82:	f7ff ffd3 	bl	8003e2c <rccGetHclkFreq>
 8003e86:	4601      	mov	r1, r0
 8003e88:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <rccGetPclk1Freq+0x3c>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003e90:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8003e94:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	fa92 f2a2 	rbit	r2, r2
 8003e9c:	603a      	str	r2, [r7, #0]
  return result;
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	fab2 f282 	clz	r2, r2
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	40d3      	lsrs	r3, r2
 8003ea8:	4a04      	ldr	r2, [pc, #16]	; (8003ebc <rccGetPclk1Freq+0x40>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	0800909c 	.word	0x0800909c

08003ec0 <__spi_Chk_TX_empty>:
#include <mcalGPIO.h>
#include <mcalSPI.h>


static inline void __spi_Chk_TX_empty(SPI_TypeDef *spi)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

	uint16_t simpleDelay;
	while(!(spi->SR & SPI_SR_TXE));
 8003ec8:	bf00      	nop
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0f9      	beq.n	8003eca <__spi_Chk_TX_empty+0xa>
	for (simpleDelay = 0; simpleDelay < 3; simpleDelay++) {	; }  // Kurze Zwangspause, da das Signal TXE etwas vor Ausgbae des Letzen Bite erfolgt. ca 500 ns
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	81fb      	strh	r3, [r7, #14]
 8003eda:	e002      	b.n	8003ee2 <__spi_Chk_TX_empty+0x22>
 8003edc:	89fb      	ldrh	r3, [r7, #14]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	81fb      	strh	r3, [r7, #14]
 8003ee2:	89fb      	ldrh	r3, [r7, #14]
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d9f9      	bls.n	8003edc <__spi_Chk_TX_empty+0x1c>

}
 8003ee8:	bf00      	nop
 8003eea:	bf00      	nop
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr

08003ef6 <__spi_Chk_notBSY>:
}



static inline void __spi_Chk_notBSY(SPI_TypeDef *spi)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
	while((spi->SR & SPI_SR_BSY));
 8003efe:	bf00      	nop
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1f9      	bne.n	8003f00 <__spi_Chk_notBSY+0xa>
}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
	...

08003f1c <spiVerifySPI>:
*/
/**
 * Verifies the integrity of the SPI port.
 */
static bool spiVerifySPI(SPI_TypeDef *spi)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
    if ((SPI1 == spi) || (SPI2 == spi) || (SPI3 == spi) || (SPI4 == spi))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a0c      	ldr	r2, [pc, #48]	; (8003f58 <spiVerifySPI+0x3c>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00b      	beq.n	8003f44 <spiVerifySPI+0x28>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a0b      	ldr	r2, [pc, #44]	; (8003f5c <spiVerifySPI+0x40>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d007      	beq.n	8003f44 <spiVerifySPI+0x28>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a0a      	ldr	r2, [pc, #40]	; (8003f60 <spiVerifySPI+0x44>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d003      	beq.n	8003f44 <spiVerifySPI+0x28>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a09      	ldr	r2, [pc, #36]	; (8003f64 <spiVerifySPI+0x48>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d101      	bne.n	8003f48 <spiVerifySPI+0x2c>
    {
        return true;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e000      	b.n	8003f4a <spiVerifySPI+0x2e>
    }
    return false;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40013000 	.word	0x40013000
 8003f5c:	40003800 	.word	0x40003800
 8003f60:	40003c00 	.word	0x40003c00
 8003f64:	40013400 	.word	0x40013400

08003f68 <spiVerifyClkDivider>:

/**
 * Verifies the integrity of the SPI clock divider.
 */
static bool spiVerifyClkDivider(SPI_CLOCK_DIV_t div)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	71fb      	strb	r3, [r7, #7]
    if ((CLK_DIV_2  == div) || (CLK_DIV_4  == div) || (CLK_DIV_8   == div) || (CLK_DIV_16  == div) ||
 8003f72:	79fb      	ldrb	r3, [r7, #7]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d014      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d011      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d00e      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	2b03      	cmp	r3, #3
 8003f88:	d00b      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d008      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
        (CLK_DIV_32 == div) || (CLK_DIV_64 == div) || (CLK_DIV_128 == div) || (CLK_DIV_256 == div))
 8003f90:	79fb      	ldrb	r3, [r7, #7]
 8003f92:	2b05      	cmp	r3, #5
 8003f94:	d005      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	2b06      	cmp	r3, #6
 8003f9a:	d002      	beq.n	8003fa2 <spiVerifyClkDivider+0x3a>
 8003f9c:	79fb      	ldrb	r3, [r7, #7]
 8003f9e:	2b07      	cmp	r3, #7
 8003fa0:	d101      	bne.n	8003fa6 <spiVerifyClkDivider+0x3e>
    {
        return true;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e000      	b.n	8003fa8 <spiVerifyClkDivider+0x40>
    }
    return false;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <spiVerifySSM>:

/**
 * Verifies the integrity of the SPI Software Slave Management.
 */
static bool spiVerifySSM(SPI_SSM_t ssm)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	71fb      	strb	r3, [r7, #7]
    if ((SSM_ON == ssm) || (SSM_OFF == ssm))
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d002      	beq.n	8003fca <spiVerifySSM+0x16>
 8003fc4:	79fb      	ldrb	r3, [r7, #7]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <spiVerifySSM+0x1a>
    {
        return true;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e000      	b.n	8003fd0 <spiVerifySSM+0x1c>
    }
    return false;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <spiVerifyOpMode>:

/**
 * Verifies the integrity of the SPI operational mode.
 */
static bool spiVerifyOpMode(SPI_OPMODE_t om)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	71fb      	strb	r3, [r7, #7]
    if ((MASTER == om) || (SLAVE == om))
 8003fe6:	79fb      	ldrb	r3, [r7, #7]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d002      	beq.n	8003ff2 <spiVerifyOpMode+0x16>
 8003fec:	79fb      	ldrb	r3, [r7, #7]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d101      	bne.n	8003ff6 <spiVerifyOpMode+0x1a>
    {
        return true;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e000      	b.n	8003ff8 <spiVerifyOpMode+0x1c>
    }
    return false;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <spiVerifyPhase>:

/**
 * Verifies the integrity of the SPI trigger phase.
 */
static bool spiVerifyPhase(SPI_PHASE_t ph)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	4603      	mov	r3, r0
 800400c:	71fb      	strb	r3, [r7, #7]
    if ((SPI_PHASE_EDGE_1 == ph) || (SPI_PHASE_EDGE_2 == ph))
 800400e:	79fb      	ldrb	r3, [r7, #7]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d002      	beq.n	800401a <spiVerifyPhase+0x16>
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <spiVerifyPhase+0x1a>
    {
        return true;
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <spiVerifyPhase+0x1c>
    }
    return false;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <spiVerifyIdlePolarity>:

/**
 * Verifies the integrity of the SPI idle level.
 */
static bool spiVerifyIdlePolarity(SPI_POLARITY_t pol)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	71fb      	strb	r3, [r7, #7]
    if ((SPI_IDLE_LOW == pol) || (SPI_IDLE_HIGH == pol))
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <spiVerifyIdlePolarity+0x16>
 800403c:	79fb      	ldrb	r3, [r7, #7]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d101      	bne.n	8004046 <spiVerifyIdlePolarity+0x1a>
    {
        return true;
 8004042:	2301      	movs	r3, #1
 8004044:	e000      	b.n	8004048 <spiVerifyIdlePolarity+0x1c>
    }
    return false;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <spiInitSPI>:


SPI_RETURN_CODE_t spiInitSPI(SPI_TypeDef *spi, SPI_CLOCK_DIV_t div, SPI_DATALEN_t len,
                             SPI_SSM_t ssm, SPI_SSI_LVL_t lvl, SPI_OPMODE_t opMode,
                             SPI_PHASE_t phase, SPI_POLARITY_t polarity)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	4608      	mov	r0, r1
 800405e:	4611      	mov	r1, r2
 8004060:	461a      	mov	r2, r3
 8004062:	4603      	mov	r3, r0
 8004064:	70fb      	strb	r3, [r7, #3]
 8004066:	460b      	mov	r3, r1
 8004068:	70bb      	strb	r3, [r7, #2]
 800406a:	4613      	mov	r3, r2
 800406c:	707b      	strb	r3, [r7, #1]
    uint16_t cr1 = 0U;
 800406e:	2300      	movs	r3, #0
 8004070:	81fb      	strh	r3, [r7, #14]
    // Parameter verification
    if (spiVerifyClkDivider(div) != true)
 8004072:	78fb      	ldrb	r3, [r7, #3]
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff ff77 	bl	8003f68 <spiVerifyClkDivider>
 800407a:	4603      	mov	r3, r0
 800407c:	f083 0301 	eor.w	r3, r3, #1
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <spiInitSPI+0x38>
    {
        return SPI_INVALID_CLOCK_DIVIDER;
 8004086:	f06f 0350 	mvn.w	r3, #80	; 0x50
 800408a:	e0cc      	b.n	8004226 <spiInitSPI+0x1d2>
    }
    if (spiVerifySSM(ssm) != true)
 800408c:	787b      	ldrb	r3, [r7, #1]
 800408e:	4618      	mov	r0, r3
 8004090:	f7ff ff90 	bl	8003fb4 <spiVerifySSM>
 8004094:	4603      	mov	r3, r0
 8004096:	f083 0301 	eor.w	r3, r3, #1
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d002      	beq.n	80040a6 <spiInitSPI+0x52>
    {
        return SPI_INVALID_SW_SLV_MGMT;
 80040a0:	f06f 0352 	mvn.w	r3, #82	; 0x52
 80040a4:	e0bf      	b.n	8004226 <spiInitSPI+0x1d2>
    if (spiVerifySsiLvl(lvl) != true)
    {
        return SPI_INVALID_SSI_LEVEL;
    }
#endif
    if (spiVerifyOpMode(opMode) != true)
 80040a6:	7f3b      	ldrb	r3, [r7, #28]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff ff97 	bl	8003fdc <spiVerifyOpMode>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f083 0301 	eor.w	r3, r3, #1
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <spiInitSPI+0x6c>
    {
        return SPI_INVALID_OP_MODE;
 80040ba:	f06f 0355 	mvn.w	r3, #85	; 0x55
 80040be:	e0b2      	b.n	8004226 <spiInitSPI+0x1d2>
    }
    if (spiVerifyPhase(phase) != true)
 80040c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff ff9d 	bl	8004004 <spiVerifyPhase>
 80040ca:	4603      	mov	r3, r0
 80040cc:	f083 0301 	eor.w	r3, r3, #1
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <spiInitSPI+0x88>
    {
        return SPI_INVALID_PHASE;
 80040d6:	f06f 0356 	mvn.w	r3, #86	; 0x56
 80040da:	e0a4      	b.n	8004226 <spiInitSPI+0x1d2>
    }
    if (spiVerifyIdlePolarity(polarity) != true)
 80040dc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7ff ffa3 	bl	800402c <spiVerifyIdlePolarity>
 80040e6:	4603      	mov	r3, r0
 80040e8:	f083 0301 	eor.w	r3, r3, #1
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d002      	beq.n	80040f8 <spiInitSPI+0xa4>
    {
        return SPI_INVALID_IDLE_POLARITY;
 80040f2:	f06f 0357 	mvn.w	r3, #87	; 0x57
 80040f6:	e096      	b.n	8004226 <spiInitSPI+0x1d2>
    /**
     *  All parameter check passed successfully!
     */

    // Setting up the baudrate (PCLK / Pre-Scaler)
    switch (div)
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	2b07      	cmp	r3, #7
 80040fc:	d83a      	bhi.n	8004174 <spiInitSPI+0x120>
 80040fe:	a201      	add	r2, pc, #4	; (adr r2, 8004104 <spiInitSPI+0xb0>)
 8004100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004104:	08004125 	.word	0x08004125
 8004108:	0800412f 	.word	0x0800412f
 800410c:	08004139 	.word	0x08004139
 8004110:	08004143 	.word	0x08004143
 8004114:	0800414d 	.word	0x0800414d
 8004118:	08004157 	.word	0x08004157
 800411c:	08004161 	.word	0x08004161
 8004120:	0800416b 	.word	0x0800416b
    {
        case CLK_DIV_2:
            cr1 &= ~(SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004124:	89fb      	ldrh	r3, [r7, #14]
 8004126:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800412a:	81fb      	strh	r3, [r7, #14]
            break;
 800412c:	e027      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_4:
            cr1 |= SPI_CR1_BR_0;
 800412e:	89fb      	ldrh	r3, [r7, #14]
 8004130:	f043 0308 	orr.w	r3, r3, #8
 8004134:	81fb      	strh	r3, [r7, #14]
            break;
 8004136:	e022      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_8:
            cr1 |= SPI_CR1_BR_1;
 8004138:	89fb      	ldrh	r3, [r7, #14]
 800413a:	f043 0310 	orr.w	r3, r3, #16
 800413e:	81fb      	strh	r3, [r7, #14]
            break;
 8004140:	e01d      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_16:
            cr1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004142:	89fb      	ldrh	r3, [r7, #14]
 8004144:	f043 0318 	orr.w	r3, r3, #24
 8004148:	81fb      	strh	r3, [r7, #14]
            break;
 800414a:	e018      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_32:
            cr1 |= SPI_CR1_BR_2;
 800414c:	89fb      	ldrh	r3, [r7, #14]
 800414e:	f043 0320 	orr.w	r3, r3, #32
 8004152:	81fb      	strh	r3, [r7, #14]
            break;
 8004154:	e013      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_64:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_0);
 8004156:	89fb      	ldrh	r3, [r7, #14]
 8004158:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800415c:	81fb      	strh	r3, [r7, #14]
            break;
 800415e:	e00e      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_128:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_1);
 8004160:	89fb      	ldrh	r3, [r7, #14]
 8004162:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004166:	81fb      	strh	r3, [r7, #14]
            break;
 8004168:	e009      	b.n	800417e <spiInitSPI+0x12a>

        case CLK_DIV_256:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0);
 800416a:	89fb      	ldrh	r3, [r7, #14]
 800416c:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8004170:	81fb      	strh	r3, [r7, #14]
            break;
 8004172:	e004      	b.n	800417e <spiInitSPI+0x12a>

        default:
            cr1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8004174:	89fb      	ldrh	r3, [r7, #14]
 8004176:	f043 0318 	orr.w	r3, r3, #24
 800417a:	81fb      	strh	r3, [r7, #14]
            break;
 800417c:	bf00      	nop
    }

    // Setting up the data length
    if (SPI_DATA_8_BIT == len)
 800417e:	78bb      	ldrb	r3, [r7, #2]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d104      	bne.n	800418e <spiInitSPI+0x13a>
    {
        cr1 &= ~SPI_CR1_DFF_Msk;
 8004184:	89fb      	ldrh	r3, [r7, #14]
 8004186:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800418a:	81fb      	strh	r3, [r7, #14]
 800418c:	e003      	b.n	8004196 <spiInitSPI+0x142>
    }
    else
    {
        cr1 |= SPI_CR1_DFF;
 800418e:	89fb      	ldrh	r3, [r7, #14]
 8004190:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004194:	81fb      	strh	r3, [r7, #14]
    }

    // Set SSM and SSI bits
    if (SSM_ON == ssm)
 8004196:	787b      	ldrb	r3, [r7, #1]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d110      	bne.n	80041be <spiInitSPI+0x16a>
    {
        cr1 |= SPI_CR1_SSM;
 800419c:	89fb      	ldrh	r3, [r7, #14]
 800419e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041a2:	81fb      	strh	r3, [r7, #14]

        // SSI level works only if SSM is active
        if (SSI_LVL_HIGH == lvl)
 80041a4:	7e3b      	ldrb	r3, [r7, #24]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d104      	bne.n	80041b4 <spiInitSPI+0x160>
        {
            cr1 |= SPI_CR1_SSI;
 80041aa:	89fb      	ldrh	r3, [r7, #14]
 80041ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041b0:	81fb      	strh	r3, [r7, #14]
 80041b2:	e008      	b.n	80041c6 <spiInitSPI+0x172>
        }
        else
        {
            cr1 &= ~SPI_CR1_SSI_Msk;
 80041b4:	89fb      	ldrh	r3, [r7, #14]
 80041b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041ba:	81fb      	strh	r3, [r7, #14]
 80041bc:	e003      	b.n	80041c6 <spiInitSPI+0x172>
        }
    }
    else
    {
        cr1 &= ~SPI_CR1_SSM_Msk;
 80041be:	89fb      	ldrh	r3, [r7, #14]
 80041c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041c4:	81fb      	strh	r3, [r7, #14]
    }

    // Select between Master/Slave mode
    if (MASTER == opMode)
 80041c6:	7f3b      	ldrb	r3, [r7, #28]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d104      	bne.n	80041d6 <spiInitSPI+0x182>
    {
        cr1 |= SPI_CR1_MSTR;
 80041cc:	89fb      	ldrh	r3, [r7, #14]
 80041ce:	f043 0304 	orr.w	r3, r3, #4
 80041d2:	81fb      	strh	r3, [r7, #14]
 80041d4:	e003      	b.n	80041de <spiInitSPI+0x18a>
    }
    else
    {
        cr1 &= ~SPI_CR1_MSTR_Msk;
 80041d6:	89fb      	ldrh	r3, [r7, #14]
 80041d8:	f023 0304 	bic.w	r3, r3, #4
 80041dc:	81fb      	strh	r3, [r7, #14]
    }

    // Set clock phase
    if (SPI_PHASE_EDGE_1 == phase)
 80041de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d104      	bne.n	80041f0 <spiInitSPI+0x19c>
    {
        cr1 &= ~SPI_CR1_CPHA_Msk;
 80041e6:	89fb      	ldrh	r3, [r7, #14]
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	81fb      	strh	r3, [r7, #14]
 80041ee:	e003      	b.n	80041f8 <spiInitSPI+0x1a4>
    }
    else
    {
        cr1 |= SPI_CR1_CPHA;
 80041f0:	89fb      	ldrh	r3, [r7, #14]
 80041f2:	f043 0301 	orr.w	r3, r3, #1
 80041f6:	81fb      	strh	r3, [r7, #14]
    }

    // Set clock polarity
    if (SPI_IDLE_LOW == polarity)
 80041f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d104      	bne.n	800420a <spiInitSPI+0x1b6>
    {
        cr1 &= ~SPI_CR1_CPOL_Msk;
 8004200:	89fb      	ldrh	r3, [r7, #14]
 8004202:	f023 0302 	bic.w	r3, r3, #2
 8004206:	81fb      	strh	r3, [r7, #14]
 8004208:	e003      	b.n	8004212 <spiInitSPI+0x1be>
    }
    else
    {
        cr1 |= SPI_CR1_CPOL;
 800420a:	89fb      	ldrh	r3, [r7, #14]
 800420c:	f043 0302 	orr.w	r3, r3, #2
 8004210:	81fb      	strh	r3, [r7, #14]
    }

    // Transfer settings to CR1 + CR2
    spi->CR1 = cr1;
 8004212:	89fa      	ldrh	r2, [r7, #14]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	601a      	str	r2, [r3, #0]
    //spi->CR1 = 0x31E; //8-bit frames
    spi->CR2 = 0;                     // Simplified version. Should be modified.
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	605a      	str	r2, [r3, #4]

    // Finally, enable SPIn
    spiEnableSPI(spi);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f846 	bl	80042b0 <spiEnableSPI>

    return SPI_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop

08004230 <spiSelectSPI>:


SPI_RETURN_CODE_t spiSelectSPI(SPI_TypeDef *spi)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
    // All parameter check passed successfully!

    // Selects the bus clock for SPIn
    if (SPI1 == spi)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a18      	ldr	r2, [pc, #96]	; (800429c <spiSelectSPI+0x6c>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d106      	bne.n	800424e <spiSelectSPI+0x1e>
    {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8004240:	4b17      	ldr	r3, [pc, #92]	; (80042a0 <spiSelectSPI+0x70>)
 8004242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004244:	4a16      	ldr	r2, [pc, #88]	; (80042a0 <spiSelectSPI+0x70>)
 8004246:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800424a:	6453      	str	r3, [r2, #68]	; 0x44
 800424c:	e01f      	b.n	800428e <spiSelectSPI+0x5e>
    }
    else if (SPI2 == spi)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a14      	ldr	r2, [pc, #80]	; (80042a4 <spiSelectSPI+0x74>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d106      	bne.n	8004264 <spiSelectSPI+0x34>
    {
        RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 8004256:	4b12      	ldr	r3, [pc, #72]	; (80042a0 <spiSelectSPI+0x70>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	4a11      	ldr	r2, [pc, #68]	; (80042a0 <spiSelectSPI+0x70>)
 800425c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004260:	6413      	str	r3, [r2, #64]	; 0x40
 8004262:	e014      	b.n	800428e <spiSelectSPI+0x5e>
    }
    else if (SPI3 == spi)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a10      	ldr	r2, [pc, #64]	; (80042a8 <spiSelectSPI+0x78>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d106      	bne.n	800427a <spiSelectSPI+0x4a>
    {
        RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 800426c:	4b0c      	ldr	r3, [pc, #48]	; (80042a0 <spiSelectSPI+0x70>)
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	4a0b      	ldr	r2, [pc, #44]	; (80042a0 <spiSelectSPI+0x70>)
 8004272:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004276:	6413      	str	r3, [r2, #64]	; 0x40
 8004278:	e009      	b.n	800428e <spiSelectSPI+0x5e>
    }
    else if (SPI4 == spi)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a0b      	ldr	r2, [pc, #44]	; (80042ac <spiSelectSPI+0x7c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d105      	bne.n	800428e <spiSelectSPI+0x5e>
    {
        RCC->APB2ENR |= RCC_APB2ENR_SPI4EN;
 8004282:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <spiSelectSPI+0x70>)
 8004284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004286:	4a06      	ldr	r2, [pc, #24]	; (80042a0 <spiSelectSPI+0x70>)
 8004288:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800428c:	6453      	str	r3, [r2, #68]	; 0x44
    }

    return SPI_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	40013000 	.word	0x40013000
 80042a0:	40023800 	.word	0x40023800
 80042a4:	40003800 	.word	0x40003800
 80042a8:	40003c00 	.word	0x40003c00
 80042ac:	40013400 	.word	0x40013400

080042b0 <spiEnableSPI>:

    return SPI_OK;
}

SPI_RETURN_CODE_t spiEnableSPI(SPI_TypeDef *spi)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]

	// Parameter verification
    if (spiVerifySPI(spi) != true)
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f7ff fe2f 	bl	8003f1c <spiVerifySPI>
 80042be:	4603      	mov	r3, r0
 80042c0:	f083 0301 	eor.w	r3, r3, #1
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <spiEnableSPI+0x20>
    {
        return SPI_INVALID_SPI;
 80042ca:	f06f 034f 	mvn.w	r3, #79	; 0x4f
 80042ce:	e006      	b.n	80042de <spiEnableSPI+0x2e>
    }

    // All parameter check passed successfully!
    spi->CR1 |= SPI_CR1_SPE;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	601a      	str	r2, [r3, #0]

    return SPI_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <spiWriteByte>:
    return SPI_OK;
}


SPI_RETURN_CODE_t spiWriteByte(SPI_TypeDef *spi, GPIO_TypeDef *port, PIN_NUM_t pin, uint8_t data)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b084      	sub	sp, #16
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	60f8      	str	r0, [r7, #12]
 80042ee:	60b9      	str	r1, [r7, #8]
 80042f0:	4611      	mov	r1, r2
 80042f2:	461a      	mov	r2, r3
 80042f4:	460b      	mov	r3, r1
 80042f6:	71fb      	strb	r3, [r7, #7]
 80042f8:	4613      	mov	r3, r2
 80042fa:	71bb      	strb	r3, [r7, #6]
    //static uint8_t state = SPI_SEND_BYTE_1;

    if (gpioVerifyPin(pin) != true)
 80042fc:	79fb      	ldrb	r3, [r7, #7]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fe fec6 	bl	8003090 <gpioVerifyPin>
 8004304:	4603      	mov	r3, r0
 8004306:	f083 0301 	eor.w	r3, r3, #1
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <spiWriteByte+0x30>
    {
        return GPIO_INVALID_PIN;
 8004310:	f06f 0301 	mvn.w	r3, #1
 8004314:	e016      	b.n	8004344 <spiWriteByte+0x5e>
    }
	__spi_Chk_TX_empty(spi);
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f7ff fdd2 	bl	8003ec0 <__spi_Chk_TX_empty>
    gpioResetPin(port, pin);              // Set CS input to low level
 800431c:	79fb      	ldrb	r3, [r7, #7]
 800431e:	4619      	mov	r1, r3
 8004320:	68b8      	ldr	r0, [r7, #8]
 8004322:	f7ff f8b3 	bl	800348c <gpioResetPin>

	spi->DR = data;                         // Send first byte to data register
 8004326:	79ba      	ldrb	r2, [r7, #6]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	60da      	str	r2, [r3, #12]
	__spi_Chk_TX_empty(spi);
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f7ff fdc7 	bl	8003ec0 <__spi_Chk_TX_empty>

	__spi_Chk_notBSY(spi);
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f7ff fddf 	bl	8003ef6 <__spi_Chk_notBSY>
	gpioSetPin(port, pin);
 8004338:	79fb      	ldrb	r3, [r7, #7]
 800433a:	4619      	mov	r1, r3
 800433c:	68b8      	ldr	r0, [r7, #8]
 800433e:	f7ff f87a 	bl	8003436 <gpioSetPin>
            gpioSetPin(port, pin);
            state = SPI_SEND_BYTE_1;
        }
    }
*/
    return SPI_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	6039      	str	r1, [r7, #0]
 8004356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435c:	2b00      	cmp	r3, #0
 800435e:	db0a      	blt.n	8004376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	b2da      	uxtb	r2, r3
 8004364:	490c      	ldr	r1, [pc, #48]	; (8004398 <__NVIC_SetPriority+0x4c>)
 8004366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436a:	0112      	lsls	r2, r2, #4
 800436c:	b2d2      	uxtb	r2, r2
 800436e:	440b      	add	r3, r1
 8004370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004374:	e00a      	b.n	800438c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	b2da      	uxtb	r2, r3
 800437a:	4908      	ldr	r1, [pc, #32]	; (800439c <__NVIC_SetPriority+0x50>)
 800437c:	79fb      	ldrb	r3, [r7, #7]
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	3b04      	subs	r3, #4
 8004384:	0112      	lsls	r2, r2, #4
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	440b      	add	r3, r1
 800438a:	761a      	strb	r2, [r3, #24]
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr
 8004398:	e000e100 	.word	0xe000e100
 800439c:	e000ed00 	.word	0xe000ed00

080043a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80043b0:	d301      	bcc.n	80043b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043b2:	2301      	movs	r3, #1
 80043b4:	e00f      	b.n	80043d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043b6:	4a0a      	ldr	r2, [pc, #40]	; (80043e0 <SysTick_Config+0x40>)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043be:	210f      	movs	r1, #15
 80043c0:	f04f 30ff 	mov.w	r0, #4294967295
 80043c4:	f7ff ffc2 	bl	800434c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043c8:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <SysTick_Config+0x40>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ce:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <SysTick_Config+0x40>)
 80043d0:	2207      	movs	r2, #7
 80043d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	e000e010 	.word	0xe000e010

080043e4 <systickSetMillis>:
 * **systickSetMillis()** might be confusing since the user might expect to get a ticktime of a multiple of **one**
 * millisecond. However, depending on the setting of the divider used in function systickInit() the real ticktime might
 * be also a multiple of 10 or 100 milliseconds.
 */
void systickSetMillis(uint32_t *timer, uint32_t millis)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
    *timer = millis;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	601a      	str	r2, [r3, #0]
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <systickInit>:
 * Initialization of the SysTick timer
 *
 * @param  divisor : Sets the tick time of SysTick
 */
void systickInit(uint32_t divisor)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	SystemCoreClockUpdate();
 8004408:	f000 f8b2 	bl	8004570 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock / divisor);
 800440c:	4b05      	ldr	r3, [pc, #20]	; (8004424 <systickInit+0x24>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	fbb2 f3f3 	udiv	r3, r2, r3
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff ffc2 	bl	80043a0 <SysTick_Config>
}
 800441c:	bf00      	nop
 800441e:	3708      	adds	r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	20000010 	.word	0x20000010

08004428 <systickSetTicktime>:
 * @note
 * This function is a replacement for the deprecated functions systickSetMillis() and systickSetMicros(). The reason for
 * this replacement is documented in the 'Deprecated Systick Functions' section.
 */
void systickSetTicktime(uint32_t *timer, uint32_t ticktime)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
    *timer = ticktime;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	601a      	str	r2, [r3, #0]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <isSystickExpired>:
 * on the Systick timer.
 *
 * @param   timer : This is a software timer.
 */
bool isSystickExpired(uint32_t timer)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
	bool timerState = false;
 800444c:	2300      	movs	r3, #0
 800444e:	73fb      	strb	r3, [r7, #15]

	if (0 == timer)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <isSystickExpired+0x16>
	{
		timerState = true;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
	}

	return timerState;
 800445a:	7bfb      	ldrb	r3, [r7, #15]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <SysTick_Handler>:
 * @note
 * It is very important to provide a globally defined boolean variable with exactly the name <b>timerTrigger</b>. A very good place
 * for the introduction of this variable is the file <b>main.c</b> of your personal project.
 */
void SysTick_Handler(void)
{
 8004468:	b480      	push	{r7}
 800446a:	af00      	add	r7, sp, #0
	timerTrigger = true;
 800446c:	4b03      	ldr	r3, [pc, #12]	; (800447c <SysTick_Handler+0x14>)
 800446e:	2201      	movs	r2, #1
 8004470:	701a      	strb	r2, [r3, #0]
}
 8004472:	bf00      	nop
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	20000228 	.word	0x20000228

08004480 <systickUpdateTimer>:
 * Updates the given timer.
 *
 * @param *timer : A pointer to the variable representing this timer.
 */
void systickUpdateTimer(uint32_t *timer)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
    DECREMENT_TIMER(*timer);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d004      	beq.n	800449a <systickUpdateTimer+0x1a>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	1e5a      	subs	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	601a      	str	r2, [r3, #0]
    timerTrigger = false;
 800449a:	4b04      	ldr	r3, [pc, #16]	; (80044ac <systickUpdateTimer+0x2c>)
 800449c:	2200      	movs	r2, #0
 800449e:	701a      	strb	r2, [r3, #0]
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	20000228 	.word	0x20000228

080044b0 <systickUpdateTimerList>:
 *
 * @param  *list      : Pointer to an array of pointers
 * @param   arraySize : Size of the list
 */
void systickUpdateTimerList(uint32_t *list, uint8_t arraySize)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	460b      	mov	r3, r1
 80044ba:	70fb      	strb	r3, [r7, #3]
	uint32_t *timer;
	uint8_t  i;

	for (i = 0; i < (arraySize); ++i)
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
 80044c0:	e011      	b.n	80044e6 <systickUpdateTimerList+0x36>
	{
		timer = (uint32_t *) list[i];
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	4413      	add	r3, r2
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	60bb      	str	r3, [r7, #8]
		DECREMENT_TIMER(*timer);
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d004      	beq.n	80044e0 <systickUpdateTimerList+0x30>
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	1e5a      	subs	r2, r3, #1
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (arraySize); ++i)
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
 80044e2:	3301      	adds	r3, #1
 80044e4:	73fb      	strb	r3, [r7, #15]
 80044e6:	7bfa      	ldrb	r2, [r7, #15]
 80044e8:	78fb      	ldrb	r3, [r7, #3]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d3e9      	bcc.n	80044c2 <systickUpdateTimerList+0x12>
	}
    timerTrigger = false;
 80044ee:	4b04      	ldr	r3, [pc, #16]	; (8004500 <systickUpdateTimerList+0x50>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	701a      	strb	r2, [r3, #0]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	20000228 	.word	0x20000228

08004504 <systickDelay>:
 * of the while(1) loop, e.g. when initialization of a hardware component needs
 * time to perform one initialization step (e.g. if the datasheet of that component
 * demands a delay before doing the next initialization step).
 */
void systickDelay(uint32_t *timer, uint32_t delay)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
    systickSetMillis(timer, delay);
 800450e:	6839      	ldr	r1, [r7, #0]
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff ff67 	bl	80043e4 <systickSetMillis>
    while (!isSystickExpired(*timer))
 8004516:	e006      	b.n	8004526 <systickDelay+0x22>
    {
        if (timerTrigger == true)
 8004518:	4b0b      	ldr	r3, [pc, #44]	; (8004548 <systickDelay+0x44>)
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <systickDelay+0x22>
        {
            systickUpdateTimer(timer);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff ffad 	bl	8004480 <systickUpdateTimer>
    while (!isSystickExpired(*timer))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f7ff ff8a 	bl	8004444 <isSystickExpired>
 8004530:	4603      	mov	r3, r0
 8004532:	f083 0301 	eor.w	r3, r3, #1
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1ed      	bne.n	8004518 <systickDelay+0x14>
        }
    }
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	20000228 	.word	0x20000228

0800454c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004550:	4b06      	ldr	r3, [pc, #24]	; (800456c <SystemInit+0x20>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004556:	4a05      	ldr	r2, [pc, #20]	; (800456c <SystemInit+0x20>)
 8004558:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800455c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004560:	bf00      	nop
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	e000ed00 	.word	0xe000ed00

08004570 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	2300      	movs	r3, #0
 800457c:	617b      	str	r3, [r7, #20]
 800457e:	2302      	movs	r3, #2
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	2302      	movs	r3, #2
 8004588:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800458a:	4b34      	ldr	r3, [pc, #208]	; (800465c <SystemCoreClockUpdate+0xec>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 030c 	and.w	r3, r3, #12
 8004592:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	2b08      	cmp	r3, #8
 8004598:	d011      	beq.n	80045be <SystemCoreClockUpdate+0x4e>
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d844      	bhi.n	800462a <SystemCoreClockUpdate+0xba>
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <SystemCoreClockUpdate+0x3e>
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d004      	beq.n	80045b6 <SystemCoreClockUpdate+0x46>
 80045ac:	e03d      	b.n	800462a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80045ae:	4b2c      	ldr	r3, [pc, #176]	; (8004660 <SystemCoreClockUpdate+0xf0>)
 80045b0:	4a2c      	ldr	r2, [pc, #176]	; (8004664 <SystemCoreClockUpdate+0xf4>)
 80045b2:	601a      	str	r2, [r3, #0]
      break;
 80045b4:	e03d      	b.n	8004632 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80045b6:	4b2a      	ldr	r3, [pc, #168]	; (8004660 <SystemCoreClockUpdate+0xf0>)
 80045b8:	4a2b      	ldr	r2, [pc, #172]	; (8004668 <SystemCoreClockUpdate+0xf8>)
 80045ba:	601a      	str	r2, [r3, #0]
      break;
 80045bc:	e039      	b.n	8004632 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80045be:	4b27      	ldr	r3, [pc, #156]	; (800465c <SystemCoreClockUpdate+0xec>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	0d9b      	lsrs	r3, r3, #22
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045ca:	4b24      	ldr	r3, [pc, #144]	; (800465c <SystemCoreClockUpdate+0xec>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045d2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00c      	beq.n	80045f4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80045da:	4a23      	ldr	r2, [pc, #140]	; (8004668 <SystemCoreClockUpdate+0xf8>)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e2:	4a1e      	ldr	r2, [pc, #120]	; (800465c <SystemCoreClockUpdate+0xec>)
 80045e4:	6852      	ldr	r2, [r2, #4]
 80045e6:	0992      	lsrs	r2, r2, #6
 80045e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ec:	fb02 f303 	mul.w	r3, r2, r3
 80045f0:	617b      	str	r3, [r7, #20]
 80045f2:	e00b      	b.n	800460c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80045f4:	4a1b      	ldr	r2, [pc, #108]	; (8004664 <SystemCoreClockUpdate+0xf4>)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045fc:	4a17      	ldr	r2, [pc, #92]	; (800465c <SystemCoreClockUpdate+0xec>)
 80045fe:	6852      	ldr	r2, [r2, #4]
 8004600:	0992      	lsrs	r2, r2, #6
 8004602:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004606:	fb02 f303 	mul.w	r3, r2, r3
 800460a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800460c:	4b13      	ldr	r3, [pc, #76]	; (800465c <SystemCoreClockUpdate+0xec>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	0c1b      	lsrs	r3, r3, #16
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	3301      	adds	r3, #1
 8004618:	005b      	lsls	r3, r3, #1
 800461a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	fbb2 f3f3 	udiv	r3, r2, r3
 8004624:	4a0e      	ldr	r2, [pc, #56]	; (8004660 <SystemCoreClockUpdate+0xf0>)
 8004626:	6013      	str	r3, [r2, #0]
      break;
 8004628:	e003      	b.n	8004632 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800462a:	4b0d      	ldr	r3, [pc, #52]	; (8004660 <SystemCoreClockUpdate+0xf0>)
 800462c:	4a0d      	ldr	r2, [pc, #52]	; (8004664 <SystemCoreClockUpdate+0xf4>)
 800462e:	601a      	str	r2, [r3, #0]
      break;
 8004630:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004632:	4b0a      	ldr	r3, [pc, #40]	; (800465c <SystemCoreClockUpdate+0xec>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	091b      	lsrs	r3, r3, #4
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	4a0b      	ldr	r2, [pc, #44]	; (800466c <SystemCoreClockUpdate+0xfc>)
 800463e:	5cd3      	ldrb	r3, [r2, r3]
 8004640:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8004642:	4b07      	ldr	r3, [pc, #28]	; (8004660 <SystemCoreClockUpdate+0xf0>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	fa22 f303 	lsr.w	r3, r2, r3
 800464c:	4a04      	ldr	r2, [pc, #16]	; (8004660 <SystemCoreClockUpdate+0xf0>)
 800464e:	6013      	str	r3, [r2, #0]
}
 8004650:	bf00      	nop
 8004652:	371c      	adds	r7, #28
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	40023800 	.word	0x40023800
 8004660:	20000010 	.word	0x20000010
 8004664:	00f42400 	.word	0x00f42400
 8004668:	007a1200 	.word	0x007a1200
 800466c:	080090ac 	.word	0x080090ac

08004670 <__libc_init_array>:
 8004670:	b570      	push	{r4, r5, r6, lr}
 8004672:	4d0d      	ldr	r5, [pc, #52]	; (80046a8 <__libc_init_array+0x38>)
 8004674:	4c0d      	ldr	r4, [pc, #52]	; (80046ac <__libc_init_array+0x3c>)
 8004676:	1b64      	subs	r4, r4, r5
 8004678:	10a4      	asrs	r4, r4, #2
 800467a:	2600      	movs	r6, #0
 800467c:	42a6      	cmp	r6, r4
 800467e:	d109      	bne.n	8004694 <__libc_init_array+0x24>
 8004680:	4d0b      	ldr	r5, [pc, #44]	; (80046b0 <__libc_init_array+0x40>)
 8004682:	4c0c      	ldr	r4, [pc, #48]	; (80046b4 <__libc_init_array+0x44>)
 8004684:	f004 fa66 	bl	8008b54 <_init>
 8004688:	1b64      	subs	r4, r4, r5
 800468a:	10a4      	asrs	r4, r4, #2
 800468c:	2600      	movs	r6, #0
 800468e:	42a6      	cmp	r6, r4
 8004690:	d105      	bne.n	800469e <__libc_init_array+0x2e>
 8004692:	bd70      	pop	{r4, r5, r6, pc}
 8004694:	f855 3b04 	ldr.w	r3, [r5], #4
 8004698:	4798      	blx	r3
 800469a:	3601      	adds	r6, #1
 800469c:	e7ee      	b.n	800467c <__libc_init_array+0xc>
 800469e:	f855 3b04 	ldr.w	r3, [r5], #4
 80046a2:	4798      	blx	r3
 80046a4:	3601      	adds	r6, #1
 80046a6:	e7f2      	b.n	800468e <__libc_init_array+0x1e>
 80046a8:	080096e8 	.word	0x080096e8
 80046ac:	080096e8 	.word	0x080096e8
 80046b0:	080096e8 	.word	0x080096e8
 80046b4:	080096ec 	.word	0x080096ec

080046b8 <memset>:
 80046b8:	4402      	add	r2, r0
 80046ba:	4603      	mov	r3, r0
 80046bc:	4293      	cmp	r3, r2
 80046be:	d100      	bne.n	80046c2 <memset+0xa>
 80046c0:	4770      	bx	lr
 80046c2:	f803 1b01 	strb.w	r1, [r3], #1
 80046c6:	e7f9      	b.n	80046bc <memset+0x4>

080046c8 <__cvt>:
 80046c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046cc:	ec55 4b10 	vmov	r4, r5, d0
 80046d0:	2d00      	cmp	r5, #0
 80046d2:	460e      	mov	r6, r1
 80046d4:	4619      	mov	r1, r3
 80046d6:	462b      	mov	r3, r5
 80046d8:	bfbb      	ittet	lt
 80046da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80046de:	461d      	movlt	r5, r3
 80046e0:	2300      	movge	r3, #0
 80046e2:	232d      	movlt	r3, #45	; 0x2d
 80046e4:	700b      	strb	r3, [r1, #0]
 80046e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80046e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80046ec:	4691      	mov	r9, r2
 80046ee:	f023 0820 	bic.w	r8, r3, #32
 80046f2:	bfbc      	itt	lt
 80046f4:	4622      	movlt	r2, r4
 80046f6:	4614      	movlt	r4, r2
 80046f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046fc:	d005      	beq.n	800470a <__cvt+0x42>
 80046fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004702:	d100      	bne.n	8004706 <__cvt+0x3e>
 8004704:	3601      	adds	r6, #1
 8004706:	2102      	movs	r1, #2
 8004708:	e000      	b.n	800470c <__cvt+0x44>
 800470a:	2103      	movs	r1, #3
 800470c:	ab03      	add	r3, sp, #12
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	ab02      	add	r3, sp, #8
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	ec45 4b10 	vmov	d0, r4, r5
 8004718:	4653      	mov	r3, sl
 800471a:	4632      	mov	r2, r6
 800471c:	f000 fcec 	bl	80050f8 <_dtoa_r>
 8004720:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004724:	4607      	mov	r7, r0
 8004726:	d102      	bne.n	800472e <__cvt+0x66>
 8004728:	f019 0f01 	tst.w	r9, #1
 800472c:	d022      	beq.n	8004774 <__cvt+0xac>
 800472e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004732:	eb07 0906 	add.w	r9, r7, r6
 8004736:	d110      	bne.n	800475a <__cvt+0x92>
 8004738:	783b      	ldrb	r3, [r7, #0]
 800473a:	2b30      	cmp	r3, #48	; 0x30
 800473c:	d10a      	bne.n	8004754 <__cvt+0x8c>
 800473e:	2200      	movs	r2, #0
 8004740:	2300      	movs	r3, #0
 8004742:	4620      	mov	r0, r4
 8004744:	4629      	mov	r1, r5
 8004746:	f7fc f9c7 	bl	8000ad8 <__aeabi_dcmpeq>
 800474a:	b918      	cbnz	r0, 8004754 <__cvt+0x8c>
 800474c:	f1c6 0601 	rsb	r6, r6, #1
 8004750:	f8ca 6000 	str.w	r6, [sl]
 8004754:	f8da 3000 	ldr.w	r3, [sl]
 8004758:	4499      	add	r9, r3
 800475a:	2200      	movs	r2, #0
 800475c:	2300      	movs	r3, #0
 800475e:	4620      	mov	r0, r4
 8004760:	4629      	mov	r1, r5
 8004762:	f7fc f9b9 	bl	8000ad8 <__aeabi_dcmpeq>
 8004766:	b108      	cbz	r0, 800476c <__cvt+0xa4>
 8004768:	f8cd 900c 	str.w	r9, [sp, #12]
 800476c:	2230      	movs	r2, #48	; 0x30
 800476e:	9b03      	ldr	r3, [sp, #12]
 8004770:	454b      	cmp	r3, r9
 8004772:	d307      	bcc.n	8004784 <__cvt+0xbc>
 8004774:	9b03      	ldr	r3, [sp, #12]
 8004776:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004778:	1bdb      	subs	r3, r3, r7
 800477a:	4638      	mov	r0, r7
 800477c:	6013      	str	r3, [r2, #0]
 800477e:	b004      	add	sp, #16
 8004780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004784:	1c59      	adds	r1, r3, #1
 8004786:	9103      	str	r1, [sp, #12]
 8004788:	701a      	strb	r2, [r3, #0]
 800478a:	e7f0      	b.n	800476e <__cvt+0xa6>

0800478c <__exponent>:
 800478c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800478e:	4603      	mov	r3, r0
 8004790:	2900      	cmp	r1, #0
 8004792:	bfb8      	it	lt
 8004794:	4249      	neglt	r1, r1
 8004796:	f803 2b02 	strb.w	r2, [r3], #2
 800479a:	bfb4      	ite	lt
 800479c:	222d      	movlt	r2, #45	; 0x2d
 800479e:	222b      	movge	r2, #43	; 0x2b
 80047a0:	2909      	cmp	r1, #9
 80047a2:	7042      	strb	r2, [r0, #1]
 80047a4:	dd2a      	ble.n	80047fc <__exponent+0x70>
 80047a6:	f10d 0407 	add.w	r4, sp, #7
 80047aa:	46a4      	mov	ip, r4
 80047ac:	270a      	movs	r7, #10
 80047ae:	46a6      	mov	lr, r4
 80047b0:	460a      	mov	r2, r1
 80047b2:	fb91 f6f7 	sdiv	r6, r1, r7
 80047b6:	fb07 1516 	mls	r5, r7, r6, r1
 80047ba:	3530      	adds	r5, #48	; 0x30
 80047bc:	2a63      	cmp	r2, #99	; 0x63
 80047be:	f104 34ff 	add.w	r4, r4, #4294967295
 80047c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80047c6:	4631      	mov	r1, r6
 80047c8:	dcf1      	bgt.n	80047ae <__exponent+0x22>
 80047ca:	3130      	adds	r1, #48	; 0x30
 80047cc:	f1ae 0502 	sub.w	r5, lr, #2
 80047d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80047d4:	1c44      	adds	r4, r0, #1
 80047d6:	4629      	mov	r1, r5
 80047d8:	4561      	cmp	r1, ip
 80047da:	d30a      	bcc.n	80047f2 <__exponent+0x66>
 80047dc:	f10d 0209 	add.w	r2, sp, #9
 80047e0:	eba2 020e 	sub.w	r2, r2, lr
 80047e4:	4565      	cmp	r5, ip
 80047e6:	bf88      	it	hi
 80047e8:	2200      	movhi	r2, #0
 80047ea:	4413      	add	r3, r2
 80047ec:	1a18      	subs	r0, r3, r0
 80047ee:	b003      	add	sp, #12
 80047f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047f6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80047fa:	e7ed      	b.n	80047d8 <__exponent+0x4c>
 80047fc:	2330      	movs	r3, #48	; 0x30
 80047fe:	3130      	adds	r1, #48	; 0x30
 8004800:	7083      	strb	r3, [r0, #2]
 8004802:	70c1      	strb	r1, [r0, #3]
 8004804:	1d03      	adds	r3, r0, #4
 8004806:	e7f1      	b.n	80047ec <__exponent+0x60>

08004808 <_printf_float>:
 8004808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800480c:	ed2d 8b02 	vpush	{d8}
 8004810:	b08d      	sub	sp, #52	; 0x34
 8004812:	460c      	mov	r4, r1
 8004814:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004818:	4616      	mov	r6, r2
 800481a:	461f      	mov	r7, r3
 800481c:	4605      	mov	r5, r0
 800481e:	f001 fa59 	bl	8005cd4 <_localeconv_r>
 8004822:	f8d0 a000 	ldr.w	sl, [r0]
 8004826:	4650      	mov	r0, sl
 8004828:	f7fb fcda 	bl	80001e0 <strlen>
 800482c:	2300      	movs	r3, #0
 800482e:	930a      	str	r3, [sp, #40]	; 0x28
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	9305      	str	r3, [sp, #20]
 8004834:	f8d8 3000 	ldr.w	r3, [r8]
 8004838:	f894 b018 	ldrb.w	fp, [r4, #24]
 800483c:	3307      	adds	r3, #7
 800483e:	f023 0307 	bic.w	r3, r3, #7
 8004842:	f103 0208 	add.w	r2, r3, #8
 8004846:	f8c8 2000 	str.w	r2, [r8]
 800484a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004852:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004856:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800485a:	9307      	str	r3, [sp, #28]
 800485c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004860:	ee08 0a10 	vmov	s16, r0
 8004864:	4b9f      	ldr	r3, [pc, #636]	; (8004ae4 <_printf_float+0x2dc>)
 8004866:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800486a:	f04f 32ff 	mov.w	r2, #4294967295
 800486e:	f7fc f965 	bl	8000b3c <__aeabi_dcmpun>
 8004872:	bb88      	cbnz	r0, 80048d8 <_printf_float+0xd0>
 8004874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004878:	4b9a      	ldr	r3, [pc, #616]	; (8004ae4 <_printf_float+0x2dc>)
 800487a:	f04f 32ff 	mov.w	r2, #4294967295
 800487e:	f7fc f93f 	bl	8000b00 <__aeabi_dcmple>
 8004882:	bb48      	cbnz	r0, 80048d8 <_printf_float+0xd0>
 8004884:	2200      	movs	r2, #0
 8004886:	2300      	movs	r3, #0
 8004888:	4640      	mov	r0, r8
 800488a:	4649      	mov	r1, r9
 800488c:	f7fc f92e 	bl	8000aec <__aeabi_dcmplt>
 8004890:	b110      	cbz	r0, 8004898 <_printf_float+0x90>
 8004892:	232d      	movs	r3, #45	; 0x2d
 8004894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004898:	4b93      	ldr	r3, [pc, #588]	; (8004ae8 <_printf_float+0x2e0>)
 800489a:	4894      	ldr	r0, [pc, #592]	; (8004aec <_printf_float+0x2e4>)
 800489c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80048a0:	bf94      	ite	ls
 80048a2:	4698      	movls	r8, r3
 80048a4:	4680      	movhi	r8, r0
 80048a6:	2303      	movs	r3, #3
 80048a8:	6123      	str	r3, [r4, #16]
 80048aa:	9b05      	ldr	r3, [sp, #20]
 80048ac:	f023 0204 	bic.w	r2, r3, #4
 80048b0:	6022      	str	r2, [r4, #0]
 80048b2:	f04f 0900 	mov.w	r9, #0
 80048b6:	9700      	str	r7, [sp, #0]
 80048b8:	4633      	mov	r3, r6
 80048ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80048bc:	4621      	mov	r1, r4
 80048be:	4628      	mov	r0, r5
 80048c0:	f000 f9d8 	bl	8004c74 <_printf_common>
 80048c4:	3001      	adds	r0, #1
 80048c6:	f040 8090 	bne.w	80049ea <_printf_float+0x1e2>
 80048ca:	f04f 30ff 	mov.w	r0, #4294967295
 80048ce:	b00d      	add	sp, #52	; 0x34
 80048d0:	ecbd 8b02 	vpop	{d8}
 80048d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048d8:	4642      	mov	r2, r8
 80048da:	464b      	mov	r3, r9
 80048dc:	4640      	mov	r0, r8
 80048de:	4649      	mov	r1, r9
 80048e0:	f7fc f92c 	bl	8000b3c <__aeabi_dcmpun>
 80048e4:	b140      	cbz	r0, 80048f8 <_printf_float+0xf0>
 80048e6:	464b      	mov	r3, r9
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bfbc      	itt	lt
 80048ec:	232d      	movlt	r3, #45	; 0x2d
 80048ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80048f2:	487f      	ldr	r0, [pc, #508]	; (8004af0 <_printf_float+0x2e8>)
 80048f4:	4b7f      	ldr	r3, [pc, #508]	; (8004af4 <_printf_float+0x2ec>)
 80048f6:	e7d1      	b.n	800489c <_printf_float+0x94>
 80048f8:	6863      	ldr	r3, [r4, #4]
 80048fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80048fe:	9206      	str	r2, [sp, #24]
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	d13f      	bne.n	8004984 <_printf_float+0x17c>
 8004904:	2306      	movs	r3, #6
 8004906:	6063      	str	r3, [r4, #4]
 8004908:	9b05      	ldr	r3, [sp, #20]
 800490a:	6861      	ldr	r1, [r4, #4]
 800490c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004910:	2300      	movs	r3, #0
 8004912:	9303      	str	r3, [sp, #12]
 8004914:	ab0a      	add	r3, sp, #40	; 0x28
 8004916:	e9cd b301 	strd	fp, r3, [sp, #4]
 800491a:	ab09      	add	r3, sp, #36	; 0x24
 800491c:	ec49 8b10 	vmov	d0, r8, r9
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	6022      	str	r2, [r4, #0]
 8004924:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004928:	4628      	mov	r0, r5
 800492a:	f7ff fecd 	bl	80046c8 <__cvt>
 800492e:	9b06      	ldr	r3, [sp, #24]
 8004930:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004932:	2b47      	cmp	r3, #71	; 0x47
 8004934:	4680      	mov	r8, r0
 8004936:	d108      	bne.n	800494a <_printf_float+0x142>
 8004938:	1cc8      	adds	r0, r1, #3
 800493a:	db02      	blt.n	8004942 <_printf_float+0x13a>
 800493c:	6863      	ldr	r3, [r4, #4]
 800493e:	4299      	cmp	r1, r3
 8004940:	dd41      	ble.n	80049c6 <_printf_float+0x1be>
 8004942:	f1ab 0b02 	sub.w	fp, fp, #2
 8004946:	fa5f fb8b 	uxtb.w	fp, fp
 800494a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800494e:	d820      	bhi.n	8004992 <_printf_float+0x18a>
 8004950:	3901      	subs	r1, #1
 8004952:	465a      	mov	r2, fp
 8004954:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004958:	9109      	str	r1, [sp, #36]	; 0x24
 800495a:	f7ff ff17 	bl	800478c <__exponent>
 800495e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004960:	1813      	adds	r3, r2, r0
 8004962:	2a01      	cmp	r2, #1
 8004964:	4681      	mov	r9, r0
 8004966:	6123      	str	r3, [r4, #16]
 8004968:	dc02      	bgt.n	8004970 <_printf_float+0x168>
 800496a:	6822      	ldr	r2, [r4, #0]
 800496c:	07d2      	lsls	r2, r2, #31
 800496e:	d501      	bpl.n	8004974 <_printf_float+0x16c>
 8004970:	3301      	adds	r3, #1
 8004972:	6123      	str	r3, [r4, #16]
 8004974:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004978:	2b00      	cmp	r3, #0
 800497a:	d09c      	beq.n	80048b6 <_printf_float+0xae>
 800497c:	232d      	movs	r3, #45	; 0x2d
 800497e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004982:	e798      	b.n	80048b6 <_printf_float+0xae>
 8004984:	9a06      	ldr	r2, [sp, #24]
 8004986:	2a47      	cmp	r2, #71	; 0x47
 8004988:	d1be      	bne.n	8004908 <_printf_float+0x100>
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1bc      	bne.n	8004908 <_printf_float+0x100>
 800498e:	2301      	movs	r3, #1
 8004990:	e7b9      	b.n	8004906 <_printf_float+0xfe>
 8004992:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004996:	d118      	bne.n	80049ca <_printf_float+0x1c2>
 8004998:	2900      	cmp	r1, #0
 800499a:	6863      	ldr	r3, [r4, #4]
 800499c:	dd0b      	ble.n	80049b6 <_printf_float+0x1ae>
 800499e:	6121      	str	r1, [r4, #16]
 80049a0:	b913      	cbnz	r3, 80049a8 <_printf_float+0x1a0>
 80049a2:	6822      	ldr	r2, [r4, #0]
 80049a4:	07d0      	lsls	r0, r2, #31
 80049a6:	d502      	bpl.n	80049ae <_printf_float+0x1a6>
 80049a8:	3301      	adds	r3, #1
 80049aa:	440b      	add	r3, r1
 80049ac:	6123      	str	r3, [r4, #16]
 80049ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80049b0:	f04f 0900 	mov.w	r9, #0
 80049b4:	e7de      	b.n	8004974 <_printf_float+0x16c>
 80049b6:	b913      	cbnz	r3, 80049be <_printf_float+0x1b6>
 80049b8:	6822      	ldr	r2, [r4, #0]
 80049ba:	07d2      	lsls	r2, r2, #31
 80049bc:	d501      	bpl.n	80049c2 <_printf_float+0x1ba>
 80049be:	3302      	adds	r3, #2
 80049c0:	e7f4      	b.n	80049ac <_printf_float+0x1a4>
 80049c2:	2301      	movs	r3, #1
 80049c4:	e7f2      	b.n	80049ac <_printf_float+0x1a4>
 80049c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80049ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049cc:	4299      	cmp	r1, r3
 80049ce:	db05      	blt.n	80049dc <_printf_float+0x1d4>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	6121      	str	r1, [r4, #16]
 80049d4:	07d8      	lsls	r0, r3, #31
 80049d6:	d5ea      	bpl.n	80049ae <_printf_float+0x1a6>
 80049d8:	1c4b      	adds	r3, r1, #1
 80049da:	e7e7      	b.n	80049ac <_printf_float+0x1a4>
 80049dc:	2900      	cmp	r1, #0
 80049de:	bfd4      	ite	le
 80049e0:	f1c1 0202 	rsble	r2, r1, #2
 80049e4:	2201      	movgt	r2, #1
 80049e6:	4413      	add	r3, r2
 80049e8:	e7e0      	b.n	80049ac <_printf_float+0x1a4>
 80049ea:	6823      	ldr	r3, [r4, #0]
 80049ec:	055a      	lsls	r2, r3, #21
 80049ee:	d407      	bmi.n	8004a00 <_printf_float+0x1f8>
 80049f0:	6923      	ldr	r3, [r4, #16]
 80049f2:	4642      	mov	r2, r8
 80049f4:	4631      	mov	r1, r6
 80049f6:	4628      	mov	r0, r5
 80049f8:	47b8      	blx	r7
 80049fa:	3001      	adds	r0, #1
 80049fc:	d12c      	bne.n	8004a58 <_printf_float+0x250>
 80049fe:	e764      	b.n	80048ca <_printf_float+0xc2>
 8004a00:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004a04:	f240 80e0 	bls.w	8004bc8 <_printf_float+0x3c0>
 8004a08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f7fc f862 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a14:	2800      	cmp	r0, #0
 8004a16:	d034      	beq.n	8004a82 <_printf_float+0x27a>
 8004a18:	4a37      	ldr	r2, [pc, #220]	; (8004af8 <_printf_float+0x2f0>)
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	4631      	mov	r1, r6
 8004a1e:	4628      	mov	r0, r5
 8004a20:	47b8      	blx	r7
 8004a22:	3001      	adds	r0, #1
 8004a24:	f43f af51 	beq.w	80048ca <_printf_float+0xc2>
 8004a28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	db02      	blt.n	8004a36 <_printf_float+0x22e>
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	07d8      	lsls	r0, r3, #31
 8004a34:	d510      	bpl.n	8004a58 <_printf_float+0x250>
 8004a36:	ee18 3a10 	vmov	r3, s16
 8004a3a:	4652      	mov	r2, sl
 8004a3c:	4631      	mov	r1, r6
 8004a3e:	4628      	mov	r0, r5
 8004a40:	47b8      	blx	r7
 8004a42:	3001      	adds	r0, #1
 8004a44:	f43f af41 	beq.w	80048ca <_printf_float+0xc2>
 8004a48:	f04f 0800 	mov.w	r8, #0
 8004a4c:	f104 091a 	add.w	r9, r4, #26
 8004a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a52:	3b01      	subs	r3, #1
 8004a54:	4543      	cmp	r3, r8
 8004a56:	dc09      	bgt.n	8004a6c <_printf_float+0x264>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	079b      	lsls	r3, r3, #30
 8004a5c:	f100 8105 	bmi.w	8004c6a <_printf_float+0x462>
 8004a60:	68e0      	ldr	r0, [r4, #12]
 8004a62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a64:	4298      	cmp	r0, r3
 8004a66:	bfb8      	it	lt
 8004a68:	4618      	movlt	r0, r3
 8004a6a:	e730      	b.n	80048ce <_printf_float+0xc6>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	464a      	mov	r2, r9
 8004a70:	4631      	mov	r1, r6
 8004a72:	4628      	mov	r0, r5
 8004a74:	47b8      	blx	r7
 8004a76:	3001      	adds	r0, #1
 8004a78:	f43f af27 	beq.w	80048ca <_printf_float+0xc2>
 8004a7c:	f108 0801 	add.w	r8, r8, #1
 8004a80:	e7e6      	b.n	8004a50 <_printf_float+0x248>
 8004a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	dc39      	bgt.n	8004afc <_printf_float+0x2f4>
 8004a88:	4a1b      	ldr	r2, [pc, #108]	; (8004af8 <_printf_float+0x2f0>)
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	4631      	mov	r1, r6
 8004a8e:	4628      	mov	r0, r5
 8004a90:	47b8      	blx	r7
 8004a92:	3001      	adds	r0, #1
 8004a94:	f43f af19 	beq.w	80048ca <_printf_float+0xc2>
 8004a98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	d102      	bne.n	8004aa6 <_printf_float+0x29e>
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	07d9      	lsls	r1, r3, #31
 8004aa4:	d5d8      	bpl.n	8004a58 <_printf_float+0x250>
 8004aa6:	ee18 3a10 	vmov	r3, s16
 8004aaa:	4652      	mov	r2, sl
 8004aac:	4631      	mov	r1, r6
 8004aae:	4628      	mov	r0, r5
 8004ab0:	47b8      	blx	r7
 8004ab2:	3001      	adds	r0, #1
 8004ab4:	f43f af09 	beq.w	80048ca <_printf_float+0xc2>
 8004ab8:	f04f 0900 	mov.w	r9, #0
 8004abc:	f104 0a1a 	add.w	sl, r4, #26
 8004ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ac2:	425b      	negs	r3, r3
 8004ac4:	454b      	cmp	r3, r9
 8004ac6:	dc01      	bgt.n	8004acc <_printf_float+0x2c4>
 8004ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004aca:	e792      	b.n	80049f2 <_printf_float+0x1ea>
 8004acc:	2301      	movs	r3, #1
 8004ace:	4652      	mov	r2, sl
 8004ad0:	4631      	mov	r1, r6
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	47b8      	blx	r7
 8004ad6:	3001      	adds	r0, #1
 8004ad8:	f43f aef7 	beq.w	80048ca <_printf_float+0xc2>
 8004adc:	f109 0901 	add.w	r9, r9, #1
 8004ae0:	e7ee      	b.n	8004ac0 <_printf_float+0x2b8>
 8004ae2:	bf00      	nop
 8004ae4:	7fefffff 	.word	0x7fefffff
 8004ae8:	080090c0 	.word	0x080090c0
 8004aec:	080090c4 	.word	0x080090c4
 8004af0:	080090cc 	.word	0x080090cc
 8004af4:	080090c8 	.word	0x080090c8
 8004af8:	080090d0 	.word	0x080090d0
 8004afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004afe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b00:	429a      	cmp	r2, r3
 8004b02:	bfa8      	it	ge
 8004b04:	461a      	movge	r2, r3
 8004b06:	2a00      	cmp	r2, #0
 8004b08:	4691      	mov	r9, r2
 8004b0a:	dc37      	bgt.n	8004b7c <_printf_float+0x374>
 8004b0c:	f04f 0b00 	mov.w	fp, #0
 8004b10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b14:	f104 021a 	add.w	r2, r4, #26
 8004b18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b1a:	9305      	str	r3, [sp, #20]
 8004b1c:	eba3 0309 	sub.w	r3, r3, r9
 8004b20:	455b      	cmp	r3, fp
 8004b22:	dc33      	bgt.n	8004b8c <_printf_float+0x384>
 8004b24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	db3b      	blt.n	8004ba4 <_printf_float+0x39c>
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	07da      	lsls	r2, r3, #31
 8004b30:	d438      	bmi.n	8004ba4 <_printf_float+0x39c>
 8004b32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b34:	9a05      	ldr	r2, [sp, #20]
 8004b36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b38:	1a9a      	subs	r2, r3, r2
 8004b3a:	eba3 0901 	sub.w	r9, r3, r1
 8004b3e:	4591      	cmp	r9, r2
 8004b40:	bfa8      	it	ge
 8004b42:	4691      	movge	r9, r2
 8004b44:	f1b9 0f00 	cmp.w	r9, #0
 8004b48:	dc35      	bgt.n	8004bb6 <_printf_float+0x3ae>
 8004b4a:	f04f 0800 	mov.w	r8, #0
 8004b4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b52:	f104 0a1a 	add.w	sl, r4, #26
 8004b56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	eba3 0309 	sub.w	r3, r3, r9
 8004b60:	4543      	cmp	r3, r8
 8004b62:	f77f af79 	ble.w	8004a58 <_printf_float+0x250>
 8004b66:	2301      	movs	r3, #1
 8004b68:	4652      	mov	r2, sl
 8004b6a:	4631      	mov	r1, r6
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	47b8      	blx	r7
 8004b70:	3001      	adds	r0, #1
 8004b72:	f43f aeaa 	beq.w	80048ca <_printf_float+0xc2>
 8004b76:	f108 0801 	add.w	r8, r8, #1
 8004b7a:	e7ec      	b.n	8004b56 <_printf_float+0x34e>
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	4631      	mov	r1, r6
 8004b80:	4642      	mov	r2, r8
 8004b82:	4628      	mov	r0, r5
 8004b84:	47b8      	blx	r7
 8004b86:	3001      	adds	r0, #1
 8004b88:	d1c0      	bne.n	8004b0c <_printf_float+0x304>
 8004b8a:	e69e      	b.n	80048ca <_printf_float+0xc2>
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4628      	mov	r0, r5
 8004b92:	9205      	str	r2, [sp, #20]
 8004b94:	47b8      	blx	r7
 8004b96:	3001      	adds	r0, #1
 8004b98:	f43f ae97 	beq.w	80048ca <_printf_float+0xc2>
 8004b9c:	9a05      	ldr	r2, [sp, #20]
 8004b9e:	f10b 0b01 	add.w	fp, fp, #1
 8004ba2:	e7b9      	b.n	8004b18 <_printf_float+0x310>
 8004ba4:	ee18 3a10 	vmov	r3, s16
 8004ba8:	4652      	mov	r2, sl
 8004baa:	4631      	mov	r1, r6
 8004bac:	4628      	mov	r0, r5
 8004bae:	47b8      	blx	r7
 8004bb0:	3001      	adds	r0, #1
 8004bb2:	d1be      	bne.n	8004b32 <_printf_float+0x32a>
 8004bb4:	e689      	b.n	80048ca <_printf_float+0xc2>
 8004bb6:	9a05      	ldr	r2, [sp, #20]
 8004bb8:	464b      	mov	r3, r9
 8004bba:	4442      	add	r2, r8
 8004bbc:	4631      	mov	r1, r6
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	47b8      	blx	r7
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	d1c1      	bne.n	8004b4a <_printf_float+0x342>
 8004bc6:	e680      	b.n	80048ca <_printf_float+0xc2>
 8004bc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bca:	2a01      	cmp	r2, #1
 8004bcc:	dc01      	bgt.n	8004bd2 <_printf_float+0x3ca>
 8004bce:	07db      	lsls	r3, r3, #31
 8004bd0:	d538      	bpl.n	8004c44 <_printf_float+0x43c>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	4642      	mov	r2, r8
 8004bd6:	4631      	mov	r1, r6
 8004bd8:	4628      	mov	r0, r5
 8004bda:	47b8      	blx	r7
 8004bdc:	3001      	adds	r0, #1
 8004bde:	f43f ae74 	beq.w	80048ca <_printf_float+0xc2>
 8004be2:	ee18 3a10 	vmov	r3, s16
 8004be6:	4652      	mov	r2, sl
 8004be8:	4631      	mov	r1, r6
 8004bea:	4628      	mov	r0, r5
 8004bec:	47b8      	blx	r7
 8004bee:	3001      	adds	r0, #1
 8004bf0:	f43f ae6b 	beq.w	80048ca <_printf_float+0xc2>
 8004bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	f7fb ff6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c00:	b9d8      	cbnz	r0, 8004c3a <_printf_float+0x432>
 8004c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c04:	f108 0201 	add.w	r2, r8, #1
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	4631      	mov	r1, r6
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	47b8      	blx	r7
 8004c10:	3001      	adds	r0, #1
 8004c12:	d10e      	bne.n	8004c32 <_printf_float+0x42a>
 8004c14:	e659      	b.n	80048ca <_printf_float+0xc2>
 8004c16:	2301      	movs	r3, #1
 8004c18:	4652      	mov	r2, sl
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	f43f ae52 	beq.w	80048ca <_printf_float+0xc2>
 8004c26:	f108 0801 	add.w	r8, r8, #1
 8004c2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	4543      	cmp	r3, r8
 8004c30:	dcf1      	bgt.n	8004c16 <_printf_float+0x40e>
 8004c32:	464b      	mov	r3, r9
 8004c34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c38:	e6dc      	b.n	80049f4 <_printf_float+0x1ec>
 8004c3a:	f04f 0800 	mov.w	r8, #0
 8004c3e:	f104 0a1a 	add.w	sl, r4, #26
 8004c42:	e7f2      	b.n	8004c2a <_printf_float+0x422>
 8004c44:	2301      	movs	r3, #1
 8004c46:	4642      	mov	r2, r8
 8004c48:	e7df      	b.n	8004c0a <_printf_float+0x402>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	464a      	mov	r2, r9
 8004c4e:	4631      	mov	r1, r6
 8004c50:	4628      	mov	r0, r5
 8004c52:	47b8      	blx	r7
 8004c54:	3001      	adds	r0, #1
 8004c56:	f43f ae38 	beq.w	80048ca <_printf_float+0xc2>
 8004c5a:	f108 0801 	add.w	r8, r8, #1
 8004c5e:	68e3      	ldr	r3, [r4, #12]
 8004c60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c62:	1a5b      	subs	r3, r3, r1
 8004c64:	4543      	cmp	r3, r8
 8004c66:	dcf0      	bgt.n	8004c4a <_printf_float+0x442>
 8004c68:	e6fa      	b.n	8004a60 <_printf_float+0x258>
 8004c6a:	f04f 0800 	mov.w	r8, #0
 8004c6e:	f104 0919 	add.w	r9, r4, #25
 8004c72:	e7f4      	b.n	8004c5e <_printf_float+0x456>

08004c74 <_printf_common>:
 8004c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c78:	4616      	mov	r6, r2
 8004c7a:	4699      	mov	r9, r3
 8004c7c:	688a      	ldr	r2, [r1, #8]
 8004c7e:	690b      	ldr	r3, [r1, #16]
 8004c80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c84:	4293      	cmp	r3, r2
 8004c86:	bfb8      	it	lt
 8004c88:	4613      	movlt	r3, r2
 8004c8a:	6033      	str	r3, [r6, #0]
 8004c8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c90:	4607      	mov	r7, r0
 8004c92:	460c      	mov	r4, r1
 8004c94:	b10a      	cbz	r2, 8004c9a <_printf_common+0x26>
 8004c96:	3301      	adds	r3, #1
 8004c98:	6033      	str	r3, [r6, #0]
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	0699      	lsls	r1, r3, #26
 8004c9e:	bf42      	ittt	mi
 8004ca0:	6833      	ldrmi	r3, [r6, #0]
 8004ca2:	3302      	addmi	r3, #2
 8004ca4:	6033      	strmi	r3, [r6, #0]
 8004ca6:	6825      	ldr	r5, [r4, #0]
 8004ca8:	f015 0506 	ands.w	r5, r5, #6
 8004cac:	d106      	bne.n	8004cbc <_printf_common+0x48>
 8004cae:	f104 0a19 	add.w	sl, r4, #25
 8004cb2:	68e3      	ldr	r3, [r4, #12]
 8004cb4:	6832      	ldr	r2, [r6, #0]
 8004cb6:	1a9b      	subs	r3, r3, r2
 8004cb8:	42ab      	cmp	r3, r5
 8004cba:	dc26      	bgt.n	8004d0a <_printf_common+0x96>
 8004cbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cc0:	1e13      	subs	r3, r2, #0
 8004cc2:	6822      	ldr	r2, [r4, #0]
 8004cc4:	bf18      	it	ne
 8004cc6:	2301      	movne	r3, #1
 8004cc8:	0692      	lsls	r2, r2, #26
 8004cca:	d42b      	bmi.n	8004d24 <_printf_common+0xb0>
 8004ccc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	4638      	mov	r0, r7
 8004cd4:	47c0      	blx	r8
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	d01e      	beq.n	8004d18 <_printf_common+0xa4>
 8004cda:	6823      	ldr	r3, [r4, #0]
 8004cdc:	68e5      	ldr	r5, [r4, #12]
 8004cde:	6832      	ldr	r2, [r6, #0]
 8004ce0:	f003 0306 	and.w	r3, r3, #6
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	bf08      	it	eq
 8004ce8:	1aad      	subeq	r5, r5, r2
 8004cea:	68a3      	ldr	r3, [r4, #8]
 8004cec:	6922      	ldr	r2, [r4, #16]
 8004cee:	bf0c      	ite	eq
 8004cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cf4:	2500      	movne	r5, #0
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bfc4      	itt	gt
 8004cfa:	1a9b      	subgt	r3, r3, r2
 8004cfc:	18ed      	addgt	r5, r5, r3
 8004cfe:	2600      	movs	r6, #0
 8004d00:	341a      	adds	r4, #26
 8004d02:	42b5      	cmp	r5, r6
 8004d04:	d11a      	bne.n	8004d3c <_printf_common+0xc8>
 8004d06:	2000      	movs	r0, #0
 8004d08:	e008      	b.n	8004d1c <_printf_common+0xa8>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4652      	mov	r2, sl
 8004d0e:	4649      	mov	r1, r9
 8004d10:	4638      	mov	r0, r7
 8004d12:	47c0      	blx	r8
 8004d14:	3001      	adds	r0, #1
 8004d16:	d103      	bne.n	8004d20 <_printf_common+0xac>
 8004d18:	f04f 30ff 	mov.w	r0, #4294967295
 8004d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d20:	3501      	adds	r5, #1
 8004d22:	e7c6      	b.n	8004cb2 <_printf_common+0x3e>
 8004d24:	18e1      	adds	r1, r4, r3
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	2030      	movs	r0, #48	; 0x30
 8004d2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d2e:	4422      	add	r2, r4
 8004d30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d38:	3302      	adds	r3, #2
 8004d3a:	e7c7      	b.n	8004ccc <_printf_common+0x58>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	4622      	mov	r2, r4
 8004d40:	4649      	mov	r1, r9
 8004d42:	4638      	mov	r0, r7
 8004d44:	47c0      	blx	r8
 8004d46:	3001      	adds	r0, #1
 8004d48:	d0e6      	beq.n	8004d18 <_printf_common+0xa4>
 8004d4a:	3601      	adds	r6, #1
 8004d4c:	e7d9      	b.n	8004d02 <_printf_common+0x8e>
	...

08004d50 <_printf_i>:
 8004d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d54:	7e0f      	ldrb	r7, [r1, #24]
 8004d56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d58:	2f78      	cmp	r7, #120	; 0x78
 8004d5a:	4691      	mov	r9, r2
 8004d5c:	4680      	mov	r8, r0
 8004d5e:	460c      	mov	r4, r1
 8004d60:	469a      	mov	sl, r3
 8004d62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d66:	d807      	bhi.n	8004d78 <_printf_i+0x28>
 8004d68:	2f62      	cmp	r7, #98	; 0x62
 8004d6a:	d80a      	bhi.n	8004d82 <_printf_i+0x32>
 8004d6c:	2f00      	cmp	r7, #0
 8004d6e:	f000 80d8 	beq.w	8004f22 <_printf_i+0x1d2>
 8004d72:	2f58      	cmp	r7, #88	; 0x58
 8004d74:	f000 80a3 	beq.w	8004ebe <_printf_i+0x16e>
 8004d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d80:	e03a      	b.n	8004df8 <_printf_i+0xa8>
 8004d82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d86:	2b15      	cmp	r3, #21
 8004d88:	d8f6      	bhi.n	8004d78 <_printf_i+0x28>
 8004d8a:	a101      	add	r1, pc, #4	; (adr r1, 8004d90 <_printf_i+0x40>)
 8004d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d90:	08004de9 	.word	0x08004de9
 8004d94:	08004dfd 	.word	0x08004dfd
 8004d98:	08004d79 	.word	0x08004d79
 8004d9c:	08004d79 	.word	0x08004d79
 8004da0:	08004d79 	.word	0x08004d79
 8004da4:	08004d79 	.word	0x08004d79
 8004da8:	08004dfd 	.word	0x08004dfd
 8004dac:	08004d79 	.word	0x08004d79
 8004db0:	08004d79 	.word	0x08004d79
 8004db4:	08004d79 	.word	0x08004d79
 8004db8:	08004d79 	.word	0x08004d79
 8004dbc:	08004f09 	.word	0x08004f09
 8004dc0:	08004e2d 	.word	0x08004e2d
 8004dc4:	08004eeb 	.word	0x08004eeb
 8004dc8:	08004d79 	.word	0x08004d79
 8004dcc:	08004d79 	.word	0x08004d79
 8004dd0:	08004f2b 	.word	0x08004f2b
 8004dd4:	08004d79 	.word	0x08004d79
 8004dd8:	08004e2d 	.word	0x08004e2d
 8004ddc:	08004d79 	.word	0x08004d79
 8004de0:	08004d79 	.word	0x08004d79
 8004de4:	08004ef3 	.word	0x08004ef3
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	1d1a      	adds	r2, r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	602a      	str	r2, [r5, #0]
 8004df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0a3      	b.n	8004f44 <_printf_i+0x1f4>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	6829      	ldr	r1, [r5, #0]
 8004e00:	0606      	lsls	r6, r0, #24
 8004e02:	f101 0304 	add.w	r3, r1, #4
 8004e06:	d50a      	bpl.n	8004e1e <_printf_i+0xce>
 8004e08:	680e      	ldr	r6, [r1, #0]
 8004e0a:	602b      	str	r3, [r5, #0]
 8004e0c:	2e00      	cmp	r6, #0
 8004e0e:	da03      	bge.n	8004e18 <_printf_i+0xc8>
 8004e10:	232d      	movs	r3, #45	; 0x2d
 8004e12:	4276      	negs	r6, r6
 8004e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e18:	485e      	ldr	r0, [pc, #376]	; (8004f94 <_printf_i+0x244>)
 8004e1a:	230a      	movs	r3, #10
 8004e1c:	e019      	b.n	8004e52 <_printf_i+0x102>
 8004e1e:	680e      	ldr	r6, [r1, #0]
 8004e20:	602b      	str	r3, [r5, #0]
 8004e22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e26:	bf18      	it	ne
 8004e28:	b236      	sxthne	r6, r6
 8004e2a:	e7ef      	b.n	8004e0c <_printf_i+0xbc>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	6820      	ldr	r0, [r4, #0]
 8004e30:	1d19      	adds	r1, r3, #4
 8004e32:	6029      	str	r1, [r5, #0]
 8004e34:	0601      	lsls	r1, r0, #24
 8004e36:	d501      	bpl.n	8004e3c <_printf_i+0xec>
 8004e38:	681e      	ldr	r6, [r3, #0]
 8004e3a:	e002      	b.n	8004e42 <_printf_i+0xf2>
 8004e3c:	0646      	lsls	r6, r0, #25
 8004e3e:	d5fb      	bpl.n	8004e38 <_printf_i+0xe8>
 8004e40:	881e      	ldrh	r6, [r3, #0]
 8004e42:	4854      	ldr	r0, [pc, #336]	; (8004f94 <_printf_i+0x244>)
 8004e44:	2f6f      	cmp	r7, #111	; 0x6f
 8004e46:	bf0c      	ite	eq
 8004e48:	2308      	moveq	r3, #8
 8004e4a:	230a      	movne	r3, #10
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e52:	6865      	ldr	r5, [r4, #4]
 8004e54:	60a5      	str	r5, [r4, #8]
 8004e56:	2d00      	cmp	r5, #0
 8004e58:	bfa2      	ittt	ge
 8004e5a:	6821      	ldrge	r1, [r4, #0]
 8004e5c:	f021 0104 	bicge.w	r1, r1, #4
 8004e60:	6021      	strge	r1, [r4, #0]
 8004e62:	b90e      	cbnz	r6, 8004e68 <_printf_i+0x118>
 8004e64:	2d00      	cmp	r5, #0
 8004e66:	d04d      	beq.n	8004f04 <_printf_i+0x1b4>
 8004e68:	4615      	mov	r5, r2
 8004e6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e6e:	fb03 6711 	mls	r7, r3, r1, r6
 8004e72:	5dc7      	ldrb	r7, [r0, r7]
 8004e74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e78:	4637      	mov	r7, r6
 8004e7a:	42bb      	cmp	r3, r7
 8004e7c:	460e      	mov	r6, r1
 8004e7e:	d9f4      	bls.n	8004e6a <_printf_i+0x11a>
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d10b      	bne.n	8004e9c <_printf_i+0x14c>
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	07de      	lsls	r6, r3, #31
 8004e88:	d508      	bpl.n	8004e9c <_printf_i+0x14c>
 8004e8a:	6923      	ldr	r3, [r4, #16]
 8004e8c:	6861      	ldr	r1, [r4, #4]
 8004e8e:	4299      	cmp	r1, r3
 8004e90:	bfde      	ittt	le
 8004e92:	2330      	movle	r3, #48	; 0x30
 8004e94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e9c:	1b52      	subs	r2, r2, r5
 8004e9e:	6122      	str	r2, [r4, #16]
 8004ea0:	f8cd a000 	str.w	sl, [sp]
 8004ea4:	464b      	mov	r3, r9
 8004ea6:	aa03      	add	r2, sp, #12
 8004ea8:	4621      	mov	r1, r4
 8004eaa:	4640      	mov	r0, r8
 8004eac:	f7ff fee2 	bl	8004c74 <_printf_common>
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	d14c      	bne.n	8004f4e <_printf_i+0x1fe>
 8004eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb8:	b004      	add	sp, #16
 8004eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ebe:	4835      	ldr	r0, [pc, #212]	; (8004f94 <_printf_i+0x244>)
 8004ec0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ec4:	6829      	ldr	r1, [r5, #0]
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ecc:	6029      	str	r1, [r5, #0]
 8004ece:	061d      	lsls	r5, r3, #24
 8004ed0:	d514      	bpl.n	8004efc <_printf_i+0x1ac>
 8004ed2:	07df      	lsls	r7, r3, #31
 8004ed4:	bf44      	itt	mi
 8004ed6:	f043 0320 	orrmi.w	r3, r3, #32
 8004eda:	6023      	strmi	r3, [r4, #0]
 8004edc:	b91e      	cbnz	r6, 8004ee6 <_printf_i+0x196>
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	f023 0320 	bic.w	r3, r3, #32
 8004ee4:	6023      	str	r3, [r4, #0]
 8004ee6:	2310      	movs	r3, #16
 8004ee8:	e7b0      	b.n	8004e4c <_printf_i+0xfc>
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	f043 0320 	orr.w	r3, r3, #32
 8004ef0:	6023      	str	r3, [r4, #0]
 8004ef2:	2378      	movs	r3, #120	; 0x78
 8004ef4:	4828      	ldr	r0, [pc, #160]	; (8004f98 <_printf_i+0x248>)
 8004ef6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004efa:	e7e3      	b.n	8004ec4 <_printf_i+0x174>
 8004efc:	0659      	lsls	r1, r3, #25
 8004efe:	bf48      	it	mi
 8004f00:	b2b6      	uxthmi	r6, r6
 8004f02:	e7e6      	b.n	8004ed2 <_printf_i+0x182>
 8004f04:	4615      	mov	r5, r2
 8004f06:	e7bb      	b.n	8004e80 <_printf_i+0x130>
 8004f08:	682b      	ldr	r3, [r5, #0]
 8004f0a:	6826      	ldr	r6, [r4, #0]
 8004f0c:	6961      	ldr	r1, [r4, #20]
 8004f0e:	1d18      	adds	r0, r3, #4
 8004f10:	6028      	str	r0, [r5, #0]
 8004f12:	0635      	lsls	r5, r6, #24
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	d501      	bpl.n	8004f1c <_printf_i+0x1cc>
 8004f18:	6019      	str	r1, [r3, #0]
 8004f1a:	e002      	b.n	8004f22 <_printf_i+0x1d2>
 8004f1c:	0670      	lsls	r0, r6, #25
 8004f1e:	d5fb      	bpl.n	8004f18 <_printf_i+0x1c8>
 8004f20:	8019      	strh	r1, [r3, #0]
 8004f22:	2300      	movs	r3, #0
 8004f24:	6123      	str	r3, [r4, #16]
 8004f26:	4615      	mov	r5, r2
 8004f28:	e7ba      	b.n	8004ea0 <_printf_i+0x150>
 8004f2a:	682b      	ldr	r3, [r5, #0]
 8004f2c:	1d1a      	adds	r2, r3, #4
 8004f2e:	602a      	str	r2, [r5, #0]
 8004f30:	681d      	ldr	r5, [r3, #0]
 8004f32:	6862      	ldr	r2, [r4, #4]
 8004f34:	2100      	movs	r1, #0
 8004f36:	4628      	mov	r0, r5
 8004f38:	f7fb f95a 	bl	80001f0 <memchr>
 8004f3c:	b108      	cbz	r0, 8004f42 <_printf_i+0x1f2>
 8004f3e:	1b40      	subs	r0, r0, r5
 8004f40:	6060      	str	r0, [r4, #4]
 8004f42:	6863      	ldr	r3, [r4, #4]
 8004f44:	6123      	str	r3, [r4, #16]
 8004f46:	2300      	movs	r3, #0
 8004f48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f4c:	e7a8      	b.n	8004ea0 <_printf_i+0x150>
 8004f4e:	6923      	ldr	r3, [r4, #16]
 8004f50:	462a      	mov	r2, r5
 8004f52:	4649      	mov	r1, r9
 8004f54:	4640      	mov	r0, r8
 8004f56:	47d0      	blx	sl
 8004f58:	3001      	adds	r0, #1
 8004f5a:	d0ab      	beq.n	8004eb4 <_printf_i+0x164>
 8004f5c:	6823      	ldr	r3, [r4, #0]
 8004f5e:	079b      	lsls	r3, r3, #30
 8004f60:	d413      	bmi.n	8004f8a <_printf_i+0x23a>
 8004f62:	68e0      	ldr	r0, [r4, #12]
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	4298      	cmp	r0, r3
 8004f68:	bfb8      	it	lt
 8004f6a:	4618      	movlt	r0, r3
 8004f6c:	e7a4      	b.n	8004eb8 <_printf_i+0x168>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4632      	mov	r2, r6
 8004f72:	4649      	mov	r1, r9
 8004f74:	4640      	mov	r0, r8
 8004f76:	47d0      	blx	sl
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d09b      	beq.n	8004eb4 <_printf_i+0x164>
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	68e3      	ldr	r3, [r4, #12]
 8004f80:	9903      	ldr	r1, [sp, #12]
 8004f82:	1a5b      	subs	r3, r3, r1
 8004f84:	42ab      	cmp	r3, r5
 8004f86:	dcf2      	bgt.n	8004f6e <_printf_i+0x21e>
 8004f88:	e7eb      	b.n	8004f62 <_printf_i+0x212>
 8004f8a:	2500      	movs	r5, #0
 8004f8c:	f104 0619 	add.w	r6, r4, #25
 8004f90:	e7f5      	b.n	8004f7e <_printf_i+0x22e>
 8004f92:	bf00      	nop
 8004f94:	080090d2 	.word	0x080090d2
 8004f98:	080090e3 	.word	0x080090e3

08004f9c <siprintf>:
 8004f9c:	b40e      	push	{r1, r2, r3}
 8004f9e:	b500      	push	{lr}
 8004fa0:	b09c      	sub	sp, #112	; 0x70
 8004fa2:	ab1d      	add	r3, sp, #116	; 0x74
 8004fa4:	9002      	str	r0, [sp, #8]
 8004fa6:	9006      	str	r0, [sp, #24]
 8004fa8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fac:	4809      	ldr	r0, [pc, #36]	; (8004fd4 <siprintf+0x38>)
 8004fae:	9107      	str	r1, [sp, #28]
 8004fb0:	9104      	str	r1, [sp, #16]
 8004fb2:	4909      	ldr	r1, [pc, #36]	; (8004fd8 <siprintf+0x3c>)
 8004fb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fb8:	9105      	str	r1, [sp, #20]
 8004fba:	6800      	ldr	r0, [r0, #0]
 8004fbc:	9301      	str	r3, [sp, #4]
 8004fbe:	a902      	add	r1, sp, #8
 8004fc0:	f001 fb78 	bl	80066b4 <_svfiprintf_r>
 8004fc4:	9b02      	ldr	r3, [sp, #8]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	701a      	strb	r2, [r3, #0]
 8004fca:	b01c      	add	sp, #112	; 0x70
 8004fcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fd0:	b003      	add	sp, #12
 8004fd2:	4770      	bx	lr
 8004fd4:	20000014 	.word	0x20000014
 8004fd8:	ffff0208 	.word	0xffff0208

08004fdc <quorem>:
 8004fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe0:	6903      	ldr	r3, [r0, #16]
 8004fe2:	690c      	ldr	r4, [r1, #16]
 8004fe4:	42a3      	cmp	r3, r4
 8004fe6:	4607      	mov	r7, r0
 8004fe8:	f2c0 8081 	blt.w	80050ee <quorem+0x112>
 8004fec:	3c01      	subs	r4, #1
 8004fee:	f101 0814 	add.w	r8, r1, #20
 8004ff2:	f100 0514 	add.w	r5, r0, #20
 8004ff6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ffa:	9301      	str	r3, [sp, #4]
 8004ffc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005000:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005004:	3301      	adds	r3, #1
 8005006:	429a      	cmp	r2, r3
 8005008:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800500c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005010:	fbb2 f6f3 	udiv	r6, r2, r3
 8005014:	d331      	bcc.n	800507a <quorem+0x9e>
 8005016:	f04f 0e00 	mov.w	lr, #0
 800501a:	4640      	mov	r0, r8
 800501c:	46ac      	mov	ip, r5
 800501e:	46f2      	mov	sl, lr
 8005020:	f850 2b04 	ldr.w	r2, [r0], #4
 8005024:	b293      	uxth	r3, r2
 8005026:	fb06 e303 	mla	r3, r6, r3, lr
 800502a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800502e:	b29b      	uxth	r3, r3
 8005030:	ebaa 0303 	sub.w	r3, sl, r3
 8005034:	f8dc a000 	ldr.w	sl, [ip]
 8005038:	0c12      	lsrs	r2, r2, #16
 800503a:	fa13 f38a 	uxtah	r3, r3, sl
 800503e:	fb06 e202 	mla	r2, r6, r2, lr
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	9b00      	ldr	r3, [sp, #0]
 8005046:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800504a:	b292      	uxth	r2, r2
 800504c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005054:	f8bd 3000 	ldrh.w	r3, [sp]
 8005058:	4581      	cmp	r9, r0
 800505a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800505e:	f84c 3b04 	str.w	r3, [ip], #4
 8005062:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005066:	d2db      	bcs.n	8005020 <quorem+0x44>
 8005068:	f855 300b 	ldr.w	r3, [r5, fp]
 800506c:	b92b      	cbnz	r3, 800507a <quorem+0x9e>
 800506e:	9b01      	ldr	r3, [sp, #4]
 8005070:	3b04      	subs	r3, #4
 8005072:	429d      	cmp	r5, r3
 8005074:	461a      	mov	r2, r3
 8005076:	d32e      	bcc.n	80050d6 <quorem+0xfa>
 8005078:	613c      	str	r4, [r7, #16]
 800507a:	4638      	mov	r0, r7
 800507c:	f001 f8c6 	bl	800620c <__mcmp>
 8005080:	2800      	cmp	r0, #0
 8005082:	db24      	blt.n	80050ce <quorem+0xf2>
 8005084:	3601      	adds	r6, #1
 8005086:	4628      	mov	r0, r5
 8005088:	f04f 0c00 	mov.w	ip, #0
 800508c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005090:	f8d0 e000 	ldr.w	lr, [r0]
 8005094:	b293      	uxth	r3, r2
 8005096:	ebac 0303 	sub.w	r3, ip, r3
 800509a:	0c12      	lsrs	r2, r2, #16
 800509c:	fa13 f38e 	uxtah	r3, r3, lr
 80050a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80050a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050ae:	45c1      	cmp	r9, r8
 80050b0:	f840 3b04 	str.w	r3, [r0], #4
 80050b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80050b8:	d2e8      	bcs.n	800508c <quorem+0xb0>
 80050ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050c2:	b922      	cbnz	r2, 80050ce <quorem+0xf2>
 80050c4:	3b04      	subs	r3, #4
 80050c6:	429d      	cmp	r5, r3
 80050c8:	461a      	mov	r2, r3
 80050ca:	d30a      	bcc.n	80050e2 <quorem+0x106>
 80050cc:	613c      	str	r4, [r7, #16]
 80050ce:	4630      	mov	r0, r6
 80050d0:	b003      	add	sp, #12
 80050d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d6:	6812      	ldr	r2, [r2, #0]
 80050d8:	3b04      	subs	r3, #4
 80050da:	2a00      	cmp	r2, #0
 80050dc:	d1cc      	bne.n	8005078 <quorem+0x9c>
 80050de:	3c01      	subs	r4, #1
 80050e0:	e7c7      	b.n	8005072 <quorem+0x96>
 80050e2:	6812      	ldr	r2, [r2, #0]
 80050e4:	3b04      	subs	r3, #4
 80050e6:	2a00      	cmp	r2, #0
 80050e8:	d1f0      	bne.n	80050cc <quorem+0xf0>
 80050ea:	3c01      	subs	r4, #1
 80050ec:	e7eb      	b.n	80050c6 <quorem+0xea>
 80050ee:	2000      	movs	r0, #0
 80050f0:	e7ee      	b.n	80050d0 <quorem+0xf4>
 80050f2:	0000      	movs	r0, r0
 80050f4:	0000      	movs	r0, r0
	...

080050f8 <_dtoa_r>:
 80050f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050fc:	ed2d 8b04 	vpush	{d8-d9}
 8005100:	ec57 6b10 	vmov	r6, r7, d0
 8005104:	b093      	sub	sp, #76	; 0x4c
 8005106:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005108:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800510c:	9106      	str	r1, [sp, #24]
 800510e:	ee10 aa10 	vmov	sl, s0
 8005112:	4604      	mov	r4, r0
 8005114:	9209      	str	r2, [sp, #36]	; 0x24
 8005116:	930c      	str	r3, [sp, #48]	; 0x30
 8005118:	46bb      	mov	fp, r7
 800511a:	b975      	cbnz	r5, 800513a <_dtoa_r+0x42>
 800511c:	2010      	movs	r0, #16
 800511e:	f000 fddd 	bl	8005cdc <malloc>
 8005122:	4602      	mov	r2, r0
 8005124:	6260      	str	r0, [r4, #36]	; 0x24
 8005126:	b920      	cbnz	r0, 8005132 <_dtoa_r+0x3a>
 8005128:	4ba7      	ldr	r3, [pc, #668]	; (80053c8 <_dtoa_r+0x2d0>)
 800512a:	21ea      	movs	r1, #234	; 0xea
 800512c:	48a7      	ldr	r0, [pc, #668]	; (80053cc <_dtoa_r+0x2d4>)
 800512e:	f001 fbd1 	bl	80068d4 <__assert_func>
 8005132:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005136:	6005      	str	r5, [r0, #0]
 8005138:	60c5      	str	r5, [r0, #12]
 800513a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800513c:	6819      	ldr	r1, [r3, #0]
 800513e:	b151      	cbz	r1, 8005156 <_dtoa_r+0x5e>
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	604a      	str	r2, [r1, #4]
 8005144:	2301      	movs	r3, #1
 8005146:	4093      	lsls	r3, r2
 8005148:	608b      	str	r3, [r1, #8]
 800514a:	4620      	mov	r0, r4
 800514c:	f000 fe1c 	bl	8005d88 <_Bfree>
 8005150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	1e3b      	subs	r3, r7, #0
 8005158:	bfaa      	itet	ge
 800515a:	2300      	movge	r3, #0
 800515c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005160:	f8c8 3000 	strge.w	r3, [r8]
 8005164:	4b9a      	ldr	r3, [pc, #616]	; (80053d0 <_dtoa_r+0x2d8>)
 8005166:	bfbc      	itt	lt
 8005168:	2201      	movlt	r2, #1
 800516a:	f8c8 2000 	strlt.w	r2, [r8]
 800516e:	ea33 030b 	bics.w	r3, r3, fp
 8005172:	d11b      	bne.n	80051ac <_dtoa_r+0xb4>
 8005174:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005176:	f242 730f 	movw	r3, #9999	; 0x270f
 800517a:	6013      	str	r3, [r2, #0]
 800517c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005180:	4333      	orrs	r3, r6
 8005182:	f000 8592 	beq.w	8005caa <_dtoa_r+0xbb2>
 8005186:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005188:	b963      	cbnz	r3, 80051a4 <_dtoa_r+0xac>
 800518a:	4b92      	ldr	r3, [pc, #584]	; (80053d4 <_dtoa_r+0x2dc>)
 800518c:	e022      	b.n	80051d4 <_dtoa_r+0xdc>
 800518e:	4b92      	ldr	r3, [pc, #584]	; (80053d8 <_dtoa_r+0x2e0>)
 8005190:	9301      	str	r3, [sp, #4]
 8005192:	3308      	adds	r3, #8
 8005194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005196:	6013      	str	r3, [r2, #0]
 8005198:	9801      	ldr	r0, [sp, #4]
 800519a:	b013      	add	sp, #76	; 0x4c
 800519c:	ecbd 8b04 	vpop	{d8-d9}
 80051a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a4:	4b8b      	ldr	r3, [pc, #556]	; (80053d4 <_dtoa_r+0x2dc>)
 80051a6:	9301      	str	r3, [sp, #4]
 80051a8:	3303      	adds	r3, #3
 80051aa:	e7f3      	b.n	8005194 <_dtoa_r+0x9c>
 80051ac:	2200      	movs	r2, #0
 80051ae:	2300      	movs	r3, #0
 80051b0:	4650      	mov	r0, sl
 80051b2:	4659      	mov	r1, fp
 80051b4:	f7fb fc90 	bl	8000ad8 <__aeabi_dcmpeq>
 80051b8:	ec4b ab19 	vmov	d9, sl, fp
 80051bc:	4680      	mov	r8, r0
 80051be:	b158      	cbz	r0, 80051d8 <_dtoa_r+0xe0>
 80051c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80051c2:	2301      	movs	r3, #1
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f000 856b 	beq.w	8005ca4 <_dtoa_r+0xbac>
 80051ce:	4883      	ldr	r0, [pc, #524]	; (80053dc <_dtoa_r+0x2e4>)
 80051d0:	6018      	str	r0, [r3, #0]
 80051d2:	1e43      	subs	r3, r0, #1
 80051d4:	9301      	str	r3, [sp, #4]
 80051d6:	e7df      	b.n	8005198 <_dtoa_r+0xa0>
 80051d8:	ec4b ab10 	vmov	d0, sl, fp
 80051dc:	aa10      	add	r2, sp, #64	; 0x40
 80051de:	a911      	add	r1, sp, #68	; 0x44
 80051e0:	4620      	mov	r0, r4
 80051e2:	f001 f8b9 	bl	8006358 <__d2b>
 80051e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80051ea:	ee08 0a10 	vmov	s16, r0
 80051ee:	2d00      	cmp	r5, #0
 80051f0:	f000 8084 	beq.w	80052fc <_dtoa_r+0x204>
 80051f4:	ee19 3a90 	vmov	r3, s19
 80051f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005200:	4656      	mov	r6, sl
 8005202:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005206:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800520a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800520e:	4b74      	ldr	r3, [pc, #464]	; (80053e0 <_dtoa_r+0x2e8>)
 8005210:	2200      	movs	r2, #0
 8005212:	4630      	mov	r0, r6
 8005214:	4639      	mov	r1, r7
 8005216:	f7fb f83f 	bl	8000298 <__aeabi_dsub>
 800521a:	a365      	add	r3, pc, #404	; (adr r3, 80053b0 <_dtoa_r+0x2b8>)
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f7fb f9f2 	bl	8000608 <__aeabi_dmul>
 8005224:	a364      	add	r3, pc, #400	; (adr r3, 80053b8 <_dtoa_r+0x2c0>)
 8005226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522a:	f7fb f837 	bl	800029c <__adddf3>
 800522e:	4606      	mov	r6, r0
 8005230:	4628      	mov	r0, r5
 8005232:	460f      	mov	r7, r1
 8005234:	f7fb f97e 	bl	8000534 <__aeabi_i2d>
 8005238:	a361      	add	r3, pc, #388	; (adr r3, 80053c0 <_dtoa_r+0x2c8>)
 800523a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523e:	f7fb f9e3 	bl	8000608 <__aeabi_dmul>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	4630      	mov	r0, r6
 8005248:	4639      	mov	r1, r7
 800524a:	f7fb f827 	bl	800029c <__adddf3>
 800524e:	4606      	mov	r6, r0
 8005250:	460f      	mov	r7, r1
 8005252:	f7fb fc89 	bl	8000b68 <__aeabi_d2iz>
 8005256:	2200      	movs	r2, #0
 8005258:	9000      	str	r0, [sp, #0]
 800525a:	2300      	movs	r3, #0
 800525c:	4630      	mov	r0, r6
 800525e:	4639      	mov	r1, r7
 8005260:	f7fb fc44 	bl	8000aec <__aeabi_dcmplt>
 8005264:	b150      	cbz	r0, 800527c <_dtoa_r+0x184>
 8005266:	9800      	ldr	r0, [sp, #0]
 8005268:	f7fb f964 	bl	8000534 <__aeabi_i2d>
 800526c:	4632      	mov	r2, r6
 800526e:	463b      	mov	r3, r7
 8005270:	f7fb fc32 	bl	8000ad8 <__aeabi_dcmpeq>
 8005274:	b910      	cbnz	r0, 800527c <_dtoa_r+0x184>
 8005276:	9b00      	ldr	r3, [sp, #0]
 8005278:	3b01      	subs	r3, #1
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	9b00      	ldr	r3, [sp, #0]
 800527e:	2b16      	cmp	r3, #22
 8005280:	d85a      	bhi.n	8005338 <_dtoa_r+0x240>
 8005282:	9a00      	ldr	r2, [sp, #0]
 8005284:	4b57      	ldr	r3, [pc, #348]	; (80053e4 <_dtoa_r+0x2ec>)
 8005286:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	ec51 0b19 	vmov	r0, r1, d9
 8005292:	f7fb fc2b 	bl	8000aec <__aeabi_dcmplt>
 8005296:	2800      	cmp	r0, #0
 8005298:	d050      	beq.n	800533c <_dtoa_r+0x244>
 800529a:	9b00      	ldr	r3, [sp, #0]
 800529c:	3b01      	subs	r3, #1
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	2300      	movs	r3, #0
 80052a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80052a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052a6:	1b5d      	subs	r5, r3, r5
 80052a8:	1e6b      	subs	r3, r5, #1
 80052aa:	9305      	str	r3, [sp, #20]
 80052ac:	bf45      	ittet	mi
 80052ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80052b2:	9304      	strmi	r3, [sp, #16]
 80052b4:	2300      	movpl	r3, #0
 80052b6:	2300      	movmi	r3, #0
 80052b8:	bf4c      	ite	mi
 80052ba:	9305      	strmi	r3, [sp, #20]
 80052bc:	9304      	strpl	r3, [sp, #16]
 80052be:	9b00      	ldr	r3, [sp, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	db3d      	blt.n	8005340 <_dtoa_r+0x248>
 80052c4:	9b05      	ldr	r3, [sp, #20]
 80052c6:	9a00      	ldr	r2, [sp, #0]
 80052c8:	920a      	str	r2, [sp, #40]	; 0x28
 80052ca:	4413      	add	r3, r2
 80052cc:	9305      	str	r3, [sp, #20]
 80052ce:	2300      	movs	r3, #0
 80052d0:	9307      	str	r3, [sp, #28]
 80052d2:	9b06      	ldr	r3, [sp, #24]
 80052d4:	2b09      	cmp	r3, #9
 80052d6:	f200 8089 	bhi.w	80053ec <_dtoa_r+0x2f4>
 80052da:	2b05      	cmp	r3, #5
 80052dc:	bfc4      	itt	gt
 80052de:	3b04      	subgt	r3, #4
 80052e0:	9306      	strgt	r3, [sp, #24]
 80052e2:	9b06      	ldr	r3, [sp, #24]
 80052e4:	f1a3 0302 	sub.w	r3, r3, #2
 80052e8:	bfcc      	ite	gt
 80052ea:	2500      	movgt	r5, #0
 80052ec:	2501      	movle	r5, #1
 80052ee:	2b03      	cmp	r3, #3
 80052f0:	f200 8087 	bhi.w	8005402 <_dtoa_r+0x30a>
 80052f4:	e8df f003 	tbb	[pc, r3]
 80052f8:	59383a2d 	.word	0x59383a2d
 80052fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005300:	441d      	add	r5, r3
 8005302:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005306:	2b20      	cmp	r3, #32
 8005308:	bfc1      	itttt	gt
 800530a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800530e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005312:	fa0b f303 	lslgt.w	r3, fp, r3
 8005316:	fa26 f000 	lsrgt.w	r0, r6, r0
 800531a:	bfda      	itte	le
 800531c:	f1c3 0320 	rsble	r3, r3, #32
 8005320:	fa06 f003 	lslle.w	r0, r6, r3
 8005324:	4318      	orrgt	r0, r3
 8005326:	f7fb f8f5 	bl	8000514 <__aeabi_ui2d>
 800532a:	2301      	movs	r3, #1
 800532c:	4606      	mov	r6, r0
 800532e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005332:	3d01      	subs	r5, #1
 8005334:	930e      	str	r3, [sp, #56]	; 0x38
 8005336:	e76a      	b.n	800520e <_dtoa_r+0x116>
 8005338:	2301      	movs	r3, #1
 800533a:	e7b2      	b.n	80052a2 <_dtoa_r+0x1aa>
 800533c:	900b      	str	r0, [sp, #44]	; 0x2c
 800533e:	e7b1      	b.n	80052a4 <_dtoa_r+0x1ac>
 8005340:	9b04      	ldr	r3, [sp, #16]
 8005342:	9a00      	ldr	r2, [sp, #0]
 8005344:	1a9b      	subs	r3, r3, r2
 8005346:	9304      	str	r3, [sp, #16]
 8005348:	4253      	negs	r3, r2
 800534a:	9307      	str	r3, [sp, #28]
 800534c:	2300      	movs	r3, #0
 800534e:	930a      	str	r3, [sp, #40]	; 0x28
 8005350:	e7bf      	b.n	80052d2 <_dtoa_r+0x1da>
 8005352:	2300      	movs	r3, #0
 8005354:	9308      	str	r3, [sp, #32]
 8005356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005358:	2b00      	cmp	r3, #0
 800535a:	dc55      	bgt.n	8005408 <_dtoa_r+0x310>
 800535c:	2301      	movs	r3, #1
 800535e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005362:	461a      	mov	r2, r3
 8005364:	9209      	str	r2, [sp, #36]	; 0x24
 8005366:	e00c      	b.n	8005382 <_dtoa_r+0x28a>
 8005368:	2301      	movs	r3, #1
 800536a:	e7f3      	b.n	8005354 <_dtoa_r+0x25c>
 800536c:	2300      	movs	r3, #0
 800536e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005370:	9308      	str	r3, [sp, #32]
 8005372:	9b00      	ldr	r3, [sp, #0]
 8005374:	4413      	add	r3, r2
 8005376:	9302      	str	r3, [sp, #8]
 8005378:	3301      	adds	r3, #1
 800537a:	2b01      	cmp	r3, #1
 800537c:	9303      	str	r3, [sp, #12]
 800537e:	bfb8      	it	lt
 8005380:	2301      	movlt	r3, #1
 8005382:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005384:	2200      	movs	r2, #0
 8005386:	6042      	str	r2, [r0, #4]
 8005388:	2204      	movs	r2, #4
 800538a:	f102 0614 	add.w	r6, r2, #20
 800538e:	429e      	cmp	r6, r3
 8005390:	6841      	ldr	r1, [r0, #4]
 8005392:	d93d      	bls.n	8005410 <_dtoa_r+0x318>
 8005394:	4620      	mov	r0, r4
 8005396:	f000 fcb7 	bl	8005d08 <_Balloc>
 800539a:	9001      	str	r0, [sp, #4]
 800539c:	2800      	cmp	r0, #0
 800539e:	d13b      	bne.n	8005418 <_dtoa_r+0x320>
 80053a0:	4b11      	ldr	r3, [pc, #68]	; (80053e8 <_dtoa_r+0x2f0>)
 80053a2:	4602      	mov	r2, r0
 80053a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80053a8:	e6c0      	b.n	800512c <_dtoa_r+0x34>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e7df      	b.n	800536e <_dtoa_r+0x276>
 80053ae:	bf00      	nop
 80053b0:	636f4361 	.word	0x636f4361
 80053b4:	3fd287a7 	.word	0x3fd287a7
 80053b8:	8b60c8b3 	.word	0x8b60c8b3
 80053bc:	3fc68a28 	.word	0x3fc68a28
 80053c0:	509f79fb 	.word	0x509f79fb
 80053c4:	3fd34413 	.word	0x3fd34413
 80053c8:	08009101 	.word	0x08009101
 80053cc:	08009118 	.word	0x08009118
 80053d0:	7ff00000 	.word	0x7ff00000
 80053d4:	080090fd 	.word	0x080090fd
 80053d8:	080090f4 	.word	0x080090f4
 80053dc:	080090d1 	.word	0x080090d1
 80053e0:	3ff80000 	.word	0x3ff80000
 80053e4:	08009208 	.word	0x08009208
 80053e8:	08009173 	.word	0x08009173
 80053ec:	2501      	movs	r5, #1
 80053ee:	2300      	movs	r3, #0
 80053f0:	9306      	str	r3, [sp, #24]
 80053f2:	9508      	str	r5, [sp, #32]
 80053f4:	f04f 33ff 	mov.w	r3, #4294967295
 80053f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80053fc:	2200      	movs	r2, #0
 80053fe:	2312      	movs	r3, #18
 8005400:	e7b0      	b.n	8005364 <_dtoa_r+0x26c>
 8005402:	2301      	movs	r3, #1
 8005404:	9308      	str	r3, [sp, #32]
 8005406:	e7f5      	b.n	80053f4 <_dtoa_r+0x2fc>
 8005408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800540a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800540e:	e7b8      	b.n	8005382 <_dtoa_r+0x28a>
 8005410:	3101      	adds	r1, #1
 8005412:	6041      	str	r1, [r0, #4]
 8005414:	0052      	lsls	r2, r2, #1
 8005416:	e7b8      	b.n	800538a <_dtoa_r+0x292>
 8005418:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800541a:	9a01      	ldr	r2, [sp, #4]
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	2b0e      	cmp	r3, #14
 8005422:	f200 809d 	bhi.w	8005560 <_dtoa_r+0x468>
 8005426:	2d00      	cmp	r5, #0
 8005428:	f000 809a 	beq.w	8005560 <_dtoa_r+0x468>
 800542c:	9b00      	ldr	r3, [sp, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	dd32      	ble.n	8005498 <_dtoa_r+0x3a0>
 8005432:	4ab7      	ldr	r2, [pc, #732]	; (8005710 <_dtoa_r+0x618>)
 8005434:	f003 030f 	and.w	r3, r3, #15
 8005438:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800543c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005440:	9b00      	ldr	r3, [sp, #0]
 8005442:	05d8      	lsls	r0, r3, #23
 8005444:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005448:	d516      	bpl.n	8005478 <_dtoa_r+0x380>
 800544a:	4bb2      	ldr	r3, [pc, #712]	; (8005714 <_dtoa_r+0x61c>)
 800544c:	ec51 0b19 	vmov	r0, r1, d9
 8005450:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005454:	f7fb fa02 	bl	800085c <__aeabi_ddiv>
 8005458:	f007 070f 	and.w	r7, r7, #15
 800545c:	4682      	mov	sl, r0
 800545e:	468b      	mov	fp, r1
 8005460:	2503      	movs	r5, #3
 8005462:	4eac      	ldr	r6, [pc, #688]	; (8005714 <_dtoa_r+0x61c>)
 8005464:	b957      	cbnz	r7, 800547c <_dtoa_r+0x384>
 8005466:	4642      	mov	r2, r8
 8005468:	464b      	mov	r3, r9
 800546a:	4650      	mov	r0, sl
 800546c:	4659      	mov	r1, fp
 800546e:	f7fb f9f5 	bl	800085c <__aeabi_ddiv>
 8005472:	4682      	mov	sl, r0
 8005474:	468b      	mov	fp, r1
 8005476:	e028      	b.n	80054ca <_dtoa_r+0x3d2>
 8005478:	2502      	movs	r5, #2
 800547a:	e7f2      	b.n	8005462 <_dtoa_r+0x36a>
 800547c:	07f9      	lsls	r1, r7, #31
 800547e:	d508      	bpl.n	8005492 <_dtoa_r+0x39a>
 8005480:	4640      	mov	r0, r8
 8005482:	4649      	mov	r1, r9
 8005484:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005488:	f7fb f8be 	bl	8000608 <__aeabi_dmul>
 800548c:	3501      	adds	r5, #1
 800548e:	4680      	mov	r8, r0
 8005490:	4689      	mov	r9, r1
 8005492:	107f      	asrs	r7, r7, #1
 8005494:	3608      	adds	r6, #8
 8005496:	e7e5      	b.n	8005464 <_dtoa_r+0x36c>
 8005498:	f000 809b 	beq.w	80055d2 <_dtoa_r+0x4da>
 800549c:	9b00      	ldr	r3, [sp, #0]
 800549e:	4f9d      	ldr	r7, [pc, #628]	; (8005714 <_dtoa_r+0x61c>)
 80054a0:	425e      	negs	r6, r3
 80054a2:	4b9b      	ldr	r3, [pc, #620]	; (8005710 <_dtoa_r+0x618>)
 80054a4:	f006 020f 	and.w	r2, r6, #15
 80054a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b0:	ec51 0b19 	vmov	r0, r1, d9
 80054b4:	f7fb f8a8 	bl	8000608 <__aeabi_dmul>
 80054b8:	1136      	asrs	r6, r6, #4
 80054ba:	4682      	mov	sl, r0
 80054bc:	468b      	mov	fp, r1
 80054be:	2300      	movs	r3, #0
 80054c0:	2502      	movs	r5, #2
 80054c2:	2e00      	cmp	r6, #0
 80054c4:	d17a      	bne.n	80055bc <_dtoa_r+0x4c4>
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1d3      	bne.n	8005472 <_dtoa_r+0x37a>
 80054ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 8082 	beq.w	80055d6 <_dtoa_r+0x4de>
 80054d2:	4b91      	ldr	r3, [pc, #580]	; (8005718 <_dtoa_r+0x620>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	4650      	mov	r0, sl
 80054d8:	4659      	mov	r1, fp
 80054da:	f7fb fb07 	bl	8000aec <__aeabi_dcmplt>
 80054de:	2800      	cmp	r0, #0
 80054e0:	d079      	beq.n	80055d6 <_dtoa_r+0x4de>
 80054e2:	9b03      	ldr	r3, [sp, #12]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d076      	beq.n	80055d6 <_dtoa_r+0x4de>
 80054e8:	9b02      	ldr	r3, [sp, #8]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	dd36      	ble.n	800555c <_dtoa_r+0x464>
 80054ee:	9b00      	ldr	r3, [sp, #0]
 80054f0:	4650      	mov	r0, sl
 80054f2:	4659      	mov	r1, fp
 80054f4:	1e5f      	subs	r7, r3, #1
 80054f6:	2200      	movs	r2, #0
 80054f8:	4b88      	ldr	r3, [pc, #544]	; (800571c <_dtoa_r+0x624>)
 80054fa:	f7fb f885 	bl	8000608 <__aeabi_dmul>
 80054fe:	9e02      	ldr	r6, [sp, #8]
 8005500:	4682      	mov	sl, r0
 8005502:	468b      	mov	fp, r1
 8005504:	3501      	adds	r5, #1
 8005506:	4628      	mov	r0, r5
 8005508:	f7fb f814 	bl	8000534 <__aeabi_i2d>
 800550c:	4652      	mov	r2, sl
 800550e:	465b      	mov	r3, fp
 8005510:	f7fb f87a 	bl	8000608 <__aeabi_dmul>
 8005514:	4b82      	ldr	r3, [pc, #520]	; (8005720 <_dtoa_r+0x628>)
 8005516:	2200      	movs	r2, #0
 8005518:	f7fa fec0 	bl	800029c <__adddf3>
 800551c:	46d0      	mov	r8, sl
 800551e:	46d9      	mov	r9, fp
 8005520:	4682      	mov	sl, r0
 8005522:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005526:	2e00      	cmp	r6, #0
 8005528:	d158      	bne.n	80055dc <_dtoa_r+0x4e4>
 800552a:	4b7e      	ldr	r3, [pc, #504]	; (8005724 <_dtoa_r+0x62c>)
 800552c:	2200      	movs	r2, #0
 800552e:	4640      	mov	r0, r8
 8005530:	4649      	mov	r1, r9
 8005532:	f7fa feb1 	bl	8000298 <__aeabi_dsub>
 8005536:	4652      	mov	r2, sl
 8005538:	465b      	mov	r3, fp
 800553a:	4680      	mov	r8, r0
 800553c:	4689      	mov	r9, r1
 800553e:	f7fb faf3 	bl	8000b28 <__aeabi_dcmpgt>
 8005542:	2800      	cmp	r0, #0
 8005544:	f040 8295 	bne.w	8005a72 <_dtoa_r+0x97a>
 8005548:	4652      	mov	r2, sl
 800554a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800554e:	4640      	mov	r0, r8
 8005550:	4649      	mov	r1, r9
 8005552:	f7fb facb 	bl	8000aec <__aeabi_dcmplt>
 8005556:	2800      	cmp	r0, #0
 8005558:	f040 8289 	bne.w	8005a6e <_dtoa_r+0x976>
 800555c:	ec5b ab19 	vmov	sl, fp, d9
 8005560:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005562:	2b00      	cmp	r3, #0
 8005564:	f2c0 8148 	blt.w	80057f8 <_dtoa_r+0x700>
 8005568:	9a00      	ldr	r2, [sp, #0]
 800556a:	2a0e      	cmp	r2, #14
 800556c:	f300 8144 	bgt.w	80057f8 <_dtoa_r+0x700>
 8005570:	4b67      	ldr	r3, [pc, #412]	; (8005710 <_dtoa_r+0x618>)
 8005572:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005576:	e9d3 8900 	ldrd	r8, r9, [r3]
 800557a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800557c:	2b00      	cmp	r3, #0
 800557e:	f280 80d5 	bge.w	800572c <_dtoa_r+0x634>
 8005582:	9b03      	ldr	r3, [sp, #12]
 8005584:	2b00      	cmp	r3, #0
 8005586:	f300 80d1 	bgt.w	800572c <_dtoa_r+0x634>
 800558a:	f040 826f 	bne.w	8005a6c <_dtoa_r+0x974>
 800558e:	4b65      	ldr	r3, [pc, #404]	; (8005724 <_dtoa_r+0x62c>)
 8005590:	2200      	movs	r2, #0
 8005592:	4640      	mov	r0, r8
 8005594:	4649      	mov	r1, r9
 8005596:	f7fb f837 	bl	8000608 <__aeabi_dmul>
 800559a:	4652      	mov	r2, sl
 800559c:	465b      	mov	r3, fp
 800559e:	f7fb fab9 	bl	8000b14 <__aeabi_dcmpge>
 80055a2:	9e03      	ldr	r6, [sp, #12]
 80055a4:	4637      	mov	r7, r6
 80055a6:	2800      	cmp	r0, #0
 80055a8:	f040 8245 	bne.w	8005a36 <_dtoa_r+0x93e>
 80055ac:	9d01      	ldr	r5, [sp, #4]
 80055ae:	2331      	movs	r3, #49	; 0x31
 80055b0:	f805 3b01 	strb.w	r3, [r5], #1
 80055b4:	9b00      	ldr	r3, [sp, #0]
 80055b6:	3301      	adds	r3, #1
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	e240      	b.n	8005a3e <_dtoa_r+0x946>
 80055bc:	07f2      	lsls	r2, r6, #31
 80055be:	d505      	bpl.n	80055cc <_dtoa_r+0x4d4>
 80055c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055c4:	f7fb f820 	bl	8000608 <__aeabi_dmul>
 80055c8:	3501      	adds	r5, #1
 80055ca:	2301      	movs	r3, #1
 80055cc:	1076      	asrs	r6, r6, #1
 80055ce:	3708      	adds	r7, #8
 80055d0:	e777      	b.n	80054c2 <_dtoa_r+0x3ca>
 80055d2:	2502      	movs	r5, #2
 80055d4:	e779      	b.n	80054ca <_dtoa_r+0x3d2>
 80055d6:	9f00      	ldr	r7, [sp, #0]
 80055d8:	9e03      	ldr	r6, [sp, #12]
 80055da:	e794      	b.n	8005506 <_dtoa_r+0x40e>
 80055dc:	9901      	ldr	r1, [sp, #4]
 80055de:	4b4c      	ldr	r3, [pc, #304]	; (8005710 <_dtoa_r+0x618>)
 80055e0:	4431      	add	r1, r6
 80055e2:	910d      	str	r1, [sp, #52]	; 0x34
 80055e4:	9908      	ldr	r1, [sp, #32]
 80055e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80055ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80055ee:	2900      	cmp	r1, #0
 80055f0:	d043      	beq.n	800567a <_dtoa_r+0x582>
 80055f2:	494d      	ldr	r1, [pc, #308]	; (8005728 <_dtoa_r+0x630>)
 80055f4:	2000      	movs	r0, #0
 80055f6:	f7fb f931 	bl	800085c <__aeabi_ddiv>
 80055fa:	4652      	mov	r2, sl
 80055fc:	465b      	mov	r3, fp
 80055fe:	f7fa fe4b 	bl	8000298 <__aeabi_dsub>
 8005602:	9d01      	ldr	r5, [sp, #4]
 8005604:	4682      	mov	sl, r0
 8005606:	468b      	mov	fp, r1
 8005608:	4649      	mov	r1, r9
 800560a:	4640      	mov	r0, r8
 800560c:	f7fb faac 	bl	8000b68 <__aeabi_d2iz>
 8005610:	4606      	mov	r6, r0
 8005612:	f7fa ff8f 	bl	8000534 <__aeabi_i2d>
 8005616:	4602      	mov	r2, r0
 8005618:	460b      	mov	r3, r1
 800561a:	4640      	mov	r0, r8
 800561c:	4649      	mov	r1, r9
 800561e:	f7fa fe3b 	bl	8000298 <__aeabi_dsub>
 8005622:	3630      	adds	r6, #48	; 0x30
 8005624:	f805 6b01 	strb.w	r6, [r5], #1
 8005628:	4652      	mov	r2, sl
 800562a:	465b      	mov	r3, fp
 800562c:	4680      	mov	r8, r0
 800562e:	4689      	mov	r9, r1
 8005630:	f7fb fa5c 	bl	8000aec <__aeabi_dcmplt>
 8005634:	2800      	cmp	r0, #0
 8005636:	d163      	bne.n	8005700 <_dtoa_r+0x608>
 8005638:	4642      	mov	r2, r8
 800563a:	464b      	mov	r3, r9
 800563c:	4936      	ldr	r1, [pc, #216]	; (8005718 <_dtoa_r+0x620>)
 800563e:	2000      	movs	r0, #0
 8005640:	f7fa fe2a 	bl	8000298 <__aeabi_dsub>
 8005644:	4652      	mov	r2, sl
 8005646:	465b      	mov	r3, fp
 8005648:	f7fb fa50 	bl	8000aec <__aeabi_dcmplt>
 800564c:	2800      	cmp	r0, #0
 800564e:	f040 80b5 	bne.w	80057bc <_dtoa_r+0x6c4>
 8005652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005654:	429d      	cmp	r5, r3
 8005656:	d081      	beq.n	800555c <_dtoa_r+0x464>
 8005658:	4b30      	ldr	r3, [pc, #192]	; (800571c <_dtoa_r+0x624>)
 800565a:	2200      	movs	r2, #0
 800565c:	4650      	mov	r0, sl
 800565e:	4659      	mov	r1, fp
 8005660:	f7fa ffd2 	bl	8000608 <__aeabi_dmul>
 8005664:	4b2d      	ldr	r3, [pc, #180]	; (800571c <_dtoa_r+0x624>)
 8005666:	4682      	mov	sl, r0
 8005668:	468b      	mov	fp, r1
 800566a:	4640      	mov	r0, r8
 800566c:	4649      	mov	r1, r9
 800566e:	2200      	movs	r2, #0
 8005670:	f7fa ffca 	bl	8000608 <__aeabi_dmul>
 8005674:	4680      	mov	r8, r0
 8005676:	4689      	mov	r9, r1
 8005678:	e7c6      	b.n	8005608 <_dtoa_r+0x510>
 800567a:	4650      	mov	r0, sl
 800567c:	4659      	mov	r1, fp
 800567e:	f7fa ffc3 	bl	8000608 <__aeabi_dmul>
 8005682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005684:	9d01      	ldr	r5, [sp, #4]
 8005686:	930f      	str	r3, [sp, #60]	; 0x3c
 8005688:	4682      	mov	sl, r0
 800568a:	468b      	mov	fp, r1
 800568c:	4649      	mov	r1, r9
 800568e:	4640      	mov	r0, r8
 8005690:	f7fb fa6a 	bl	8000b68 <__aeabi_d2iz>
 8005694:	4606      	mov	r6, r0
 8005696:	f7fa ff4d 	bl	8000534 <__aeabi_i2d>
 800569a:	3630      	adds	r6, #48	; 0x30
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	4640      	mov	r0, r8
 80056a2:	4649      	mov	r1, r9
 80056a4:	f7fa fdf8 	bl	8000298 <__aeabi_dsub>
 80056a8:	f805 6b01 	strb.w	r6, [r5], #1
 80056ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056ae:	429d      	cmp	r5, r3
 80056b0:	4680      	mov	r8, r0
 80056b2:	4689      	mov	r9, r1
 80056b4:	f04f 0200 	mov.w	r2, #0
 80056b8:	d124      	bne.n	8005704 <_dtoa_r+0x60c>
 80056ba:	4b1b      	ldr	r3, [pc, #108]	; (8005728 <_dtoa_r+0x630>)
 80056bc:	4650      	mov	r0, sl
 80056be:	4659      	mov	r1, fp
 80056c0:	f7fa fdec 	bl	800029c <__adddf3>
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	4640      	mov	r0, r8
 80056ca:	4649      	mov	r1, r9
 80056cc:	f7fb fa2c 	bl	8000b28 <__aeabi_dcmpgt>
 80056d0:	2800      	cmp	r0, #0
 80056d2:	d173      	bne.n	80057bc <_dtoa_r+0x6c4>
 80056d4:	4652      	mov	r2, sl
 80056d6:	465b      	mov	r3, fp
 80056d8:	4913      	ldr	r1, [pc, #76]	; (8005728 <_dtoa_r+0x630>)
 80056da:	2000      	movs	r0, #0
 80056dc:	f7fa fddc 	bl	8000298 <__aeabi_dsub>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4640      	mov	r0, r8
 80056e6:	4649      	mov	r1, r9
 80056e8:	f7fb fa00 	bl	8000aec <__aeabi_dcmplt>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	f43f af35 	beq.w	800555c <_dtoa_r+0x464>
 80056f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80056f4:	1e6b      	subs	r3, r5, #1
 80056f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80056f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80056fc:	2b30      	cmp	r3, #48	; 0x30
 80056fe:	d0f8      	beq.n	80056f2 <_dtoa_r+0x5fa>
 8005700:	9700      	str	r7, [sp, #0]
 8005702:	e049      	b.n	8005798 <_dtoa_r+0x6a0>
 8005704:	4b05      	ldr	r3, [pc, #20]	; (800571c <_dtoa_r+0x624>)
 8005706:	f7fa ff7f 	bl	8000608 <__aeabi_dmul>
 800570a:	4680      	mov	r8, r0
 800570c:	4689      	mov	r9, r1
 800570e:	e7bd      	b.n	800568c <_dtoa_r+0x594>
 8005710:	08009208 	.word	0x08009208
 8005714:	080091e0 	.word	0x080091e0
 8005718:	3ff00000 	.word	0x3ff00000
 800571c:	40240000 	.word	0x40240000
 8005720:	401c0000 	.word	0x401c0000
 8005724:	40140000 	.word	0x40140000
 8005728:	3fe00000 	.word	0x3fe00000
 800572c:	9d01      	ldr	r5, [sp, #4]
 800572e:	4656      	mov	r6, sl
 8005730:	465f      	mov	r7, fp
 8005732:	4642      	mov	r2, r8
 8005734:	464b      	mov	r3, r9
 8005736:	4630      	mov	r0, r6
 8005738:	4639      	mov	r1, r7
 800573a:	f7fb f88f 	bl	800085c <__aeabi_ddiv>
 800573e:	f7fb fa13 	bl	8000b68 <__aeabi_d2iz>
 8005742:	4682      	mov	sl, r0
 8005744:	f7fa fef6 	bl	8000534 <__aeabi_i2d>
 8005748:	4642      	mov	r2, r8
 800574a:	464b      	mov	r3, r9
 800574c:	f7fa ff5c 	bl	8000608 <__aeabi_dmul>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4630      	mov	r0, r6
 8005756:	4639      	mov	r1, r7
 8005758:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800575c:	f7fa fd9c 	bl	8000298 <__aeabi_dsub>
 8005760:	f805 6b01 	strb.w	r6, [r5], #1
 8005764:	9e01      	ldr	r6, [sp, #4]
 8005766:	9f03      	ldr	r7, [sp, #12]
 8005768:	1bae      	subs	r6, r5, r6
 800576a:	42b7      	cmp	r7, r6
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	d135      	bne.n	80057de <_dtoa_r+0x6e6>
 8005772:	f7fa fd93 	bl	800029c <__adddf3>
 8005776:	4642      	mov	r2, r8
 8005778:	464b      	mov	r3, r9
 800577a:	4606      	mov	r6, r0
 800577c:	460f      	mov	r7, r1
 800577e:	f7fb f9d3 	bl	8000b28 <__aeabi_dcmpgt>
 8005782:	b9d0      	cbnz	r0, 80057ba <_dtoa_r+0x6c2>
 8005784:	4642      	mov	r2, r8
 8005786:	464b      	mov	r3, r9
 8005788:	4630      	mov	r0, r6
 800578a:	4639      	mov	r1, r7
 800578c:	f7fb f9a4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005790:	b110      	cbz	r0, 8005798 <_dtoa_r+0x6a0>
 8005792:	f01a 0f01 	tst.w	sl, #1
 8005796:	d110      	bne.n	80057ba <_dtoa_r+0x6c2>
 8005798:	4620      	mov	r0, r4
 800579a:	ee18 1a10 	vmov	r1, s16
 800579e:	f000 faf3 	bl	8005d88 <_Bfree>
 80057a2:	2300      	movs	r3, #0
 80057a4:	9800      	ldr	r0, [sp, #0]
 80057a6:	702b      	strb	r3, [r5, #0]
 80057a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057aa:	3001      	adds	r0, #1
 80057ac:	6018      	str	r0, [r3, #0]
 80057ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f43f acf1 	beq.w	8005198 <_dtoa_r+0xa0>
 80057b6:	601d      	str	r5, [r3, #0]
 80057b8:	e4ee      	b.n	8005198 <_dtoa_r+0xa0>
 80057ba:	9f00      	ldr	r7, [sp, #0]
 80057bc:	462b      	mov	r3, r5
 80057be:	461d      	mov	r5, r3
 80057c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057c4:	2a39      	cmp	r2, #57	; 0x39
 80057c6:	d106      	bne.n	80057d6 <_dtoa_r+0x6de>
 80057c8:	9a01      	ldr	r2, [sp, #4]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d1f7      	bne.n	80057be <_dtoa_r+0x6c6>
 80057ce:	9901      	ldr	r1, [sp, #4]
 80057d0:	2230      	movs	r2, #48	; 0x30
 80057d2:	3701      	adds	r7, #1
 80057d4:	700a      	strb	r2, [r1, #0]
 80057d6:	781a      	ldrb	r2, [r3, #0]
 80057d8:	3201      	adds	r2, #1
 80057da:	701a      	strb	r2, [r3, #0]
 80057dc:	e790      	b.n	8005700 <_dtoa_r+0x608>
 80057de:	4ba6      	ldr	r3, [pc, #664]	; (8005a78 <_dtoa_r+0x980>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	f7fa ff11 	bl	8000608 <__aeabi_dmul>
 80057e6:	2200      	movs	r2, #0
 80057e8:	2300      	movs	r3, #0
 80057ea:	4606      	mov	r6, r0
 80057ec:	460f      	mov	r7, r1
 80057ee:	f7fb f973 	bl	8000ad8 <__aeabi_dcmpeq>
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d09d      	beq.n	8005732 <_dtoa_r+0x63a>
 80057f6:	e7cf      	b.n	8005798 <_dtoa_r+0x6a0>
 80057f8:	9a08      	ldr	r2, [sp, #32]
 80057fa:	2a00      	cmp	r2, #0
 80057fc:	f000 80d7 	beq.w	80059ae <_dtoa_r+0x8b6>
 8005800:	9a06      	ldr	r2, [sp, #24]
 8005802:	2a01      	cmp	r2, #1
 8005804:	f300 80ba 	bgt.w	800597c <_dtoa_r+0x884>
 8005808:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800580a:	2a00      	cmp	r2, #0
 800580c:	f000 80b2 	beq.w	8005974 <_dtoa_r+0x87c>
 8005810:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005814:	9e07      	ldr	r6, [sp, #28]
 8005816:	9d04      	ldr	r5, [sp, #16]
 8005818:	9a04      	ldr	r2, [sp, #16]
 800581a:	441a      	add	r2, r3
 800581c:	9204      	str	r2, [sp, #16]
 800581e:	9a05      	ldr	r2, [sp, #20]
 8005820:	2101      	movs	r1, #1
 8005822:	441a      	add	r2, r3
 8005824:	4620      	mov	r0, r4
 8005826:	9205      	str	r2, [sp, #20]
 8005828:	f000 fb66 	bl	8005ef8 <__i2b>
 800582c:	4607      	mov	r7, r0
 800582e:	2d00      	cmp	r5, #0
 8005830:	dd0c      	ble.n	800584c <_dtoa_r+0x754>
 8005832:	9b05      	ldr	r3, [sp, #20]
 8005834:	2b00      	cmp	r3, #0
 8005836:	dd09      	ble.n	800584c <_dtoa_r+0x754>
 8005838:	42ab      	cmp	r3, r5
 800583a:	9a04      	ldr	r2, [sp, #16]
 800583c:	bfa8      	it	ge
 800583e:	462b      	movge	r3, r5
 8005840:	1ad2      	subs	r2, r2, r3
 8005842:	9204      	str	r2, [sp, #16]
 8005844:	9a05      	ldr	r2, [sp, #20]
 8005846:	1aed      	subs	r5, r5, r3
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	9305      	str	r3, [sp, #20]
 800584c:	9b07      	ldr	r3, [sp, #28]
 800584e:	b31b      	cbz	r3, 8005898 <_dtoa_r+0x7a0>
 8005850:	9b08      	ldr	r3, [sp, #32]
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 80af 	beq.w	80059b6 <_dtoa_r+0x8be>
 8005858:	2e00      	cmp	r6, #0
 800585a:	dd13      	ble.n	8005884 <_dtoa_r+0x78c>
 800585c:	4639      	mov	r1, r7
 800585e:	4632      	mov	r2, r6
 8005860:	4620      	mov	r0, r4
 8005862:	f000 fc09 	bl	8006078 <__pow5mult>
 8005866:	ee18 2a10 	vmov	r2, s16
 800586a:	4601      	mov	r1, r0
 800586c:	4607      	mov	r7, r0
 800586e:	4620      	mov	r0, r4
 8005870:	f000 fb58 	bl	8005f24 <__multiply>
 8005874:	ee18 1a10 	vmov	r1, s16
 8005878:	4680      	mov	r8, r0
 800587a:	4620      	mov	r0, r4
 800587c:	f000 fa84 	bl	8005d88 <_Bfree>
 8005880:	ee08 8a10 	vmov	s16, r8
 8005884:	9b07      	ldr	r3, [sp, #28]
 8005886:	1b9a      	subs	r2, r3, r6
 8005888:	d006      	beq.n	8005898 <_dtoa_r+0x7a0>
 800588a:	ee18 1a10 	vmov	r1, s16
 800588e:	4620      	mov	r0, r4
 8005890:	f000 fbf2 	bl	8006078 <__pow5mult>
 8005894:	ee08 0a10 	vmov	s16, r0
 8005898:	2101      	movs	r1, #1
 800589a:	4620      	mov	r0, r4
 800589c:	f000 fb2c 	bl	8005ef8 <__i2b>
 80058a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	4606      	mov	r6, r0
 80058a6:	f340 8088 	ble.w	80059ba <_dtoa_r+0x8c2>
 80058aa:	461a      	mov	r2, r3
 80058ac:	4601      	mov	r1, r0
 80058ae:	4620      	mov	r0, r4
 80058b0:	f000 fbe2 	bl	8006078 <__pow5mult>
 80058b4:	9b06      	ldr	r3, [sp, #24]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	4606      	mov	r6, r0
 80058ba:	f340 8081 	ble.w	80059c0 <_dtoa_r+0x8c8>
 80058be:	f04f 0800 	mov.w	r8, #0
 80058c2:	6933      	ldr	r3, [r6, #16]
 80058c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80058c8:	6918      	ldr	r0, [r3, #16]
 80058ca:	f000 fac5 	bl	8005e58 <__hi0bits>
 80058ce:	f1c0 0020 	rsb	r0, r0, #32
 80058d2:	9b05      	ldr	r3, [sp, #20]
 80058d4:	4418      	add	r0, r3
 80058d6:	f010 001f 	ands.w	r0, r0, #31
 80058da:	f000 8092 	beq.w	8005a02 <_dtoa_r+0x90a>
 80058de:	f1c0 0320 	rsb	r3, r0, #32
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	f340 808a 	ble.w	80059fc <_dtoa_r+0x904>
 80058e8:	f1c0 001c 	rsb	r0, r0, #28
 80058ec:	9b04      	ldr	r3, [sp, #16]
 80058ee:	4403      	add	r3, r0
 80058f0:	9304      	str	r3, [sp, #16]
 80058f2:	9b05      	ldr	r3, [sp, #20]
 80058f4:	4403      	add	r3, r0
 80058f6:	4405      	add	r5, r0
 80058f8:	9305      	str	r3, [sp, #20]
 80058fa:	9b04      	ldr	r3, [sp, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	dd07      	ble.n	8005910 <_dtoa_r+0x818>
 8005900:	ee18 1a10 	vmov	r1, s16
 8005904:	461a      	mov	r2, r3
 8005906:	4620      	mov	r0, r4
 8005908:	f000 fc10 	bl	800612c <__lshift>
 800590c:	ee08 0a10 	vmov	s16, r0
 8005910:	9b05      	ldr	r3, [sp, #20]
 8005912:	2b00      	cmp	r3, #0
 8005914:	dd05      	ble.n	8005922 <_dtoa_r+0x82a>
 8005916:	4631      	mov	r1, r6
 8005918:	461a      	mov	r2, r3
 800591a:	4620      	mov	r0, r4
 800591c:	f000 fc06 	bl	800612c <__lshift>
 8005920:	4606      	mov	r6, r0
 8005922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005924:	2b00      	cmp	r3, #0
 8005926:	d06e      	beq.n	8005a06 <_dtoa_r+0x90e>
 8005928:	ee18 0a10 	vmov	r0, s16
 800592c:	4631      	mov	r1, r6
 800592e:	f000 fc6d 	bl	800620c <__mcmp>
 8005932:	2800      	cmp	r0, #0
 8005934:	da67      	bge.n	8005a06 <_dtoa_r+0x90e>
 8005936:	9b00      	ldr	r3, [sp, #0]
 8005938:	3b01      	subs	r3, #1
 800593a:	ee18 1a10 	vmov	r1, s16
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	220a      	movs	r2, #10
 8005942:	2300      	movs	r3, #0
 8005944:	4620      	mov	r0, r4
 8005946:	f000 fa41 	bl	8005dcc <__multadd>
 800594a:	9b08      	ldr	r3, [sp, #32]
 800594c:	ee08 0a10 	vmov	s16, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 81b1 	beq.w	8005cb8 <_dtoa_r+0xbc0>
 8005956:	2300      	movs	r3, #0
 8005958:	4639      	mov	r1, r7
 800595a:	220a      	movs	r2, #10
 800595c:	4620      	mov	r0, r4
 800595e:	f000 fa35 	bl	8005dcc <__multadd>
 8005962:	9b02      	ldr	r3, [sp, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	4607      	mov	r7, r0
 8005968:	f300 808e 	bgt.w	8005a88 <_dtoa_r+0x990>
 800596c:	9b06      	ldr	r3, [sp, #24]
 800596e:	2b02      	cmp	r3, #2
 8005970:	dc51      	bgt.n	8005a16 <_dtoa_r+0x91e>
 8005972:	e089      	b.n	8005a88 <_dtoa_r+0x990>
 8005974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005976:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800597a:	e74b      	b.n	8005814 <_dtoa_r+0x71c>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	1e5e      	subs	r6, r3, #1
 8005980:	9b07      	ldr	r3, [sp, #28]
 8005982:	42b3      	cmp	r3, r6
 8005984:	bfbf      	itttt	lt
 8005986:	9b07      	ldrlt	r3, [sp, #28]
 8005988:	9607      	strlt	r6, [sp, #28]
 800598a:	1af2      	sublt	r2, r6, r3
 800598c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800598e:	bfb6      	itet	lt
 8005990:	189b      	addlt	r3, r3, r2
 8005992:	1b9e      	subge	r6, r3, r6
 8005994:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005996:	9b03      	ldr	r3, [sp, #12]
 8005998:	bfb8      	it	lt
 800599a:	2600      	movlt	r6, #0
 800599c:	2b00      	cmp	r3, #0
 800599e:	bfb7      	itett	lt
 80059a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80059a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80059a8:	1a9d      	sublt	r5, r3, r2
 80059aa:	2300      	movlt	r3, #0
 80059ac:	e734      	b.n	8005818 <_dtoa_r+0x720>
 80059ae:	9e07      	ldr	r6, [sp, #28]
 80059b0:	9d04      	ldr	r5, [sp, #16]
 80059b2:	9f08      	ldr	r7, [sp, #32]
 80059b4:	e73b      	b.n	800582e <_dtoa_r+0x736>
 80059b6:	9a07      	ldr	r2, [sp, #28]
 80059b8:	e767      	b.n	800588a <_dtoa_r+0x792>
 80059ba:	9b06      	ldr	r3, [sp, #24]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	dc18      	bgt.n	80059f2 <_dtoa_r+0x8fa>
 80059c0:	f1ba 0f00 	cmp.w	sl, #0
 80059c4:	d115      	bne.n	80059f2 <_dtoa_r+0x8fa>
 80059c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80059ca:	b993      	cbnz	r3, 80059f2 <_dtoa_r+0x8fa>
 80059cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80059d0:	0d1b      	lsrs	r3, r3, #20
 80059d2:	051b      	lsls	r3, r3, #20
 80059d4:	b183      	cbz	r3, 80059f8 <_dtoa_r+0x900>
 80059d6:	9b04      	ldr	r3, [sp, #16]
 80059d8:	3301      	adds	r3, #1
 80059da:	9304      	str	r3, [sp, #16]
 80059dc:	9b05      	ldr	r3, [sp, #20]
 80059de:	3301      	adds	r3, #1
 80059e0:	9305      	str	r3, [sp, #20]
 80059e2:	f04f 0801 	mov.w	r8, #1
 80059e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f47f af6a 	bne.w	80058c2 <_dtoa_r+0x7ca>
 80059ee:	2001      	movs	r0, #1
 80059f0:	e76f      	b.n	80058d2 <_dtoa_r+0x7da>
 80059f2:	f04f 0800 	mov.w	r8, #0
 80059f6:	e7f6      	b.n	80059e6 <_dtoa_r+0x8ee>
 80059f8:	4698      	mov	r8, r3
 80059fa:	e7f4      	b.n	80059e6 <_dtoa_r+0x8ee>
 80059fc:	f43f af7d 	beq.w	80058fa <_dtoa_r+0x802>
 8005a00:	4618      	mov	r0, r3
 8005a02:	301c      	adds	r0, #28
 8005a04:	e772      	b.n	80058ec <_dtoa_r+0x7f4>
 8005a06:	9b03      	ldr	r3, [sp, #12]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	dc37      	bgt.n	8005a7c <_dtoa_r+0x984>
 8005a0c:	9b06      	ldr	r3, [sp, #24]
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	dd34      	ble.n	8005a7c <_dtoa_r+0x984>
 8005a12:	9b03      	ldr	r3, [sp, #12]
 8005a14:	9302      	str	r3, [sp, #8]
 8005a16:	9b02      	ldr	r3, [sp, #8]
 8005a18:	b96b      	cbnz	r3, 8005a36 <_dtoa_r+0x93e>
 8005a1a:	4631      	mov	r1, r6
 8005a1c:	2205      	movs	r2, #5
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f000 f9d4 	bl	8005dcc <__multadd>
 8005a24:	4601      	mov	r1, r0
 8005a26:	4606      	mov	r6, r0
 8005a28:	ee18 0a10 	vmov	r0, s16
 8005a2c:	f000 fbee 	bl	800620c <__mcmp>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	f73f adbb 	bgt.w	80055ac <_dtoa_r+0x4b4>
 8005a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a38:	9d01      	ldr	r5, [sp, #4]
 8005a3a:	43db      	mvns	r3, r3
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	f04f 0800 	mov.w	r8, #0
 8005a42:	4631      	mov	r1, r6
 8005a44:	4620      	mov	r0, r4
 8005a46:	f000 f99f 	bl	8005d88 <_Bfree>
 8005a4a:	2f00      	cmp	r7, #0
 8005a4c:	f43f aea4 	beq.w	8005798 <_dtoa_r+0x6a0>
 8005a50:	f1b8 0f00 	cmp.w	r8, #0
 8005a54:	d005      	beq.n	8005a62 <_dtoa_r+0x96a>
 8005a56:	45b8      	cmp	r8, r7
 8005a58:	d003      	beq.n	8005a62 <_dtoa_r+0x96a>
 8005a5a:	4641      	mov	r1, r8
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f000 f993 	bl	8005d88 <_Bfree>
 8005a62:	4639      	mov	r1, r7
 8005a64:	4620      	mov	r0, r4
 8005a66:	f000 f98f 	bl	8005d88 <_Bfree>
 8005a6a:	e695      	b.n	8005798 <_dtoa_r+0x6a0>
 8005a6c:	2600      	movs	r6, #0
 8005a6e:	4637      	mov	r7, r6
 8005a70:	e7e1      	b.n	8005a36 <_dtoa_r+0x93e>
 8005a72:	9700      	str	r7, [sp, #0]
 8005a74:	4637      	mov	r7, r6
 8005a76:	e599      	b.n	80055ac <_dtoa_r+0x4b4>
 8005a78:	40240000 	.word	0x40240000
 8005a7c:	9b08      	ldr	r3, [sp, #32]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 80ca 	beq.w	8005c18 <_dtoa_r+0xb20>
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	9302      	str	r3, [sp, #8]
 8005a88:	2d00      	cmp	r5, #0
 8005a8a:	dd05      	ble.n	8005a98 <_dtoa_r+0x9a0>
 8005a8c:	4639      	mov	r1, r7
 8005a8e:	462a      	mov	r2, r5
 8005a90:	4620      	mov	r0, r4
 8005a92:	f000 fb4b 	bl	800612c <__lshift>
 8005a96:	4607      	mov	r7, r0
 8005a98:	f1b8 0f00 	cmp.w	r8, #0
 8005a9c:	d05b      	beq.n	8005b56 <_dtoa_r+0xa5e>
 8005a9e:	6879      	ldr	r1, [r7, #4]
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	f000 f931 	bl	8005d08 <_Balloc>
 8005aa6:	4605      	mov	r5, r0
 8005aa8:	b928      	cbnz	r0, 8005ab6 <_dtoa_r+0x9be>
 8005aaa:	4b87      	ldr	r3, [pc, #540]	; (8005cc8 <_dtoa_r+0xbd0>)
 8005aac:	4602      	mov	r2, r0
 8005aae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005ab2:	f7ff bb3b 	b.w	800512c <_dtoa_r+0x34>
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	3202      	adds	r2, #2
 8005aba:	0092      	lsls	r2, r2, #2
 8005abc:	f107 010c 	add.w	r1, r7, #12
 8005ac0:	300c      	adds	r0, #12
 8005ac2:	f000 f913 	bl	8005cec <memcpy>
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	4629      	mov	r1, r5
 8005aca:	4620      	mov	r0, r4
 8005acc:	f000 fb2e 	bl	800612c <__lshift>
 8005ad0:	9b01      	ldr	r3, [sp, #4]
 8005ad2:	f103 0901 	add.w	r9, r3, #1
 8005ad6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005ada:	4413      	add	r3, r2
 8005adc:	9305      	str	r3, [sp, #20]
 8005ade:	f00a 0301 	and.w	r3, sl, #1
 8005ae2:	46b8      	mov	r8, r7
 8005ae4:	9304      	str	r3, [sp, #16]
 8005ae6:	4607      	mov	r7, r0
 8005ae8:	4631      	mov	r1, r6
 8005aea:	ee18 0a10 	vmov	r0, s16
 8005aee:	f7ff fa75 	bl	8004fdc <quorem>
 8005af2:	4641      	mov	r1, r8
 8005af4:	9002      	str	r0, [sp, #8]
 8005af6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005afa:	ee18 0a10 	vmov	r0, s16
 8005afe:	f000 fb85 	bl	800620c <__mcmp>
 8005b02:	463a      	mov	r2, r7
 8005b04:	9003      	str	r0, [sp, #12]
 8005b06:	4631      	mov	r1, r6
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f000 fb9b 	bl	8006244 <__mdiff>
 8005b0e:	68c2      	ldr	r2, [r0, #12]
 8005b10:	f109 3bff 	add.w	fp, r9, #4294967295
 8005b14:	4605      	mov	r5, r0
 8005b16:	bb02      	cbnz	r2, 8005b5a <_dtoa_r+0xa62>
 8005b18:	4601      	mov	r1, r0
 8005b1a:	ee18 0a10 	vmov	r0, s16
 8005b1e:	f000 fb75 	bl	800620c <__mcmp>
 8005b22:	4602      	mov	r2, r0
 8005b24:	4629      	mov	r1, r5
 8005b26:	4620      	mov	r0, r4
 8005b28:	9207      	str	r2, [sp, #28]
 8005b2a:	f000 f92d 	bl	8005d88 <_Bfree>
 8005b2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005b32:	ea43 0102 	orr.w	r1, r3, r2
 8005b36:	9b04      	ldr	r3, [sp, #16]
 8005b38:	430b      	orrs	r3, r1
 8005b3a:	464d      	mov	r5, r9
 8005b3c:	d10f      	bne.n	8005b5e <_dtoa_r+0xa66>
 8005b3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005b42:	d02a      	beq.n	8005b9a <_dtoa_r+0xaa2>
 8005b44:	9b03      	ldr	r3, [sp, #12]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	dd02      	ble.n	8005b50 <_dtoa_r+0xa58>
 8005b4a:	9b02      	ldr	r3, [sp, #8]
 8005b4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005b50:	f88b a000 	strb.w	sl, [fp]
 8005b54:	e775      	b.n	8005a42 <_dtoa_r+0x94a>
 8005b56:	4638      	mov	r0, r7
 8005b58:	e7ba      	b.n	8005ad0 <_dtoa_r+0x9d8>
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	e7e2      	b.n	8005b24 <_dtoa_r+0xa2c>
 8005b5e:	9b03      	ldr	r3, [sp, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	db04      	blt.n	8005b6e <_dtoa_r+0xa76>
 8005b64:	9906      	ldr	r1, [sp, #24]
 8005b66:	430b      	orrs	r3, r1
 8005b68:	9904      	ldr	r1, [sp, #16]
 8005b6a:	430b      	orrs	r3, r1
 8005b6c:	d122      	bne.n	8005bb4 <_dtoa_r+0xabc>
 8005b6e:	2a00      	cmp	r2, #0
 8005b70:	ddee      	ble.n	8005b50 <_dtoa_r+0xa58>
 8005b72:	ee18 1a10 	vmov	r1, s16
 8005b76:	2201      	movs	r2, #1
 8005b78:	4620      	mov	r0, r4
 8005b7a:	f000 fad7 	bl	800612c <__lshift>
 8005b7e:	4631      	mov	r1, r6
 8005b80:	ee08 0a10 	vmov	s16, r0
 8005b84:	f000 fb42 	bl	800620c <__mcmp>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	dc03      	bgt.n	8005b94 <_dtoa_r+0xa9c>
 8005b8c:	d1e0      	bne.n	8005b50 <_dtoa_r+0xa58>
 8005b8e:	f01a 0f01 	tst.w	sl, #1
 8005b92:	d0dd      	beq.n	8005b50 <_dtoa_r+0xa58>
 8005b94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005b98:	d1d7      	bne.n	8005b4a <_dtoa_r+0xa52>
 8005b9a:	2339      	movs	r3, #57	; 0x39
 8005b9c:	f88b 3000 	strb.w	r3, [fp]
 8005ba0:	462b      	mov	r3, r5
 8005ba2:	461d      	mov	r5, r3
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005baa:	2a39      	cmp	r2, #57	; 0x39
 8005bac:	d071      	beq.n	8005c92 <_dtoa_r+0xb9a>
 8005bae:	3201      	adds	r2, #1
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	e746      	b.n	8005a42 <_dtoa_r+0x94a>
 8005bb4:	2a00      	cmp	r2, #0
 8005bb6:	dd07      	ble.n	8005bc8 <_dtoa_r+0xad0>
 8005bb8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005bbc:	d0ed      	beq.n	8005b9a <_dtoa_r+0xaa2>
 8005bbe:	f10a 0301 	add.w	r3, sl, #1
 8005bc2:	f88b 3000 	strb.w	r3, [fp]
 8005bc6:	e73c      	b.n	8005a42 <_dtoa_r+0x94a>
 8005bc8:	9b05      	ldr	r3, [sp, #20]
 8005bca:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005bce:	4599      	cmp	r9, r3
 8005bd0:	d047      	beq.n	8005c62 <_dtoa_r+0xb6a>
 8005bd2:	ee18 1a10 	vmov	r1, s16
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	220a      	movs	r2, #10
 8005bda:	4620      	mov	r0, r4
 8005bdc:	f000 f8f6 	bl	8005dcc <__multadd>
 8005be0:	45b8      	cmp	r8, r7
 8005be2:	ee08 0a10 	vmov	s16, r0
 8005be6:	f04f 0300 	mov.w	r3, #0
 8005bea:	f04f 020a 	mov.w	r2, #10
 8005bee:	4641      	mov	r1, r8
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	d106      	bne.n	8005c02 <_dtoa_r+0xb0a>
 8005bf4:	f000 f8ea 	bl	8005dcc <__multadd>
 8005bf8:	4680      	mov	r8, r0
 8005bfa:	4607      	mov	r7, r0
 8005bfc:	f109 0901 	add.w	r9, r9, #1
 8005c00:	e772      	b.n	8005ae8 <_dtoa_r+0x9f0>
 8005c02:	f000 f8e3 	bl	8005dcc <__multadd>
 8005c06:	4639      	mov	r1, r7
 8005c08:	4680      	mov	r8, r0
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	220a      	movs	r2, #10
 8005c0e:	4620      	mov	r0, r4
 8005c10:	f000 f8dc 	bl	8005dcc <__multadd>
 8005c14:	4607      	mov	r7, r0
 8005c16:	e7f1      	b.n	8005bfc <_dtoa_r+0xb04>
 8005c18:	9b03      	ldr	r3, [sp, #12]
 8005c1a:	9302      	str	r3, [sp, #8]
 8005c1c:	9d01      	ldr	r5, [sp, #4]
 8005c1e:	ee18 0a10 	vmov	r0, s16
 8005c22:	4631      	mov	r1, r6
 8005c24:	f7ff f9da 	bl	8004fdc <quorem>
 8005c28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005c2c:	9b01      	ldr	r3, [sp, #4]
 8005c2e:	f805 ab01 	strb.w	sl, [r5], #1
 8005c32:	1aea      	subs	r2, r5, r3
 8005c34:	9b02      	ldr	r3, [sp, #8]
 8005c36:	4293      	cmp	r3, r2
 8005c38:	dd09      	ble.n	8005c4e <_dtoa_r+0xb56>
 8005c3a:	ee18 1a10 	vmov	r1, s16
 8005c3e:	2300      	movs	r3, #0
 8005c40:	220a      	movs	r2, #10
 8005c42:	4620      	mov	r0, r4
 8005c44:	f000 f8c2 	bl	8005dcc <__multadd>
 8005c48:	ee08 0a10 	vmov	s16, r0
 8005c4c:	e7e7      	b.n	8005c1e <_dtoa_r+0xb26>
 8005c4e:	9b02      	ldr	r3, [sp, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	bfc8      	it	gt
 8005c54:	461d      	movgt	r5, r3
 8005c56:	9b01      	ldr	r3, [sp, #4]
 8005c58:	bfd8      	it	le
 8005c5a:	2501      	movle	r5, #1
 8005c5c:	441d      	add	r5, r3
 8005c5e:	f04f 0800 	mov.w	r8, #0
 8005c62:	ee18 1a10 	vmov	r1, s16
 8005c66:	2201      	movs	r2, #1
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f000 fa5f 	bl	800612c <__lshift>
 8005c6e:	4631      	mov	r1, r6
 8005c70:	ee08 0a10 	vmov	s16, r0
 8005c74:	f000 faca 	bl	800620c <__mcmp>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	dc91      	bgt.n	8005ba0 <_dtoa_r+0xaa8>
 8005c7c:	d102      	bne.n	8005c84 <_dtoa_r+0xb8c>
 8005c7e:	f01a 0f01 	tst.w	sl, #1
 8005c82:	d18d      	bne.n	8005ba0 <_dtoa_r+0xaa8>
 8005c84:	462b      	mov	r3, r5
 8005c86:	461d      	mov	r5, r3
 8005c88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c8c:	2a30      	cmp	r2, #48	; 0x30
 8005c8e:	d0fa      	beq.n	8005c86 <_dtoa_r+0xb8e>
 8005c90:	e6d7      	b.n	8005a42 <_dtoa_r+0x94a>
 8005c92:	9a01      	ldr	r2, [sp, #4]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d184      	bne.n	8005ba2 <_dtoa_r+0xaaa>
 8005c98:	9b00      	ldr	r3, [sp, #0]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	9300      	str	r3, [sp, #0]
 8005c9e:	2331      	movs	r3, #49	; 0x31
 8005ca0:	7013      	strb	r3, [r2, #0]
 8005ca2:	e6ce      	b.n	8005a42 <_dtoa_r+0x94a>
 8005ca4:	4b09      	ldr	r3, [pc, #36]	; (8005ccc <_dtoa_r+0xbd4>)
 8005ca6:	f7ff ba95 	b.w	80051d4 <_dtoa_r+0xdc>
 8005caa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f47f aa6e 	bne.w	800518e <_dtoa_r+0x96>
 8005cb2:	4b07      	ldr	r3, [pc, #28]	; (8005cd0 <_dtoa_r+0xbd8>)
 8005cb4:	f7ff ba8e 	b.w	80051d4 <_dtoa_r+0xdc>
 8005cb8:	9b02      	ldr	r3, [sp, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	dcae      	bgt.n	8005c1c <_dtoa_r+0xb24>
 8005cbe:	9b06      	ldr	r3, [sp, #24]
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	f73f aea8 	bgt.w	8005a16 <_dtoa_r+0x91e>
 8005cc6:	e7a9      	b.n	8005c1c <_dtoa_r+0xb24>
 8005cc8:	08009173 	.word	0x08009173
 8005ccc:	080090d0 	.word	0x080090d0
 8005cd0:	080090f4 	.word	0x080090f4

08005cd4 <_localeconv_r>:
 8005cd4:	4800      	ldr	r0, [pc, #0]	; (8005cd8 <_localeconv_r+0x4>)
 8005cd6:	4770      	bx	lr
 8005cd8:	20000168 	.word	0x20000168

08005cdc <malloc>:
 8005cdc:	4b02      	ldr	r3, [pc, #8]	; (8005ce8 <malloc+0xc>)
 8005cde:	4601      	mov	r1, r0
 8005ce0:	6818      	ldr	r0, [r3, #0]
 8005ce2:	f000 bc17 	b.w	8006514 <_malloc_r>
 8005ce6:	bf00      	nop
 8005ce8:	20000014 	.word	0x20000014

08005cec <memcpy>:
 8005cec:	440a      	add	r2, r1
 8005cee:	4291      	cmp	r1, r2
 8005cf0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cf4:	d100      	bne.n	8005cf8 <memcpy+0xc>
 8005cf6:	4770      	bx	lr
 8005cf8:	b510      	push	{r4, lr}
 8005cfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d02:	4291      	cmp	r1, r2
 8005d04:	d1f9      	bne.n	8005cfa <memcpy+0xe>
 8005d06:	bd10      	pop	{r4, pc}

08005d08 <_Balloc>:
 8005d08:	b570      	push	{r4, r5, r6, lr}
 8005d0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	460d      	mov	r5, r1
 8005d10:	b976      	cbnz	r6, 8005d30 <_Balloc+0x28>
 8005d12:	2010      	movs	r0, #16
 8005d14:	f7ff ffe2 	bl	8005cdc <malloc>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	6260      	str	r0, [r4, #36]	; 0x24
 8005d1c:	b920      	cbnz	r0, 8005d28 <_Balloc+0x20>
 8005d1e:	4b18      	ldr	r3, [pc, #96]	; (8005d80 <_Balloc+0x78>)
 8005d20:	4818      	ldr	r0, [pc, #96]	; (8005d84 <_Balloc+0x7c>)
 8005d22:	2166      	movs	r1, #102	; 0x66
 8005d24:	f000 fdd6 	bl	80068d4 <__assert_func>
 8005d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d2c:	6006      	str	r6, [r0, #0]
 8005d2e:	60c6      	str	r6, [r0, #12]
 8005d30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d32:	68f3      	ldr	r3, [r6, #12]
 8005d34:	b183      	cbz	r3, 8005d58 <_Balloc+0x50>
 8005d36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d3e:	b9b8      	cbnz	r0, 8005d70 <_Balloc+0x68>
 8005d40:	2101      	movs	r1, #1
 8005d42:	fa01 f605 	lsl.w	r6, r1, r5
 8005d46:	1d72      	adds	r2, r6, #5
 8005d48:	0092      	lsls	r2, r2, #2
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f000 fb60 	bl	8006410 <_calloc_r>
 8005d50:	b160      	cbz	r0, 8005d6c <_Balloc+0x64>
 8005d52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d56:	e00e      	b.n	8005d76 <_Balloc+0x6e>
 8005d58:	2221      	movs	r2, #33	; 0x21
 8005d5a:	2104      	movs	r1, #4
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	f000 fb57 	bl	8006410 <_calloc_r>
 8005d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d64:	60f0      	str	r0, [r6, #12]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1e4      	bne.n	8005d36 <_Balloc+0x2e>
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	bd70      	pop	{r4, r5, r6, pc}
 8005d70:	6802      	ldr	r2, [r0, #0]
 8005d72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005d76:	2300      	movs	r3, #0
 8005d78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005d7c:	e7f7      	b.n	8005d6e <_Balloc+0x66>
 8005d7e:	bf00      	nop
 8005d80:	08009101 	.word	0x08009101
 8005d84:	08009184 	.word	0x08009184

08005d88 <_Bfree>:
 8005d88:	b570      	push	{r4, r5, r6, lr}
 8005d8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d8c:	4605      	mov	r5, r0
 8005d8e:	460c      	mov	r4, r1
 8005d90:	b976      	cbnz	r6, 8005db0 <_Bfree+0x28>
 8005d92:	2010      	movs	r0, #16
 8005d94:	f7ff ffa2 	bl	8005cdc <malloc>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	6268      	str	r0, [r5, #36]	; 0x24
 8005d9c:	b920      	cbnz	r0, 8005da8 <_Bfree+0x20>
 8005d9e:	4b09      	ldr	r3, [pc, #36]	; (8005dc4 <_Bfree+0x3c>)
 8005da0:	4809      	ldr	r0, [pc, #36]	; (8005dc8 <_Bfree+0x40>)
 8005da2:	218a      	movs	r1, #138	; 0x8a
 8005da4:	f000 fd96 	bl	80068d4 <__assert_func>
 8005da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005dac:	6006      	str	r6, [r0, #0]
 8005dae:	60c6      	str	r6, [r0, #12]
 8005db0:	b13c      	cbz	r4, 8005dc2 <_Bfree+0x3a>
 8005db2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005db4:	6862      	ldr	r2, [r4, #4]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dbc:	6021      	str	r1, [r4, #0]
 8005dbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005dc2:	bd70      	pop	{r4, r5, r6, pc}
 8005dc4:	08009101 	.word	0x08009101
 8005dc8:	08009184 	.word	0x08009184

08005dcc <__multadd>:
 8005dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd0:	690d      	ldr	r5, [r1, #16]
 8005dd2:	4607      	mov	r7, r0
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	461e      	mov	r6, r3
 8005dd8:	f101 0c14 	add.w	ip, r1, #20
 8005ddc:	2000      	movs	r0, #0
 8005dde:	f8dc 3000 	ldr.w	r3, [ip]
 8005de2:	b299      	uxth	r1, r3
 8005de4:	fb02 6101 	mla	r1, r2, r1, r6
 8005de8:	0c1e      	lsrs	r6, r3, #16
 8005dea:	0c0b      	lsrs	r3, r1, #16
 8005dec:	fb02 3306 	mla	r3, r2, r6, r3
 8005df0:	b289      	uxth	r1, r1
 8005df2:	3001      	adds	r0, #1
 8005df4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005df8:	4285      	cmp	r5, r0
 8005dfa:	f84c 1b04 	str.w	r1, [ip], #4
 8005dfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e02:	dcec      	bgt.n	8005dde <__multadd+0x12>
 8005e04:	b30e      	cbz	r6, 8005e4a <__multadd+0x7e>
 8005e06:	68a3      	ldr	r3, [r4, #8]
 8005e08:	42ab      	cmp	r3, r5
 8005e0a:	dc19      	bgt.n	8005e40 <__multadd+0x74>
 8005e0c:	6861      	ldr	r1, [r4, #4]
 8005e0e:	4638      	mov	r0, r7
 8005e10:	3101      	adds	r1, #1
 8005e12:	f7ff ff79 	bl	8005d08 <_Balloc>
 8005e16:	4680      	mov	r8, r0
 8005e18:	b928      	cbnz	r0, 8005e26 <__multadd+0x5a>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	4b0c      	ldr	r3, [pc, #48]	; (8005e50 <__multadd+0x84>)
 8005e1e:	480d      	ldr	r0, [pc, #52]	; (8005e54 <__multadd+0x88>)
 8005e20:	21b5      	movs	r1, #181	; 0xb5
 8005e22:	f000 fd57 	bl	80068d4 <__assert_func>
 8005e26:	6922      	ldr	r2, [r4, #16]
 8005e28:	3202      	adds	r2, #2
 8005e2a:	f104 010c 	add.w	r1, r4, #12
 8005e2e:	0092      	lsls	r2, r2, #2
 8005e30:	300c      	adds	r0, #12
 8005e32:	f7ff ff5b 	bl	8005cec <memcpy>
 8005e36:	4621      	mov	r1, r4
 8005e38:	4638      	mov	r0, r7
 8005e3a:	f7ff ffa5 	bl	8005d88 <_Bfree>
 8005e3e:	4644      	mov	r4, r8
 8005e40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e44:	3501      	adds	r5, #1
 8005e46:	615e      	str	r6, [r3, #20]
 8005e48:	6125      	str	r5, [r4, #16]
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e50:	08009173 	.word	0x08009173
 8005e54:	08009184 	.word	0x08009184

08005e58 <__hi0bits>:
 8005e58:	0c03      	lsrs	r3, r0, #16
 8005e5a:	041b      	lsls	r3, r3, #16
 8005e5c:	b9d3      	cbnz	r3, 8005e94 <__hi0bits+0x3c>
 8005e5e:	0400      	lsls	r0, r0, #16
 8005e60:	2310      	movs	r3, #16
 8005e62:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005e66:	bf04      	itt	eq
 8005e68:	0200      	lsleq	r0, r0, #8
 8005e6a:	3308      	addeq	r3, #8
 8005e6c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005e70:	bf04      	itt	eq
 8005e72:	0100      	lsleq	r0, r0, #4
 8005e74:	3304      	addeq	r3, #4
 8005e76:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005e7a:	bf04      	itt	eq
 8005e7c:	0080      	lsleq	r0, r0, #2
 8005e7e:	3302      	addeq	r3, #2
 8005e80:	2800      	cmp	r0, #0
 8005e82:	db05      	blt.n	8005e90 <__hi0bits+0x38>
 8005e84:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005e88:	f103 0301 	add.w	r3, r3, #1
 8005e8c:	bf08      	it	eq
 8005e8e:	2320      	moveq	r3, #32
 8005e90:	4618      	mov	r0, r3
 8005e92:	4770      	bx	lr
 8005e94:	2300      	movs	r3, #0
 8005e96:	e7e4      	b.n	8005e62 <__hi0bits+0xa>

08005e98 <__lo0bits>:
 8005e98:	6803      	ldr	r3, [r0, #0]
 8005e9a:	f013 0207 	ands.w	r2, r3, #7
 8005e9e:	4601      	mov	r1, r0
 8005ea0:	d00b      	beq.n	8005eba <__lo0bits+0x22>
 8005ea2:	07da      	lsls	r2, r3, #31
 8005ea4:	d423      	bmi.n	8005eee <__lo0bits+0x56>
 8005ea6:	0798      	lsls	r0, r3, #30
 8005ea8:	bf49      	itett	mi
 8005eaa:	085b      	lsrmi	r3, r3, #1
 8005eac:	089b      	lsrpl	r3, r3, #2
 8005eae:	2001      	movmi	r0, #1
 8005eb0:	600b      	strmi	r3, [r1, #0]
 8005eb2:	bf5c      	itt	pl
 8005eb4:	600b      	strpl	r3, [r1, #0]
 8005eb6:	2002      	movpl	r0, #2
 8005eb8:	4770      	bx	lr
 8005eba:	b298      	uxth	r0, r3
 8005ebc:	b9a8      	cbnz	r0, 8005eea <__lo0bits+0x52>
 8005ebe:	0c1b      	lsrs	r3, r3, #16
 8005ec0:	2010      	movs	r0, #16
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	b90a      	cbnz	r2, 8005eca <__lo0bits+0x32>
 8005ec6:	3008      	adds	r0, #8
 8005ec8:	0a1b      	lsrs	r3, r3, #8
 8005eca:	071a      	lsls	r2, r3, #28
 8005ecc:	bf04      	itt	eq
 8005ece:	091b      	lsreq	r3, r3, #4
 8005ed0:	3004      	addeq	r0, #4
 8005ed2:	079a      	lsls	r2, r3, #30
 8005ed4:	bf04      	itt	eq
 8005ed6:	089b      	lsreq	r3, r3, #2
 8005ed8:	3002      	addeq	r0, #2
 8005eda:	07da      	lsls	r2, r3, #31
 8005edc:	d403      	bmi.n	8005ee6 <__lo0bits+0x4e>
 8005ede:	085b      	lsrs	r3, r3, #1
 8005ee0:	f100 0001 	add.w	r0, r0, #1
 8005ee4:	d005      	beq.n	8005ef2 <__lo0bits+0x5a>
 8005ee6:	600b      	str	r3, [r1, #0]
 8005ee8:	4770      	bx	lr
 8005eea:	4610      	mov	r0, r2
 8005eec:	e7e9      	b.n	8005ec2 <__lo0bits+0x2a>
 8005eee:	2000      	movs	r0, #0
 8005ef0:	4770      	bx	lr
 8005ef2:	2020      	movs	r0, #32
 8005ef4:	4770      	bx	lr
	...

08005ef8 <__i2b>:
 8005ef8:	b510      	push	{r4, lr}
 8005efa:	460c      	mov	r4, r1
 8005efc:	2101      	movs	r1, #1
 8005efe:	f7ff ff03 	bl	8005d08 <_Balloc>
 8005f02:	4602      	mov	r2, r0
 8005f04:	b928      	cbnz	r0, 8005f12 <__i2b+0x1a>
 8005f06:	4b05      	ldr	r3, [pc, #20]	; (8005f1c <__i2b+0x24>)
 8005f08:	4805      	ldr	r0, [pc, #20]	; (8005f20 <__i2b+0x28>)
 8005f0a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005f0e:	f000 fce1 	bl	80068d4 <__assert_func>
 8005f12:	2301      	movs	r3, #1
 8005f14:	6144      	str	r4, [r0, #20]
 8005f16:	6103      	str	r3, [r0, #16]
 8005f18:	bd10      	pop	{r4, pc}
 8005f1a:	bf00      	nop
 8005f1c:	08009173 	.word	0x08009173
 8005f20:	08009184 	.word	0x08009184

08005f24 <__multiply>:
 8005f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f28:	4691      	mov	r9, r2
 8005f2a:	690a      	ldr	r2, [r1, #16]
 8005f2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	bfb8      	it	lt
 8005f34:	460b      	movlt	r3, r1
 8005f36:	460c      	mov	r4, r1
 8005f38:	bfbc      	itt	lt
 8005f3a:	464c      	movlt	r4, r9
 8005f3c:	4699      	movlt	r9, r3
 8005f3e:	6927      	ldr	r7, [r4, #16]
 8005f40:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005f44:	68a3      	ldr	r3, [r4, #8]
 8005f46:	6861      	ldr	r1, [r4, #4]
 8005f48:	eb07 060a 	add.w	r6, r7, sl
 8005f4c:	42b3      	cmp	r3, r6
 8005f4e:	b085      	sub	sp, #20
 8005f50:	bfb8      	it	lt
 8005f52:	3101      	addlt	r1, #1
 8005f54:	f7ff fed8 	bl	8005d08 <_Balloc>
 8005f58:	b930      	cbnz	r0, 8005f68 <__multiply+0x44>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	4b44      	ldr	r3, [pc, #272]	; (8006070 <__multiply+0x14c>)
 8005f5e:	4845      	ldr	r0, [pc, #276]	; (8006074 <__multiply+0x150>)
 8005f60:	f240 115d 	movw	r1, #349	; 0x15d
 8005f64:	f000 fcb6 	bl	80068d4 <__assert_func>
 8005f68:	f100 0514 	add.w	r5, r0, #20
 8005f6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005f70:	462b      	mov	r3, r5
 8005f72:	2200      	movs	r2, #0
 8005f74:	4543      	cmp	r3, r8
 8005f76:	d321      	bcc.n	8005fbc <__multiply+0x98>
 8005f78:	f104 0314 	add.w	r3, r4, #20
 8005f7c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005f80:	f109 0314 	add.w	r3, r9, #20
 8005f84:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005f88:	9202      	str	r2, [sp, #8]
 8005f8a:	1b3a      	subs	r2, r7, r4
 8005f8c:	3a15      	subs	r2, #21
 8005f8e:	f022 0203 	bic.w	r2, r2, #3
 8005f92:	3204      	adds	r2, #4
 8005f94:	f104 0115 	add.w	r1, r4, #21
 8005f98:	428f      	cmp	r7, r1
 8005f9a:	bf38      	it	cc
 8005f9c:	2204      	movcc	r2, #4
 8005f9e:	9201      	str	r2, [sp, #4]
 8005fa0:	9a02      	ldr	r2, [sp, #8]
 8005fa2:	9303      	str	r3, [sp, #12]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d80c      	bhi.n	8005fc2 <__multiply+0x9e>
 8005fa8:	2e00      	cmp	r6, #0
 8005faa:	dd03      	ble.n	8005fb4 <__multiply+0x90>
 8005fac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d05a      	beq.n	800606a <__multiply+0x146>
 8005fb4:	6106      	str	r6, [r0, #16]
 8005fb6:	b005      	add	sp, #20
 8005fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fbc:	f843 2b04 	str.w	r2, [r3], #4
 8005fc0:	e7d8      	b.n	8005f74 <__multiply+0x50>
 8005fc2:	f8b3 a000 	ldrh.w	sl, [r3]
 8005fc6:	f1ba 0f00 	cmp.w	sl, #0
 8005fca:	d024      	beq.n	8006016 <__multiply+0xf2>
 8005fcc:	f104 0e14 	add.w	lr, r4, #20
 8005fd0:	46a9      	mov	r9, r5
 8005fd2:	f04f 0c00 	mov.w	ip, #0
 8005fd6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005fda:	f8d9 1000 	ldr.w	r1, [r9]
 8005fde:	fa1f fb82 	uxth.w	fp, r2
 8005fe2:	b289      	uxth	r1, r1
 8005fe4:	fb0a 110b 	mla	r1, sl, fp, r1
 8005fe8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005fec:	f8d9 2000 	ldr.w	r2, [r9]
 8005ff0:	4461      	add	r1, ip
 8005ff2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005ff6:	fb0a c20b 	mla	r2, sl, fp, ip
 8005ffa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005ffe:	b289      	uxth	r1, r1
 8006000:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006004:	4577      	cmp	r7, lr
 8006006:	f849 1b04 	str.w	r1, [r9], #4
 800600a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800600e:	d8e2      	bhi.n	8005fd6 <__multiply+0xb2>
 8006010:	9a01      	ldr	r2, [sp, #4]
 8006012:	f845 c002 	str.w	ip, [r5, r2]
 8006016:	9a03      	ldr	r2, [sp, #12]
 8006018:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800601c:	3304      	adds	r3, #4
 800601e:	f1b9 0f00 	cmp.w	r9, #0
 8006022:	d020      	beq.n	8006066 <__multiply+0x142>
 8006024:	6829      	ldr	r1, [r5, #0]
 8006026:	f104 0c14 	add.w	ip, r4, #20
 800602a:	46ae      	mov	lr, r5
 800602c:	f04f 0a00 	mov.w	sl, #0
 8006030:	f8bc b000 	ldrh.w	fp, [ip]
 8006034:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006038:	fb09 220b 	mla	r2, r9, fp, r2
 800603c:	4492      	add	sl, r2
 800603e:	b289      	uxth	r1, r1
 8006040:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006044:	f84e 1b04 	str.w	r1, [lr], #4
 8006048:	f85c 2b04 	ldr.w	r2, [ip], #4
 800604c:	f8be 1000 	ldrh.w	r1, [lr]
 8006050:	0c12      	lsrs	r2, r2, #16
 8006052:	fb09 1102 	mla	r1, r9, r2, r1
 8006056:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800605a:	4567      	cmp	r7, ip
 800605c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006060:	d8e6      	bhi.n	8006030 <__multiply+0x10c>
 8006062:	9a01      	ldr	r2, [sp, #4]
 8006064:	50a9      	str	r1, [r5, r2]
 8006066:	3504      	adds	r5, #4
 8006068:	e79a      	b.n	8005fa0 <__multiply+0x7c>
 800606a:	3e01      	subs	r6, #1
 800606c:	e79c      	b.n	8005fa8 <__multiply+0x84>
 800606e:	bf00      	nop
 8006070:	08009173 	.word	0x08009173
 8006074:	08009184 	.word	0x08009184

08006078 <__pow5mult>:
 8006078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800607c:	4615      	mov	r5, r2
 800607e:	f012 0203 	ands.w	r2, r2, #3
 8006082:	4606      	mov	r6, r0
 8006084:	460f      	mov	r7, r1
 8006086:	d007      	beq.n	8006098 <__pow5mult+0x20>
 8006088:	4c25      	ldr	r4, [pc, #148]	; (8006120 <__pow5mult+0xa8>)
 800608a:	3a01      	subs	r2, #1
 800608c:	2300      	movs	r3, #0
 800608e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006092:	f7ff fe9b 	bl	8005dcc <__multadd>
 8006096:	4607      	mov	r7, r0
 8006098:	10ad      	asrs	r5, r5, #2
 800609a:	d03d      	beq.n	8006118 <__pow5mult+0xa0>
 800609c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800609e:	b97c      	cbnz	r4, 80060c0 <__pow5mult+0x48>
 80060a0:	2010      	movs	r0, #16
 80060a2:	f7ff fe1b 	bl	8005cdc <malloc>
 80060a6:	4602      	mov	r2, r0
 80060a8:	6270      	str	r0, [r6, #36]	; 0x24
 80060aa:	b928      	cbnz	r0, 80060b8 <__pow5mult+0x40>
 80060ac:	4b1d      	ldr	r3, [pc, #116]	; (8006124 <__pow5mult+0xac>)
 80060ae:	481e      	ldr	r0, [pc, #120]	; (8006128 <__pow5mult+0xb0>)
 80060b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80060b4:	f000 fc0e 	bl	80068d4 <__assert_func>
 80060b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060bc:	6004      	str	r4, [r0, #0]
 80060be:	60c4      	str	r4, [r0, #12]
 80060c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80060c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060c8:	b94c      	cbnz	r4, 80060de <__pow5mult+0x66>
 80060ca:	f240 2171 	movw	r1, #625	; 0x271
 80060ce:	4630      	mov	r0, r6
 80060d0:	f7ff ff12 	bl	8005ef8 <__i2b>
 80060d4:	2300      	movs	r3, #0
 80060d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80060da:	4604      	mov	r4, r0
 80060dc:	6003      	str	r3, [r0, #0]
 80060de:	f04f 0900 	mov.w	r9, #0
 80060e2:	07eb      	lsls	r3, r5, #31
 80060e4:	d50a      	bpl.n	80060fc <__pow5mult+0x84>
 80060e6:	4639      	mov	r1, r7
 80060e8:	4622      	mov	r2, r4
 80060ea:	4630      	mov	r0, r6
 80060ec:	f7ff ff1a 	bl	8005f24 <__multiply>
 80060f0:	4639      	mov	r1, r7
 80060f2:	4680      	mov	r8, r0
 80060f4:	4630      	mov	r0, r6
 80060f6:	f7ff fe47 	bl	8005d88 <_Bfree>
 80060fa:	4647      	mov	r7, r8
 80060fc:	106d      	asrs	r5, r5, #1
 80060fe:	d00b      	beq.n	8006118 <__pow5mult+0xa0>
 8006100:	6820      	ldr	r0, [r4, #0]
 8006102:	b938      	cbnz	r0, 8006114 <__pow5mult+0x9c>
 8006104:	4622      	mov	r2, r4
 8006106:	4621      	mov	r1, r4
 8006108:	4630      	mov	r0, r6
 800610a:	f7ff ff0b 	bl	8005f24 <__multiply>
 800610e:	6020      	str	r0, [r4, #0]
 8006110:	f8c0 9000 	str.w	r9, [r0]
 8006114:	4604      	mov	r4, r0
 8006116:	e7e4      	b.n	80060e2 <__pow5mult+0x6a>
 8006118:	4638      	mov	r0, r7
 800611a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800611e:	bf00      	nop
 8006120:	080092d0 	.word	0x080092d0
 8006124:	08009101 	.word	0x08009101
 8006128:	08009184 	.word	0x08009184

0800612c <__lshift>:
 800612c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006130:	460c      	mov	r4, r1
 8006132:	6849      	ldr	r1, [r1, #4]
 8006134:	6923      	ldr	r3, [r4, #16]
 8006136:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800613a:	68a3      	ldr	r3, [r4, #8]
 800613c:	4607      	mov	r7, r0
 800613e:	4691      	mov	r9, r2
 8006140:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006144:	f108 0601 	add.w	r6, r8, #1
 8006148:	42b3      	cmp	r3, r6
 800614a:	db0b      	blt.n	8006164 <__lshift+0x38>
 800614c:	4638      	mov	r0, r7
 800614e:	f7ff fddb 	bl	8005d08 <_Balloc>
 8006152:	4605      	mov	r5, r0
 8006154:	b948      	cbnz	r0, 800616a <__lshift+0x3e>
 8006156:	4602      	mov	r2, r0
 8006158:	4b2a      	ldr	r3, [pc, #168]	; (8006204 <__lshift+0xd8>)
 800615a:	482b      	ldr	r0, [pc, #172]	; (8006208 <__lshift+0xdc>)
 800615c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006160:	f000 fbb8 	bl	80068d4 <__assert_func>
 8006164:	3101      	adds	r1, #1
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	e7ee      	b.n	8006148 <__lshift+0x1c>
 800616a:	2300      	movs	r3, #0
 800616c:	f100 0114 	add.w	r1, r0, #20
 8006170:	f100 0210 	add.w	r2, r0, #16
 8006174:	4618      	mov	r0, r3
 8006176:	4553      	cmp	r3, sl
 8006178:	db37      	blt.n	80061ea <__lshift+0xbe>
 800617a:	6920      	ldr	r0, [r4, #16]
 800617c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006180:	f104 0314 	add.w	r3, r4, #20
 8006184:	f019 091f 	ands.w	r9, r9, #31
 8006188:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800618c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006190:	d02f      	beq.n	80061f2 <__lshift+0xc6>
 8006192:	f1c9 0e20 	rsb	lr, r9, #32
 8006196:	468a      	mov	sl, r1
 8006198:	f04f 0c00 	mov.w	ip, #0
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	fa02 f209 	lsl.w	r2, r2, r9
 80061a2:	ea42 020c 	orr.w	r2, r2, ip
 80061a6:	f84a 2b04 	str.w	r2, [sl], #4
 80061aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ae:	4298      	cmp	r0, r3
 80061b0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80061b4:	d8f2      	bhi.n	800619c <__lshift+0x70>
 80061b6:	1b03      	subs	r3, r0, r4
 80061b8:	3b15      	subs	r3, #21
 80061ba:	f023 0303 	bic.w	r3, r3, #3
 80061be:	3304      	adds	r3, #4
 80061c0:	f104 0215 	add.w	r2, r4, #21
 80061c4:	4290      	cmp	r0, r2
 80061c6:	bf38      	it	cc
 80061c8:	2304      	movcc	r3, #4
 80061ca:	f841 c003 	str.w	ip, [r1, r3]
 80061ce:	f1bc 0f00 	cmp.w	ip, #0
 80061d2:	d001      	beq.n	80061d8 <__lshift+0xac>
 80061d4:	f108 0602 	add.w	r6, r8, #2
 80061d8:	3e01      	subs	r6, #1
 80061da:	4638      	mov	r0, r7
 80061dc:	612e      	str	r6, [r5, #16]
 80061de:	4621      	mov	r1, r4
 80061e0:	f7ff fdd2 	bl	8005d88 <_Bfree>
 80061e4:	4628      	mov	r0, r5
 80061e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80061ee:	3301      	adds	r3, #1
 80061f0:	e7c1      	b.n	8006176 <__lshift+0x4a>
 80061f2:	3904      	subs	r1, #4
 80061f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80061f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80061fc:	4298      	cmp	r0, r3
 80061fe:	d8f9      	bhi.n	80061f4 <__lshift+0xc8>
 8006200:	e7ea      	b.n	80061d8 <__lshift+0xac>
 8006202:	bf00      	nop
 8006204:	08009173 	.word	0x08009173
 8006208:	08009184 	.word	0x08009184

0800620c <__mcmp>:
 800620c:	b530      	push	{r4, r5, lr}
 800620e:	6902      	ldr	r2, [r0, #16]
 8006210:	690c      	ldr	r4, [r1, #16]
 8006212:	1b12      	subs	r2, r2, r4
 8006214:	d10e      	bne.n	8006234 <__mcmp+0x28>
 8006216:	f100 0314 	add.w	r3, r0, #20
 800621a:	3114      	adds	r1, #20
 800621c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006220:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006224:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006228:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800622c:	42a5      	cmp	r5, r4
 800622e:	d003      	beq.n	8006238 <__mcmp+0x2c>
 8006230:	d305      	bcc.n	800623e <__mcmp+0x32>
 8006232:	2201      	movs	r2, #1
 8006234:	4610      	mov	r0, r2
 8006236:	bd30      	pop	{r4, r5, pc}
 8006238:	4283      	cmp	r3, r0
 800623a:	d3f3      	bcc.n	8006224 <__mcmp+0x18>
 800623c:	e7fa      	b.n	8006234 <__mcmp+0x28>
 800623e:	f04f 32ff 	mov.w	r2, #4294967295
 8006242:	e7f7      	b.n	8006234 <__mcmp+0x28>

08006244 <__mdiff>:
 8006244:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006248:	460c      	mov	r4, r1
 800624a:	4606      	mov	r6, r0
 800624c:	4611      	mov	r1, r2
 800624e:	4620      	mov	r0, r4
 8006250:	4690      	mov	r8, r2
 8006252:	f7ff ffdb 	bl	800620c <__mcmp>
 8006256:	1e05      	subs	r5, r0, #0
 8006258:	d110      	bne.n	800627c <__mdiff+0x38>
 800625a:	4629      	mov	r1, r5
 800625c:	4630      	mov	r0, r6
 800625e:	f7ff fd53 	bl	8005d08 <_Balloc>
 8006262:	b930      	cbnz	r0, 8006272 <__mdiff+0x2e>
 8006264:	4b3a      	ldr	r3, [pc, #232]	; (8006350 <__mdiff+0x10c>)
 8006266:	4602      	mov	r2, r0
 8006268:	f240 2132 	movw	r1, #562	; 0x232
 800626c:	4839      	ldr	r0, [pc, #228]	; (8006354 <__mdiff+0x110>)
 800626e:	f000 fb31 	bl	80068d4 <__assert_func>
 8006272:	2301      	movs	r3, #1
 8006274:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006278:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627c:	bfa4      	itt	ge
 800627e:	4643      	movge	r3, r8
 8006280:	46a0      	movge	r8, r4
 8006282:	4630      	mov	r0, r6
 8006284:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006288:	bfa6      	itte	ge
 800628a:	461c      	movge	r4, r3
 800628c:	2500      	movge	r5, #0
 800628e:	2501      	movlt	r5, #1
 8006290:	f7ff fd3a 	bl	8005d08 <_Balloc>
 8006294:	b920      	cbnz	r0, 80062a0 <__mdiff+0x5c>
 8006296:	4b2e      	ldr	r3, [pc, #184]	; (8006350 <__mdiff+0x10c>)
 8006298:	4602      	mov	r2, r0
 800629a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800629e:	e7e5      	b.n	800626c <__mdiff+0x28>
 80062a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80062a4:	6926      	ldr	r6, [r4, #16]
 80062a6:	60c5      	str	r5, [r0, #12]
 80062a8:	f104 0914 	add.w	r9, r4, #20
 80062ac:	f108 0514 	add.w	r5, r8, #20
 80062b0:	f100 0e14 	add.w	lr, r0, #20
 80062b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80062b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80062bc:	f108 0210 	add.w	r2, r8, #16
 80062c0:	46f2      	mov	sl, lr
 80062c2:	2100      	movs	r1, #0
 80062c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80062c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80062cc:	fa1f f883 	uxth.w	r8, r3
 80062d0:	fa11 f18b 	uxtah	r1, r1, fp
 80062d4:	0c1b      	lsrs	r3, r3, #16
 80062d6:	eba1 0808 	sub.w	r8, r1, r8
 80062da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80062de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80062e2:	fa1f f888 	uxth.w	r8, r8
 80062e6:	1419      	asrs	r1, r3, #16
 80062e8:	454e      	cmp	r6, r9
 80062ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80062ee:	f84a 3b04 	str.w	r3, [sl], #4
 80062f2:	d8e7      	bhi.n	80062c4 <__mdiff+0x80>
 80062f4:	1b33      	subs	r3, r6, r4
 80062f6:	3b15      	subs	r3, #21
 80062f8:	f023 0303 	bic.w	r3, r3, #3
 80062fc:	3304      	adds	r3, #4
 80062fe:	3415      	adds	r4, #21
 8006300:	42a6      	cmp	r6, r4
 8006302:	bf38      	it	cc
 8006304:	2304      	movcc	r3, #4
 8006306:	441d      	add	r5, r3
 8006308:	4473      	add	r3, lr
 800630a:	469e      	mov	lr, r3
 800630c:	462e      	mov	r6, r5
 800630e:	4566      	cmp	r6, ip
 8006310:	d30e      	bcc.n	8006330 <__mdiff+0xec>
 8006312:	f10c 0203 	add.w	r2, ip, #3
 8006316:	1b52      	subs	r2, r2, r5
 8006318:	f022 0203 	bic.w	r2, r2, #3
 800631c:	3d03      	subs	r5, #3
 800631e:	45ac      	cmp	ip, r5
 8006320:	bf38      	it	cc
 8006322:	2200      	movcc	r2, #0
 8006324:	441a      	add	r2, r3
 8006326:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800632a:	b17b      	cbz	r3, 800634c <__mdiff+0x108>
 800632c:	6107      	str	r7, [r0, #16]
 800632e:	e7a3      	b.n	8006278 <__mdiff+0x34>
 8006330:	f856 8b04 	ldr.w	r8, [r6], #4
 8006334:	fa11 f288 	uxtah	r2, r1, r8
 8006338:	1414      	asrs	r4, r2, #16
 800633a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800633e:	b292      	uxth	r2, r2
 8006340:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006344:	f84e 2b04 	str.w	r2, [lr], #4
 8006348:	1421      	asrs	r1, r4, #16
 800634a:	e7e0      	b.n	800630e <__mdiff+0xca>
 800634c:	3f01      	subs	r7, #1
 800634e:	e7ea      	b.n	8006326 <__mdiff+0xe2>
 8006350:	08009173 	.word	0x08009173
 8006354:	08009184 	.word	0x08009184

08006358 <__d2b>:
 8006358:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800635c:	4689      	mov	r9, r1
 800635e:	2101      	movs	r1, #1
 8006360:	ec57 6b10 	vmov	r6, r7, d0
 8006364:	4690      	mov	r8, r2
 8006366:	f7ff fccf 	bl	8005d08 <_Balloc>
 800636a:	4604      	mov	r4, r0
 800636c:	b930      	cbnz	r0, 800637c <__d2b+0x24>
 800636e:	4602      	mov	r2, r0
 8006370:	4b25      	ldr	r3, [pc, #148]	; (8006408 <__d2b+0xb0>)
 8006372:	4826      	ldr	r0, [pc, #152]	; (800640c <__d2b+0xb4>)
 8006374:	f240 310a 	movw	r1, #778	; 0x30a
 8006378:	f000 faac 	bl	80068d4 <__assert_func>
 800637c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006380:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006384:	bb35      	cbnz	r5, 80063d4 <__d2b+0x7c>
 8006386:	2e00      	cmp	r6, #0
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	d028      	beq.n	80063de <__d2b+0x86>
 800638c:	4668      	mov	r0, sp
 800638e:	9600      	str	r6, [sp, #0]
 8006390:	f7ff fd82 	bl	8005e98 <__lo0bits>
 8006394:	9900      	ldr	r1, [sp, #0]
 8006396:	b300      	cbz	r0, 80063da <__d2b+0x82>
 8006398:	9a01      	ldr	r2, [sp, #4]
 800639a:	f1c0 0320 	rsb	r3, r0, #32
 800639e:	fa02 f303 	lsl.w	r3, r2, r3
 80063a2:	430b      	orrs	r3, r1
 80063a4:	40c2      	lsrs	r2, r0
 80063a6:	6163      	str	r3, [r4, #20]
 80063a8:	9201      	str	r2, [sp, #4]
 80063aa:	9b01      	ldr	r3, [sp, #4]
 80063ac:	61a3      	str	r3, [r4, #24]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	bf14      	ite	ne
 80063b2:	2202      	movne	r2, #2
 80063b4:	2201      	moveq	r2, #1
 80063b6:	6122      	str	r2, [r4, #16]
 80063b8:	b1d5      	cbz	r5, 80063f0 <__d2b+0x98>
 80063ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80063be:	4405      	add	r5, r0
 80063c0:	f8c9 5000 	str.w	r5, [r9]
 80063c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80063c8:	f8c8 0000 	str.w	r0, [r8]
 80063cc:	4620      	mov	r0, r4
 80063ce:	b003      	add	sp, #12
 80063d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063d8:	e7d5      	b.n	8006386 <__d2b+0x2e>
 80063da:	6161      	str	r1, [r4, #20]
 80063dc:	e7e5      	b.n	80063aa <__d2b+0x52>
 80063de:	a801      	add	r0, sp, #4
 80063e0:	f7ff fd5a 	bl	8005e98 <__lo0bits>
 80063e4:	9b01      	ldr	r3, [sp, #4]
 80063e6:	6163      	str	r3, [r4, #20]
 80063e8:	2201      	movs	r2, #1
 80063ea:	6122      	str	r2, [r4, #16]
 80063ec:	3020      	adds	r0, #32
 80063ee:	e7e3      	b.n	80063b8 <__d2b+0x60>
 80063f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80063f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80063f8:	f8c9 0000 	str.w	r0, [r9]
 80063fc:	6918      	ldr	r0, [r3, #16]
 80063fe:	f7ff fd2b 	bl	8005e58 <__hi0bits>
 8006402:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006406:	e7df      	b.n	80063c8 <__d2b+0x70>
 8006408:	08009173 	.word	0x08009173
 800640c:	08009184 	.word	0x08009184

08006410 <_calloc_r>:
 8006410:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006412:	fba1 2402 	umull	r2, r4, r1, r2
 8006416:	b94c      	cbnz	r4, 800642c <_calloc_r+0x1c>
 8006418:	4611      	mov	r1, r2
 800641a:	9201      	str	r2, [sp, #4]
 800641c:	f000 f87a 	bl	8006514 <_malloc_r>
 8006420:	9a01      	ldr	r2, [sp, #4]
 8006422:	4605      	mov	r5, r0
 8006424:	b930      	cbnz	r0, 8006434 <_calloc_r+0x24>
 8006426:	4628      	mov	r0, r5
 8006428:	b003      	add	sp, #12
 800642a:	bd30      	pop	{r4, r5, pc}
 800642c:	220c      	movs	r2, #12
 800642e:	6002      	str	r2, [r0, #0]
 8006430:	2500      	movs	r5, #0
 8006432:	e7f8      	b.n	8006426 <_calloc_r+0x16>
 8006434:	4621      	mov	r1, r4
 8006436:	f7fe f93f 	bl	80046b8 <memset>
 800643a:	e7f4      	b.n	8006426 <_calloc_r+0x16>

0800643c <_free_r>:
 800643c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800643e:	2900      	cmp	r1, #0
 8006440:	d044      	beq.n	80064cc <_free_r+0x90>
 8006442:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006446:	9001      	str	r0, [sp, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	f1a1 0404 	sub.w	r4, r1, #4
 800644e:	bfb8      	it	lt
 8006450:	18e4      	addlt	r4, r4, r3
 8006452:	f000 fa9b 	bl	800698c <__malloc_lock>
 8006456:	4a1e      	ldr	r2, [pc, #120]	; (80064d0 <_free_r+0x94>)
 8006458:	9801      	ldr	r0, [sp, #4]
 800645a:	6813      	ldr	r3, [r2, #0]
 800645c:	b933      	cbnz	r3, 800646c <_free_r+0x30>
 800645e:	6063      	str	r3, [r4, #4]
 8006460:	6014      	str	r4, [r2, #0]
 8006462:	b003      	add	sp, #12
 8006464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006468:	f000 ba96 	b.w	8006998 <__malloc_unlock>
 800646c:	42a3      	cmp	r3, r4
 800646e:	d908      	bls.n	8006482 <_free_r+0x46>
 8006470:	6825      	ldr	r5, [r4, #0]
 8006472:	1961      	adds	r1, r4, r5
 8006474:	428b      	cmp	r3, r1
 8006476:	bf01      	itttt	eq
 8006478:	6819      	ldreq	r1, [r3, #0]
 800647a:	685b      	ldreq	r3, [r3, #4]
 800647c:	1949      	addeq	r1, r1, r5
 800647e:	6021      	streq	r1, [r4, #0]
 8006480:	e7ed      	b.n	800645e <_free_r+0x22>
 8006482:	461a      	mov	r2, r3
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	b10b      	cbz	r3, 800648c <_free_r+0x50>
 8006488:	42a3      	cmp	r3, r4
 800648a:	d9fa      	bls.n	8006482 <_free_r+0x46>
 800648c:	6811      	ldr	r1, [r2, #0]
 800648e:	1855      	adds	r5, r2, r1
 8006490:	42a5      	cmp	r5, r4
 8006492:	d10b      	bne.n	80064ac <_free_r+0x70>
 8006494:	6824      	ldr	r4, [r4, #0]
 8006496:	4421      	add	r1, r4
 8006498:	1854      	adds	r4, r2, r1
 800649a:	42a3      	cmp	r3, r4
 800649c:	6011      	str	r1, [r2, #0]
 800649e:	d1e0      	bne.n	8006462 <_free_r+0x26>
 80064a0:	681c      	ldr	r4, [r3, #0]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	6053      	str	r3, [r2, #4]
 80064a6:	4421      	add	r1, r4
 80064a8:	6011      	str	r1, [r2, #0]
 80064aa:	e7da      	b.n	8006462 <_free_r+0x26>
 80064ac:	d902      	bls.n	80064b4 <_free_r+0x78>
 80064ae:	230c      	movs	r3, #12
 80064b0:	6003      	str	r3, [r0, #0]
 80064b2:	e7d6      	b.n	8006462 <_free_r+0x26>
 80064b4:	6825      	ldr	r5, [r4, #0]
 80064b6:	1961      	adds	r1, r4, r5
 80064b8:	428b      	cmp	r3, r1
 80064ba:	bf04      	itt	eq
 80064bc:	6819      	ldreq	r1, [r3, #0]
 80064be:	685b      	ldreq	r3, [r3, #4]
 80064c0:	6063      	str	r3, [r4, #4]
 80064c2:	bf04      	itt	eq
 80064c4:	1949      	addeq	r1, r1, r5
 80064c6:	6021      	streq	r1, [r4, #0]
 80064c8:	6054      	str	r4, [r2, #4]
 80064ca:	e7ca      	b.n	8006462 <_free_r+0x26>
 80064cc:	b003      	add	sp, #12
 80064ce:	bd30      	pop	{r4, r5, pc}
 80064d0:	20000238 	.word	0x20000238

080064d4 <sbrk_aligned>:
 80064d4:	b570      	push	{r4, r5, r6, lr}
 80064d6:	4e0e      	ldr	r6, [pc, #56]	; (8006510 <sbrk_aligned+0x3c>)
 80064d8:	460c      	mov	r4, r1
 80064da:	6831      	ldr	r1, [r6, #0]
 80064dc:	4605      	mov	r5, r0
 80064de:	b911      	cbnz	r1, 80064e6 <sbrk_aligned+0x12>
 80064e0:	f000 f9e8 	bl	80068b4 <_sbrk_r>
 80064e4:	6030      	str	r0, [r6, #0]
 80064e6:	4621      	mov	r1, r4
 80064e8:	4628      	mov	r0, r5
 80064ea:	f000 f9e3 	bl	80068b4 <_sbrk_r>
 80064ee:	1c43      	adds	r3, r0, #1
 80064f0:	d00a      	beq.n	8006508 <sbrk_aligned+0x34>
 80064f2:	1cc4      	adds	r4, r0, #3
 80064f4:	f024 0403 	bic.w	r4, r4, #3
 80064f8:	42a0      	cmp	r0, r4
 80064fa:	d007      	beq.n	800650c <sbrk_aligned+0x38>
 80064fc:	1a21      	subs	r1, r4, r0
 80064fe:	4628      	mov	r0, r5
 8006500:	f000 f9d8 	bl	80068b4 <_sbrk_r>
 8006504:	3001      	adds	r0, #1
 8006506:	d101      	bne.n	800650c <sbrk_aligned+0x38>
 8006508:	f04f 34ff 	mov.w	r4, #4294967295
 800650c:	4620      	mov	r0, r4
 800650e:	bd70      	pop	{r4, r5, r6, pc}
 8006510:	2000023c 	.word	0x2000023c

08006514 <_malloc_r>:
 8006514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006518:	1ccd      	adds	r5, r1, #3
 800651a:	f025 0503 	bic.w	r5, r5, #3
 800651e:	3508      	adds	r5, #8
 8006520:	2d0c      	cmp	r5, #12
 8006522:	bf38      	it	cc
 8006524:	250c      	movcc	r5, #12
 8006526:	2d00      	cmp	r5, #0
 8006528:	4607      	mov	r7, r0
 800652a:	db01      	blt.n	8006530 <_malloc_r+0x1c>
 800652c:	42a9      	cmp	r1, r5
 800652e:	d905      	bls.n	800653c <_malloc_r+0x28>
 8006530:	230c      	movs	r3, #12
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	2600      	movs	r6, #0
 8006536:	4630      	mov	r0, r6
 8006538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800653c:	4e2e      	ldr	r6, [pc, #184]	; (80065f8 <_malloc_r+0xe4>)
 800653e:	f000 fa25 	bl	800698c <__malloc_lock>
 8006542:	6833      	ldr	r3, [r6, #0]
 8006544:	461c      	mov	r4, r3
 8006546:	bb34      	cbnz	r4, 8006596 <_malloc_r+0x82>
 8006548:	4629      	mov	r1, r5
 800654a:	4638      	mov	r0, r7
 800654c:	f7ff ffc2 	bl	80064d4 <sbrk_aligned>
 8006550:	1c43      	adds	r3, r0, #1
 8006552:	4604      	mov	r4, r0
 8006554:	d14d      	bne.n	80065f2 <_malloc_r+0xde>
 8006556:	6834      	ldr	r4, [r6, #0]
 8006558:	4626      	mov	r6, r4
 800655a:	2e00      	cmp	r6, #0
 800655c:	d140      	bne.n	80065e0 <_malloc_r+0xcc>
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	4631      	mov	r1, r6
 8006562:	4638      	mov	r0, r7
 8006564:	eb04 0803 	add.w	r8, r4, r3
 8006568:	f000 f9a4 	bl	80068b4 <_sbrk_r>
 800656c:	4580      	cmp	r8, r0
 800656e:	d13a      	bne.n	80065e6 <_malloc_r+0xd2>
 8006570:	6821      	ldr	r1, [r4, #0]
 8006572:	3503      	adds	r5, #3
 8006574:	1a6d      	subs	r5, r5, r1
 8006576:	f025 0503 	bic.w	r5, r5, #3
 800657a:	3508      	adds	r5, #8
 800657c:	2d0c      	cmp	r5, #12
 800657e:	bf38      	it	cc
 8006580:	250c      	movcc	r5, #12
 8006582:	4629      	mov	r1, r5
 8006584:	4638      	mov	r0, r7
 8006586:	f7ff ffa5 	bl	80064d4 <sbrk_aligned>
 800658a:	3001      	adds	r0, #1
 800658c:	d02b      	beq.n	80065e6 <_malloc_r+0xd2>
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	442b      	add	r3, r5
 8006592:	6023      	str	r3, [r4, #0]
 8006594:	e00e      	b.n	80065b4 <_malloc_r+0xa0>
 8006596:	6822      	ldr	r2, [r4, #0]
 8006598:	1b52      	subs	r2, r2, r5
 800659a:	d41e      	bmi.n	80065da <_malloc_r+0xc6>
 800659c:	2a0b      	cmp	r2, #11
 800659e:	d916      	bls.n	80065ce <_malloc_r+0xba>
 80065a0:	1961      	adds	r1, r4, r5
 80065a2:	42a3      	cmp	r3, r4
 80065a4:	6025      	str	r5, [r4, #0]
 80065a6:	bf18      	it	ne
 80065a8:	6059      	strne	r1, [r3, #4]
 80065aa:	6863      	ldr	r3, [r4, #4]
 80065ac:	bf08      	it	eq
 80065ae:	6031      	streq	r1, [r6, #0]
 80065b0:	5162      	str	r2, [r4, r5]
 80065b2:	604b      	str	r3, [r1, #4]
 80065b4:	4638      	mov	r0, r7
 80065b6:	f104 060b 	add.w	r6, r4, #11
 80065ba:	f000 f9ed 	bl	8006998 <__malloc_unlock>
 80065be:	f026 0607 	bic.w	r6, r6, #7
 80065c2:	1d23      	adds	r3, r4, #4
 80065c4:	1af2      	subs	r2, r6, r3
 80065c6:	d0b6      	beq.n	8006536 <_malloc_r+0x22>
 80065c8:	1b9b      	subs	r3, r3, r6
 80065ca:	50a3      	str	r3, [r4, r2]
 80065cc:	e7b3      	b.n	8006536 <_malloc_r+0x22>
 80065ce:	6862      	ldr	r2, [r4, #4]
 80065d0:	42a3      	cmp	r3, r4
 80065d2:	bf0c      	ite	eq
 80065d4:	6032      	streq	r2, [r6, #0]
 80065d6:	605a      	strne	r2, [r3, #4]
 80065d8:	e7ec      	b.n	80065b4 <_malloc_r+0xa0>
 80065da:	4623      	mov	r3, r4
 80065dc:	6864      	ldr	r4, [r4, #4]
 80065de:	e7b2      	b.n	8006546 <_malloc_r+0x32>
 80065e0:	4634      	mov	r4, r6
 80065e2:	6876      	ldr	r6, [r6, #4]
 80065e4:	e7b9      	b.n	800655a <_malloc_r+0x46>
 80065e6:	230c      	movs	r3, #12
 80065e8:	603b      	str	r3, [r7, #0]
 80065ea:	4638      	mov	r0, r7
 80065ec:	f000 f9d4 	bl	8006998 <__malloc_unlock>
 80065f0:	e7a1      	b.n	8006536 <_malloc_r+0x22>
 80065f2:	6025      	str	r5, [r4, #0]
 80065f4:	e7de      	b.n	80065b4 <_malloc_r+0xa0>
 80065f6:	bf00      	nop
 80065f8:	20000238 	.word	0x20000238

080065fc <__ssputs_r>:
 80065fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006600:	688e      	ldr	r6, [r1, #8]
 8006602:	429e      	cmp	r6, r3
 8006604:	4682      	mov	sl, r0
 8006606:	460c      	mov	r4, r1
 8006608:	4690      	mov	r8, r2
 800660a:	461f      	mov	r7, r3
 800660c:	d838      	bhi.n	8006680 <__ssputs_r+0x84>
 800660e:	898a      	ldrh	r2, [r1, #12]
 8006610:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006614:	d032      	beq.n	800667c <__ssputs_r+0x80>
 8006616:	6825      	ldr	r5, [r4, #0]
 8006618:	6909      	ldr	r1, [r1, #16]
 800661a:	eba5 0901 	sub.w	r9, r5, r1
 800661e:	6965      	ldr	r5, [r4, #20]
 8006620:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006624:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006628:	3301      	adds	r3, #1
 800662a:	444b      	add	r3, r9
 800662c:	106d      	asrs	r5, r5, #1
 800662e:	429d      	cmp	r5, r3
 8006630:	bf38      	it	cc
 8006632:	461d      	movcc	r5, r3
 8006634:	0553      	lsls	r3, r2, #21
 8006636:	d531      	bpl.n	800669c <__ssputs_r+0xa0>
 8006638:	4629      	mov	r1, r5
 800663a:	f7ff ff6b 	bl	8006514 <_malloc_r>
 800663e:	4606      	mov	r6, r0
 8006640:	b950      	cbnz	r0, 8006658 <__ssputs_r+0x5c>
 8006642:	230c      	movs	r3, #12
 8006644:	f8ca 3000 	str.w	r3, [sl]
 8006648:	89a3      	ldrh	r3, [r4, #12]
 800664a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800664e:	81a3      	strh	r3, [r4, #12]
 8006650:	f04f 30ff 	mov.w	r0, #4294967295
 8006654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006658:	6921      	ldr	r1, [r4, #16]
 800665a:	464a      	mov	r2, r9
 800665c:	f7ff fb46 	bl	8005cec <memcpy>
 8006660:	89a3      	ldrh	r3, [r4, #12]
 8006662:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006666:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800666a:	81a3      	strh	r3, [r4, #12]
 800666c:	6126      	str	r6, [r4, #16]
 800666e:	6165      	str	r5, [r4, #20]
 8006670:	444e      	add	r6, r9
 8006672:	eba5 0509 	sub.w	r5, r5, r9
 8006676:	6026      	str	r6, [r4, #0]
 8006678:	60a5      	str	r5, [r4, #8]
 800667a:	463e      	mov	r6, r7
 800667c:	42be      	cmp	r6, r7
 800667e:	d900      	bls.n	8006682 <__ssputs_r+0x86>
 8006680:	463e      	mov	r6, r7
 8006682:	6820      	ldr	r0, [r4, #0]
 8006684:	4632      	mov	r2, r6
 8006686:	4641      	mov	r1, r8
 8006688:	f000 f966 	bl	8006958 <memmove>
 800668c:	68a3      	ldr	r3, [r4, #8]
 800668e:	1b9b      	subs	r3, r3, r6
 8006690:	60a3      	str	r3, [r4, #8]
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	4433      	add	r3, r6
 8006696:	6023      	str	r3, [r4, #0]
 8006698:	2000      	movs	r0, #0
 800669a:	e7db      	b.n	8006654 <__ssputs_r+0x58>
 800669c:	462a      	mov	r2, r5
 800669e:	f000 f981 	bl	80069a4 <_realloc_r>
 80066a2:	4606      	mov	r6, r0
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d1e1      	bne.n	800666c <__ssputs_r+0x70>
 80066a8:	6921      	ldr	r1, [r4, #16]
 80066aa:	4650      	mov	r0, sl
 80066ac:	f7ff fec6 	bl	800643c <_free_r>
 80066b0:	e7c7      	b.n	8006642 <__ssputs_r+0x46>
	...

080066b4 <_svfiprintf_r>:
 80066b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b8:	4698      	mov	r8, r3
 80066ba:	898b      	ldrh	r3, [r1, #12]
 80066bc:	061b      	lsls	r3, r3, #24
 80066be:	b09d      	sub	sp, #116	; 0x74
 80066c0:	4607      	mov	r7, r0
 80066c2:	460d      	mov	r5, r1
 80066c4:	4614      	mov	r4, r2
 80066c6:	d50e      	bpl.n	80066e6 <_svfiprintf_r+0x32>
 80066c8:	690b      	ldr	r3, [r1, #16]
 80066ca:	b963      	cbnz	r3, 80066e6 <_svfiprintf_r+0x32>
 80066cc:	2140      	movs	r1, #64	; 0x40
 80066ce:	f7ff ff21 	bl	8006514 <_malloc_r>
 80066d2:	6028      	str	r0, [r5, #0]
 80066d4:	6128      	str	r0, [r5, #16]
 80066d6:	b920      	cbnz	r0, 80066e2 <_svfiprintf_r+0x2e>
 80066d8:	230c      	movs	r3, #12
 80066da:	603b      	str	r3, [r7, #0]
 80066dc:	f04f 30ff 	mov.w	r0, #4294967295
 80066e0:	e0d1      	b.n	8006886 <_svfiprintf_r+0x1d2>
 80066e2:	2340      	movs	r3, #64	; 0x40
 80066e4:	616b      	str	r3, [r5, #20]
 80066e6:	2300      	movs	r3, #0
 80066e8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ea:	2320      	movs	r3, #32
 80066ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80066f4:	2330      	movs	r3, #48	; 0x30
 80066f6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80068a0 <_svfiprintf_r+0x1ec>
 80066fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066fe:	f04f 0901 	mov.w	r9, #1
 8006702:	4623      	mov	r3, r4
 8006704:	469a      	mov	sl, r3
 8006706:	f813 2b01 	ldrb.w	r2, [r3], #1
 800670a:	b10a      	cbz	r2, 8006710 <_svfiprintf_r+0x5c>
 800670c:	2a25      	cmp	r2, #37	; 0x25
 800670e:	d1f9      	bne.n	8006704 <_svfiprintf_r+0x50>
 8006710:	ebba 0b04 	subs.w	fp, sl, r4
 8006714:	d00b      	beq.n	800672e <_svfiprintf_r+0x7a>
 8006716:	465b      	mov	r3, fp
 8006718:	4622      	mov	r2, r4
 800671a:	4629      	mov	r1, r5
 800671c:	4638      	mov	r0, r7
 800671e:	f7ff ff6d 	bl	80065fc <__ssputs_r>
 8006722:	3001      	adds	r0, #1
 8006724:	f000 80aa 	beq.w	800687c <_svfiprintf_r+0x1c8>
 8006728:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800672a:	445a      	add	r2, fp
 800672c:	9209      	str	r2, [sp, #36]	; 0x24
 800672e:	f89a 3000 	ldrb.w	r3, [sl]
 8006732:	2b00      	cmp	r3, #0
 8006734:	f000 80a2 	beq.w	800687c <_svfiprintf_r+0x1c8>
 8006738:	2300      	movs	r3, #0
 800673a:	f04f 32ff 	mov.w	r2, #4294967295
 800673e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006742:	f10a 0a01 	add.w	sl, sl, #1
 8006746:	9304      	str	r3, [sp, #16]
 8006748:	9307      	str	r3, [sp, #28]
 800674a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800674e:	931a      	str	r3, [sp, #104]	; 0x68
 8006750:	4654      	mov	r4, sl
 8006752:	2205      	movs	r2, #5
 8006754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006758:	4851      	ldr	r0, [pc, #324]	; (80068a0 <_svfiprintf_r+0x1ec>)
 800675a:	f7f9 fd49 	bl	80001f0 <memchr>
 800675e:	9a04      	ldr	r2, [sp, #16]
 8006760:	b9d8      	cbnz	r0, 800679a <_svfiprintf_r+0xe6>
 8006762:	06d0      	lsls	r0, r2, #27
 8006764:	bf44      	itt	mi
 8006766:	2320      	movmi	r3, #32
 8006768:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800676c:	0711      	lsls	r1, r2, #28
 800676e:	bf44      	itt	mi
 8006770:	232b      	movmi	r3, #43	; 0x2b
 8006772:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006776:	f89a 3000 	ldrb.w	r3, [sl]
 800677a:	2b2a      	cmp	r3, #42	; 0x2a
 800677c:	d015      	beq.n	80067aa <_svfiprintf_r+0xf6>
 800677e:	9a07      	ldr	r2, [sp, #28]
 8006780:	4654      	mov	r4, sl
 8006782:	2000      	movs	r0, #0
 8006784:	f04f 0c0a 	mov.w	ip, #10
 8006788:	4621      	mov	r1, r4
 800678a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800678e:	3b30      	subs	r3, #48	; 0x30
 8006790:	2b09      	cmp	r3, #9
 8006792:	d94e      	bls.n	8006832 <_svfiprintf_r+0x17e>
 8006794:	b1b0      	cbz	r0, 80067c4 <_svfiprintf_r+0x110>
 8006796:	9207      	str	r2, [sp, #28]
 8006798:	e014      	b.n	80067c4 <_svfiprintf_r+0x110>
 800679a:	eba0 0308 	sub.w	r3, r0, r8
 800679e:	fa09 f303 	lsl.w	r3, r9, r3
 80067a2:	4313      	orrs	r3, r2
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	46a2      	mov	sl, r4
 80067a8:	e7d2      	b.n	8006750 <_svfiprintf_r+0x9c>
 80067aa:	9b03      	ldr	r3, [sp, #12]
 80067ac:	1d19      	adds	r1, r3, #4
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	9103      	str	r1, [sp, #12]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	bfbb      	ittet	lt
 80067b6:	425b      	neglt	r3, r3
 80067b8:	f042 0202 	orrlt.w	r2, r2, #2
 80067bc:	9307      	strge	r3, [sp, #28]
 80067be:	9307      	strlt	r3, [sp, #28]
 80067c0:	bfb8      	it	lt
 80067c2:	9204      	strlt	r2, [sp, #16]
 80067c4:	7823      	ldrb	r3, [r4, #0]
 80067c6:	2b2e      	cmp	r3, #46	; 0x2e
 80067c8:	d10c      	bne.n	80067e4 <_svfiprintf_r+0x130>
 80067ca:	7863      	ldrb	r3, [r4, #1]
 80067cc:	2b2a      	cmp	r3, #42	; 0x2a
 80067ce:	d135      	bne.n	800683c <_svfiprintf_r+0x188>
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	1d1a      	adds	r2, r3, #4
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	9203      	str	r2, [sp, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	bfb8      	it	lt
 80067dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80067e0:	3402      	adds	r4, #2
 80067e2:	9305      	str	r3, [sp, #20]
 80067e4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80068b0 <_svfiprintf_r+0x1fc>
 80067e8:	7821      	ldrb	r1, [r4, #0]
 80067ea:	2203      	movs	r2, #3
 80067ec:	4650      	mov	r0, sl
 80067ee:	f7f9 fcff 	bl	80001f0 <memchr>
 80067f2:	b140      	cbz	r0, 8006806 <_svfiprintf_r+0x152>
 80067f4:	2340      	movs	r3, #64	; 0x40
 80067f6:	eba0 000a 	sub.w	r0, r0, sl
 80067fa:	fa03 f000 	lsl.w	r0, r3, r0
 80067fe:	9b04      	ldr	r3, [sp, #16]
 8006800:	4303      	orrs	r3, r0
 8006802:	3401      	adds	r4, #1
 8006804:	9304      	str	r3, [sp, #16]
 8006806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800680a:	4826      	ldr	r0, [pc, #152]	; (80068a4 <_svfiprintf_r+0x1f0>)
 800680c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006810:	2206      	movs	r2, #6
 8006812:	f7f9 fced 	bl	80001f0 <memchr>
 8006816:	2800      	cmp	r0, #0
 8006818:	d038      	beq.n	800688c <_svfiprintf_r+0x1d8>
 800681a:	4b23      	ldr	r3, [pc, #140]	; (80068a8 <_svfiprintf_r+0x1f4>)
 800681c:	bb1b      	cbnz	r3, 8006866 <_svfiprintf_r+0x1b2>
 800681e:	9b03      	ldr	r3, [sp, #12]
 8006820:	3307      	adds	r3, #7
 8006822:	f023 0307 	bic.w	r3, r3, #7
 8006826:	3308      	adds	r3, #8
 8006828:	9303      	str	r3, [sp, #12]
 800682a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800682c:	4433      	add	r3, r6
 800682e:	9309      	str	r3, [sp, #36]	; 0x24
 8006830:	e767      	b.n	8006702 <_svfiprintf_r+0x4e>
 8006832:	fb0c 3202 	mla	r2, ip, r2, r3
 8006836:	460c      	mov	r4, r1
 8006838:	2001      	movs	r0, #1
 800683a:	e7a5      	b.n	8006788 <_svfiprintf_r+0xd4>
 800683c:	2300      	movs	r3, #0
 800683e:	3401      	adds	r4, #1
 8006840:	9305      	str	r3, [sp, #20]
 8006842:	4619      	mov	r1, r3
 8006844:	f04f 0c0a 	mov.w	ip, #10
 8006848:	4620      	mov	r0, r4
 800684a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800684e:	3a30      	subs	r2, #48	; 0x30
 8006850:	2a09      	cmp	r2, #9
 8006852:	d903      	bls.n	800685c <_svfiprintf_r+0x1a8>
 8006854:	2b00      	cmp	r3, #0
 8006856:	d0c5      	beq.n	80067e4 <_svfiprintf_r+0x130>
 8006858:	9105      	str	r1, [sp, #20]
 800685a:	e7c3      	b.n	80067e4 <_svfiprintf_r+0x130>
 800685c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006860:	4604      	mov	r4, r0
 8006862:	2301      	movs	r3, #1
 8006864:	e7f0      	b.n	8006848 <_svfiprintf_r+0x194>
 8006866:	ab03      	add	r3, sp, #12
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	462a      	mov	r2, r5
 800686c:	4b0f      	ldr	r3, [pc, #60]	; (80068ac <_svfiprintf_r+0x1f8>)
 800686e:	a904      	add	r1, sp, #16
 8006870:	4638      	mov	r0, r7
 8006872:	f7fd ffc9 	bl	8004808 <_printf_float>
 8006876:	1c42      	adds	r2, r0, #1
 8006878:	4606      	mov	r6, r0
 800687a:	d1d6      	bne.n	800682a <_svfiprintf_r+0x176>
 800687c:	89ab      	ldrh	r3, [r5, #12]
 800687e:	065b      	lsls	r3, r3, #25
 8006880:	f53f af2c 	bmi.w	80066dc <_svfiprintf_r+0x28>
 8006884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006886:	b01d      	add	sp, #116	; 0x74
 8006888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800688c:	ab03      	add	r3, sp, #12
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	462a      	mov	r2, r5
 8006892:	4b06      	ldr	r3, [pc, #24]	; (80068ac <_svfiprintf_r+0x1f8>)
 8006894:	a904      	add	r1, sp, #16
 8006896:	4638      	mov	r0, r7
 8006898:	f7fe fa5a 	bl	8004d50 <_printf_i>
 800689c:	e7eb      	b.n	8006876 <_svfiprintf_r+0x1c2>
 800689e:	bf00      	nop
 80068a0:	080092dc 	.word	0x080092dc
 80068a4:	080092e6 	.word	0x080092e6
 80068a8:	08004809 	.word	0x08004809
 80068ac:	080065fd 	.word	0x080065fd
 80068b0:	080092e2 	.word	0x080092e2

080068b4 <_sbrk_r>:
 80068b4:	b538      	push	{r3, r4, r5, lr}
 80068b6:	4d06      	ldr	r5, [pc, #24]	; (80068d0 <_sbrk_r+0x1c>)
 80068b8:	2300      	movs	r3, #0
 80068ba:	4604      	mov	r4, r0
 80068bc:	4608      	mov	r0, r1
 80068be:	602b      	str	r3, [r5, #0]
 80068c0:	f002 f930 	bl	8008b24 <_sbrk>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_sbrk_r+0x1a>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_sbrk_r+0x1a>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	20000240 	.word	0x20000240

080068d4 <__assert_func>:
 80068d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80068d6:	4614      	mov	r4, r2
 80068d8:	461a      	mov	r2, r3
 80068da:	4b09      	ldr	r3, [pc, #36]	; (8006900 <__assert_func+0x2c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4605      	mov	r5, r0
 80068e0:	68d8      	ldr	r0, [r3, #12]
 80068e2:	b14c      	cbz	r4, 80068f8 <__assert_func+0x24>
 80068e4:	4b07      	ldr	r3, [pc, #28]	; (8006904 <__assert_func+0x30>)
 80068e6:	9100      	str	r1, [sp, #0]
 80068e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80068ec:	4906      	ldr	r1, [pc, #24]	; (8006908 <__assert_func+0x34>)
 80068ee:	462b      	mov	r3, r5
 80068f0:	f000 f80e 	bl	8006910 <fiprintf>
 80068f4:	f000 faac 	bl	8006e50 <abort>
 80068f8:	4b04      	ldr	r3, [pc, #16]	; (800690c <__assert_func+0x38>)
 80068fa:	461c      	mov	r4, r3
 80068fc:	e7f3      	b.n	80068e6 <__assert_func+0x12>
 80068fe:	bf00      	nop
 8006900:	20000014 	.word	0x20000014
 8006904:	080092ed 	.word	0x080092ed
 8006908:	080092fa 	.word	0x080092fa
 800690c:	08009328 	.word	0x08009328

08006910 <fiprintf>:
 8006910:	b40e      	push	{r1, r2, r3}
 8006912:	b503      	push	{r0, r1, lr}
 8006914:	4601      	mov	r1, r0
 8006916:	ab03      	add	r3, sp, #12
 8006918:	4805      	ldr	r0, [pc, #20]	; (8006930 <fiprintf+0x20>)
 800691a:	f853 2b04 	ldr.w	r2, [r3], #4
 800691e:	6800      	ldr	r0, [r0, #0]
 8006920:	9301      	str	r3, [sp, #4]
 8006922:	f000 f897 	bl	8006a54 <_vfiprintf_r>
 8006926:	b002      	add	sp, #8
 8006928:	f85d eb04 	ldr.w	lr, [sp], #4
 800692c:	b003      	add	sp, #12
 800692e:	4770      	bx	lr
 8006930:	20000014 	.word	0x20000014

08006934 <__ascii_mbtowc>:
 8006934:	b082      	sub	sp, #8
 8006936:	b901      	cbnz	r1, 800693a <__ascii_mbtowc+0x6>
 8006938:	a901      	add	r1, sp, #4
 800693a:	b142      	cbz	r2, 800694e <__ascii_mbtowc+0x1a>
 800693c:	b14b      	cbz	r3, 8006952 <__ascii_mbtowc+0x1e>
 800693e:	7813      	ldrb	r3, [r2, #0]
 8006940:	600b      	str	r3, [r1, #0]
 8006942:	7812      	ldrb	r2, [r2, #0]
 8006944:	1e10      	subs	r0, r2, #0
 8006946:	bf18      	it	ne
 8006948:	2001      	movne	r0, #1
 800694a:	b002      	add	sp, #8
 800694c:	4770      	bx	lr
 800694e:	4610      	mov	r0, r2
 8006950:	e7fb      	b.n	800694a <__ascii_mbtowc+0x16>
 8006952:	f06f 0001 	mvn.w	r0, #1
 8006956:	e7f8      	b.n	800694a <__ascii_mbtowc+0x16>

08006958 <memmove>:
 8006958:	4288      	cmp	r0, r1
 800695a:	b510      	push	{r4, lr}
 800695c:	eb01 0402 	add.w	r4, r1, r2
 8006960:	d902      	bls.n	8006968 <memmove+0x10>
 8006962:	4284      	cmp	r4, r0
 8006964:	4623      	mov	r3, r4
 8006966:	d807      	bhi.n	8006978 <memmove+0x20>
 8006968:	1e43      	subs	r3, r0, #1
 800696a:	42a1      	cmp	r1, r4
 800696c:	d008      	beq.n	8006980 <memmove+0x28>
 800696e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006972:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006976:	e7f8      	b.n	800696a <memmove+0x12>
 8006978:	4402      	add	r2, r0
 800697a:	4601      	mov	r1, r0
 800697c:	428a      	cmp	r2, r1
 800697e:	d100      	bne.n	8006982 <memmove+0x2a>
 8006980:	bd10      	pop	{r4, pc}
 8006982:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006986:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800698a:	e7f7      	b.n	800697c <memmove+0x24>

0800698c <__malloc_lock>:
 800698c:	4801      	ldr	r0, [pc, #4]	; (8006994 <__malloc_lock+0x8>)
 800698e:	f000 bc1f 	b.w	80071d0 <__retarget_lock_acquire_recursive>
 8006992:	bf00      	nop
 8006994:	20000244 	.word	0x20000244

08006998 <__malloc_unlock>:
 8006998:	4801      	ldr	r0, [pc, #4]	; (80069a0 <__malloc_unlock+0x8>)
 800699a:	f000 bc1a 	b.w	80071d2 <__retarget_lock_release_recursive>
 800699e:	bf00      	nop
 80069a0:	20000244 	.word	0x20000244

080069a4 <_realloc_r>:
 80069a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069a8:	4680      	mov	r8, r0
 80069aa:	4614      	mov	r4, r2
 80069ac:	460e      	mov	r6, r1
 80069ae:	b921      	cbnz	r1, 80069ba <_realloc_r+0x16>
 80069b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069b4:	4611      	mov	r1, r2
 80069b6:	f7ff bdad 	b.w	8006514 <_malloc_r>
 80069ba:	b92a      	cbnz	r2, 80069c8 <_realloc_r+0x24>
 80069bc:	f7ff fd3e 	bl	800643c <_free_r>
 80069c0:	4625      	mov	r5, r4
 80069c2:	4628      	mov	r0, r5
 80069c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069c8:	f000 fc6a 	bl	80072a0 <_malloc_usable_size_r>
 80069cc:	4284      	cmp	r4, r0
 80069ce:	4607      	mov	r7, r0
 80069d0:	d802      	bhi.n	80069d8 <_realloc_r+0x34>
 80069d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80069d6:	d812      	bhi.n	80069fe <_realloc_r+0x5a>
 80069d8:	4621      	mov	r1, r4
 80069da:	4640      	mov	r0, r8
 80069dc:	f7ff fd9a 	bl	8006514 <_malloc_r>
 80069e0:	4605      	mov	r5, r0
 80069e2:	2800      	cmp	r0, #0
 80069e4:	d0ed      	beq.n	80069c2 <_realloc_r+0x1e>
 80069e6:	42bc      	cmp	r4, r7
 80069e8:	4622      	mov	r2, r4
 80069ea:	4631      	mov	r1, r6
 80069ec:	bf28      	it	cs
 80069ee:	463a      	movcs	r2, r7
 80069f0:	f7ff f97c 	bl	8005cec <memcpy>
 80069f4:	4631      	mov	r1, r6
 80069f6:	4640      	mov	r0, r8
 80069f8:	f7ff fd20 	bl	800643c <_free_r>
 80069fc:	e7e1      	b.n	80069c2 <_realloc_r+0x1e>
 80069fe:	4635      	mov	r5, r6
 8006a00:	e7df      	b.n	80069c2 <_realloc_r+0x1e>

08006a02 <__sfputc_r>:
 8006a02:	6893      	ldr	r3, [r2, #8]
 8006a04:	3b01      	subs	r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	b410      	push	{r4}
 8006a0a:	6093      	str	r3, [r2, #8]
 8006a0c:	da08      	bge.n	8006a20 <__sfputc_r+0x1e>
 8006a0e:	6994      	ldr	r4, [r2, #24]
 8006a10:	42a3      	cmp	r3, r4
 8006a12:	db01      	blt.n	8006a18 <__sfputc_r+0x16>
 8006a14:	290a      	cmp	r1, #10
 8006a16:	d103      	bne.n	8006a20 <__sfputc_r+0x1e>
 8006a18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a1c:	f000 b94a 	b.w	8006cb4 <__swbuf_r>
 8006a20:	6813      	ldr	r3, [r2, #0]
 8006a22:	1c58      	adds	r0, r3, #1
 8006a24:	6010      	str	r0, [r2, #0]
 8006a26:	7019      	strb	r1, [r3, #0]
 8006a28:	4608      	mov	r0, r1
 8006a2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <__sfputs_r>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	4606      	mov	r6, r0
 8006a34:	460f      	mov	r7, r1
 8006a36:	4614      	mov	r4, r2
 8006a38:	18d5      	adds	r5, r2, r3
 8006a3a:	42ac      	cmp	r4, r5
 8006a3c:	d101      	bne.n	8006a42 <__sfputs_r+0x12>
 8006a3e:	2000      	movs	r0, #0
 8006a40:	e007      	b.n	8006a52 <__sfputs_r+0x22>
 8006a42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a46:	463a      	mov	r2, r7
 8006a48:	4630      	mov	r0, r6
 8006a4a:	f7ff ffda 	bl	8006a02 <__sfputc_r>
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	d1f3      	bne.n	8006a3a <__sfputs_r+0xa>
 8006a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a54 <_vfiprintf_r>:
 8006a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a58:	460d      	mov	r5, r1
 8006a5a:	b09d      	sub	sp, #116	; 0x74
 8006a5c:	4614      	mov	r4, r2
 8006a5e:	4698      	mov	r8, r3
 8006a60:	4606      	mov	r6, r0
 8006a62:	b118      	cbz	r0, 8006a6c <_vfiprintf_r+0x18>
 8006a64:	6983      	ldr	r3, [r0, #24]
 8006a66:	b90b      	cbnz	r3, 8006a6c <_vfiprintf_r+0x18>
 8006a68:	f000 fb14 	bl	8007094 <__sinit>
 8006a6c:	4b89      	ldr	r3, [pc, #548]	; (8006c94 <_vfiprintf_r+0x240>)
 8006a6e:	429d      	cmp	r5, r3
 8006a70:	d11b      	bne.n	8006aaa <_vfiprintf_r+0x56>
 8006a72:	6875      	ldr	r5, [r6, #4]
 8006a74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a76:	07d9      	lsls	r1, r3, #31
 8006a78:	d405      	bmi.n	8006a86 <_vfiprintf_r+0x32>
 8006a7a:	89ab      	ldrh	r3, [r5, #12]
 8006a7c:	059a      	lsls	r2, r3, #22
 8006a7e:	d402      	bmi.n	8006a86 <_vfiprintf_r+0x32>
 8006a80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a82:	f000 fba5 	bl	80071d0 <__retarget_lock_acquire_recursive>
 8006a86:	89ab      	ldrh	r3, [r5, #12]
 8006a88:	071b      	lsls	r3, r3, #28
 8006a8a:	d501      	bpl.n	8006a90 <_vfiprintf_r+0x3c>
 8006a8c:	692b      	ldr	r3, [r5, #16]
 8006a8e:	b9eb      	cbnz	r3, 8006acc <_vfiprintf_r+0x78>
 8006a90:	4629      	mov	r1, r5
 8006a92:	4630      	mov	r0, r6
 8006a94:	f000 f96e 	bl	8006d74 <__swsetup_r>
 8006a98:	b1c0      	cbz	r0, 8006acc <_vfiprintf_r+0x78>
 8006a9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a9c:	07dc      	lsls	r4, r3, #31
 8006a9e:	d50e      	bpl.n	8006abe <_vfiprintf_r+0x6a>
 8006aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa4:	b01d      	add	sp, #116	; 0x74
 8006aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aaa:	4b7b      	ldr	r3, [pc, #492]	; (8006c98 <_vfiprintf_r+0x244>)
 8006aac:	429d      	cmp	r5, r3
 8006aae:	d101      	bne.n	8006ab4 <_vfiprintf_r+0x60>
 8006ab0:	68b5      	ldr	r5, [r6, #8]
 8006ab2:	e7df      	b.n	8006a74 <_vfiprintf_r+0x20>
 8006ab4:	4b79      	ldr	r3, [pc, #484]	; (8006c9c <_vfiprintf_r+0x248>)
 8006ab6:	429d      	cmp	r5, r3
 8006ab8:	bf08      	it	eq
 8006aba:	68f5      	ldreq	r5, [r6, #12]
 8006abc:	e7da      	b.n	8006a74 <_vfiprintf_r+0x20>
 8006abe:	89ab      	ldrh	r3, [r5, #12]
 8006ac0:	0598      	lsls	r0, r3, #22
 8006ac2:	d4ed      	bmi.n	8006aa0 <_vfiprintf_r+0x4c>
 8006ac4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ac6:	f000 fb84 	bl	80071d2 <__retarget_lock_release_recursive>
 8006aca:	e7e9      	b.n	8006aa0 <_vfiprintf_r+0x4c>
 8006acc:	2300      	movs	r3, #0
 8006ace:	9309      	str	r3, [sp, #36]	; 0x24
 8006ad0:	2320      	movs	r3, #32
 8006ad2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ad6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ada:	2330      	movs	r3, #48	; 0x30
 8006adc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006ca0 <_vfiprintf_r+0x24c>
 8006ae0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ae4:	f04f 0901 	mov.w	r9, #1
 8006ae8:	4623      	mov	r3, r4
 8006aea:	469a      	mov	sl, r3
 8006aec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006af0:	b10a      	cbz	r2, 8006af6 <_vfiprintf_r+0xa2>
 8006af2:	2a25      	cmp	r2, #37	; 0x25
 8006af4:	d1f9      	bne.n	8006aea <_vfiprintf_r+0x96>
 8006af6:	ebba 0b04 	subs.w	fp, sl, r4
 8006afa:	d00b      	beq.n	8006b14 <_vfiprintf_r+0xc0>
 8006afc:	465b      	mov	r3, fp
 8006afe:	4622      	mov	r2, r4
 8006b00:	4629      	mov	r1, r5
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7ff ff94 	bl	8006a30 <__sfputs_r>
 8006b08:	3001      	adds	r0, #1
 8006b0a:	f000 80aa 	beq.w	8006c62 <_vfiprintf_r+0x20e>
 8006b0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b10:	445a      	add	r2, fp
 8006b12:	9209      	str	r2, [sp, #36]	; 0x24
 8006b14:	f89a 3000 	ldrb.w	r3, [sl]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f000 80a2 	beq.w	8006c62 <_vfiprintf_r+0x20e>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	f04f 32ff 	mov.w	r2, #4294967295
 8006b24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b28:	f10a 0a01 	add.w	sl, sl, #1
 8006b2c:	9304      	str	r3, [sp, #16]
 8006b2e:	9307      	str	r3, [sp, #28]
 8006b30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b34:	931a      	str	r3, [sp, #104]	; 0x68
 8006b36:	4654      	mov	r4, sl
 8006b38:	2205      	movs	r2, #5
 8006b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b3e:	4858      	ldr	r0, [pc, #352]	; (8006ca0 <_vfiprintf_r+0x24c>)
 8006b40:	f7f9 fb56 	bl	80001f0 <memchr>
 8006b44:	9a04      	ldr	r2, [sp, #16]
 8006b46:	b9d8      	cbnz	r0, 8006b80 <_vfiprintf_r+0x12c>
 8006b48:	06d1      	lsls	r1, r2, #27
 8006b4a:	bf44      	itt	mi
 8006b4c:	2320      	movmi	r3, #32
 8006b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b52:	0713      	lsls	r3, r2, #28
 8006b54:	bf44      	itt	mi
 8006b56:	232b      	movmi	r3, #43	; 0x2b
 8006b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b5c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b60:	2b2a      	cmp	r3, #42	; 0x2a
 8006b62:	d015      	beq.n	8006b90 <_vfiprintf_r+0x13c>
 8006b64:	9a07      	ldr	r2, [sp, #28]
 8006b66:	4654      	mov	r4, sl
 8006b68:	2000      	movs	r0, #0
 8006b6a:	f04f 0c0a 	mov.w	ip, #10
 8006b6e:	4621      	mov	r1, r4
 8006b70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b74:	3b30      	subs	r3, #48	; 0x30
 8006b76:	2b09      	cmp	r3, #9
 8006b78:	d94e      	bls.n	8006c18 <_vfiprintf_r+0x1c4>
 8006b7a:	b1b0      	cbz	r0, 8006baa <_vfiprintf_r+0x156>
 8006b7c:	9207      	str	r2, [sp, #28]
 8006b7e:	e014      	b.n	8006baa <_vfiprintf_r+0x156>
 8006b80:	eba0 0308 	sub.w	r3, r0, r8
 8006b84:	fa09 f303 	lsl.w	r3, r9, r3
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	9304      	str	r3, [sp, #16]
 8006b8c:	46a2      	mov	sl, r4
 8006b8e:	e7d2      	b.n	8006b36 <_vfiprintf_r+0xe2>
 8006b90:	9b03      	ldr	r3, [sp, #12]
 8006b92:	1d19      	adds	r1, r3, #4
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	9103      	str	r1, [sp, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	bfbb      	ittet	lt
 8006b9c:	425b      	neglt	r3, r3
 8006b9e:	f042 0202 	orrlt.w	r2, r2, #2
 8006ba2:	9307      	strge	r3, [sp, #28]
 8006ba4:	9307      	strlt	r3, [sp, #28]
 8006ba6:	bfb8      	it	lt
 8006ba8:	9204      	strlt	r2, [sp, #16]
 8006baa:	7823      	ldrb	r3, [r4, #0]
 8006bac:	2b2e      	cmp	r3, #46	; 0x2e
 8006bae:	d10c      	bne.n	8006bca <_vfiprintf_r+0x176>
 8006bb0:	7863      	ldrb	r3, [r4, #1]
 8006bb2:	2b2a      	cmp	r3, #42	; 0x2a
 8006bb4:	d135      	bne.n	8006c22 <_vfiprintf_r+0x1ce>
 8006bb6:	9b03      	ldr	r3, [sp, #12]
 8006bb8:	1d1a      	adds	r2, r3, #4
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	9203      	str	r2, [sp, #12]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	bfb8      	it	lt
 8006bc2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bc6:	3402      	adds	r4, #2
 8006bc8:	9305      	str	r3, [sp, #20]
 8006bca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006cb0 <_vfiprintf_r+0x25c>
 8006bce:	7821      	ldrb	r1, [r4, #0]
 8006bd0:	2203      	movs	r2, #3
 8006bd2:	4650      	mov	r0, sl
 8006bd4:	f7f9 fb0c 	bl	80001f0 <memchr>
 8006bd8:	b140      	cbz	r0, 8006bec <_vfiprintf_r+0x198>
 8006bda:	2340      	movs	r3, #64	; 0x40
 8006bdc:	eba0 000a 	sub.w	r0, r0, sl
 8006be0:	fa03 f000 	lsl.w	r0, r3, r0
 8006be4:	9b04      	ldr	r3, [sp, #16]
 8006be6:	4303      	orrs	r3, r0
 8006be8:	3401      	adds	r4, #1
 8006bea:	9304      	str	r3, [sp, #16]
 8006bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bf0:	482c      	ldr	r0, [pc, #176]	; (8006ca4 <_vfiprintf_r+0x250>)
 8006bf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bf6:	2206      	movs	r2, #6
 8006bf8:	f7f9 fafa 	bl	80001f0 <memchr>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d03f      	beq.n	8006c80 <_vfiprintf_r+0x22c>
 8006c00:	4b29      	ldr	r3, [pc, #164]	; (8006ca8 <_vfiprintf_r+0x254>)
 8006c02:	bb1b      	cbnz	r3, 8006c4c <_vfiprintf_r+0x1f8>
 8006c04:	9b03      	ldr	r3, [sp, #12]
 8006c06:	3307      	adds	r3, #7
 8006c08:	f023 0307 	bic.w	r3, r3, #7
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	9303      	str	r3, [sp, #12]
 8006c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c12:	443b      	add	r3, r7
 8006c14:	9309      	str	r3, [sp, #36]	; 0x24
 8006c16:	e767      	b.n	8006ae8 <_vfiprintf_r+0x94>
 8006c18:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	2001      	movs	r0, #1
 8006c20:	e7a5      	b.n	8006b6e <_vfiprintf_r+0x11a>
 8006c22:	2300      	movs	r3, #0
 8006c24:	3401      	adds	r4, #1
 8006c26:	9305      	str	r3, [sp, #20]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	f04f 0c0a 	mov.w	ip, #10
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c34:	3a30      	subs	r2, #48	; 0x30
 8006c36:	2a09      	cmp	r2, #9
 8006c38:	d903      	bls.n	8006c42 <_vfiprintf_r+0x1ee>
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0c5      	beq.n	8006bca <_vfiprintf_r+0x176>
 8006c3e:	9105      	str	r1, [sp, #20]
 8006c40:	e7c3      	b.n	8006bca <_vfiprintf_r+0x176>
 8006c42:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c46:	4604      	mov	r4, r0
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e7f0      	b.n	8006c2e <_vfiprintf_r+0x1da>
 8006c4c:	ab03      	add	r3, sp, #12
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	462a      	mov	r2, r5
 8006c52:	4b16      	ldr	r3, [pc, #88]	; (8006cac <_vfiprintf_r+0x258>)
 8006c54:	a904      	add	r1, sp, #16
 8006c56:	4630      	mov	r0, r6
 8006c58:	f7fd fdd6 	bl	8004808 <_printf_float>
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	1c78      	adds	r0, r7, #1
 8006c60:	d1d6      	bne.n	8006c10 <_vfiprintf_r+0x1bc>
 8006c62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c64:	07d9      	lsls	r1, r3, #31
 8006c66:	d405      	bmi.n	8006c74 <_vfiprintf_r+0x220>
 8006c68:	89ab      	ldrh	r3, [r5, #12]
 8006c6a:	059a      	lsls	r2, r3, #22
 8006c6c:	d402      	bmi.n	8006c74 <_vfiprintf_r+0x220>
 8006c6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c70:	f000 faaf 	bl	80071d2 <__retarget_lock_release_recursive>
 8006c74:	89ab      	ldrh	r3, [r5, #12]
 8006c76:	065b      	lsls	r3, r3, #25
 8006c78:	f53f af12 	bmi.w	8006aa0 <_vfiprintf_r+0x4c>
 8006c7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c7e:	e711      	b.n	8006aa4 <_vfiprintf_r+0x50>
 8006c80:	ab03      	add	r3, sp, #12
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	462a      	mov	r2, r5
 8006c86:	4b09      	ldr	r3, [pc, #36]	; (8006cac <_vfiprintf_r+0x258>)
 8006c88:	a904      	add	r1, sp, #16
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	f7fe f860 	bl	8004d50 <_printf_i>
 8006c90:	e7e4      	b.n	8006c5c <_vfiprintf_r+0x208>
 8006c92:	bf00      	nop
 8006c94:	08009454 	.word	0x08009454
 8006c98:	08009474 	.word	0x08009474
 8006c9c:	08009434 	.word	0x08009434
 8006ca0:	080092dc 	.word	0x080092dc
 8006ca4:	080092e6 	.word	0x080092e6
 8006ca8:	08004809 	.word	0x08004809
 8006cac:	08006a31 	.word	0x08006a31
 8006cb0:	080092e2 	.word	0x080092e2

08006cb4 <__swbuf_r>:
 8006cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb6:	460e      	mov	r6, r1
 8006cb8:	4614      	mov	r4, r2
 8006cba:	4605      	mov	r5, r0
 8006cbc:	b118      	cbz	r0, 8006cc6 <__swbuf_r+0x12>
 8006cbe:	6983      	ldr	r3, [r0, #24]
 8006cc0:	b90b      	cbnz	r3, 8006cc6 <__swbuf_r+0x12>
 8006cc2:	f000 f9e7 	bl	8007094 <__sinit>
 8006cc6:	4b21      	ldr	r3, [pc, #132]	; (8006d4c <__swbuf_r+0x98>)
 8006cc8:	429c      	cmp	r4, r3
 8006cca:	d12b      	bne.n	8006d24 <__swbuf_r+0x70>
 8006ccc:	686c      	ldr	r4, [r5, #4]
 8006cce:	69a3      	ldr	r3, [r4, #24]
 8006cd0:	60a3      	str	r3, [r4, #8]
 8006cd2:	89a3      	ldrh	r3, [r4, #12]
 8006cd4:	071a      	lsls	r2, r3, #28
 8006cd6:	d52f      	bpl.n	8006d38 <__swbuf_r+0x84>
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	b36b      	cbz	r3, 8006d38 <__swbuf_r+0x84>
 8006cdc:	6923      	ldr	r3, [r4, #16]
 8006cde:	6820      	ldr	r0, [r4, #0]
 8006ce0:	1ac0      	subs	r0, r0, r3
 8006ce2:	6963      	ldr	r3, [r4, #20]
 8006ce4:	b2f6      	uxtb	r6, r6
 8006ce6:	4283      	cmp	r3, r0
 8006ce8:	4637      	mov	r7, r6
 8006cea:	dc04      	bgt.n	8006cf6 <__swbuf_r+0x42>
 8006cec:	4621      	mov	r1, r4
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 f93c 	bl	8006f6c <_fflush_r>
 8006cf4:	bb30      	cbnz	r0, 8006d44 <__swbuf_r+0x90>
 8006cf6:	68a3      	ldr	r3, [r4, #8]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	60a3      	str	r3, [r4, #8]
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	6022      	str	r2, [r4, #0]
 8006d02:	701e      	strb	r6, [r3, #0]
 8006d04:	6963      	ldr	r3, [r4, #20]
 8006d06:	3001      	adds	r0, #1
 8006d08:	4283      	cmp	r3, r0
 8006d0a:	d004      	beq.n	8006d16 <__swbuf_r+0x62>
 8006d0c:	89a3      	ldrh	r3, [r4, #12]
 8006d0e:	07db      	lsls	r3, r3, #31
 8006d10:	d506      	bpl.n	8006d20 <__swbuf_r+0x6c>
 8006d12:	2e0a      	cmp	r6, #10
 8006d14:	d104      	bne.n	8006d20 <__swbuf_r+0x6c>
 8006d16:	4621      	mov	r1, r4
 8006d18:	4628      	mov	r0, r5
 8006d1a:	f000 f927 	bl	8006f6c <_fflush_r>
 8006d1e:	b988      	cbnz	r0, 8006d44 <__swbuf_r+0x90>
 8006d20:	4638      	mov	r0, r7
 8006d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d24:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <__swbuf_r+0x9c>)
 8006d26:	429c      	cmp	r4, r3
 8006d28:	d101      	bne.n	8006d2e <__swbuf_r+0x7a>
 8006d2a:	68ac      	ldr	r4, [r5, #8]
 8006d2c:	e7cf      	b.n	8006cce <__swbuf_r+0x1a>
 8006d2e:	4b09      	ldr	r3, [pc, #36]	; (8006d54 <__swbuf_r+0xa0>)
 8006d30:	429c      	cmp	r4, r3
 8006d32:	bf08      	it	eq
 8006d34:	68ec      	ldreq	r4, [r5, #12]
 8006d36:	e7ca      	b.n	8006cce <__swbuf_r+0x1a>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	f000 f81a 	bl	8006d74 <__swsetup_r>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d0cb      	beq.n	8006cdc <__swbuf_r+0x28>
 8006d44:	f04f 37ff 	mov.w	r7, #4294967295
 8006d48:	e7ea      	b.n	8006d20 <__swbuf_r+0x6c>
 8006d4a:	bf00      	nop
 8006d4c:	08009454 	.word	0x08009454
 8006d50:	08009474 	.word	0x08009474
 8006d54:	08009434 	.word	0x08009434

08006d58 <__ascii_wctomb>:
 8006d58:	b149      	cbz	r1, 8006d6e <__ascii_wctomb+0x16>
 8006d5a:	2aff      	cmp	r2, #255	; 0xff
 8006d5c:	bf85      	ittet	hi
 8006d5e:	238a      	movhi	r3, #138	; 0x8a
 8006d60:	6003      	strhi	r3, [r0, #0]
 8006d62:	700a      	strbls	r2, [r1, #0]
 8006d64:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d68:	bf98      	it	ls
 8006d6a:	2001      	movls	r0, #1
 8006d6c:	4770      	bx	lr
 8006d6e:	4608      	mov	r0, r1
 8006d70:	4770      	bx	lr
	...

08006d74 <__swsetup_r>:
 8006d74:	4b32      	ldr	r3, [pc, #200]	; (8006e40 <__swsetup_r+0xcc>)
 8006d76:	b570      	push	{r4, r5, r6, lr}
 8006d78:	681d      	ldr	r5, [r3, #0]
 8006d7a:	4606      	mov	r6, r0
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	b125      	cbz	r5, 8006d8a <__swsetup_r+0x16>
 8006d80:	69ab      	ldr	r3, [r5, #24]
 8006d82:	b913      	cbnz	r3, 8006d8a <__swsetup_r+0x16>
 8006d84:	4628      	mov	r0, r5
 8006d86:	f000 f985 	bl	8007094 <__sinit>
 8006d8a:	4b2e      	ldr	r3, [pc, #184]	; (8006e44 <__swsetup_r+0xd0>)
 8006d8c:	429c      	cmp	r4, r3
 8006d8e:	d10f      	bne.n	8006db0 <__swsetup_r+0x3c>
 8006d90:	686c      	ldr	r4, [r5, #4]
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d98:	0719      	lsls	r1, r3, #28
 8006d9a:	d42c      	bmi.n	8006df6 <__swsetup_r+0x82>
 8006d9c:	06dd      	lsls	r5, r3, #27
 8006d9e:	d411      	bmi.n	8006dc4 <__swsetup_r+0x50>
 8006da0:	2309      	movs	r3, #9
 8006da2:	6033      	str	r3, [r6, #0]
 8006da4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006da8:	81a3      	strh	r3, [r4, #12]
 8006daa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dae:	e03e      	b.n	8006e2e <__swsetup_r+0xba>
 8006db0:	4b25      	ldr	r3, [pc, #148]	; (8006e48 <__swsetup_r+0xd4>)
 8006db2:	429c      	cmp	r4, r3
 8006db4:	d101      	bne.n	8006dba <__swsetup_r+0x46>
 8006db6:	68ac      	ldr	r4, [r5, #8]
 8006db8:	e7eb      	b.n	8006d92 <__swsetup_r+0x1e>
 8006dba:	4b24      	ldr	r3, [pc, #144]	; (8006e4c <__swsetup_r+0xd8>)
 8006dbc:	429c      	cmp	r4, r3
 8006dbe:	bf08      	it	eq
 8006dc0:	68ec      	ldreq	r4, [r5, #12]
 8006dc2:	e7e6      	b.n	8006d92 <__swsetup_r+0x1e>
 8006dc4:	0758      	lsls	r0, r3, #29
 8006dc6:	d512      	bpl.n	8006dee <__swsetup_r+0x7a>
 8006dc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dca:	b141      	cbz	r1, 8006dde <__swsetup_r+0x6a>
 8006dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dd0:	4299      	cmp	r1, r3
 8006dd2:	d002      	beq.n	8006dda <__swsetup_r+0x66>
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	f7ff fb31 	bl	800643c <_free_r>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	6363      	str	r3, [r4, #52]	; 0x34
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006de4:	81a3      	strh	r3, [r4, #12]
 8006de6:	2300      	movs	r3, #0
 8006de8:	6063      	str	r3, [r4, #4]
 8006dea:	6923      	ldr	r3, [r4, #16]
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	89a3      	ldrh	r3, [r4, #12]
 8006df0:	f043 0308 	orr.w	r3, r3, #8
 8006df4:	81a3      	strh	r3, [r4, #12]
 8006df6:	6923      	ldr	r3, [r4, #16]
 8006df8:	b94b      	cbnz	r3, 8006e0e <__swsetup_r+0x9a>
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e04:	d003      	beq.n	8006e0e <__swsetup_r+0x9a>
 8006e06:	4621      	mov	r1, r4
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f000 fa09 	bl	8007220 <__smakebuf_r>
 8006e0e:	89a0      	ldrh	r0, [r4, #12]
 8006e10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e14:	f010 0301 	ands.w	r3, r0, #1
 8006e18:	d00a      	beq.n	8006e30 <__swsetup_r+0xbc>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60a3      	str	r3, [r4, #8]
 8006e1e:	6963      	ldr	r3, [r4, #20]
 8006e20:	425b      	negs	r3, r3
 8006e22:	61a3      	str	r3, [r4, #24]
 8006e24:	6923      	ldr	r3, [r4, #16]
 8006e26:	b943      	cbnz	r3, 8006e3a <__swsetup_r+0xc6>
 8006e28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e2c:	d1ba      	bne.n	8006da4 <__swsetup_r+0x30>
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	0781      	lsls	r1, r0, #30
 8006e32:	bf58      	it	pl
 8006e34:	6963      	ldrpl	r3, [r4, #20]
 8006e36:	60a3      	str	r3, [r4, #8]
 8006e38:	e7f4      	b.n	8006e24 <__swsetup_r+0xb0>
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e7f7      	b.n	8006e2e <__swsetup_r+0xba>
 8006e3e:	bf00      	nop
 8006e40:	20000014 	.word	0x20000014
 8006e44:	08009454 	.word	0x08009454
 8006e48:	08009474 	.word	0x08009474
 8006e4c:	08009434 	.word	0x08009434

08006e50 <abort>:
 8006e50:	b508      	push	{r3, lr}
 8006e52:	2006      	movs	r0, #6
 8006e54:	f000 fa54 	bl	8007300 <raise>
 8006e58:	2001      	movs	r0, #1
 8006e5a:	f001 fe79 	bl	8008b50 <_exit>
	...

08006e60 <__sflush_r>:
 8006e60:	898a      	ldrh	r2, [r1, #12]
 8006e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e66:	4605      	mov	r5, r0
 8006e68:	0710      	lsls	r0, r2, #28
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	d458      	bmi.n	8006f20 <__sflush_r+0xc0>
 8006e6e:	684b      	ldr	r3, [r1, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	dc05      	bgt.n	8006e80 <__sflush_r+0x20>
 8006e74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	dc02      	bgt.n	8006e80 <__sflush_r+0x20>
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e82:	2e00      	cmp	r6, #0
 8006e84:	d0f9      	beq.n	8006e7a <__sflush_r+0x1a>
 8006e86:	2300      	movs	r3, #0
 8006e88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e8c:	682f      	ldr	r7, [r5, #0]
 8006e8e:	602b      	str	r3, [r5, #0]
 8006e90:	d032      	beq.n	8006ef8 <__sflush_r+0x98>
 8006e92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e94:	89a3      	ldrh	r3, [r4, #12]
 8006e96:	075a      	lsls	r2, r3, #29
 8006e98:	d505      	bpl.n	8006ea6 <__sflush_r+0x46>
 8006e9a:	6863      	ldr	r3, [r4, #4]
 8006e9c:	1ac0      	subs	r0, r0, r3
 8006e9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ea0:	b10b      	cbz	r3, 8006ea6 <__sflush_r+0x46>
 8006ea2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ea4:	1ac0      	subs	r0, r0, r3
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eac:	6a21      	ldr	r1, [r4, #32]
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b0      	blx	r6
 8006eb2:	1c43      	adds	r3, r0, #1
 8006eb4:	89a3      	ldrh	r3, [r4, #12]
 8006eb6:	d106      	bne.n	8006ec6 <__sflush_r+0x66>
 8006eb8:	6829      	ldr	r1, [r5, #0]
 8006eba:	291d      	cmp	r1, #29
 8006ebc:	d82c      	bhi.n	8006f18 <__sflush_r+0xb8>
 8006ebe:	4a2a      	ldr	r2, [pc, #168]	; (8006f68 <__sflush_r+0x108>)
 8006ec0:	40ca      	lsrs	r2, r1
 8006ec2:	07d6      	lsls	r6, r2, #31
 8006ec4:	d528      	bpl.n	8006f18 <__sflush_r+0xb8>
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	6062      	str	r2, [r4, #4]
 8006eca:	04d9      	lsls	r1, r3, #19
 8006ecc:	6922      	ldr	r2, [r4, #16]
 8006ece:	6022      	str	r2, [r4, #0]
 8006ed0:	d504      	bpl.n	8006edc <__sflush_r+0x7c>
 8006ed2:	1c42      	adds	r2, r0, #1
 8006ed4:	d101      	bne.n	8006eda <__sflush_r+0x7a>
 8006ed6:	682b      	ldr	r3, [r5, #0]
 8006ed8:	b903      	cbnz	r3, 8006edc <__sflush_r+0x7c>
 8006eda:	6560      	str	r0, [r4, #84]	; 0x54
 8006edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ede:	602f      	str	r7, [r5, #0]
 8006ee0:	2900      	cmp	r1, #0
 8006ee2:	d0ca      	beq.n	8006e7a <__sflush_r+0x1a>
 8006ee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ee8:	4299      	cmp	r1, r3
 8006eea:	d002      	beq.n	8006ef2 <__sflush_r+0x92>
 8006eec:	4628      	mov	r0, r5
 8006eee:	f7ff faa5 	bl	800643c <_free_r>
 8006ef2:	2000      	movs	r0, #0
 8006ef4:	6360      	str	r0, [r4, #52]	; 0x34
 8006ef6:	e7c1      	b.n	8006e7c <__sflush_r+0x1c>
 8006ef8:	6a21      	ldr	r1, [r4, #32]
 8006efa:	2301      	movs	r3, #1
 8006efc:	4628      	mov	r0, r5
 8006efe:	47b0      	blx	r6
 8006f00:	1c41      	adds	r1, r0, #1
 8006f02:	d1c7      	bne.n	8006e94 <__sflush_r+0x34>
 8006f04:	682b      	ldr	r3, [r5, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d0c4      	beq.n	8006e94 <__sflush_r+0x34>
 8006f0a:	2b1d      	cmp	r3, #29
 8006f0c:	d001      	beq.n	8006f12 <__sflush_r+0xb2>
 8006f0e:	2b16      	cmp	r3, #22
 8006f10:	d101      	bne.n	8006f16 <__sflush_r+0xb6>
 8006f12:	602f      	str	r7, [r5, #0]
 8006f14:	e7b1      	b.n	8006e7a <__sflush_r+0x1a>
 8006f16:	89a3      	ldrh	r3, [r4, #12]
 8006f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f1c:	81a3      	strh	r3, [r4, #12]
 8006f1e:	e7ad      	b.n	8006e7c <__sflush_r+0x1c>
 8006f20:	690f      	ldr	r7, [r1, #16]
 8006f22:	2f00      	cmp	r7, #0
 8006f24:	d0a9      	beq.n	8006e7a <__sflush_r+0x1a>
 8006f26:	0793      	lsls	r3, r2, #30
 8006f28:	680e      	ldr	r6, [r1, #0]
 8006f2a:	bf08      	it	eq
 8006f2c:	694b      	ldreq	r3, [r1, #20]
 8006f2e:	600f      	str	r7, [r1, #0]
 8006f30:	bf18      	it	ne
 8006f32:	2300      	movne	r3, #0
 8006f34:	eba6 0807 	sub.w	r8, r6, r7
 8006f38:	608b      	str	r3, [r1, #8]
 8006f3a:	f1b8 0f00 	cmp.w	r8, #0
 8006f3e:	dd9c      	ble.n	8006e7a <__sflush_r+0x1a>
 8006f40:	6a21      	ldr	r1, [r4, #32]
 8006f42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f44:	4643      	mov	r3, r8
 8006f46:	463a      	mov	r2, r7
 8006f48:	4628      	mov	r0, r5
 8006f4a:	47b0      	blx	r6
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	dc06      	bgt.n	8006f5e <__sflush_r+0xfe>
 8006f50:	89a3      	ldrh	r3, [r4, #12]
 8006f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f56:	81a3      	strh	r3, [r4, #12]
 8006f58:	f04f 30ff 	mov.w	r0, #4294967295
 8006f5c:	e78e      	b.n	8006e7c <__sflush_r+0x1c>
 8006f5e:	4407      	add	r7, r0
 8006f60:	eba8 0800 	sub.w	r8, r8, r0
 8006f64:	e7e9      	b.n	8006f3a <__sflush_r+0xda>
 8006f66:	bf00      	nop
 8006f68:	20400001 	.word	0x20400001

08006f6c <_fflush_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	690b      	ldr	r3, [r1, #16]
 8006f70:	4605      	mov	r5, r0
 8006f72:	460c      	mov	r4, r1
 8006f74:	b913      	cbnz	r3, 8006f7c <_fflush_r+0x10>
 8006f76:	2500      	movs	r5, #0
 8006f78:	4628      	mov	r0, r5
 8006f7a:	bd38      	pop	{r3, r4, r5, pc}
 8006f7c:	b118      	cbz	r0, 8006f86 <_fflush_r+0x1a>
 8006f7e:	6983      	ldr	r3, [r0, #24]
 8006f80:	b90b      	cbnz	r3, 8006f86 <_fflush_r+0x1a>
 8006f82:	f000 f887 	bl	8007094 <__sinit>
 8006f86:	4b14      	ldr	r3, [pc, #80]	; (8006fd8 <_fflush_r+0x6c>)
 8006f88:	429c      	cmp	r4, r3
 8006f8a:	d11b      	bne.n	8006fc4 <_fflush_r+0x58>
 8006f8c:	686c      	ldr	r4, [r5, #4]
 8006f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d0ef      	beq.n	8006f76 <_fflush_r+0xa>
 8006f96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f98:	07d0      	lsls	r0, r2, #31
 8006f9a:	d404      	bmi.n	8006fa6 <_fflush_r+0x3a>
 8006f9c:	0599      	lsls	r1, r3, #22
 8006f9e:	d402      	bmi.n	8006fa6 <_fflush_r+0x3a>
 8006fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fa2:	f000 f915 	bl	80071d0 <__retarget_lock_acquire_recursive>
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	4621      	mov	r1, r4
 8006faa:	f7ff ff59 	bl	8006e60 <__sflush_r>
 8006fae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fb0:	07da      	lsls	r2, r3, #31
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	d4e0      	bmi.n	8006f78 <_fflush_r+0xc>
 8006fb6:	89a3      	ldrh	r3, [r4, #12]
 8006fb8:	059b      	lsls	r3, r3, #22
 8006fba:	d4dd      	bmi.n	8006f78 <_fflush_r+0xc>
 8006fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fbe:	f000 f908 	bl	80071d2 <__retarget_lock_release_recursive>
 8006fc2:	e7d9      	b.n	8006f78 <_fflush_r+0xc>
 8006fc4:	4b05      	ldr	r3, [pc, #20]	; (8006fdc <_fflush_r+0x70>)
 8006fc6:	429c      	cmp	r4, r3
 8006fc8:	d101      	bne.n	8006fce <_fflush_r+0x62>
 8006fca:	68ac      	ldr	r4, [r5, #8]
 8006fcc:	e7df      	b.n	8006f8e <_fflush_r+0x22>
 8006fce:	4b04      	ldr	r3, [pc, #16]	; (8006fe0 <_fflush_r+0x74>)
 8006fd0:	429c      	cmp	r4, r3
 8006fd2:	bf08      	it	eq
 8006fd4:	68ec      	ldreq	r4, [r5, #12]
 8006fd6:	e7da      	b.n	8006f8e <_fflush_r+0x22>
 8006fd8:	08009454 	.word	0x08009454
 8006fdc:	08009474 	.word	0x08009474
 8006fe0:	08009434 	.word	0x08009434

08006fe4 <std>:
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	b510      	push	{r4, lr}
 8006fe8:	4604      	mov	r4, r0
 8006fea:	e9c0 3300 	strd	r3, r3, [r0]
 8006fee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ff2:	6083      	str	r3, [r0, #8]
 8006ff4:	8181      	strh	r1, [r0, #12]
 8006ff6:	6643      	str	r3, [r0, #100]	; 0x64
 8006ff8:	81c2      	strh	r2, [r0, #14]
 8006ffa:	6183      	str	r3, [r0, #24]
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	2208      	movs	r2, #8
 8007000:	305c      	adds	r0, #92	; 0x5c
 8007002:	f7fd fb59 	bl	80046b8 <memset>
 8007006:	4b05      	ldr	r3, [pc, #20]	; (800701c <std+0x38>)
 8007008:	6263      	str	r3, [r4, #36]	; 0x24
 800700a:	4b05      	ldr	r3, [pc, #20]	; (8007020 <std+0x3c>)
 800700c:	62a3      	str	r3, [r4, #40]	; 0x28
 800700e:	4b05      	ldr	r3, [pc, #20]	; (8007024 <std+0x40>)
 8007010:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007012:	4b05      	ldr	r3, [pc, #20]	; (8007028 <std+0x44>)
 8007014:	6224      	str	r4, [r4, #32]
 8007016:	6323      	str	r3, [r4, #48]	; 0x30
 8007018:	bd10      	pop	{r4, pc}
 800701a:	bf00      	nop
 800701c:	08007339 	.word	0x08007339
 8007020:	0800735b 	.word	0x0800735b
 8007024:	08007393 	.word	0x08007393
 8007028:	080073b7 	.word	0x080073b7

0800702c <_cleanup_r>:
 800702c:	4901      	ldr	r1, [pc, #4]	; (8007034 <_cleanup_r+0x8>)
 800702e:	f000 b8af 	b.w	8007190 <_fwalk_reent>
 8007032:	bf00      	nop
 8007034:	08006f6d 	.word	0x08006f6d

08007038 <__sfmoreglue>:
 8007038:	b570      	push	{r4, r5, r6, lr}
 800703a:	2268      	movs	r2, #104	; 0x68
 800703c:	1e4d      	subs	r5, r1, #1
 800703e:	4355      	muls	r5, r2
 8007040:	460e      	mov	r6, r1
 8007042:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007046:	f7ff fa65 	bl	8006514 <_malloc_r>
 800704a:	4604      	mov	r4, r0
 800704c:	b140      	cbz	r0, 8007060 <__sfmoreglue+0x28>
 800704e:	2100      	movs	r1, #0
 8007050:	e9c0 1600 	strd	r1, r6, [r0]
 8007054:	300c      	adds	r0, #12
 8007056:	60a0      	str	r0, [r4, #8]
 8007058:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800705c:	f7fd fb2c 	bl	80046b8 <memset>
 8007060:	4620      	mov	r0, r4
 8007062:	bd70      	pop	{r4, r5, r6, pc}

08007064 <__sfp_lock_acquire>:
 8007064:	4801      	ldr	r0, [pc, #4]	; (800706c <__sfp_lock_acquire+0x8>)
 8007066:	f000 b8b3 	b.w	80071d0 <__retarget_lock_acquire_recursive>
 800706a:	bf00      	nop
 800706c:	20000245 	.word	0x20000245

08007070 <__sfp_lock_release>:
 8007070:	4801      	ldr	r0, [pc, #4]	; (8007078 <__sfp_lock_release+0x8>)
 8007072:	f000 b8ae 	b.w	80071d2 <__retarget_lock_release_recursive>
 8007076:	bf00      	nop
 8007078:	20000245 	.word	0x20000245

0800707c <__sinit_lock_acquire>:
 800707c:	4801      	ldr	r0, [pc, #4]	; (8007084 <__sinit_lock_acquire+0x8>)
 800707e:	f000 b8a7 	b.w	80071d0 <__retarget_lock_acquire_recursive>
 8007082:	bf00      	nop
 8007084:	20000246 	.word	0x20000246

08007088 <__sinit_lock_release>:
 8007088:	4801      	ldr	r0, [pc, #4]	; (8007090 <__sinit_lock_release+0x8>)
 800708a:	f000 b8a2 	b.w	80071d2 <__retarget_lock_release_recursive>
 800708e:	bf00      	nop
 8007090:	20000246 	.word	0x20000246

08007094 <__sinit>:
 8007094:	b510      	push	{r4, lr}
 8007096:	4604      	mov	r4, r0
 8007098:	f7ff fff0 	bl	800707c <__sinit_lock_acquire>
 800709c:	69a3      	ldr	r3, [r4, #24]
 800709e:	b11b      	cbz	r3, 80070a8 <__sinit+0x14>
 80070a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070a4:	f7ff bff0 	b.w	8007088 <__sinit_lock_release>
 80070a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070ac:	6523      	str	r3, [r4, #80]	; 0x50
 80070ae:	4b13      	ldr	r3, [pc, #76]	; (80070fc <__sinit+0x68>)
 80070b0:	4a13      	ldr	r2, [pc, #76]	; (8007100 <__sinit+0x6c>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80070b6:	42a3      	cmp	r3, r4
 80070b8:	bf04      	itt	eq
 80070ba:	2301      	moveq	r3, #1
 80070bc:	61a3      	streq	r3, [r4, #24]
 80070be:	4620      	mov	r0, r4
 80070c0:	f000 f820 	bl	8007104 <__sfp>
 80070c4:	6060      	str	r0, [r4, #4]
 80070c6:	4620      	mov	r0, r4
 80070c8:	f000 f81c 	bl	8007104 <__sfp>
 80070cc:	60a0      	str	r0, [r4, #8]
 80070ce:	4620      	mov	r0, r4
 80070d0:	f000 f818 	bl	8007104 <__sfp>
 80070d4:	2200      	movs	r2, #0
 80070d6:	60e0      	str	r0, [r4, #12]
 80070d8:	2104      	movs	r1, #4
 80070da:	6860      	ldr	r0, [r4, #4]
 80070dc:	f7ff ff82 	bl	8006fe4 <std>
 80070e0:	68a0      	ldr	r0, [r4, #8]
 80070e2:	2201      	movs	r2, #1
 80070e4:	2109      	movs	r1, #9
 80070e6:	f7ff ff7d 	bl	8006fe4 <std>
 80070ea:	68e0      	ldr	r0, [r4, #12]
 80070ec:	2202      	movs	r2, #2
 80070ee:	2112      	movs	r1, #18
 80070f0:	f7ff ff78 	bl	8006fe4 <std>
 80070f4:	2301      	movs	r3, #1
 80070f6:	61a3      	str	r3, [r4, #24]
 80070f8:	e7d2      	b.n	80070a0 <__sinit+0xc>
 80070fa:	bf00      	nop
 80070fc:	080090bc 	.word	0x080090bc
 8007100:	0800702d 	.word	0x0800702d

08007104 <__sfp>:
 8007104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007106:	4607      	mov	r7, r0
 8007108:	f7ff ffac 	bl	8007064 <__sfp_lock_acquire>
 800710c:	4b1e      	ldr	r3, [pc, #120]	; (8007188 <__sfp+0x84>)
 800710e:	681e      	ldr	r6, [r3, #0]
 8007110:	69b3      	ldr	r3, [r6, #24]
 8007112:	b913      	cbnz	r3, 800711a <__sfp+0x16>
 8007114:	4630      	mov	r0, r6
 8007116:	f7ff ffbd 	bl	8007094 <__sinit>
 800711a:	3648      	adds	r6, #72	; 0x48
 800711c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007120:	3b01      	subs	r3, #1
 8007122:	d503      	bpl.n	800712c <__sfp+0x28>
 8007124:	6833      	ldr	r3, [r6, #0]
 8007126:	b30b      	cbz	r3, 800716c <__sfp+0x68>
 8007128:	6836      	ldr	r6, [r6, #0]
 800712a:	e7f7      	b.n	800711c <__sfp+0x18>
 800712c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007130:	b9d5      	cbnz	r5, 8007168 <__sfp+0x64>
 8007132:	4b16      	ldr	r3, [pc, #88]	; (800718c <__sfp+0x88>)
 8007134:	60e3      	str	r3, [r4, #12]
 8007136:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800713a:	6665      	str	r5, [r4, #100]	; 0x64
 800713c:	f000 f847 	bl	80071ce <__retarget_lock_init_recursive>
 8007140:	f7ff ff96 	bl	8007070 <__sfp_lock_release>
 8007144:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007148:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800714c:	6025      	str	r5, [r4, #0]
 800714e:	61a5      	str	r5, [r4, #24]
 8007150:	2208      	movs	r2, #8
 8007152:	4629      	mov	r1, r5
 8007154:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007158:	f7fd faae 	bl	80046b8 <memset>
 800715c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007160:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007164:	4620      	mov	r0, r4
 8007166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007168:	3468      	adds	r4, #104	; 0x68
 800716a:	e7d9      	b.n	8007120 <__sfp+0x1c>
 800716c:	2104      	movs	r1, #4
 800716e:	4638      	mov	r0, r7
 8007170:	f7ff ff62 	bl	8007038 <__sfmoreglue>
 8007174:	4604      	mov	r4, r0
 8007176:	6030      	str	r0, [r6, #0]
 8007178:	2800      	cmp	r0, #0
 800717a:	d1d5      	bne.n	8007128 <__sfp+0x24>
 800717c:	f7ff ff78 	bl	8007070 <__sfp_lock_release>
 8007180:	230c      	movs	r3, #12
 8007182:	603b      	str	r3, [r7, #0]
 8007184:	e7ee      	b.n	8007164 <__sfp+0x60>
 8007186:	bf00      	nop
 8007188:	080090bc 	.word	0x080090bc
 800718c:	ffff0001 	.word	0xffff0001

08007190 <_fwalk_reent>:
 8007190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007194:	4606      	mov	r6, r0
 8007196:	4688      	mov	r8, r1
 8007198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800719c:	2700      	movs	r7, #0
 800719e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071a2:	f1b9 0901 	subs.w	r9, r9, #1
 80071a6:	d505      	bpl.n	80071b4 <_fwalk_reent+0x24>
 80071a8:	6824      	ldr	r4, [r4, #0]
 80071aa:	2c00      	cmp	r4, #0
 80071ac:	d1f7      	bne.n	800719e <_fwalk_reent+0xe>
 80071ae:	4638      	mov	r0, r7
 80071b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b4:	89ab      	ldrh	r3, [r5, #12]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d907      	bls.n	80071ca <_fwalk_reent+0x3a>
 80071ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071be:	3301      	adds	r3, #1
 80071c0:	d003      	beq.n	80071ca <_fwalk_reent+0x3a>
 80071c2:	4629      	mov	r1, r5
 80071c4:	4630      	mov	r0, r6
 80071c6:	47c0      	blx	r8
 80071c8:	4307      	orrs	r7, r0
 80071ca:	3568      	adds	r5, #104	; 0x68
 80071cc:	e7e9      	b.n	80071a2 <_fwalk_reent+0x12>

080071ce <__retarget_lock_init_recursive>:
 80071ce:	4770      	bx	lr

080071d0 <__retarget_lock_acquire_recursive>:
 80071d0:	4770      	bx	lr

080071d2 <__retarget_lock_release_recursive>:
 80071d2:	4770      	bx	lr

080071d4 <__swhatbuf_r>:
 80071d4:	b570      	push	{r4, r5, r6, lr}
 80071d6:	460e      	mov	r6, r1
 80071d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071dc:	2900      	cmp	r1, #0
 80071de:	b096      	sub	sp, #88	; 0x58
 80071e0:	4614      	mov	r4, r2
 80071e2:	461d      	mov	r5, r3
 80071e4:	da08      	bge.n	80071f8 <__swhatbuf_r+0x24>
 80071e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	602a      	str	r2, [r5, #0]
 80071ee:	061a      	lsls	r2, r3, #24
 80071f0:	d410      	bmi.n	8007214 <__swhatbuf_r+0x40>
 80071f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f6:	e00e      	b.n	8007216 <__swhatbuf_r+0x42>
 80071f8:	466a      	mov	r2, sp
 80071fa:	f000 f903 	bl	8007404 <_fstat_r>
 80071fe:	2800      	cmp	r0, #0
 8007200:	dbf1      	blt.n	80071e6 <__swhatbuf_r+0x12>
 8007202:	9a01      	ldr	r2, [sp, #4]
 8007204:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007208:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800720c:	425a      	negs	r2, r3
 800720e:	415a      	adcs	r2, r3
 8007210:	602a      	str	r2, [r5, #0]
 8007212:	e7ee      	b.n	80071f2 <__swhatbuf_r+0x1e>
 8007214:	2340      	movs	r3, #64	; 0x40
 8007216:	2000      	movs	r0, #0
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	b016      	add	sp, #88	; 0x58
 800721c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007220 <__smakebuf_r>:
 8007220:	898b      	ldrh	r3, [r1, #12]
 8007222:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007224:	079d      	lsls	r5, r3, #30
 8007226:	4606      	mov	r6, r0
 8007228:	460c      	mov	r4, r1
 800722a:	d507      	bpl.n	800723c <__smakebuf_r+0x1c>
 800722c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	6123      	str	r3, [r4, #16]
 8007234:	2301      	movs	r3, #1
 8007236:	6163      	str	r3, [r4, #20]
 8007238:	b002      	add	sp, #8
 800723a:	bd70      	pop	{r4, r5, r6, pc}
 800723c:	ab01      	add	r3, sp, #4
 800723e:	466a      	mov	r2, sp
 8007240:	f7ff ffc8 	bl	80071d4 <__swhatbuf_r>
 8007244:	9900      	ldr	r1, [sp, #0]
 8007246:	4605      	mov	r5, r0
 8007248:	4630      	mov	r0, r6
 800724a:	f7ff f963 	bl	8006514 <_malloc_r>
 800724e:	b948      	cbnz	r0, 8007264 <__smakebuf_r+0x44>
 8007250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007254:	059a      	lsls	r2, r3, #22
 8007256:	d4ef      	bmi.n	8007238 <__smakebuf_r+0x18>
 8007258:	f023 0303 	bic.w	r3, r3, #3
 800725c:	f043 0302 	orr.w	r3, r3, #2
 8007260:	81a3      	strh	r3, [r4, #12]
 8007262:	e7e3      	b.n	800722c <__smakebuf_r+0xc>
 8007264:	4b0d      	ldr	r3, [pc, #52]	; (800729c <__smakebuf_r+0x7c>)
 8007266:	62b3      	str	r3, [r6, #40]	; 0x28
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	6020      	str	r0, [r4, #0]
 800726c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007270:	81a3      	strh	r3, [r4, #12]
 8007272:	9b00      	ldr	r3, [sp, #0]
 8007274:	6163      	str	r3, [r4, #20]
 8007276:	9b01      	ldr	r3, [sp, #4]
 8007278:	6120      	str	r0, [r4, #16]
 800727a:	b15b      	cbz	r3, 8007294 <__smakebuf_r+0x74>
 800727c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007280:	4630      	mov	r0, r6
 8007282:	f000 f8d1 	bl	8007428 <_isatty_r>
 8007286:	b128      	cbz	r0, 8007294 <__smakebuf_r+0x74>
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	f023 0303 	bic.w	r3, r3, #3
 800728e:	f043 0301 	orr.w	r3, r3, #1
 8007292:	81a3      	strh	r3, [r4, #12]
 8007294:	89a0      	ldrh	r0, [r4, #12]
 8007296:	4305      	orrs	r5, r0
 8007298:	81a5      	strh	r5, [r4, #12]
 800729a:	e7cd      	b.n	8007238 <__smakebuf_r+0x18>
 800729c:	0800702d 	.word	0x0800702d

080072a0 <_malloc_usable_size_r>:
 80072a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072a4:	1f18      	subs	r0, r3, #4
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	bfbc      	itt	lt
 80072aa:	580b      	ldrlt	r3, [r1, r0]
 80072ac:	18c0      	addlt	r0, r0, r3
 80072ae:	4770      	bx	lr

080072b0 <_raise_r>:
 80072b0:	291f      	cmp	r1, #31
 80072b2:	b538      	push	{r3, r4, r5, lr}
 80072b4:	4604      	mov	r4, r0
 80072b6:	460d      	mov	r5, r1
 80072b8:	d904      	bls.n	80072c4 <_raise_r+0x14>
 80072ba:	2316      	movs	r3, #22
 80072bc:	6003      	str	r3, [r0, #0]
 80072be:	f04f 30ff 	mov.w	r0, #4294967295
 80072c2:	bd38      	pop	{r3, r4, r5, pc}
 80072c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80072c6:	b112      	cbz	r2, 80072ce <_raise_r+0x1e>
 80072c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072cc:	b94b      	cbnz	r3, 80072e2 <_raise_r+0x32>
 80072ce:	4620      	mov	r0, r4
 80072d0:	f000 f830 	bl	8007334 <_getpid_r>
 80072d4:	462a      	mov	r2, r5
 80072d6:	4601      	mov	r1, r0
 80072d8:	4620      	mov	r0, r4
 80072da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072de:	f000 b817 	b.w	8007310 <_kill_r>
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d00a      	beq.n	80072fc <_raise_r+0x4c>
 80072e6:	1c59      	adds	r1, r3, #1
 80072e8:	d103      	bne.n	80072f2 <_raise_r+0x42>
 80072ea:	2316      	movs	r3, #22
 80072ec:	6003      	str	r3, [r0, #0]
 80072ee:	2001      	movs	r0, #1
 80072f0:	e7e7      	b.n	80072c2 <_raise_r+0x12>
 80072f2:	2400      	movs	r4, #0
 80072f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80072f8:	4628      	mov	r0, r5
 80072fa:	4798      	blx	r3
 80072fc:	2000      	movs	r0, #0
 80072fe:	e7e0      	b.n	80072c2 <_raise_r+0x12>

08007300 <raise>:
 8007300:	4b02      	ldr	r3, [pc, #8]	; (800730c <raise+0xc>)
 8007302:	4601      	mov	r1, r0
 8007304:	6818      	ldr	r0, [r3, #0]
 8007306:	f7ff bfd3 	b.w	80072b0 <_raise_r>
 800730a:	bf00      	nop
 800730c:	20000014 	.word	0x20000014

08007310 <_kill_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	4d07      	ldr	r5, [pc, #28]	; (8007330 <_kill_r+0x20>)
 8007314:	2300      	movs	r3, #0
 8007316:	4604      	mov	r4, r0
 8007318:	4608      	mov	r0, r1
 800731a:	4611      	mov	r1, r2
 800731c:	602b      	str	r3, [r5, #0]
 800731e:	f001 fbe9 	bl	8008af4 <_kill>
 8007322:	1c43      	adds	r3, r0, #1
 8007324:	d102      	bne.n	800732c <_kill_r+0x1c>
 8007326:	682b      	ldr	r3, [r5, #0]
 8007328:	b103      	cbz	r3, 800732c <_kill_r+0x1c>
 800732a:	6023      	str	r3, [r4, #0]
 800732c:	bd38      	pop	{r3, r4, r5, pc}
 800732e:	bf00      	nop
 8007330:	20000240 	.word	0x20000240

08007334 <_getpid_r>:
 8007334:	f001 bbce 	b.w	8008ad4 <_getpid>

08007338 <__sread>:
 8007338:	b510      	push	{r4, lr}
 800733a:	460c      	mov	r4, r1
 800733c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007340:	f000 f894 	bl	800746c <_read_r>
 8007344:	2800      	cmp	r0, #0
 8007346:	bfab      	itete	ge
 8007348:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800734a:	89a3      	ldrhlt	r3, [r4, #12]
 800734c:	181b      	addge	r3, r3, r0
 800734e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007352:	bfac      	ite	ge
 8007354:	6563      	strge	r3, [r4, #84]	; 0x54
 8007356:	81a3      	strhlt	r3, [r4, #12]
 8007358:	bd10      	pop	{r4, pc}

0800735a <__swrite>:
 800735a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800735e:	461f      	mov	r7, r3
 8007360:	898b      	ldrh	r3, [r1, #12]
 8007362:	05db      	lsls	r3, r3, #23
 8007364:	4605      	mov	r5, r0
 8007366:	460c      	mov	r4, r1
 8007368:	4616      	mov	r6, r2
 800736a:	d505      	bpl.n	8007378 <__swrite+0x1e>
 800736c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007370:	2302      	movs	r3, #2
 8007372:	2200      	movs	r2, #0
 8007374:	f000 f868 	bl	8007448 <_lseek_r>
 8007378:	89a3      	ldrh	r3, [r4, #12]
 800737a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800737e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007382:	81a3      	strh	r3, [r4, #12]
 8007384:	4632      	mov	r2, r6
 8007386:	463b      	mov	r3, r7
 8007388:	4628      	mov	r0, r5
 800738a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800738e:	f000 b817 	b.w	80073c0 <_write_r>

08007392 <__sseek>:
 8007392:	b510      	push	{r4, lr}
 8007394:	460c      	mov	r4, r1
 8007396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800739a:	f000 f855 	bl	8007448 <_lseek_r>
 800739e:	1c43      	adds	r3, r0, #1
 80073a0:	89a3      	ldrh	r3, [r4, #12]
 80073a2:	bf15      	itete	ne
 80073a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80073a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80073aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80073ae:	81a3      	strheq	r3, [r4, #12]
 80073b0:	bf18      	it	ne
 80073b2:	81a3      	strhne	r3, [r4, #12]
 80073b4:	bd10      	pop	{r4, pc}

080073b6 <__sclose>:
 80073b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ba:	f000 b813 	b.w	80073e4 <_close_r>
	...

080073c0 <_write_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	4d07      	ldr	r5, [pc, #28]	; (80073e0 <_write_r+0x20>)
 80073c4:	4604      	mov	r4, r0
 80073c6:	4608      	mov	r0, r1
 80073c8:	4611      	mov	r1, r2
 80073ca:	2200      	movs	r2, #0
 80073cc:	602a      	str	r2, [r5, #0]
 80073ce:	461a      	mov	r2, r3
 80073d0:	f001 fbb6 	bl	8008b40 <_write>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d102      	bne.n	80073de <_write_r+0x1e>
 80073d8:	682b      	ldr	r3, [r5, #0]
 80073da:	b103      	cbz	r3, 80073de <_write_r+0x1e>
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	bd38      	pop	{r3, r4, r5, pc}
 80073e0:	20000240 	.word	0x20000240

080073e4 <_close_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	4d06      	ldr	r5, [pc, #24]	; (8007400 <_close_r+0x1c>)
 80073e8:	2300      	movs	r3, #0
 80073ea:	4604      	mov	r4, r0
 80073ec:	4608      	mov	r0, r1
 80073ee:	602b      	str	r3, [r5, #0]
 80073f0:	f001 fb60 	bl	8008ab4 <_close>
 80073f4:	1c43      	adds	r3, r0, #1
 80073f6:	d102      	bne.n	80073fe <_close_r+0x1a>
 80073f8:	682b      	ldr	r3, [r5, #0]
 80073fa:	b103      	cbz	r3, 80073fe <_close_r+0x1a>
 80073fc:	6023      	str	r3, [r4, #0]
 80073fe:	bd38      	pop	{r3, r4, r5, pc}
 8007400:	20000240 	.word	0x20000240

08007404 <_fstat_r>:
 8007404:	b538      	push	{r3, r4, r5, lr}
 8007406:	4d07      	ldr	r5, [pc, #28]	; (8007424 <_fstat_r+0x20>)
 8007408:	2300      	movs	r3, #0
 800740a:	4604      	mov	r4, r0
 800740c:	4608      	mov	r0, r1
 800740e:	4611      	mov	r1, r2
 8007410:	602b      	str	r3, [r5, #0]
 8007412:	f001 fb57 	bl	8008ac4 <_fstat>
 8007416:	1c43      	adds	r3, r0, #1
 8007418:	d102      	bne.n	8007420 <_fstat_r+0x1c>
 800741a:	682b      	ldr	r3, [r5, #0]
 800741c:	b103      	cbz	r3, 8007420 <_fstat_r+0x1c>
 800741e:	6023      	str	r3, [r4, #0]
 8007420:	bd38      	pop	{r3, r4, r5, pc}
 8007422:	bf00      	nop
 8007424:	20000240 	.word	0x20000240

08007428 <_isatty_r>:
 8007428:	b538      	push	{r3, r4, r5, lr}
 800742a:	4d06      	ldr	r5, [pc, #24]	; (8007444 <_isatty_r+0x1c>)
 800742c:	2300      	movs	r3, #0
 800742e:	4604      	mov	r4, r0
 8007430:	4608      	mov	r0, r1
 8007432:	602b      	str	r3, [r5, #0]
 8007434:	f001 fb56 	bl	8008ae4 <_isatty>
 8007438:	1c43      	adds	r3, r0, #1
 800743a:	d102      	bne.n	8007442 <_isatty_r+0x1a>
 800743c:	682b      	ldr	r3, [r5, #0]
 800743e:	b103      	cbz	r3, 8007442 <_isatty_r+0x1a>
 8007440:	6023      	str	r3, [r4, #0]
 8007442:	bd38      	pop	{r3, r4, r5, pc}
 8007444:	20000240 	.word	0x20000240

08007448 <_lseek_r>:
 8007448:	b538      	push	{r3, r4, r5, lr}
 800744a:	4d07      	ldr	r5, [pc, #28]	; (8007468 <_lseek_r+0x20>)
 800744c:	4604      	mov	r4, r0
 800744e:	4608      	mov	r0, r1
 8007450:	4611      	mov	r1, r2
 8007452:	2200      	movs	r2, #0
 8007454:	602a      	str	r2, [r5, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	f001 fb54 	bl	8008b04 <_lseek>
 800745c:	1c43      	adds	r3, r0, #1
 800745e:	d102      	bne.n	8007466 <_lseek_r+0x1e>
 8007460:	682b      	ldr	r3, [r5, #0]
 8007462:	b103      	cbz	r3, 8007466 <_lseek_r+0x1e>
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	bd38      	pop	{r3, r4, r5, pc}
 8007468:	20000240 	.word	0x20000240

0800746c <_read_r>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	4d07      	ldr	r5, [pc, #28]	; (800748c <_read_r+0x20>)
 8007470:	4604      	mov	r4, r0
 8007472:	4608      	mov	r0, r1
 8007474:	4611      	mov	r1, r2
 8007476:	2200      	movs	r2, #0
 8007478:	602a      	str	r2, [r5, #0]
 800747a:	461a      	mov	r2, r3
 800747c:	f001 fb4a 	bl	8008b14 <_read>
 8007480:	1c43      	adds	r3, r0, #1
 8007482:	d102      	bne.n	800748a <_read_r+0x1e>
 8007484:	682b      	ldr	r3, [r5, #0]
 8007486:	b103      	cbz	r3, 800748a <_read_r+0x1e>
 8007488:	6023      	str	r3, [r4, #0]
 800748a:	bd38      	pop	{r3, r4, r5, pc}
 800748c:	20000240 	.word	0x20000240

08007490 <cos>:
 8007490:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007492:	ec53 2b10 	vmov	r2, r3, d0
 8007496:	4826      	ldr	r0, [pc, #152]	; (8007530 <cos+0xa0>)
 8007498:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800749c:	4281      	cmp	r1, r0
 800749e:	dc06      	bgt.n	80074ae <cos+0x1e>
 80074a0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007528 <cos+0x98>
 80074a4:	b005      	add	sp, #20
 80074a6:	f85d eb04 	ldr.w	lr, [sp], #4
 80074aa:	f000 bb79 	b.w	8007ba0 <__kernel_cos>
 80074ae:	4821      	ldr	r0, [pc, #132]	; (8007534 <cos+0xa4>)
 80074b0:	4281      	cmp	r1, r0
 80074b2:	dd09      	ble.n	80074c8 <cos+0x38>
 80074b4:	ee10 0a10 	vmov	r0, s0
 80074b8:	4619      	mov	r1, r3
 80074ba:	f7f8 feed 	bl	8000298 <__aeabi_dsub>
 80074be:	ec41 0b10 	vmov	d0, r0, r1
 80074c2:	b005      	add	sp, #20
 80074c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80074c8:	4668      	mov	r0, sp
 80074ca:	f000 f95d 	bl	8007788 <__ieee754_rem_pio2>
 80074ce:	f000 0003 	and.w	r0, r0, #3
 80074d2:	2801      	cmp	r0, #1
 80074d4:	d00b      	beq.n	80074ee <cos+0x5e>
 80074d6:	2802      	cmp	r0, #2
 80074d8:	d016      	beq.n	8007508 <cos+0x78>
 80074da:	b9e0      	cbnz	r0, 8007516 <cos+0x86>
 80074dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80074e0:	ed9d 0b00 	vldr	d0, [sp]
 80074e4:	f000 fb5c 	bl	8007ba0 <__kernel_cos>
 80074e8:	ec51 0b10 	vmov	r0, r1, d0
 80074ec:	e7e7      	b.n	80074be <cos+0x2e>
 80074ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80074f2:	ed9d 0b00 	vldr	d0, [sp]
 80074f6:	f000 ff6b 	bl	80083d0 <__kernel_sin>
 80074fa:	ec53 2b10 	vmov	r2, r3, d0
 80074fe:	ee10 0a10 	vmov	r0, s0
 8007502:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007506:	e7da      	b.n	80074be <cos+0x2e>
 8007508:	ed9d 1b02 	vldr	d1, [sp, #8]
 800750c:	ed9d 0b00 	vldr	d0, [sp]
 8007510:	f000 fb46 	bl	8007ba0 <__kernel_cos>
 8007514:	e7f1      	b.n	80074fa <cos+0x6a>
 8007516:	ed9d 1b02 	vldr	d1, [sp, #8]
 800751a:	ed9d 0b00 	vldr	d0, [sp]
 800751e:	2001      	movs	r0, #1
 8007520:	f000 ff56 	bl	80083d0 <__kernel_sin>
 8007524:	e7e0      	b.n	80074e8 <cos+0x58>
 8007526:	bf00      	nop
	...
 8007530:	3fe921fb 	.word	0x3fe921fb
 8007534:	7fefffff 	.word	0x7fefffff

08007538 <sin>:
 8007538:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800753a:	ec53 2b10 	vmov	r2, r3, d0
 800753e:	4828      	ldr	r0, [pc, #160]	; (80075e0 <sin+0xa8>)
 8007540:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007544:	4281      	cmp	r1, r0
 8007546:	dc07      	bgt.n	8007558 <sin+0x20>
 8007548:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80075d8 <sin+0xa0>
 800754c:	2000      	movs	r0, #0
 800754e:	b005      	add	sp, #20
 8007550:	f85d eb04 	ldr.w	lr, [sp], #4
 8007554:	f000 bf3c 	b.w	80083d0 <__kernel_sin>
 8007558:	4822      	ldr	r0, [pc, #136]	; (80075e4 <sin+0xac>)
 800755a:	4281      	cmp	r1, r0
 800755c:	dd09      	ble.n	8007572 <sin+0x3a>
 800755e:	ee10 0a10 	vmov	r0, s0
 8007562:	4619      	mov	r1, r3
 8007564:	f7f8 fe98 	bl	8000298 <__aeabi_dsub>
 8007568:	ec41 0b10 	vmov	d0, r0, r1
 800756c:	b005      	add	sp, #20
 800756e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007572:	4668      	mov	r0, sp
 8007574:	f000 f908 	bl	8007788 <__ieee754_rem_pio2>
 8007578:	f000 0003 	and.w	r0, r0, #3
 800757c:	2801      	cmp	r0, #1
 800757e:	d00c      	beq.n	800759a <sin+0x62>
 8007580:	2802      	cmp	r0, #2
 8007582:	d011      	beq.n	80075a8 <sin+0x70>
 8007584:	b9f0      	cbnz	r0, 80075c4 <sin+0x8c>
 8007586:	ed9d 1b02 	vldr	d1, [sp, #8]
 800758a:	ed9d 0b00 	vldr	d0, [sp]
 800758e:	2001      	movs	r0, #1
 8007590:	f000 ff1e 	bl	80083d0 <__kernel_sin>
 8007594:	ec51 0b10 	vmov	r0, r1, d0
 8007598:	e7e6      	b.n	8007568 <sin+0x30>
 800759a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800759e:	ed9d 0b00 	vldr	d0, [sp]
 80075a2:	f000 fafd 	bl	8007ba0 <__kernel_cos>
 80075a6:	e7f5      	b.n	8007594 <sin+0x5c>
 80075a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80075ac:	ed9d 0b00 	vldr	d0, [sp]
 80075b0:	2001      	movs	r0, #1
 80075b2:	f000 ff0d 	bl	80083d0 <__kernel_sin>
 80075b6:	ec53 2b10 	vmov	r2, r3, d0
 80075ba:	ee10 0a10 	vmov	r0, s0
 80075be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80075c2:	e7d1      	b.n	8007568 <sin+0x30>
 80075c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80075c8:	ed9d 0b00 	vldr	d0, [sp]
 80075cc:	f000 fae8 	bl	8007ba0 <__kernel_cos>
 80075d0:	e7f1      	b.n	80075b6 <sin+0x7e>
 80075d2:	bf00      	nop
 80075d4:	f3af 8000 	nop.w
	...
 80075e0:	3fe921fb 	.word	0x3fe921fb
 80075e4:	7fefffff 	.word	0x7fefffff

080075e8 <atan2>:
 80075e8:	f000 b802 	b.w	80075f0 <__ieee754_atan2>
 80075ec:	0000      	movs	r0, r0
	...

080075f0 <__ieee754_atan2>:
 80075f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075f4:	ec57 6b11 	vmov	r6, r7, d1
 80075f8:	4273      	negs	r3, r6
 80075fa:	f8df e184 	ldr.w	lr, [pc, #388]	; 8007780 <__ieee754_atan2+0x190>
 80075fe:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8007602:	4333      	orrs	r3, r6
 8007604:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007608:	4573      	cmp	r3, lr
 800760a:	ec51 0b10 	vmov	r0, r1, d0
 800760e:	ee11 8a10 	vmov	r8, s2
 8007612:	d80a      	bhi.n	800762a <__ieee754_atan2+0x3a>
 8007614:	4244      	negs	r4, r0
 8007616:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800761a:	4304      	orrs	r4, r0
 800761c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8007620:	4574      	cmp	r4, lr
 8007622:	ee10 9a10 	vmov	r9, s0
 8007626:	468c      	mov	ip, r1
 8007628:	d907      	bls.n	800763a <__ieee754_atan2+0x4a>
 800762a:	4632      	mov	r2, r6
 800762c:	463b      	mov	r3, r7
 800762e:	f7f8 fe35 	bl	800029c <__adddf3>
 8007632:	ec41 0b10 	vmov	d0, r0, r1
 8007636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800763a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800763e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007642:	4334      	orrs	r4, r6
 8007644:	d103      	bne.n	800764e <__ieee754_atan2+0x5e>
 8007646:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800764a:	f000 bf81 	b.w	8008550 <atan>
 800764e:	17bc      	asrs	r4, r7, #30
 8007650:	f004 0402 	and.w	r4, r4, #2
 8007654:	ea53 0909 	orrs.w	r9, r3, r9
 8007658:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800765c:	d107      	bne.n	800766e <__ieee754_atan2+0x7e>
 800765e:	2c02      	cmp	r4, #2
 8007660:	d060      	beq.n	8007724 <__ieee754_atan2+0x134>
 8007662:	2c03      	cmp	r4, #3
 8007664:	d1e5      	bne.n	8007632 <__ieee754_atan2+0x42>
 8007666:	a142      	add	r1, pc, #264	; (adr r1, 8007770 <__ieee754_atan2+0x180>)
 8007668:	e9d1 0100 	ldrd	r0, r1, [r1]
 800766c:	e7e1      	b.n	8007632 <__ieee754_atan2+0x42>
 800766e:	ea52 0808 	orrs.w	r8, r2, r8
 8007672:	d106      	bne.n	8007682 <__ieee754_atan2+0x92>
 8007674:	f1bc 0f00 	cmp.w	ip, #0
 8007678:	da5f      	bge.n	800773a <__ieee754_atan2+0x14a>
 800767a:	a13f      	add	r1, pc, #252	; (adr r1, 8007778 <__ieee754_atan2+0x188>)
 800767c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007680:	e7d7      	b.n	8007632 <__ieee754_atan2+0x42>
 8007682:	4572      	cmp	r2, lr
 8007684:	d10f      	bne.n	80076a6 <__ieee754_atan2+0xb6>
 8007686:	4293      	cmp	r3, r2
 8007688:	f104 34ff 	add.w	r4, r4, #4294967295
 800768c:	d107      	bne.n	800769e <__ieee754_atan2+0xae>
 800768e:	2c02      	cmp	r4, #2
 8007690:	d84c      	bhi.n	800772c <__ieee754_atan2+0x13c>
 8007692:	4b35      	ldr	r3, [pc, #212]	; (8007768 <__ieee754_atan2+0x178>)
 8007694:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8007698:	e9d4 0100 	ldrd	r0, r1, [r4]
 800769c:	e7c9      	b.n	8007632 <__ieee754_atan2+0x42>
 800769e:	2c02      	cmp	r4, #2
 80076a0:	d848      	bhi.n	8007734 <__ieee754_atan2+0x144>
 80076a2:	4b32      	ldr	r3, [pc, #200]	; (800776c <__ieee754_atan2+0x17c>)
 80076a4:	e7f6      	b.n	8007694 <__ieee754_atan2+0xa4>
 80076a6:	4573      	cmp	r3, lr
 80076a8:	d0e4      	beq.n	8007674 <__ieee754_atan2+0x84>
 80076aa:	1a9b      	subs	r3, r3, r2
 80076ac:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80076b0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80076b4:	da1e      	bge.n	80076f4 <__ieee754_atan2+0x104>
 80076b6:	2f00      	cmp	r7, #0
 80076b8:	da01      	bge.n	80076be <__ieee754_atan2+0xce>
 80076ba:	323c      	adds	r2, #60	; 0x3c
 80076bc:	db1e      	blt.n	80076fc <__ieee754_atan2+0x10c>
 80076be:	4632      	mov	r2, r6
 80076c0:	463b      	mov	r3, r7
 80076c2:	f7f9 f8cb 	bl	800085c <__aeabi_ddiv>
 80076c6:	ec41 0b10 	vmov	d0, r0, r1
 80076ca:	f001 f8e1 	bl	8008890 <fabs>
 80076ce:	f000 ff3f 	bl	8008550 <atan>
 80076d2:	ec51 0b10 	vmov	r0, r1, d0
 80076d6:	2c01      	cmp	r4, #1
 80076d8:	d013      	beq.n	8007702 <__ieee754_atan2+0x112>
 80076da:	2c02      	cmp	r4, #2
 80076dc:	d015      	beq.n	800770a <__ieee754_atan2+0x11a>
 80076de:	2c00      	cmp	r4, #0
 80076e0:	d0a7      	beq.n	8007632 <__ieee754_atan2+0x42>
 80076e2:	a319      	add	r3, pc, #100	; (adr r3, 8007748 <__ieee754_atan2+0x158>)
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f7f8 fdd6 	bl	8000298 <__aeabi_dsub>
 80076ec:	a318      	add	r3, pc, #96	; (adr r3, 8007750 <__ieee754_atan2+0x160>)
 80076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f2:	e014      	b.n	800771e <__ieee754_atan2+0x12e>
 80076f4:	a118      	add	r1, pc, #96	; (adr r1, 8007758 <__ieee754_atan2+0x168>)
 80076f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076fa:	e7ec      	b.n	80076d6 <__ieee754_atan2+0xe6>
 80076fc:	2000      	movs	r0, #0
 80076fe:	2100      	movs	r1, #0
 8007700:	e7e9      	b.n	80076d6 <__ieee754_atan2+0xe6>
 8007702:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007706:	4619      	mov	r1, r3
 8007708:	e793      	b.n	8007632 <__ieee754_atan2+0x42>
 800770a:	a30f      	add	r3, pc, #60	; (adr r3, 8007748 <__ieee754_atan2+0x158>)
 800770c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007710:	f7f8 fdc2 	bl	8000298 <__aeabi_dsub>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	a10d      	add	r1, pc, #52	; (adr r1, 8007750 <__ieee754_atan2+0x160>)
 800771a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800771e:	f7f8 fdbb 	bl	8000298 <__aeabi_dsub>
 8007722:	e786      	b.n	8007632 <__ieee754_atan2+0x42>
 8007724:	a10a      	add	r1, pc, #40	; (adr r1, 8007750 <__ieee754_atan2+0x160>)
 8007726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800772a:	e782      	b.n	8007632 <__ieee754_atan2+0x42>
 800772c:	a10c      	add	r1, pc, #48	; (adr r1, 8007760 <__ieee754_atan2+0x170>)
 800772e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007732:	e77e      	b.n	8007632 <__ieee754_atan2+0x42>
 8007734:	2000      	movs	r0, #0
 8007736:	2100      	movs	r1, #0
 8007738:	e77b      	b.n	8007632 <__ieee754_atan2+0x42>
 800773a:	a107      	add	r1, pc, #28	; (adr r1, 8007758 <__ieee754_atan2+0x168>)
 800773c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007740:	e777      	b.n	8007632 <__ieee754_atan2+0x42>
 8007742:	bf00      	nop
 8007744:	f3af 8000 	nop.w
 8007748:	33145c07 	.word	0x33145c07
 800774c:	3ca1a626 	.word	0x3ca1a626
 8007750:	54442d18 	.word	0x54442d18
 8007754:	400921fb 	.word	0x400921fb
 8007758:	54442d18 	.word	0x54442d18
 800775c:	3ff921fb 	.word	0x3ff921fb
 8007760:	54442d18 	.word	0x54442d18
 8007764:	3fe921fb 	.word	0x3fe921fb
 8007768:	08009498 	.word	0x08009498
 800776c:	080094b0 	.word	0x080094b0
 8007770:	54442d18 	.word	0x54442d18
 8007774:	c00921fb 	.word	0xc00921fb
 8007778:	54442d18 	.word	0x54442d18
 800777c:	bff921fb 	.word	0xbff921fb
 8007780:	7ff00000 	.word	0x7ff00000
 8007784:	00000000 	.word	0x00000000

08007788 <__ieee754_rem_pio2>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	ed2d 8b02 	vpush	{d8}
 8007790:	ec55 4b10 	vmov	r4, r5, d0
 8007794:	4bca      	ldr	r3, [pc, #808]	; (8007ac0 <__ieee754_rem_pio2+0x338>)
 8007796:	b08b      	sub	sp, #44	; 0x2c
 8007798:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800779c:	4598      	cmp	r8, r3
 800779e:	4682      	mov	sl, r0
 80077a0:	9502      	str	r5, [sp, #8]
 80077a2:	dc08      	bgt.n	80077b6 <__ieee754_rem_pio2+0x2e>
 80077a4:	2200      	movs	r2, #0
 80077a6:	2300      	movs	r3, #0
 80077a8:	ed80 0b00 	vstr	d0, [r0]
 80077ac:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80077b0:	f04f 0b00 	mov.w	fp, #0
 80077b4:	e028      	b.n	8007808 <__ieee754_rem_pio2+0x80>
 80077b6:	4bc3      	ldr	r3, [pc, #780]	; (8007ac4 <__ieee754_rem_pio2+0x33c>)
 80077b8:	4598      	cmp	r8, r3
 80077ba:	dc78      	bgt.n	80078ae <__ieee754_rem_pio2+0x126>
 80077bc:	9b02      	ldr	r3, [sp, #8]
 80077be:	4ec2      	ldr	r6, [pc, #776]	; (8007ac8 <__ieee754_rem_pio2+0x340>)
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	ee10 0a10 	vmov	r0, s0
 80077c6:	a3b0      	add	r3, pc, #704	; (adr r3, 8007a88 <__ieee754_rem_pio2+0x300>)
 80077c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077cc:	4629      	mov	r1, r5
 80077ce:	dd39      	ble.n	8007844 <__ieee754_rem_pio2+0xbc>
 80077d0:	f7f8 fd62 	bl	8000298 <__aeabi_dsub>
 80077d4:	45b0      	cmp	r8, r6
 80077d6:	4604      	mov	r4, r0
 80077d8:	460d      	mov	r5, r1
 80077da:	d01b      	beq.n	8007814 <__ieee754_rem_pio2+0x8c>
 80077dc:	a3ac      	add	r3, pc, #688	; (adr r3, 8007a90 <__ieee754_rem_pio2+0x308>)
 80077de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e2:	f7f8 fd59 	bl	8000298 <__aeabi_dsub>
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	e9ca 2300 	strd	r2, r3, [sl]
 80077ee:	4620      	mov	r0, r4
 80077f0:	4629      	mov	r1, r5
 80077f2:	f7f8 fd51 	bl	8000298 <__aeabi_dsub>
 80077f6:	a3a6      	add	r3, pc, #664	; (adr r3, 8007a90 <__ieee754_rem_pio2+0x308>)
 80077f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fc:	f7f8 fd4c 	bl	8000298 <__aeabi_dsub>
 8007800:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007804:	f04f 0b01 	mov.w	fp, #1
 8007808:	4658      	mov	r0, fp
 800780a:	b00b      	add	sp, #44	; 0x2c
 800780c:	ecbd 8b02 	vpop	{d8}
 8007810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007814:	a3a0      	add	r3, pc, #640	; (adr r3, 8007a98 <__ieee754_rem_pio2+0x310>)
 8007816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781a:	f7f8 fd3d 	bl	8000298 <__aeabi_dsub>
 800781e:	a3a0      	add	r3, pc, #640	; (adr r3, 8007aa0 <__ieee754_rem_pio2+0x318>)
 8007820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007824:	4604      	mov	r4, r0
 8007826:	460d      	mov	r5, r1
 8007828:	f7f8 fd36 	bl	8000298 <__aeabi_dsub>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	e9ca 2300 	strd	r2, r3, [sl]
 8007834:	4620      	mov	r0, r4
 8007836:	4629      	mov	r1, r5
 8007838:	f7f8 fd2e 	bl	8000298 <__aeabi_dsub>
 800783c:	a398      	add	r3, pc, #608	; (adr r3, 8007aa0 <__ieee754_rem_pio2+0x318>)
 800783e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007842:	e7db      	b.n	80077fc <__ieee754_rem_pio2+0x74>
 8007844:	f7f8 fd2a 	bl	800029c <__adddf3>
 8007848:	45b0      	cmp	r8, r6
 800784a:	4604      	mov	r4, r0
 800784c:	460d      	mov	r5, r1
 800784e:	d016      	beq.n	800787e <__ieee754_rem_pio2+0xf6>
 8007850:	a38f      	add	r3, pc, #572	; (adr r3, 8007a90 <__ieee754_rem_pio2+0x308>)
 8007852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007856:	f7f8 fd21 	bl	800029c <__adddf3>
 800785a:	4602      	mov	r2, r0
 800785c:	460b      	mov	r3, r1
 800785e:	e9ca 2300 	strd	r2, r3, [sl]
 8007862:	4620      	mov	r0, r4
 8007864:	4629      	mov	r1, r5
 8007866:	f7f8 fd17 	bl	8000298 <__aeabi_dsub>
 800786a:	a389      	add	r3, pc, #548	; (adr r3, 8007a90 <__ieee754_rem_pio2+0x308>)
 800786c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007870:	f7f8 fd14 	bl	800029c <__adddf3>
 8007874:	f04f 3bff 	mov.w	fp, #4294967295
 8007878:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800787c:	e7c4      	b.n	8007808 <__ieee754_rem_pio2+0x80>
 800787e:	a386      	add	r3, pc, #536	; (adr r3, 8007a98 <__ieee754_rem_pio2+0x310>)
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f7f8 fd0a 	bl	800029c <__adddf3>
 8007888:	a385      	add	r3, pc, #532	; (adr r3, 8007aa0 <__ieee754_rem_pio2+0x318>)
 800788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788e:	4604      	mov	r4, r0
 8007890:	460d      	mov	r5, r1
 8007892:	f7f8 fd03 	bl	800029c <__adddf3>
 8007896:	4602      	mov	r2, r0
 8007898:	460b      	mov	r3, r1
 800789a:	e9ca 2300 	strd	r2, r3, [sl]
 800789e:	4620      	mov	r0, r4
 80078a0:	4629      	mov	r1, r5
 80078a2:	f7f8 fcf9 	bl	8000298 <__aeabi_dsub>
 80078a6:	a37e      	add	r3, pc, #504	; (adr r3, 8007aa0 <__ieee754_rem_pio2+0x318>)
 80078a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ac:	e7e0      	b.n	8007870 <__ieee754_rem_pio2+0xe8>
 80078ae:	4b87      	ldr	r3, [pc, #540]	; (8007acc <__ieee754_rem_pio2+0x344>)
 80078b0:	4598      	cmp	r8, r3
 80078b2:	f300 80d9 	bgt.w	8007a68 <__ieee754_rem_pio2+0x2e0>
 80078b6:	f000 ffeb 	bl	8008890 <fabs>
 80078ba:	ec55 4b10 	vmov	r4, r5, d0
 80078be:	ee10 0a10 	vmov	r0, s0
 80078c2:	a379      	add	r3, pc, #484	; (adr r3, 8007aa8 <__ieee754_rem_pio2+0x320>)
 80078c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c8:	4629      	mov	r1, r5
 80078ca:	f7f8 fe9d 	bl	8000608 <__aeabi_dmul>
 80078ce:	4b80      	ldr	r3, [pc, #512]	; (8007ad0 <__ieee754_rem_pio2+0x348>)
 80078d0:	2200      	movs	r2, #0
 80078d2:	f7f8 fce3 	bl	800029c <__adddf3>
 80078d6:	f7f9 f947 	bl	8000b68 <__aeabi_d2iz>
 80078da:	4683      	mov	fp, r0
 80078dc:	f7f8 fe2a 	bl	8000534 <__aeabi_i2d>
 80078e0:	4602      	mov	r2, r0
 80078e2:	460b      	mov	r3, r1
 80078e4:	ec43 2b18 	vmov	d8, r2, r3
 80078e8:	a367      	add	r3, pc, #412	; (adr r3, 8007a88 <__ieee754_rem_pio2+0x300>)
 80078ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ee:	f7f8 fe8b 	bl	8000608 <__aeabi_dmul>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4620      	mov	r0, r4
 80078f8:	4629      	mov	r1, r5
 80078fa:	f7f8 fccd 	bl	8000298 <__aeabi_dsub>
 80078fe:	a364      	add	r3, pc, #400	; (adr r3, 8007a90 <__ieee754_rem_pio2+0x308>)
 8007900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007904:	4606      	mov	r6, r0
 8007906:	460f      	mov	r7, r1
 8007908:	ec51 0b18 	vmov	r0, r1, d8
 800790c:	f7f8 fe7c 	bl	8000608 <__aeabi_dmul>
 8007910:	f1bb 0f1f 	cmp.w	fp, #31
 8007914:	4604      	mov	r4, r0
 8007916:	460d      	mov	r5, r1
 8007918:	dc0d      	bgt.n	8007936 <__ieee754_rem_pio2+0x1ae>
 800791a:	4b6e      	ldr	r3, [pc, #440]	; (8007ad4 <__ieee754_rem_pio2+0x34c>)
 800791c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007924:	4543      	cmp	r3, r8
 8007926:	d006      	beq.n	8007936 <__ieee754_rem_pio2+0x1ae>
 8007928:	4622      	mov	r2, r4
 800792a:	462b      	mov	r3, r5
 800792c:	4630      	mov	r0, r6
 800792e:	4639      	mov	r1, r7
 8007930:	f7f8 fcb2 	bl	8000298 <__aeabi_dsub>
 8007934:	e00f      	b.n	8007956 <__ieee754_rem_pio2+0x1ce>
 8007936:	462b      	mov	r3, r5
 8007938:	4622      	mov	r2, r4
 800793a:	4630      	mov	r0, r6
 800793c:	4639      	mov	r1, r7
 800793e:	f7f8 fcab 	bl	8000298 <__aeabi_dsub>
 8007942:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007946:	9303      	str	r3, [sp, #12]
 8007948:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800794c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007950:	f1b8 0f10 	cmp.w	r8, #16
 8007954:	dc02      	bgt.n	800795c <__ieee754_rem_pio2+0x1d4>
 8007956:	e9ca 0100 	strd	r0, r1, [sl]
 800795a:	e039      	b.n	80079d0 <__ieee754_rem_pio2+0x248>
 800795c:	a34e      	add	r3, pc, #312	; (adr r3, 8007a98 <__ieee754_rem_pio2+0x310>)
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	ec51 0b18 	vmov	r0, r1, d8
 8007966:	f7f8 fe4f 	bl	8000608 <__aeabi_dmul>
 800796a:	4604      	mov	r4, r0
 800796c:	460d      	mov	r5, r1
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	4630      	mov	r0, r6
 8007974:	4639      	mov	r1, r7
 8007976:	f7f8 fc8f 	bl	8000298 <__aeabi_dsub>
 800797a:	4602      	mov	r2, r0
 800797c:	460b      	mov	r3, r1
 800797e:	4680      	mov	r8, r0
 8007980:	4689      	mov	r9, r1
 8007982:	4630      	mov	r0, r6
 8007984:	4639      	mov	r1, r7
 8007986:	f7f8 fc87 	bl	8000298 <__aeabi_dsub>
 800798a:	4622      	mov	r2, r4
 800798c:	462b      	mov	r3, r5
 800798e:	f7f8 fc83 	bl	8000298 <__aeabi_dsub>
 8007992:	a343      	add	r3, pc, #268	; (adr r3, 8007aa0 <__ieee754_rem_pio2+0x318>)
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	4604      	mov	r4, r0
 800799a:	460d      	mov	r5, r1
 800799c:	ec51 0b18 	vmov	r0, r1, d8
 80079a0:	f7f8 fe32 	bl	8000608 <__aeabi_dmul>
 80079a4:	4622      	mov	r2, r4
 80079a6:	462b      	mov	r3, r5
 80079a8:	f7f8 fc76 	bl	8000298 <__aeabi_dsub>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4604      	mov	r4, r0
 80079b2:	460d      	mov	r5, r1
 80079b4:	4640      	mov	r0, r8
 80079b6:	4649      	mov	r1, r9
 80079b8:	f7f8 fc6e 	bl	8000298 <__aeabi_dsub>
 80079bc:	9a03      	ldr	r2, [sp, #12]
 80079be:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	2b31      	cmp	r3, #49	; 0x31
 80079c6:	dc24      	bgt.n	8007a12 <__ieee754_rem_pio2+0x28a>
 80079c8:	e9ca 0100 	strd	r0, r1, [sl]
 80079cc:	4646      	mov	r6, r8
 80079ce:	464f      	mov	r7, r9
 80079d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80079d4:	4630      	mov	r0, r6
 80079d6:	4642      	mov	r2, r8
 80079d8:	464b      	mov	r3, r9
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f8 fc5c 	bl	8000298 <__aeabi_dsub>
 80079e0:	462b      	mov	r3, r5
 80079e2:	4622      	mov	r2, r4
 80079e4:	f7f8 fc58 	bl	8000298 <__aeabi_dsub>
 80079e8:	9b02      	ldr	r3, [sp, #8]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80079f0:	f6bf af0a 	bge.w	8007808 <__ieee754_rem_pio2+0x80>
 80079f4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80079f8:	f8ca 3004 	str.w	r3, [sl, #4]
 80079fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a00:	f8ca 8000 	str.w	r8, [sl]
 8007a04:	f8ca 0008 	str.w	r0, [sl, #8]
 8007a08:	f8ca 300c 	str.w	r3, [sl, #12]
 8007a0c:	f1cb 0b00 	rsb	fp, fp, #0
 8007a10:	e6fa      	b.n	8007808 <__ieee754_rem_pio2+0x80>
 8007a12:	a327      	add	r3, pc, #156	; (adr r3, 8007ab0 <__ieee754_rem_pio2+0x328>)
 8007a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a18:	ec51 0b18 	vmov	r0, r1, d8
 8007a1c:	f7f8 fdf4 	bl	8000608 <__aeabi_dmul>
 8007a20:	4604      	mov	r4, r0
 8007a22:	460d      	mov	r5, r1
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	4640      	mov	r0, r8
 8007a2a:	4649      	mov	r1, r9
 8007a2c:	f7f8 fc34 	bl	8000298 <__aeabi_dsub>
 8007a30:	4602      	mov	r2, r0
 8007a32:	460b      	mov	r3, r1
 8007a34:	4606      	mov	r6, r0
 8007a36:	460f      	mov	r7, r1
 8007a38:	4640      	mov	r0, r8
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	f7f8 fc2c 	bl	8000298 <__aeabi_dsub>
 8007a40:	4622      	mov	r2, r4
 8007a42:	462b      	mov	r3, r5
 8007a44:	f7f8 fc28 	bl	8000298 <__aeabi_dsub>
 8007a48:	a31b      	add	r3, pc, #108	; (adr r3, 8007ab8 <__ieee754_rem_pio2+0x330>)
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	4604      	mov	r4, r0
 8007a50:	460d      	mov	r5, r1
 8007a52:	ec51 0b18 	vmov	r0, r1, d8
 8007a56:	f7f8 fdd7 	bl	8000608 <__aeabi_dmul>
 8007a5a:	4622      	mov	r2, r4
 8007a5c:	462b      	mov	r3, r5
 8007a5e:	f7f8 fc1b 	bl	8000298 <__aeabi_dsub>
 8007a62:	4604      	mov	r4, r0
 8007a64:	460d      	mov	r5, r1
 8007a66:	e75f      	b.n	8007928 <__ieee754_rem_pio2+0x1a0>
 8007a68:	4b1b      	ldr	r3, [pc, #108]	; (8007ad8 <__ieee754_rem_pio2+0x350>)
 8007a6a:	4598      	cmp	r8, r3
 8007a6c:	dd36      	ble.n	8007adc <__ieee754_rem_pio2+0x354>
 8007a6e:	ee10 2a10 	vmov	r2, s0
 8007a72:	462b      	mov	r3, r5
 8007a74:	4620      	mov	r0, r4
 8007a76:	4629      	mov	r1, r5
 8007a78:	f7f8 fc0e 	bl	8000298 <__aeabi_dsub>
 8007a7c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007a80:	e9ca 0100 	strd	r0, r1, [sl]
 8007a84:	e694      	b.n	80077b0 <__ieee754_rem_pio2+0x28>
 8007a86:	bf00      	nop
 8007a88:	54400000 	.word	0x54400000
 8007a8c:	3ff921fb 	.word	0x3ff921fb
 8007a90:	1a626331 	.word	0x1a626331
 8007a94:	3dd0b461 	.word	0x3dd0b461
 8007a98:	1a600000 	.word	0x1a600000
 8007a9c:	3dd0b461 	.word	0x3dd0b461
 8007aa0:	2e037073 	.word	0x2e037073
 8007aa4:	3ba3198a 	.word	0x3ba3198a
 8007aa8:	6dc9c883 	.word	0x6dc9c883
 8007aac:	3fe45f30 	.word	0x3fe45f30
 8007ab0:	2e000000 	.word	0x2e000000
 8007ab4:	3ba3198a 	.word	0x3ba3198a
 8007ab8:	252049c1 	.word	0x252049c1
 8007abc:	397b839a 	.word	0x397b839a
 8007ac0:	3fe921fb 	.word	0x3fe921fb
 8007ac4:	4002d97b 	.word	0x4002d97b
 8007ac8:	3ff921fb 	.word	0x3ff921fb
 8007acc:	413921fb 	.word	0x413921fb
 8007ad0:	3fe00000 	.word	0x3fe00000
 8007ad4:	080094c8 	.word	0x080094c8
 8007ad8:	7fefffff 	.word	0x7fefffff
 8007adc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007ae0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007ae4:	ee10 0a10 	vmov	r0, s0
 8007ae8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007aec:	ee10 6a10 	vmov	r6, s0
 8007af0:	460f      	mov	r7, r1
 8007af2:	f7f9 f839 	bl	8000b68 <__aeabi_d2iz>
 8007af6:	f7f8 fd1d 	bl	8000534 <__aeabi_i2d>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	4630      	mov	r0, r6
 8007b00:	4639      	mov	r1, r7
 8007b02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b06:	f7f8 fbc7 	bl	8000298 <__aeabi_dsub>
 8007b0a:	4b23      	ldr	r3, [pc, #140]	; (8007b98 <__ieee754_rem_pio2+0x410>)
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f7f8 fd7b 	bl	8000608 <__aeabi_dmul>
 8007b12:	460f      	mov	r7, r1
 8007b14:	4606      	mov	r6, r0
 8007b16:	f7f9 f827 	bl	8000b68 <__aeabi_d2iz>
 8007b1a:	f7f8 fd0b 	bl	8000534 <__aeabi_i2d>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	460b      	mov	r3, r1
 8007b22:	4630      	mov	r0, r6
 8007b24:	4639      	mov	r1, r7
 8007b26:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007b2a:	f7f8 fbb5 	bl	8000298 <__aeabi_dsub>
 8007b2e:	4b1a      	ldr	r3, [pc, #104]	; (8007b98 <__ieee754_rem_pio2+0x410>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	f7f8 fd69 	bl	8000608 <__aeabi_dmul>
 8007b36:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b3a:	ad04      	add	r5, sp, #16
 8007b3c:	f04f 0803 	mov.w	r8, #3
 8007b40:	46a9      	mov	r9, r5
 8007b42:	2600      	movs	r6, #0
 8007b44:	2700      	movs	r7, #0
 8007b46:	4632      	mov	r2, r6
 8007b48:	463b      	mov	r3, r7
 8007b4a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007b4e:	46c3      	mov	fp, r8
 8007b50:	3d08      	subs	r5, #8
 8007b52:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b56:	f7f8 ffbf 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	d1f3      	bne.n	8007b46 <__ieee754_rem_pio2+0x3be>
 8007b5e:	4b0f      	ldr	r3, [pc, #60]	; (8007b9c <__ieee754_rem_pio2+0x414>)
 8007b60:	9301      	str	r3, [sp, #4]
 8007b62:	2302      	movs	r3, #2
 8007b64:	9300      	str	r3, [sp, #0]
 8007b66:	4622      	mov	r2, r4
 8007b68:	465b      	mov	r3, fp
 8007b6a:	4651      	mov	r1, sl
 8007b6c:	4648      	mov	r0, r9
 8007b6e:	f000 f8df 	bl	8007d30 <__kernel_rem_pio2>
 8007b72:	9b02      	ldr	r3, [sp, #8]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	4683      	mov	fp, r0
 8007b78:	f6bf ae46 	bge.w	8007808 <__ieee754_rem_pio2+0x80>
 8007b7c:	e9da 2100 	ldrd	r2, r1, [sl]
 8007b80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b84:	e9ca 2300 	strd	r2, r3, [sl]
 8007b88:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8007b8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b90:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8007b94:	e73a      	b.n	8007a0c <__ieee754_rem_pio2+0x284>
 8007b96:	bf00      	nop
 8007b98:	41700000 	.word	0x41700000
 8007b9c:	08009548 	.word	0x08009548

08007ba0 <__kernel_cos>:
 8007ba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	ec57 6b10 	vmov	r6, r7, d0
 8007ba8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007bac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007bb0:	ed8d 1b00 	vstr	d1, [sp]
 8007bb4:	da07      	bge.n	8007bc6 <__kernel_cos+0x26>
 8007bb6:	ee10 0a10 	vmov	r0, s0
 8007bba:	4639      	mov	r1, r7
 8007bbc:	f7f8 ffd4 	bl	8000b68 <__aeabi_d2iz>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	f000 8088 	beq.w	8007cd6 <__kernel_cos+0x136>
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	463b      	mov	r3, r7
 8007bca:	4630      	mov	r0, r6
 8007bcc:	4639      	mov	r1, r7
 8007bce:	f7f8 fd1b 	bl	8000608 <__aeabi_dmul>
 8007bd2:	4b51      	ldr	r3, [pc, #324]	; (8007d18 <__kernel_cos+0x178>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	460d      	mov	r5, r1
 8007bda:	f7f8 fd15 	bl	8000608 <__aeabi_dmul>
 8007bde:	a340      	add	r3, pc, #256	; (adr r3, 8007ce0 <__kernel_cos+0x140>)
 8007be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be4:	4682      	mov	sl, r0
 8007be6:	468b      	mov	fp, r1
 8007be8:	4620      	mov	r0, r4
 8007bea:	4629      	mov	r1, r5
 8007bec:	f7f8 fd0c 	bl	8000608 <__aeabi_dmul>
 8007bf0:	a33d      	add	r3, pc, #244	; (adr r3, 8007ce8 <__kernel_cos+0x148>)
 8007bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf6:	f7f8 fb51 	bl	800029c <__adddf3>
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	462b      	mov	r3, r5
 8007bfe:	f7f8 fd03 	bl	8000608 <__aeabi_dmul>
 8007c02:	a33b      	add	r3, pc, #236	; (adr r3, 8007cf0 <__kernel_cos+0x150>)
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	f7f8 fb46 	bl	8000298 <__aeabi_dsub>
 8007c0c:	4622      	mov	r2, r4
 8007c0e:	462b      	mov	r3, r5
 8007c10:	f7f8 fcfa 	bl	8000608 <__aeabi_dmul>
 8007c14:	a338      	add	r3, pc, #224	; (adr r3, 8007cf8 <__kernel_cos+0x158>)
 8007c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1a:	f7f8 fb3f 	bl	800029c <__adddf3>
 8007c1e:	4622      	mov	r2, r4
 8007c20:	462b      	mov	r3, r5
 8007c22:	f7f8 fcf1 	bl	8000608 <__aeabi_dmul>
 8007c26:	a336      	add	r3, pc, #216	; (adr r3, 8007d00 <__kernel_cos+0x160>)
 8007c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2c:	f7f8 fb34 	bl	8000298 <__aeabi_dsub>
 8007c30:	4622      	mov	r2, r4
 8007c32:	462b      	mov	r3, r5
 8007c34:	f7f8 fce8 	bl	8000608 <__aeabi_dmul>
 8007c38:	a333      	add	r3, pc, #204	; (adr r3, 8007d08 <__kernel_cos+0x168>)
 8007c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3e:	f7f8 fb2d 	bl	800029c <__adddf3>
 8007c42:	4622      	mov	r2, r4
 8007c44:	462b      	mov	r3, r5
 8007c46:	f7f8 fcdf 	bl	8000608 <__aeabi_dmul>
 8007c4a:	4622      	mov	r2, r4
 8007c4c:	462b      	mov	r3, r5
 8007c4e:	f7f8 fcdb 	bl	8000608 <__aeabi_dmul>
 8007c52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c56:	4604      	mov	r4, r0
 8007c58:	460d      	mov	r5, r1
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	f7f8 fcd3 	bl	8000608 <__aeabi_dmul>
 8007c62:	460b      	mov	r3, r1
 8007c64:	4602      	mov	r2, r0
 8007c66:	4629      	mov	r1, r5
 8007c68:	4620      	mov	r0, r4
 8007c6a:	f7f8 fb15 	bl	8000298 <__aeabi_dsub>
 8007c6e:	4b2b      	ldr	r3, [pc, #172]	; (8007d1c <__kernel_cos+0x17c>)
 8007c70:	4598      	cmp	r8, r3
 8007c72:	4606      	mov	r6, r0
 8007c74:	460f      	mov	r7, r1
 8007c76:	dc10      	bgt.n	8007c9a <__kernel_cos+0xfa>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	4650      	mov	r0, sl
 8007c7e:	4659      	mov	r1, fp
 8007c80:	f7f8 fb0a 	bl	8000298 <__aeabi_dsub>
 8007c84:	460b      	mov	r3, r1
 8007c86:	4926      	ldr	r1, [pc, #152]	; (8007d20 <__kernel_cos+0x180>)
 8007c88:	4602      	mov	r2, r0
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	f7f8 fb04 	bl	8000298 <__aeabi_dsub>
 8007c90:	ec41 0b10 	vmov	d0, r0, r1
 8007c94:	b003      	add	sp, #12
 8007c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9a:	4b22      	ldr	r3, [pc, #136]	; (8007d24 <__kernel_cos+0x184>)
 8007c9c:	4920      	ldr	r1, [pc, #128]	; (8007d20 <__kernel_cos+0x180>)
 8007c9e:	4598      	cmp	r8, r3
 8007ca0:	bfcc      	ite	gt
 8007ca2:	4d21      	ldrgt	r5, [pc, #132]	; (8007d28 <__kernel_cos+0x188>)
 8007ca4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007ca8:	2400      	movs	r4, #0
 8007caa:	4622      	mov	r2, r4
 8007cac:	462b      	mov	r3, r5
 8007cae:	2000      	movs	r0, #0
 8007cb0:	f7f8 faf2 	bl	8000298 <__aeabi_dsub>
 8007cb4:	4622      	mov	r2, r4
 8007cb6:	4680      	mov	r8, r0
 8007cb8:	4689      	mov	r9, r1
 8007cba:	462b      	mov	r3, r5
 8007cbc:	4650      	mov	r0, sl
 8007cbe:	4659      	mov	r1, fp
 8007cc0:	f7f8 faea 	bl	8000298 <__aeabi_dsub>
 8007cc4:	4632      	mov	r2, r6
 8007cc6:	463b      	mov	r3, r7
 8007cc8:	f7f8 fae6 	bl	8000298 <__aeabi_dsub>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	4640      	mov	r0, r8
 8007cd2:	4649      	mov	r1, r9
 8007cd4:	e7da      	b.n	8007c8c <__kernel_cos+0xec>
 8007cd6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007d10 <__kernel_cos+0x170>
 8007cda:	e7db      	b.n	8007c94 <__kernel_cos+0xf4>
 8007cdc:	f3af 8000 	nop.w
 8007ce0:	be8838d4 	.word	0xbe8838d4
 8007ce4:	bda8fae9 	.word	0xbda8fae9
 8007ce8:	bdb4b1c4 	.word	0xbdb4b1c4
 8007cec:	3e21ee9e 	.word	0x3e21ee9e
 8007cf0:	809c52ad 	.word	0x809c52ad
 8007cf4:	3e927e4f 	.word	0x3e927e4f
 8007cf8:	19cb1590 	.word	0x19cb1590
 8007cfc:	3efa01a0 	.word	0x3efa01a0
 8007d00:	16c15177 	.word	0x16c15177
 8007d04:	3f56c16c 	.word	0x3f56c16c
 8007d08:	5555554c 	.word	0x5555554c
 8007d0c:	3fa55555 	.word	0x3fa55555
 8007d10:	00000000 	.word	0x00000000
 8007d14:	3ff00000 	.word	0x3ff00000
 8007d18:	3fe00000 	.word	0x3fe00000
 8007d1c:	3fd33332 	.word	0x3fd33332
 8007d20:	3ff00000 	.word	0x3ff00000
 8007d24:	3fe90000 	.word	0x3fe90000
 8007d28:	3fd20000 	.word	0x3fd20000
 8007d2c:	00000000 	.word	0x00000000

08007d30 <__kernel_rem_pio2>:
 8007d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d34:	ed2d 8b02 	vpush	{d8}
 8007d38:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8007d3c:	f112 0f14 	cmn.w	r2, #20
 8007d40:	9308      	str	r3, [sp, #32]
 8007d42:	9101      	str	r1, [sp, #4]
 8007d44:	4bc4      	ldr	r3, [pc, #784]	; (8008058 <__kernel_rem_pio2+0x328>)
 8007d46:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8007d48:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d4e:	9302      	str	r3, [sp, #8]
 8007d50:	9b08      	ldr	r3, [sp, #32]
 8007d52:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d56:	bfa8      	it	ge
 8007d58:	1ed4      	subge	r4, r2, #3
 8007d5a:	9306      	str	r3, [sp, #24]
 8007d5c:	bfb2      	itee	lt
 8007d5e:	2400      	movlt	r4, #0
 8007d60:	2318      	movge	r3, #24
 8007d62:	fb94 f4f3 	sdivge	r4, r4, r3
 8007d66:	f06f 0317 	mvn.w	r3, #23
 8007d6a:	fb04 3303 	mla	r3, r4, r3, r3
 8007d6e:	eb03 0a02 	add.w	sl, r3, r2
 8007d72:	9b02      	ldr	r3, [sp, #8]
 8007d74:	9a06      	ldr	r2, [sp, #24]
 8007d76:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8008048 <__kernel_rem_pio2+0x318>
 8007d7a:	eb03 0802 	add.w	r8, r3, r2
 8007d7e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007d80:	1aa7      	subs	r7, r4, r2
 8007d82:	ae22      	add	r6, sp, #136	; 0x88
 8007d84:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007d88:	2500      	movs	r5, #0
 8007d8a:	4545      	cmp	r5, r8
 8007d8c:	dd13      	ble.n	8007db6 <__kernel_rem_pio2+0x86>
 8007d8e:	9b08      	ldr	r3, [sp, #32]
 8007d90:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8008048 <__kernel_rem_pio2+0x318>
 8007d94:	aa22      	add	r2, sp, #136	; 0x88
 8007d96:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007d9a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8007d9e:	f04f 0800 	mov.w	r8, #0
 8007da2:	9b02      	ldr	r3, [sp, #8]
 8007da4:	4598      	cmp	r8, r3
 8007da6:	dc2f      	bgt.n	8007e08 <__kernel_rem_pio2+0xd8>
 8007da8:	ed8d 8b04 	vstr	d8, [sp, #16]
 8007dac:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007db0:	462f      	mov	r7, r5
 8007db2:	2600      	movs	r6, #0
 8007db4:	e01b      	b.n	8007dee <__kernel_rem_pio2+0xbe>
 8007db6:	42ef      	cmn	r7, r5
 8007db8:	d407      	bmi.n	8007dca <__kernel_rem_pio2+0x9a>
 8007dba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007dbe:	f7f8 fbb9 	bl	8000534 <__aeabi_i2d>
 8007dc2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007dc6:	3501      	adds	r5, #1
 8007dc8:	e7df      	b.n	8007d8a <__kernel_rem_pio2+0x5a>
 8007dca:	ec51 0b18 	vmov	r0, r1, d8
 8007dce:	e7f8      	b.n	8007dc2 <__kernel_rem_pio2+0x92>
 8007dd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dd4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007dd8:	f7f8 fc16 	bl	8000608 <__aeabi_dmul>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007de4:	f7f8 fa5a 	bl	800029c <__adddf3>
 8007de8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dec:	3601      	adds	r6, #1
 8007dee:	9b06      	ldr	r3, [sp, #24]
 8007df0:	429e      	cmp	r6, r3
 8007df2:	f1a7 0708 	sub.w	r7, r7, #8
 8007df6:	ddeb      	ble.n	8007dd0 <__kernel_rem_pio2+0xa0>
 8007df8:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007dfc:	f108 0801 	add.w	r8, r8, #1
 8007e00:	ecab 7b02 	vstmia	fp!, {d7}
 8007e04:	3508      	adds	r5, #8
 8007e06:	e7cc      	b.n	8007da2 <__kernel_rem_pio2+0x72>
 8007e08:	9b02      	ldr	r3, [sp, #8]
 8007e0a:	aa0e      	add	r2, sp, #56	; 0x38
 8007e0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e10:	930d      	str	r3, [sp, #52]	; 0x34
 8007e12:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007e14:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007e18:	9c02      	ldr	r4, [sp, #8]
 8007e1a:	930c      	str	r3, [sp, #48]	; 0x30
 8007e1c:	00e3      	lsls	r3, r4, #3
 8007e1e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e20:	ab9a      	add	r3, sp, #616	; 0x268
 8007e22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e26:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007e2a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8007e2e:	ab72      	add	r3, sp, #456	; 0x1c8
 8007e30:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8007e34:	46c3      	mov	fp, r8
 8007e36:	46a1      	mov	r9, r4
 8007e38:	f1b9 0f00 	cmp.w	r9, #0
 8007e3c:	f1a5 0508 	sub.w	r5, r5, #8
 8007e40:	dc77      	bgt.n	8007f32 <__kernel_rem_pio2+0x202>
 8007e42:	ec47 6b10 	vmov	d0, r6, r7
 8007e46:	4650      	mov	r0, sl
 8007e48:	f000 fdae 	bl	80089a8 <scalbn>
 8007e4c:	ec57 6b10 	vmov	r6, r7, d0
 8007e50:	2200      	movs	r2, #0
 8007e52:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007e56:	ee10 0a10 	vmov	r0, s0
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	f7f8 fbd4 	bl	8000608 <__aeabi_dmul>
 8007e60:	ec41 0b10 	vmov	d0, r0, r1
 8007e64:	f000 fd20 	bl	80088a8 <floor>
 8007e68:	4b7c      	ldr	r3, [pc, #496]	; (800805c <__kernel_rem_pio2+0x32c>)
 8007e6a:	ec51 0b10 	vmov	r0, r1, d0
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f7f8 fbca 	bl	8000608 <__aeabi_dmul>
 8007e74:	4602      	mov	r2, r0
 8007e76:	460b      	mov	r3, r1
 8007e78:	4630      	mov	r0, r6
 8007e7a:	4639      	mov	r1, r7
 8007e7c:	f7f8 fa0c 	bl	8000298 <__aeabi_dsub>
 8007e80:	460f      	mov	r7, r1
 8007e82:	4606      	mov	r6, r0
 8007e84:	f7f8 fe70 	bl	8000b68 <__aeabi_d2iz>
 8007e88:	9004      	str	r0, [sp, #16]
 8007e8a:	f7f8 fb53 	bl	8000534 <__aeabi_i2d>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4630      	mov	r0, r6
 8007e94:	4639      	mov	r1, r7
 8007e96:	f7f8 f9ff 	bl	8000298 <__aeabi_dsub>
 8007e9a:	f1ba 0f00 	cmp.w	sl, #0
 8007e9e:	4606      	mov	r6, r0
 8007ea0:	460f      	mov	r7, r1
 8007ea2:	dd6d      	ble.n	8007f80 <__kernel_rem_pio2+0x250>
 8007ea4:	1e62      	subs	r2, r4, #1
 8007ea6:	ab0e      	add	r3, sp, #56	; 0x38
 8007ea8:	9d04      	ldr	r5, [sp, #16]
 8007eaa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007eae:	f1ca 0118 	rsb	r1, sl, #24
 8007eb2:	fa40 f301 	asr.w	r3, r0, r1
 8007eb6:	441d      	add	r5, r3
 8007eb8:	408b      	lsls	r3, r1
 8007eba:	1ac0      	subs	r0, r0, r3
 8007ebc:	ab0e      	add	r3, sp, #56	; 0x38
 8007ebe:	9504      	str	r5, [sp, #16]
 8007ec0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007ec4:	f1ca 0317 	rsb	r3, sl, #23
 8007ec8:	fa40 fb03 	asr.w	fp, r0, r3
 8007ecc:	f1bb 0f00 	cmp.w	fp, #0
 8007ed0:	dd65      	ble.n	8007f9e <__kernel_rem_pio2+0x26e>
 8007ed2:	9b04      	ldr	r3, [sp, #16]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	9304      	str	r3, [sp, #16]
 8007eda:	4615      	mov	r5, r2
 8007edc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007ee0:	4294      	cmp	r4, r2
 8007ee2:	f300 809c 	bgt.w	800801e <__kernel_rem_pio2+0x2ee>
 8007ee6:	f1ba 0f00 	cmp.w	sl, #0
 8007eea:	dd07      	ble.n	8007efc <__kernel_rem_pio2+0x1cc>
 8007eec:	f1ba 0f01 	cmp.w	sl, #1
 8007ef0:	f000 80c0 	beq.w	8008074 <__kernel_rem_pio2+0x344>
 8007ef4:	f1ba 0f02 	cmp.w	sl, #2
 8007ef8:	f000 80c6 	beq.w	8008088 <__kernel_rem_pio2+0x358>
 8007efc:	f1bb 0f02 	cmp.w	fp, #2
 8007f00:	d14d      	bne.n	8007f9e <__kernel_rem_pio2+0x26e>
 8007f02:	4632      	mov	r2, r6
 8007f04:	463b      	mov	r3, r7
 8007f06:	4956      	ldr	r1, [pc, #344]	; (8008060 <__kernel_rem_pio2+0x330>)
 8007f08:	2000      	movs	r0, #0
 8007f0a:	f7f8 f9c5 	bl	8000298 <__aeabi_dsub>
 8007f0e:	4606      	mov	r6, r0
 8007f10:	460f      	mov	r7, r1
 8007f12:	2d00      	cmp	r5, #0
 8007f14:	d043      	beq.n	8007f9e <__kernel_rem_pio2+0x26e>
 8007f16:	4650      	mov	r0, sl
 8007f18:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8008050 <__kernel_rem_pio2+0x320>
 8007f1c:	f000 fd44 	bl	80089a8 <scalbn>
 8007f20:	4630      	mov	r0, r6
 8007f22:	4639      	mov	r1, r7
 8007f24:	ec53 2b10 	vmov	r2, r3, d0
 8007f28:	f7f8 f9b6 	bl	8000298 <__aeabi_dsub>
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	460f      	mov	r7, r1
 8007f30:	e035      	b.n	8007f9e <__kernel_rem_pio2+0x26e>
 8007f32:	4b4c      	ldr	r3, [pc, #304]	; (8008064 <__kernel_rem_pio2+0x334>)
 8007f34:	2200      	movs	r2, #0
 8007f36:	4630      	mov	r0, r6
 8007f38:	4639      	mov	r1, r7
 8007f3a:	f7f8 fb65 	bl	8000608 <__aeabi_dmul>
 8007f3e:	f7f8 fe13 	bl	8000b68 <__aeabi_d2iz>
 8007f42:	f7f8 faf7 	bl	8000534 <__aeabi_i2d>
 8007f46:	4602      	mov	r2, r0
 8007f48:	460b      	mov	r3, r1
 8007f4a:	ec43 2b18 	vmov	d8, r2, r3
 8007f4e:	4b46      	ldr	r3, [pc, #280]	; (8008068 <__kernel_rem_pio2+0x338>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	f7f8 fb59 	bl	8000608 <__aeabi_dmul>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	4639      	mov	r1, r7
 8007f5e:	f7f8 f99b 	bl	8000298 <__aeabi_dsub>
 8007f62:	f7f8 fe01 	bl	8000b68 <__aeabi_d2iz>
 8007f66:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f6a:	f84b 0b04 	str.w	r0, [fp], #4
 8007f6e:	ec51 0b18 	vmov	r0, r1, d8
 8007f72:	f7f8 f993 	bl	800029c <__adddf3>
 8007f76:	f109 39ff 	add.w	r9, r9, #4294967295
 8007f7a:	4606      	mov	r6, r0
 8007f7c:	460f      	mov	r7, r1
 8007f7e:	e75b      	b.n	8007e38 <__kernel_rem_pio2+0x108>
 8007f80:	d106      	bne.n	8007f90 <__kernel_rem_pio2+0x260>
 8007f82:	1e63      	subs	r3, r4, #1
 8007f84:	aa0e      	add	r2, sp, #56	; 0x38
 8007f86:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007f8a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8007f8e:	e79d      	b.n	8007ecc <__kernel_rem_pio2+0x19c>
 8007f90:	4b36      	ldr	r3, [pc, #216]	; (800806c <__kernel_rem_pio2+0x33c>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	f7f8 fdbe 	bl	8000b14 <__aeabi_dcmpge>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d13d      	bne.n	8008018 <__kernel_rem_pio2+0x2e8>
 8007f9c:	4683      	mov	fp, r0
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	f7f8 fd97 	bl	8000ad8 <__aeabi_dcmpeq>
 8007faa:	2800      	cmp	r0, #0
 8007fac:	f000 80c0 	beq.w	8008130 <__kernel_rem_pio2+0x400>
 8007fb0:	1e65      	subs	r5, r4, #1
 8007fb2:	462b      	mov	r3, r5
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	9902      	ldr	r1, [sp, #8]
 8007fb8:	428b      	cmp	r3, r1
 8007fba:	da6c      	bge.n	8008096 <__kernel_rem_pio2+0x366>
 8007fbc:	2a00      	cmp	r2, #0
 8007fbe:	f000 8089 	beq.w	80080d4 <__kernel_rem_pio2+0x3a4>
 8007fc2:	ab0e      	add	r3, sp, #56	; 0x38
 8007fc4:	f1aa 0a18 	sub.w	sl, sl, #24
 8007fc8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f000 80ad 	beq.w	800812c <__kernel_rem_pio2+0x3fc>
 8007fd2:	4650      	mov	r0, sl
 8007fd4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8008050 <__kernel_rem_pio2+0x320>
 8007fd8:	f000 fce6 	bl	80089a8 <scalbn>
 8007fdc:	ab9a      	add	r3, sp, #616	; 0x268
 8007fde:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007fe2:	ec57 6b10 	vmov	r6, r7, d0
 8007fe6:	00ec      	lsls	r4, r5, #3
 8007fe8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8007fec:	46aa      	mov	sl, r5
 8007fee:	f1ba 0f00 	cmp.w	sl, #0
 8007ff2:	f280 80d6 	bge.w	80081a2 <__kernel_rem_pio2+0x472>
 8007ff6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8008048 <__kernel_rem_pio2+0x318>
 8007ffa:	462e      	mov	r6, r5
 8007ffc:	2e00      	cmp	r6, #0
 8007ffe:	f2c0 8104 	blt.w	800820a <__kernel_rem_pio2+0x4da>
 8008002:	ab72      	add	r3, sp, #456	; 0x1c8
 8008004:	ed8d 8b06 	vstr	d8, [sp, #24]
 8008008:	f8df a064 	ldr.w	sl, [pc, #100]	; 8008070 <__kernel_rem_pio2+0x340>
 800800c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8008010:	f04f 0800 	mov.w	r8, #0
 8008014:	1baf      	subs	r7, r5, r6
 8008016:	e0ea      	b.n	80081ee <__kernel_rem_pio2+0x4be>
 8008018:	f04f 0b02 	mov.w	fp, #2
 800801c:	e759      	b.n	8007ed2 <__kernel_rem_pio2+0x1a2>
 800801e:	f8d8 3000 	ldr.w	r3, [r8]
 8008022:	b955      	cbnz	r5, 800803a <__kernel_rem_pio2+0x30a>
 8008024:	b123      	cbz	r3, 8008030 <__kernel_rem_pio2+0x300>
 8008026:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800802a:	f8c8 3000 	str.w	r3, [r8]
 800802e:	2301      	movs	r3, #1
 8008030:	3201      	adds	r2, #1
 8008032:	f108 0804 	add.w	r8, r8, #4
 8008036:	461d      	mov	r5, r3
 8008038:	e752      	b.n	8007ee0 <__kernel_rem_pio2+0x1b0>
 800803a:	1acb      	subs	r3, r1, r3
 800803c:	f8c8 3000 	str.w	r3, [r8]
 8008040:	462b      	mov	r3, r5
 8008042:	e7f5      	b.n	8008030 <__kernel_rem_pio2+0x300>
 8008044:	f3af 8000 	nop.w
	...
 8008054:	3ff00000 	.word	0x3ff00000
 8008058:	08009690 	.word	0x08009690
 800805c:	40200000 	.word	0x40200000
 8008060:	3ff00000 	.word	0x3ff00000
 8008064:	3e700000 	.word	0x3e700000
 8008068:	41700000 	.word	0x41700000
 800806c:	3fe00000 	.word	0x3fe00000
 8008070:	08009650 	.word	0x08009650
 8008074:	1e62      	subs	r2, r4, #1
 8008076:	ab0e      	add	r3, sp, #56	; 0x38
 8008078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800807c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008080:	a90e      	add	r1, sp, #56	; 0x38
 8008082:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008086:	e739      	b.n	8007efc <__kernel_rem_pio2+0x1cc>
 8008088:	1e62      	subs	r2, r4, #1
 800808a:	ab0e      	add	r3, sp, #56	; 0x38
 800808c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008090:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008094:	e7f4      	b.n	8008080 <__kernel_rem_pio2+0x350>
 8008096:	a90e      	add	r1, sp, #56	; 0x38
 8008098:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800809c:	3b01      	subs	r3, #1
 800809e:	430a      	orrs	r2, r1
 80080a0:	e789      	b.n	8007fb6 <__kernel_rem_pio2+0x286>
 80080a2:	3301      	adds	r3, #1
 80080a4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80080a8:	2900      	cmp	r1, #0
 80080aa:	d0fa      	beq.n	80080a2 <__kernel_rem_pio2+0x372>
 80080ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080ae:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80080b2:	446a      	add	r2, sp
 80080b4:	3a98      	subs	r2, #152	; 0x98
 80080b6:	920a      	str	r2, [sp, #40]	; 0x28
 80080b8:	9a08      	ldr	r2, [sp, #32]
 80080ba:	18e3      	adds	r3, r4, r3
 80080bc:	18a5      	adds	r5, r4, r2
 80080be:	aa22      	add	r2, sp, #136	; 0x88
 80080c0:	f104 0801 	add.w	r8, r4, #1
 80080c4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80080c8:	9304      	str	r3, [sp, #16]
 80080ca:	9b04      	ldr	r3, [sp, #16]
 80080cc:	4543      	cmp	r3, r8
 80080ce:	da04      	bge.n	80080da <__kernel_rem_pio2+0x3aa>
 80080d0:	461c      	mov	r4, r3
 80080d2:	e6a3      	b.n	8007e1c <__kernel_rem_pio2+0xec>
 80080d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080d6:	2301      	movs	r3, #1
 80080d8:	e7e4      	b.n	80080a4 <__kernel_rem_pio2+0x374>
 80080da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080dc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80080e0:	f7f8 fa28 	bl	8000534 <__aeabi_i2d>
 80080e4:	e8e5 0102 	strd	r0, r1, [r5], #8
 80080e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ea:	46ab      	mov	fp, r5
 80080ec:	461c      	mov	r4, r3
 80080ee:	f04f 0900 	mov.w	r9, #0
 80080f2:	2600      	movs	r6, #0
 80080f4:	2700      	movs	r7, #0
 80080f6:	9b06      	ldr	r3, [sp, #24]
 80080f8:	4599      	cmp	r9, r3
 80080fa:	dd06      	ble.n	800810a <__kernel_rem_pio2+0x3da>
 80080fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080fe:	e8e3 6702 	strd	r6, r7, [r3], #8
 8008102:	f108 0801 	add.w	r8, r8, #1
 8008106:	930a      	str	r3, [sp, #40]	; 0x28
 8008108:	e7df      	b.n	80080ca <__kernel_rem_pio2+0x39a>
 800810a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800810e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008112:	f7f8 fa79 	bl	8000608 <__aeabi_dmul>
 8008116:	4602      	mov	r2, r0
 8008118:	460b      	mov	r3, r1
 800811a:	4630      	mov	r0, r6
 800811c:	4639      	mov	r1, r7
 800811e:	f7f8 f8bd 	bl	800029c <__adddf3>
 8008122:	f109 0901 	add.w	r9, r9, #1
 8008126:	4606      	mov	r6, r0
 8008128:	460f      	mov	r7, r1
 800812a:	e7e4      	b.n	80080f6 <__kernel_rem_pio2+0x3c6>
 800812c:	3d01      	subs	r5, #1
 800812e:	e748      	b.n	8007fc2 <__kernel_rem_pio2+0x292>
 8008130:	ec47 6b10 	vmov	d0, r6, r7
 8008134:	f1ca 0000 	rsb	r0, sl, #0
 8008138:	f000 fc36 	bl	80089a8 <scalbn>
 800813c:	ec57 6b10 	vmov	r6, r7, d0
 8008140:	4ba0      	ldr	r3, [pc, #640]	; (80083c4 <__kernel_rem_pio2+0x694>)
 8008142:	ee10 0a10 	vmov	r0, s0
 8008146:	2200      	movs	r2, #0
 8008148:	4639      	mov	r1, r7
 800814a:	f7f8 fce3 	bl	8000b14 <__aeabi_dcmpge>
 800814e:	b1f8      	cbz	r0, 8008190 <__kernel_rem_pio2+0x460>
 8008150:	4b9d      	ldr	r3, [pc, #628]	; (80083c8 <__kernel_rem_pio2+0x698>)
 8008152:	2200      	movs	r2, #0
 8008154:	4630      	mov	r0, r6
 8008156:	4639      	mov	r1, r7
 8008158:	f7f8 fa56 	bl	8000608 <__aeabi_dmul>
 800815c:	f7f8 fd04 	bl	8000b68 <__aeabi_d2iz>
 8008160:	4680      	mov	r8, r0
 8008162:	f7f8 f9e7 	bl	8000534 <__aeabi_i2d>
 8008166:	4b97      	ldr	r3, [pc, #604]	; (80083c4 <__kernel_rem_pio2+0x694>)
 8008168:	2200      	movs	r2, #0
 800816a:	f7f8 fa4d 	bl	8000608 <__aeabi_dmul>
 800816e:	460b      	mov	r3, r1
 8008170:	4602      	mov	r2, r0
 8008172:	4639      	mov	r1, r7
 8008174:	4630      	mov	r0, r6
 8008176:	f7f8 f88f 	bl	8000298 <__aeabi_dsub>
 800817a:	f7f8 fcf5 	bl	8000b68 <__aeabi_d2iz>
 800817e:	1c65      	adds	r5, r4, #1
 8008180:	ab0e      	add	r3, sp, #56	; 0x38
 8008182:	f10a 0a18 	add.w	sl, sl, #24
 8008186:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800818a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800818e:	e720      	b.n	8007fd2 <__kernel_rem_pio2+0x2a2>
 8008190:	4630      	mov	r0, r6
 8008192:	4639      	mov	r1, r7
 8008194:	f7f8 fce8 	bl	8000b68 <__aeabi_d2iz>
 8008198:	ab0e      	add	r3, sp, #56	; 0x38
 800819a:	4625      	mov	r5, r4
 800819c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80081a0:	e717      	b.n	8007fd2 <__kernel_rem_pio2+0x2a2>
 80081a2:	ab0e      	add	r3, sp, #56	; 0x38
 80081a4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80081a8:	f7f8 f9c4 	bl	8000534 <__aeabi_i2d>
 80081ac:	4632      	mov	r2, r6
 80081ae:	463b      	mov	r3, r7
 80081b0:	f7f8 fa2a 	bl	8000608 <__aeabi_dmul>
 80081b4:	4b84      	ldr	r3, [pc, #528]	; (80083c8 <__kernel_rem_pio2+0x698>)
 80081b6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80081ba:	2200      	movs	r2, #0
 80081bc:	4630      	mov	r0, r6
 80081be:	4639      	mov	r1, r7
 80081c0:	f7f8 fa22 	bl	8000608 <__aeabi_dmul>
 80081c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081c8:	4606      	mov	r6, r0
 80081ca:	460f      	mov	r7, r1
 80081cc:	e70f      	b.n	8007fee <__kernel_rem_pio2+0x2be>
 80081ce:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80081d2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80081d6:	f7f8 fa17 	bl	8000608 <__aeabi_dmul>
 80081da:	4602      	mov	r2, r0
 80081dc:	460b      	mov	r3, r1
 80081de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081e2:	f7f8 f85b 	bl	800029c <__adddf3>
 80081e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80081ea:	f108 0801 	add.w	r8, r8, #1
 80081ee:	9b02      	ldr	r3, [sp, #8]
 80081f0:	4598      	cmp	r8, r3
 80081f2:	dc01      	bgt.n	80081f8 <__kernel_rem_pio2+0x4c8>
 80081f4:	45b8      	cmp	r8, r7
 80081f6:	ddea      	ble.n	80081ce <__kernel_rem_pio2+0x49e>
 80081f8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80081fc:	ab4a      	add	r3, sp, #296	; 0x128
 80081fe:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008202:	ed87 7b00 	vstr	d7, [r7]
 8008206:	3e01      	subs	r6, #1
 8008208:	e6f8      	b.n	8007ffc <__kernel_rem_pio2+0x2cc>
 800820a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800820c:	2b02      	cmp	r3, #2
 800820e:	dc0b      	bgt.n	8008228 <__kernel_rem_pio2+0x4f8>
 8008210:	2b00      	cmp	r3, #0
 8008212:	dc35      	bgt.n	8008280 <__kernel_rem_pio2+0x550>
 8008214:	d059      	beq.n	80082ca <__kernel_rem_pio2+0x59a>
 8008216:	9b04      	ldr	r3, [sp, #16]
 8008218:	f003 0007 	and.w	r0, r3, #7
 800821c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008220:	ecbd 8b02 	vpop	{d8}
 8008224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008228:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800822a:	2b03      	cmp	r3, #3
 800822c:	d1f3      	bne.n	8008216 <__kernel_rem_pio2+0x4e6>
 800822e:	ab4a      	add	r3, sp, #296	; 0x128
 8008230:	4423      	add	r3, r4
 8008232:	9306      	str	r3, [sp, #24]
 8008234:	461c      	mov	r4, r3
 8008236:	469a      	mov	sl, r3
 8008238:	9502      	str	r5, [sp, #8]
 800823a:	9b02      	ldr	r3, [sp, #8]
 800823c:	2b00      	cmp	r3, #0
 800823e:	f1aa 0a08 	sub.w	sl, sl, #8
 8008242:	dc6b      	bgt.n	800831c <__kernel_rem_pio2+0x5ec>
 8008244:	46aa      	mov	sl, r5
 8008246:	f1ba 0f01 	cmp.w	sl, #1
 800824a:	f1a4 0408 	sub.w	r4, r4, #8
 800824e:	f300 8085 	bgt.w	800835c <__kernel_rem_pio2+0x62c>
 8008252:	9c06      	ldr	r4, [sp, #24]
 8008254:	2000      	movs	r0, #0
 8008256:	3408      	adds	r4, #8
 8008258:	2100      	movs	r1, #0
 800825a:	2d01      	cmp	r5, #1
 800825c:	f300 809d 	bgt.w	800839a <__kernel_rem_pio2+0x66a>
 8008260:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008264:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8008268:	f1bb 0f00 	cmp.w	fp, #0
 800826c:	f040 809b 	bne.w	80083a6 <__kernel_rem_pio2+0x676>
 8008270:	9b01      	ldr	r3, [sp, #4]
 8008272:	e9c3 5600 	strd	r5, r6, [r3]
 8008276:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800827a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800827e:	e7ca      	b.n	8008216 <__kernel_rem_pio2+0x4e6>
 8008280:	3408      	adds	r4, #8
 8008282:	ab4a      	add	r3, sp, #296	; 0x128
 8008284:	441c      	add	r4, r3
 8008286:	462e      	mov	r6, r5
 8008288:	2000      	movs	r0, #0
 800828a:	2100      	movs	r1, #0
 800828c:	2e00      	cmp	r6, #0
 800828e:	da36      	bge.n	80082fe <__kernel_rem_pio2+0x5ce>
 8008290:	f1bb 0f00 	cmp.w	fp, #0
 8008294:	d039      	beq.n	800830a <__kernel_rem_pio2+0x5da>
 8008296:	4602      	mov	r2, r0
 8008298:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800829c:	9c01      	ldr	r4, [sp, #4]
 800829e:	e9c4 2300 	strd	r2, r3, [r4]
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80082aa:	f7f7 fff5 	bl	8000298 <__aeabi_dsub>
 80082ae:	ae4c      	add	r6, sp, #304	; 0x130
 80082b0:	2401      	movs	r4, #1
 80082b2:	42a5      	cmp	r5, r4
 80082b4:	da2c      	bge.n	8008310 <__kernel_rem_pio2+0x5e0>
 80082b6:	f1bb 0f00 	cmp.w	fp, #0
 80082ba:	d002      	beq.n	80082c2 <__kernel_rem_pio2+0x592>
 80082bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082c0:	4619      	mov	r1, r3
 80082c2:	9b01      	ldr	r3, [sp, #4]
 80082c4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80082c8:	e7a5      	b.n	8008216 <__kernel_rem_pio2+0x4e6>
 80082ca:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80082ce:	eb0d 0403 	add.w	r4, sp, r3
 80082d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80082d6:	2000      	movs	r0, #0
 80082d8:	2100      	movs	r1, #0
 80082da:	2d00      	cmp	r5, #0
 80082dc:	da09      	bge.n	80082f2 <__kernel_rem_pio2+0x5c2>
 80082de:	f1bb 0f00 	cmp.w	fp, #0
 80082e2:	d002      	beq.n	80082ea <__kernel_rem_pio2+0x5ba>
 80082e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082e8:	4619      	mov	r1, r3
 80082ea:	9b01      	ldr	r3, [sp, #4]
 80082ec:	e9c3 0100 	strd	r0, r1, [r3]
 80082f0:	e791      	b.n	8008216 <__kernel_rem_pio2+0x4e6>
 80082f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80082f6:	f7f7 ffd1 	bl	800029c <__adddf3>
 80082fa:	3d01      	subs	r5, #1
 80082fc:	e7ed      	b.n	80082da <__kernel_rem_pio2+0x5aa>
 80082fe:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008302:	f7f7 ffcb 	bl	800029c <__adddf3>
 8008306:	3e01      	subs	r6, #1
 8008308:	e7c0      	b.n	800828c <__kernel_rem_pio2+0x55c>
 800830a:	4602      	mov	r2, r0
 800830c:	460b      	mov	r3, r1
 800830e:	e7c5      	b.n	800829c <__kernel_rem_pio2+0x56c>
 8008310:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008314:	f7f7 ffc2 	bl	800029c <__adddf3>
 8008318:	3401      	adds	r4, #1
 800831a:	e7ca      	b.n	80082b2 <__kernel_rem_pio2+0x582>
 800831c:	e9da 8900 	ldrd	r8, r9, [sl]
 8008320:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008324:	9b02      	ldr	r3, [sp, #8]
 8008326:	3b01      	subs	r3, #1
 8008328:	9302      	str	r3, [sp, #8]
 800832a:	4632      	mov	r2, r6
 800832c:	463b      	mov	r3, r7
 800832e:	4640      	mov	r0, r8
 8008330:	4649      	mov	r1, r9
 8008332:	f7f7 ffb3 	bl	800029c <__adddf3>
 8008336:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800833a:	4602      	mov	r2, r0
 800833c:	460b      	mov	r3, r1
 800833e:	4640      	mov	r0, r8
 8008340:	4649      	mov	r1, r9
 8008342:	f7f7 ffa9 	bl	8000298 <__aeabi_dsub>
 8008346:	4632      	mov	r2, r6
 8008348:	463b      	mov	r3, r7
 800834a:	f7f7 ffa7 	bl	800029c <__adddf3>
 800834e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008352:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008356:	ed8a 7b00 	vstr	d7, [sl]
 800835a:	e76e      	b.n	800823a <__kernel_rem_pio2+0x50a>
 800835c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008360:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8008364:	4640      	mov	r0, r8
 8008366:	4632      	mov	r2, r6
 8008368:	463b      	mov	r3, r7
 800836a:	4649      	mov	r1, r9
 800836c:	f7f7 ff96 	bl	800029c <__adddf3>
 8008370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008374:	4602      	mov	r2, r0
 8008376:	460b      	mov	r3, r1
 8008378:	4640      	mov	r0, r8
 800837a:	4649      	mov	r1, r9
 800837c:	f7f7 ff8c 	bl	8000298 <__aeabi_dsub>
 8008380:	4632      	mov	r2, r6
 8008382:	463b      	mov	r3, r7
 8008384:	f7f7 ff8a 	bl	800029c <__adddf3>
 8008388:	ed9d 7b02 	vldr	d7, [sp, #8]
 800838c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008390:	ed84 7b00 	vstr	d7, [r4]
 8008394:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008398:	e755      	b.n	8008246 <__kernel_rem_pio2+0x516>
 800839a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800839e:	f7f7 ff7d 	bl	800029c <__adddf3>
 80083a2:	3d01      	subs	r5, #1
 80083a4:	e759      	b.n	800825a <__kernel_rem_pio2+0x52a>
 80083a6:	9b01      	ldr	r3, [sp, #4]
 80083a8:	9a01      	ldr	r2, [sp, #4]
 80083aa:	601d      	str	r5, [r3, #0]
 80083ac:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80083b0:	605c      	str	r4, [r3, #4]
 80083b2:	609f      	str	r7, [r3, #8]
 80083b4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80083b8:	60d3      	str	r3, [r2, #12]
 80083ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083be:	6110      	str	r0, [r2, #16]
 80083c0:	6153      	str	r3, [r2, #20]
 80083c2:	e728      	b.n	8008216 <__kernel_rem_pio2+0x4e6>
 80083c4:	41700000 	.word	0x41700000
 80083c8:	3e700000 	.word	0x3e700000
 80083cc:	00000000 	.word	0x00000000

080083d0 <__kernel_sin>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	ed2d 8b04 	vpush	{d8-d9}
 80083d8:	eeb0 8a41 	vmov.f32	s16, s2
 80083dc:	eef0 8a61 	vmov.f32	s17, s3
 80083e0:	ec55 4b10 	vmov	r4, r5, d0
 80083e4:	b083      	sub	sp, #12
 80083e6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80083ea:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80083ee:	9001      	str	r0, [sp, #4]
 80083f0:	da06      	bge.n	8008400 <__kernel_sin+0x30>
 80083f2:	ee10 0a10 	vmov	r0, s0
 80083f6:	4629      	mov	r1, r5
 80083f8:	f7f8 fbb6 	bl	8000b68 <__aeabi_d2iz>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	d051      	beq.n	80084a4 <__kernel_sin+0xd4>
 8008400:	4622      	mov	r2, r4
 8008402:	462b      	mov	r3, r5
 8008404:	4620      	mov	r0, r4
 8008406:	4629      	mov	r1, r5
 8008408:	f7f8 f8fe 	bl	8000608 <__aeabi_dmul>
 800840c:	4682      	mov	sl, r0
 800840e:	468b      	mov	fp, r1
 8008410:	4602      	mov	r2, r0
 8008412:	460b      	mov	r3, r1
 8008414:	4620      	mov	r0, r4
 8008416:	4629      	mov	r1, r5
 8008418:	f7f8 f8f6 	bl	8000608 <__aeabi_dmul>
 800841c:	a341      	add	r3, pc, #260	; (adr r3, 8008524 <__kernel_sin+0x154>)
 800841e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008422:	4680      	mov	r8, r0
 8008424:	4689      	mov	r9, r1
 8008426:	4650      	mov	r0, sl
 8008428:	4659      	mov	r1, fp
 800842a:	f7f8 f8ed 	bl	8000608 <__aeabi_dmul>
 800842e:	a33f      	add	r3, pc, #252	; (adr r3, 800852c <__kernel_sin+0x15c>)
 8008430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008434:	f7f7 ff30 	bl	8000298 <__aeabi_dsub>
 8008438:	4652      	mov	r2, sl
 800843a:	465b      	mov	r3, fp
 800843c:	f7f8 f8e4 	bl	8000608 <__aeabi_dmul>
 8008440:	a33c      	add	r3, pc, #240	; (adr r3, 8008534 <__kernel_sin+0x164>)
 8008442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008446:	f7f7 ff29 	bl	800029c <__adddf3>
 800844a:	4652      	mov	r2, sl
 800844c:	465b      	mov	r3, fp
 800844e:	f7f8 f8db 	bl	8000608 <__aeabi_dmul>
 8008452:	a33a      	add	r3, pc, #232	; (adr r3, 800853c <__kernel_sin+0x16c>)
 8008454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008458:	f7f7 ff1e 	bl	8000298 <__aeabi_dsub>
 800845c:	4652      	mov	r2, sl
 800845e:	465b      	mov	r3, fp
 8008460:	f7f8 f8d2 	bl	8000608 <__aeabi_dmul>
 8008464:	a337      	add	r3, pc, #220	; (adr r3, 8008544 <__kernel_sin+0x174>)
 8008466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846a:	f7f7 ff17 	bl	800029c <__adddf3>
 800846e:	9b01      	ldr	r3, [sp, #4]
 8008470:	4606      	mov	r6, r0
 8008472:	460f      	mov	r7, r1
 8008474:	b9eb      	cbnz	r3, 80084b2 <__kernel_sin+0xe2>
 8008476:	4602      	mov	r2, r0
 8008478:	460b      	mov	r3, r1
 800847a:	4650      	mov	r0, sl
 800847c:	4659      	mov	r1, fp
 800847e:	f7f8 f8c3 	bl	8000608 <__aeabi_dmul>
 8008482:	a325      	add	r3, pc, #148	; (adr r3, 8008518 <__kernel_sin+0x148>)
 8008484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008488:	f7f7 ff06 	bl	8000298 <__aeabi_dsub>
 800848c:	4642      	mov	r2, r8
 800848e:	464b      	mov	r3, r9
 8008490:	f7f8 f8ba 	bl	8000608 <__aeabi_dmul>
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	4620      	mov	r0, r4
 800849a:	4629      	mov	r1, r5
 800849c:	f7f7 fefe 	bl	800029c <__adddf3>
 80084a0:	4604      	mov	r4, r0
 80084a2:	460d      	mov	r5, r1
 80084a4:	ec45 4b10 	vmov	d0, r4, r5
 80084a8:	b003      	add	sp, #12
 80084aa:	ecbd 8b04 	vpop	{d8-d9}
 80084ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b2:	4b1b      	ldr	r3, [pc, #108]	; (8008520 <__kernel_sin+0x150>)
 80084b4:	ec51 0b18 	vmov	r0, r1, d8
 80084b8:	2200      	movs	r2, #0
 80084ba:	f7f8 f8a5 	bl	8000608 <__aeabi_dmul>
 80084be:	4632      	mov	r2, r6
 80084c0:	ec41 0b19 	vmov	d9, r0, r1
 80084c4:	463b      	mov	r3, r7
 80084c6:	4640      	mov	r0, r8
 80084c8:	4649      	mov	r1, r9
 80084ca:	f7f8 f89d 	bl	8000608 <__aeabi_dmul>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	ec51 0b19 	vmov	r0, r1, d9
 80084d6:	f7f7 fedf 	bl	8000298 <__aeabi_dsub>
 80084da:	4652      	mov	r2, sl
 80084dc:	465b      	mov	r3, fp
 80084de:	f7f8 f893 	bl	8000608 <__aeabi_dmul>
 80084e2:	ec53 2b18 	vmov	r2, r3, d8
 80084e6:	f7f7 fed7 	bl	8000298 <__aeabi_dsub>
 80084ea:	a30b      	add	r3, pc, #44	; (adr r3, 8008518 <__kernel_sin+0x148>)
 80084ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f0:	4606      	mov	r6, r0
 80084f2:	460f      	mov	r7, r1
 80084f4:	4640      	mov	r0, r8
 80084f6:	4649      	mov	r1, r9
 80084f8:	f7f8 f886 	bl	8000608 <__aeabi_dmul>
 80084fc:	4602      	mov	r2, r0
 80084fe:	460b      	mov	r3, r1
 8008500:	4630      	mov	r0, r6
 8008502:	4639      	mov	r1, r7
 8008504:	f7f7 feca 	bl	800029c <__adddf3>
 8008508:	4602      	mov	r2, r0
 800850a:	460b      	mov	r3, r1
 800850c:	4620      	mov	r0, r4
 800850e:	4629      	mov	r1, r5
 8008510:	f7f7 fec2 	bl	8000298 <__aeabi_dsub>
 8008514:	e7c4      	b.n	80084a0 <__kernel_sin+0xd0>
 8008516:	bf00      	nop
 8008518:	55555549 	.word	0x55555549
 800851c:	3fc55555 	.word	0x3fc55555
 8008520:	3fe00000 	.word	0x3fe00000
 8008524:	5acfd57c 	.word	0x5acfd57c
 8008528:	3de5d93a 	.word	0x3de5d93a
 800852c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008530:	3e5ae5e6 	.word	0x3e5ae5e6
 8008534:	57b1fe7d 	.word	0x57b1fe7d
 8008538:	3ec71de3 	.word	0x3ec71de3
 800853c:	19c161d5 	.word	0x19c161d5
 8008540:	3f2a01a0 	.word	0x3f2a01a0
 8008544:	1110f8a6 	.word	0x1110f8a6
 8008548:	3f811111 	.word	0x3f811111
 800854c:	00000000 	.word	0x00000000

08008550 <atan>:
 8008550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008554:	ec55 4b10 	vmov	r4, r5, d0
 8008558:	4bc3      	ldr	r3, [pc, #780]	; (8008868 <atan+0x318>)
 800855a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800855e:	429e      	cmp	r6, r3
 8008560:	46ab      	mov	fp, r5
 8008562:	dd18      	ble.n	8008596 <atan+0x46>
 8008564:	4bc1      	ldr	r3, [pc, #772]	; (800886c <atan+0x31c>)
 8008566:	429e      	cmp	r6, r3
 8008568:	dc01      	bgt.n	800856e <atan+0x1e>
 800856a:	d109      	bne.n	8008580 <atan+0x30>
 800856c:	b144      	cbz	r4, 8008580 <atan+0x30>
 800856e:	4622      	mov	r2, r4
 8008570:	462b      	mov	r3, r5
 8008572:	4620      	mov	r0, r4
 8008574:	4629      	mov	r1, r5
 8008576:	f7f7 fe91 	bl	800029c <__adddf3>
 800857a:	4604      	mov	r4, r0
 800857c:	460d      	mov	r5, r1
 800857e:	e006      	b.n	800858e <atan+0x3e>
 8008580:	f1bb 0f00 	cmp.w	fp, #0
 8008584:	f300 8131 	bgt.w	80087ea <atan+0x29a>
 8008588:	a59b      	add	r5, pc, #620	; (adr r5, 80087f8 <atan+0x2a8>)
 800858a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800858e:	ec45 4b10 	vmov	d0, r4, r5
 8008592:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008596:	4bb6      	ldr	r3, [pc, #728]	; (8008870 <atan+0x320>)
 8008598:	429e      	cmp	r6, r3
 800859a:	dc14      	bgt.n	80085c6 <atan+0x76>
 800859c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80085a0:	429e      	cmp	r6, r3
 80085a2:	dc0d      	bgt.n	80085c0 <atan+0x70>
 80085a4:	a396      	add	r3, pc, #600	; (adr r3, 8008800 <atan+0x2b0>)
 80085a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085aa:	ee10 0a10 	vmov	r0, s0
 80085ae:	4629      	mov	r1, r5
 80085b0:	f7f7 fe74 	bl	800029c <__adddf3>
 80085b4:	4baf      	ldr	r3, [pc, #700]	; (8008874 <atan+0x324>)
 80085b6:	2200      	movs	r2, #0
 80085b8:	f7f8 fab6 	bl	8000b28 <__aeabi_dcmpgt>
 80085bc:	2800      	cmp	r0, #0
 80085be:	d1e6      	bne.n	800858e <atan+0x3e>
 80085c0:	f04f 3aff 	mov.w	sl, #4294967295
 80085c4:	e02b      	b.n	800861e <atan+0xce>
 80085c6:	f000 f963 	bl	8008890 <fabs>
 80085ca:	4bab      	ldr	r3, [pc, #684]	; (8008878 <atan+0x328>)
 80085cc:	429e      	cmp	r6, r3
 80085ce:	ec55 4b10 	vmov	r4, r5, d0
 80085d2:	f300 80bf 	bgt.w	8008754 <atan+0x204>
 80085d6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80085da:	429e      	cmp	r6, r3
 80085dc:	f300 80a0 	bgt.w	8008720 <atan+0x1d0>
 80085e0:	ee10 2a10 	vmov	r2, s0
 80085e4:	ee10 0a10 	vmov	r0, s0
 80085e8:	462b      	mov	r3, r5
 80085ea:	4629      	mov	r1, r5
 80085ec:	f7f7 fe56 	bl	800029c <__adddf3>
 80085f0:	4ba0      	ldr	r3, [pc, #640]	; (8008874 <atan+0x324>)
 80085f2:	2200      	movs	r2, #0
 80085f4:	f7f7 fe50 	bl	8000298 <__aeabi_dsub>
 80085f8:	2200      	movs	r2, #0
 80085fa:	4606      	mov	r6, r0
 80085fc:	460f      	mov	r7, r1
 80085fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008602:	4620      	mov	r0, r4
 8008604:	4629      	mov	r1, r5
 8008606:	f7f7 fe49 	bl	800029c <__adddf3>
 800860a:	4602      	mov	r2, r0
 800860c:	460b      	mov	r3, r1
 800860e:	4630      	mov	r0, r6
 8008610:	4639      	mov	r1, r7
 8008612:	f7f8 f923 	bl	800085c <__aeabi_ddiv>
 8008616:	f04f 0a00 	mov.w	sl, #0
 800861a:	4604      	mov	r4, r0
 800861c:	460d      	mov	r5, r1
 800861e:	4622      	mov	r2, r4
 8008620:	462b      	mov	r3, r5
 8008622:	4620      	mov	r0, r4
 8008624:	4629      	mov	r1, r5
 8008626:	f7f7 ffef 	bl	8000608 <__aeabi_dmul>
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	4680      	mov	r8, r0
 8008630:	4689      	mov	r9, r1
 8008632:	f7f7 ffe9 	bl	8000608 <__aeabi_dmul>
 8008636:	a374      	add	r3, pc, #464	; (adr r3, 8008808 <atan+0x2b8>)
 8008638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863c:	4606      	mov	r6, r0
 800863e:	460f      	mov	r7, r1
 8008640:	f7f7 ffe2 	bl	8000608 <__aeabi_dmul>
 8008644:	a372      	add	r3, pc, #456	; (adr r3, 8008810 <atan+0x2c0>)
 8008646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864a:	f7f7 fe27 	bl	800029c <__adddf3>
 800864e:	4632      	mov	r2, r6
 8008650:	463b      	mov	r3, r7
 8008652:	f7f7 ffd9 	bl	8000608 <__aeabi_dmul>
 8008656:	a370      	add	r3, pc, #448	; (adr r3, 8008818 <atan+0x2c8>)
 8008658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865c:	f7f7 fe1e 	bl	800029c <__adddf3>
 8008660:	4632      	mov	r2, r6
 8008662:	463b      	mov	r3, r7
 8008664:	f7f7 ffd0 	bl	8000608 <__aeabi_dmul>
 8008668:	a36d      	add	r3, pc, #436	; (adr r3, 8008820 <atan+0x2d0>)
 800866a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866e:	f7f7 fe15 	bl	800029c <__adddf3>
 8008672:	4632      	mov	r2, r6
 8008674:	463b      	mov	r3, r7
 8008676:	f7f7 ffc7 	bl	8000608 <__aeabi_dmul>
 800867a:	a36b      	add	r3, pc, #428	; (adr r3, 8008828 <atan+0x2d8>)
 800867c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008680:	f7f7 fe0c 	bl	800029c <__adddf3>
 8008684:	4632      	mov	r2, r6
 8008686:	463b      	mov	r3, r7
 8008688:	f7f7 ffbe 	bl	8000608 <__aeabi_dmul>
 800868c:	a368      	add	r3, pc, #416	; (adr r3, 8008830 <atan+0x2e0>)
 800868e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008692:	f7f7 fe03 	bl	800029c <__adddf3>
 8008696:	4642      	mov	r2, r8
 8008698:	464b      	mov	r3, r9
 800869a:	f7f7 ffb5 	bl	8000608 <__aeabi_dmul>
 800869e:	a366      	add	r3, pc, #408	; (adr r3, 8008838 <atan+0x2e8>)
 80086a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a4:	4680      	mov	r8, r0
 80086a6:	4689      	mov	r9, r1
 80086a8:	4630      	mov	r0, r6
 80086aa:	4639      	mov	r1, r7
 80086ac:	f7f7 ffac 	bl	8000608 <__aeabi_dmul>
 80086b0:	a363      	add	r3, pc, #396	; (adr r3, 8008840 <atan+0x2f0>)
 80086b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b6:	f7f7 fdef 	bl	8000298 <__aeabi_dsub>
 80086ba:	4632      	mov	r2, r6
 80086bc:	463b      	mov	r3, r7
 80086be:	f7f7 ffa3 	bl	8000608 <__aeabi_dmul>
 80086c2:	a361      	add	r3, pc, #388	; (adr r3, 8008848 <atan+0x2f8>)
 80086c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c8:	f7f7 fde6 	bl	8000298 <__aeabi_dsub>
 80086cc:	4632      	mov	r2, r6
 80086ce:	463b      	mov	r3, r7
 80086d0:	f7f7 ff9a 	bl	8000608 <__aeabi_dmul>
 80086d4:	a35e      	add	r3, pc, #376	; (adr r3, 8008850 <atan+0x300>)
 80086d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086da:	f7f7 fddd 	bl	8000298 <__aeabi_dsub>
 80086de:	4632      	mov	r2, r6
 80086e0:	463b      	mov	r3, r7
 80086e2:	f7f7 ff91 	bl	8000608 <__aeabi_dmul>
 80086e6:	a35c      	add	r3, pc, #368	; (adr r3, 8008858 <atan+0x308>)
 80086e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ec:	f7f7 fdd4 	bl	8000298 <__aeabi_dsub>
 80086f0:	4632      	mov	r2, r6
 80086f2:	463b      	mov	r3, r7
 80086f4:	f7f7 ff88 	bl	8000608 <__aeabi_dmul>
 80086f8:	4602      	mov	r2, r0
 80086fa:	460b      	mov	r3, r1
 80086fc:	4640      	mov	r0, r8
 80086fe:	4649      	mov	r1, r9
 8008700:	f7f7 fdcc 	bl	800029c <__adddf3>
 8008704:	4622      	mov	r2, r4
 8008706:	462b      	mov	r3, r5
 8008708:	f7f7 ff7e 	bl	8000608 <__aeabi_dmul>
 800870c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	d14b      	bne.n	80087ae <atan+0x25e>
 8008716:	4620      	mov	r0, r4
 8008718:	4629      	mov	r1, r5
 800871a:	f7f7 fdbd 	bl	8000298 <__aeabi_dsub>
 800871e:	e72c      	b.n	800857a <atan+0x2a>
 8008720:	ee10 0a10 	vmov	r0, s0
 8008724:	4b53      	ldr	r3, [pc, #332]	; (8008874 <atan+0x324>)
 8008726:	2200      	movs	r2, #0
 8008728:	4629      	mov	r1, r5
 800872a:	f7f7 fdb5 	bl	8000298 <__aeabi_dsub>
 800872e:	4b51      	ldr	r3, [pc, #324]	; (8008874 <atan+0x324>)
 8008730:	4606      	mov	r6, r0
 8008732:	460f      	mov	r7, r1
 8008734:	2200      	movs	r2, #0
 8008736:	4620      	mov	r0, r4
 8008738:	4629      	mov	r1, r5
 800873a:	f7f7 fdaf 	bl	800029c <__adddf3>
 800873e:	4602      	mov	r2, r0
 8008740:	460b      	mov	r3, r1
 8008742:	4630      	mov	r0, r6
 8008744:	4639      	mov	r1, r7
 8008746:	f7f8 f889 	bl	800085c <__aeabi_ddiv>
 800874a:	f04f 0a01 	mov.w	sl, #1
 800874e:	4604      	mov	r4, r0
 8008750:	460d      	mov	r5, r1
 8008752:	e764      	b.n	800861e <atan+0xce>
 8008754:	4b49      	ldr	r3, [pc, #292]	; (800887c <atan+0x32c>)
 8008756:	429e      	cmp	r6, r3
 8008758:	da1d      	bge.n	8008796 <atan+0x246>
 800875a:	ee10 0a10 	vmov	r0, s0
 800875e:	4b48      	ldr	r3, [pc, #288]	; (8008880 <atan+0x330>)
 8008760:	2200      	movs	r2, #0
 8008762:	4629      	mov	r1, r5
 8008764:	f7f7 fd98 	bl	8000298 <__aeabi_dsub>
 8008768:	4b45      	ldr	r3, [pc, #276]	; (8008880 <atan+0x330>)
 800876a:	4606      	mov	r6, r0
 800876c:	460f      	mov	r7, r1
 800876e:	2200      	movs	r2, #0
 8008770:	4620      	mov	r0, r4
 8008772:	4629      	mov	r1, r5
 8008774:	f7f7 ff48 	bl	8000608 <__aeabi_dmul>
 8008778:	4b3e      	ldr	r3, [pc, #248]	; (8008874 <atan+0x324>)
 800877a:	2200      	movs	r2, #0
 800877c:	f7f7 fd8e 	bl	800029c <__adddf3>
 8008780:	4602      	mov	r2, r0
 8008782:	460b      	mov	r3, r1
 8008784:	4630      	mov	r0, r6
 8008786:	4639      	mov	r1, r7
 8008788:	f7f8 f868 	bl	800085c <__aeabi_ddiv>
 800878c:	f04f 0a02 	mov.w	sl, #2
 8008790:	4604      	mov	r4, r0
 8008792:	460d      	mov	r5, r1
 8008794:	e743      	b.n	800861e <atan+0xce>
 8008796:	462b      	mov	r3, r5
 8008798:	ee10 2a10 	vmov	r2, s0
 800879c:	4939      	ldr	r1, [pc, #228]	; (8008884 <atan+0x334>)
 800879e:	2000      	movs	r0, #0
 80087a0:	f7f8 f85c 	bl	800085c <__aeabi_ddiv>
 80087a4:	f04f 0a03 	mov.w	sl, #3
 80087a8:	4604      	mov	r4, r0
 80087aa:	460d      	mov	r5, r1
 80087ac:	e737      	b.n	800861e <atan+0xce>
 80087ae:	4b36      	ldr	r3, [pc, #216]	; (8008888 <atan+0x338>)
 80087b0:	4e36      	ldr	r6, [pc, #216]	; (800888c <atan+0x33c>)
 80087b2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80087b6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80087ba:	e9da 2300 	ldrd	r2, r3, [sl]
 80087be:	f7f7 fd6b 	bl	8000298 <__aeabi_dsub>
 80087c2:	4622      	mov	r2, r4
 80087c4:	462b      	mov	r3, r5
 80087c6:	f7f7 fd67 	bl	8000298 <__aeabi_dsub>
 80087ca:	4602      	mov	r2, r0
 80087cc:	460b      	mov	r3, r1
 80087ce:	e9d6 0100 	ldrd	r0, r1, [r6]
 80087d2:	f7f7 fd61 	bl	8000298 <__aeabi_dsub>
 80087d6:	f1bb 0f00 	cmp.w	fp, #0
 80087da:	4604      	mov	r4, r0
 80087dc:	460d      	mov	r5, r1
 80087de:	f6bf aed6 	bge.w	800858e <atan+0x3e>
 80087e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087e6:	461d      	mov	r5, r3
 80087e8:	e6d1      	b.n	800858e <atan+0x3e>
 80087ea:	a51d      	add	r5, pc, #116	; (adr r5, 8008860 <atan+0x310>)
 80087ec:	e9d5 4500 	ldrd	r4, r5, [r5]
 80087f0:	e6cd      	b.n	800858e <atan+0x3e>
 80087f2:	bf00      	nop
 80087f4:	f3af 8000 	nop.w
 80087f8:	54442d18 	.word	0x54442d18
 80087fc:	bff921fb 	.word	0xbff921fb
 8008800:	8800759c 	.word	0x8800759c
 8008804:	7e37e43c 	.word	0x7e37e43c
 8008808:	e322da11 	.word	0xe322da11
 800880c:	3f90ad3a 	.word	0x3f90ad3a
 8008810:	24760deb 	.word	0x24760deb
 8008814:	3fa97b4b 	.word	0x3fa97b4b
 8008818:	a0d03d51 	.word	0xa0d03d51
 800881c:	3fb10d66 	.word	0x3fb10d66
 8008820:	c54c206e 	.word	0xc54c206e
 8008824:	3fb745cd 	.word	0x3fb745cd
 8008828:	920083ff 	.word	0x920083ff
 800882c:	3fc24924 	.word	0x3fc24924
 8008830:	5555550d 	.word	0x5555550d
 8008834:	3fd55555 	.word	0x3fd55555
 8008838:	2c6a6c2f 	.word	0x2c6a6c2f
 800883c:	bfa2b444 	.word	0xbfa2b444
 8008840:	52defd9a 	.word	0x52defd9a
 8008844:	3fadde2d 	.word	0x3fadde2d
 8008848:	af749a6d 	.word	0xaf749a6d
 800884c:	3fb3b0f2 	.word	0x3fb3b0f2
 8008850:	fe231671 	.word	0xfe231671
 8008854:	3fbc71c6 	.word	0x3fbc71c6
 8008858:	9998ebc4 	.word	0x9998ebc4
 800885c:	3fc99999 	.word	0x3fc99999
 8008860:	54442d18 	.word	0x54442d18
 8008864:	3ff921fb 	.word	0x3ff921fb
 8008868:	440fffff 	.word	0x440fffff
 800886c:	7ff00000 	.word	0x7ff00000
 8008870:	3fdbffff 	.word	0x3fdbffff
 8008874:	3ff00000 	.word	0x3ff00000
 8008878:	3ff2ffff 	.word	0x3ff2ffff
 800887c:	40038000 	.word	0x40038000
 8008880:	3ff80000 	.word	0x3ff80000
 8008884:	bff00000 	.word	0xbff00000
 8008888:	080096c0 	.word	0x080096c0
 800888c:	080096a0 	.word	0x080096a0

08008890 <fabs>:
 8008890:	ec51 0b10 	vmov	r0, r1, d0
 8008894:	ee10 2a10 	vmov	r2, s0
 8008898:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800889c:	ec43 2b10 	vmov	d0, r2, r3
 80088a0:	4770      	bx	lr
 80088a2:	0000      	movs	r0, r0
 80088a4:	0000      	movs	r0, r0
	...

080088a8 <floor>:
 80088a8:	ec51 0b10 	vmov	r0, r1, d0
 80088ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80088b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80088b8:	2e13      	cmp	r6, #19
 80088ba:	ee10 5a10 	vmov	r5, s0
 80088be:	ee10 8a10 	vmov	r8, s0
 80088c2:	460c      	mov	r4, r1
 80088c4:	dc32      	bgt.n	800892c <floor+0x84>
 80088c6:	2e00      	cmp	r6, #0
 80088c8:	da14      	bge.n	80088f4 <floor+0x4c>
 80088ca:	a333      	add	r3, pc, #204	; (adr r3, 8008998 <floor+0xf0>)
 80088cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d0:	f7f7 fce4 	bl	800029c <__adddf3>
 80088d4:	2200      	movs	r2, #0
 80088d6:	2300      	movs	r3, #0
 80088d8:	f7f8 f926 	bl	8000b28 <__aeabi_dcmpgt>
 80088dc:	b138      	cbz	r0, 80088ee <floor+0x46>
 80088de:	2c00      	cmp	r4, #0
 80088e0:	da57      	bge.n	8008992 <floor+0xea>
 80088e2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80088e6:	431d      	orrs	r5, r3
 80088e8:	d001      	beq.n	80088ee <floor+0x46>
 80088ea:	4c2d      	ldr	r4, [pc, #180]	; (80089a0 <floor+0xf8>)
 80088ec:	2500      	movs	r5, #0
 80088ee:	4621      	mov	r1, r4
 80088f0:	4628      	mov	r0, r5
 80088f2:	e025      	b.n	8008940 <floor+0x98>
 80088f4:	4f2b      	ldr	r7, [pc, #172]	; (80089a4 <floor+0xfc>)
 80088f6:	4137      	asrs	r7, r6
 80088f8:	ea01 0307 	and.w	r3, r1, r7
 80088fc:	4303      	orrs	r3, r0
 80088fe:	d01f      	beq.n	8008940 <floor+0x98>
 8008900:	a325      	add	r3, pc, #148	; (adr r3, 8008998 <floor+0xf0>)
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	f7f7 fcc9 	bl	800029c <__adddf3>
 800890a:	2200      	movs	r2, #0
 800890c:	2300      	movs	r3, #0
 800890e:	f7f8 f90b 	bl	8000b28 <__aeabi_dcmpgt>
 8008912:	2800      	cmp	r0, #0
 8008914:	d0eb      	beq.n	80088ee <floor+0x46>
 8008916:	2c00      	cmp	r4, #0
 8008918:	bfbe      	ittt	lt
 800891a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800891e:	fa43 f606 	asrlt.w	r6, r3, r6
 8008922:	19a4      	addlt	r4, r4, r6
 8008924:	ea24 0407 	bic.w	r4, r4, r7
 8008928:	2500      	movs	r5, #0
 800892a:	e7e0      	b.n	80088ee <floor+0x46>
 800892c:	2e33      	cmp	r6, #51	; 0x33
 800892e:	dd0b      	ble.n	8008948 <floor+0xa0>
 8008930:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008934:	d104      	bne.n	8008940 <floor+0x98>
 8008936:	ee10 2a10 	vmov	r2, s0
 800893a:	460b      	mov	r3, r1
 800893c:	f7f7 fcae 	bl	800029c <__adddf3>
 8008940:	ec41 0b10 	vmov	d0, r0, r1
 8008944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008948:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800894c:	f04f 33ff 	mov.w	r3, #4294967295
 8008950:	fa23 f707 	lsr.w	r7, r3, r7
 8008954:	4207      	tst	r7, r0
 8008956:	d0f3      	beq.n	8008940 <floor+0x98>
 8008958:	a30f      	add	r3, pc, #60	; (adr r3, 8008998 <floor+0xf0>)
 800895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895e:	f7f7 fc9d 	bl	800029c <__adddf3>
 8008962:	2200      	movs	r2, #0
 8008964:	2300      	movs	r3, #0
 8008966:	f7f8 f8df 	bl	8000b28 <__aeabi_dcmpgt>
 800896a:	2800      	cmp	r0, #0
 800896c:	d0bf      	beq.n	80088ee <floor+0x46>
 800896e:	2c00      	cmp	r4, #0
 8008970:	da02      	bge.n	8008978 <floor+0xd0>
 8008972:	2e14      	cmp	r6, #20
 8008974:	d103      	bne.n	800897e <floor+0xd6>
 8008976:	3401      	adds	r4, #1
 8008978:	ea25 0507 	bic.w	r5, r5, r7
 800897c:	e7b7      	b.n	80088ee <floor+0x46>
 800897e:	2301      	movs	r3, #1
 8008980:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008984:	fa03 f606 	lsl.w	r6, r3, r6
 8008988:	4435      	add	r5, r6
 800898a:	4545      	cmp	r5, r8
 800898c:	bf38      	it	cc
 800898e:	18e4      	addcc	r4, r4, r3
 8008990:	e7f2      	b.n	8008978 <floor+0xd0>
 8008992:	2500      	movs	r5, #0
 8008994:	462c      	mov	r4, r5
 8008996:	e7aa      	b.n	80088ee <floor+0x46>
 8008998:	8800759c 	.word	0x8800759c
 800899c:	7e37e43c 	.word	0x7e37e43c
 80089a0:	bff00000 	.word	0xbff00000
 80089a4:	000fffff 	.word	0x000fffff

080089a8 <scalbn>:
 80089a8:	b570      	push	{r4, r5, r6, lr}
 80089aa:	ec55 4b10 	vmov	r4, r5, d0
 80089ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80089b2:	4606      	mov	r6, r0
 80089b4:	462b      	mov	r3, r5
 80089b6:	b99a      	cbnz	r2, 80089e0 <scalbn+0x38>
 80089b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80089bc:	4323      	orrs	r3, r4
 80089be:	d036      	beq.n	8008a2e <scalbn+0x86>
 80089c0:	4b39      	ldr	r3, [pc, #228]	; (8008aa8 <scalbn+0x100>)
 80089c2:	4629      	mov	r1, r5
 80089c4:	ee10 0a10 	vmov	r0, s0
 80089c8:	2200      	movs	r2, #0
 80089ca:	f7f7 fe1d 	bl	8000608 <__aeabi_dmul>
 80089ce:	4b37      	ldr	r3, [pc, #220]	; (8008aac <scalbn+0x104>)
 80089d0:	429e      	cmp	r6, r3
 80089d2:	4604      	mov	r4, r0
 80089d4:	460d      	mov	r5, r1
 80089d6:	da10      	bge.n	80089fa <scalbn+0x52>
 80089d8:	a32b      	add	r3, pc, #172	; (adr r3, 8008a88 <scalbn+0xe0>)
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	e03a      	b.n	8008a56 <scalbn+0xae>
 80089e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80089e4:	428a      	cmp	r2, r1
 80089e6:	d10c      	bne.n	8008a02 <scalbn+0x5a>
 80089e8:	ee10 2a10 	vmov	r2, s0
 80089ec:	4620      	mov	r0, r4
 80089ee:	4629      	mov	r1, r5
 80089f0:	f7f7 fc54 	bl	800029c <__adddf3>
 80089f4:	4604      	mov	r4, r0
 80089f6:	460d      	mov	r5, r1
 80089f8:	e019      	b.n	8008a2e <scalbn+0x86>
 80089fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80089fe:	460b      	mov	r3, r1
 8008a00:	3a36      	subs	r2, #54	; 0x36
 8008a02:	4432      	add	r2, r6
 8008a04:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008a08:	428a      	cmp	r2, r1
 8008a0a:	dd08      	ble.n	8008a1e <scalbn+0x76>
 8008a0c:	2d00      	cmp	r5, #0
 8008a0e:	a120      	add	r1, pc, #128	; (adr r1, 8008a90 <scalbn+0xe8>)
 8008a10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a14:	da1c      	bge.n	8008a50 <scalbn+0xa8>
 8008a16:	a120      	add	r1, pc, #128	; (adr r1, 8008a98 <scalbn+0xf0>)
 8008a18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a1c:	e018      	b.n	8008a50 <scalbn+0xa8>
 8008a1e:	2a00      	cmp	r2, #0
 8008a20:	dd08      	ble.n	8008a34 <scalbn+0x8c>
 8008a22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008a2e:	ec45 4b10 	vmov	d0, r4, r5
 8008a32:	bd70      	pop	{r4, r5, r6, pc}
 8008a34:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008a38:	da19      	bge.n	8008a6e <scalbn+0xc6>
 8008a3a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008a3e:	429e      	cmp	r6, r3
 8008a40:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008a44:	dd0a      	ble.n	8008a5c <scalbn+0xb4>
 8008a46:	a112      	add	r1, pc, #72	; (adr r1, 8008a90 <scalbn+0xe8>)
 8008a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1e2      	bne.n	8008a16 <scalbn+0x6e>
 8008a50:	a30f      	add	r3, pc, #60	; (adr r3, 8008a90 <scalbn+0xe8>)
 8008a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a56:	f7f7 fdd7 	bl	8000608 <__aeabi_dmul>
 8008a5a:	e7cb      	b.n	80089f4 <scalbn+0x4c>
 8008a5c:	a10a      	add	r1, pc, #40	; (adr r1, 8008a88 <scalbn+0xe0>)
 8008a5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d0b8      	beq.n	80089d8 <scalbn+0x30>
 8008a66:	a10e      	add	r1, pc, #56	; (adr r1, 8008aa0 <scalbn+0xf8>)
 8008a68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a6c:	e7b4      	b.n	80089d8 <scalbn+0x30>
 8008a6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a72:	3236      	adds	r2, #54	; 0x36
 8008a74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a78:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	4b0c      	ldr	r3, [pc, #48]	; (8008ab0 <scalbn+0x108>)
 8008a80:	2200      	movs	r2, #0
 8008a82:	e7e8      	b.n	8008a56 <scalbn+0xae>
 8008a84:	f3af 8000 	nop.w
 8008a88:	c2f8f359 	.word	0xc2f8f359
 8008a8c:	01a56e1f 	.word	0x01a56e1f
 8008a90:	8800759c 	.word	0x8800759c
 8008a94:	7e37e43c 	.word	0x7e37e43c
 8008a98:	8800759c 	.word	0x8800759c
 8008a9c:	fe37e43c 	.word	0xfe37e43c
 8008aa0:	c2f8f359 	.word	0xc2f8f359
 8008aa4:	81a56e1f 	.word	0x81a56e1f
 8008aa8:	43500000 	.word	0x43500000
 8008aac:	ffff3cb0 	.word	0xffff3cb0
 8008ab0:	3c900000 	.word	0x3c900000

08008ab4 <_close>:
 8008ab4:	4b02      	ldr	r3, [pc, #8]	; (8008ac0 <_close+0xc>)
 8008ab6:	2258      	movs	r2, #88	; 0x58
 8008ab8:	601a      	str	r2, [r3, #0]
 8008aba:	f04f 30ff 	mov.w	r0, #4294967295
 8008abe:	4770      	bx	lr
 8008ac0:	20000240 	.word	0x20000240

08008ac4 <_fstat>:
 8008ac4:	4b02      	ldr	r3, [pc, #8]	; (8008ad0 <_fstat+0xc>)
 8008ac6:	2258      	movs	r2, #88	; 0x58
 8008ac8:	601a      	str	r2, [r3, #0]
 8008aca:	f04f 30ff 	mov.w	r0, #4294967295
 8008ace:	4770      	bx	lr
 8008ad0:	20000240 	.word	0x20000240

08008ad4 <_getpid>:
 8008ad4:	4b02      	ldr	r3, [pc, #8]	; (8008ae0 <_getpid+0xc>)
 8008ad6:	2258      	movs	r2, #88	; 0x58
 8008ad8:	601a      	str	r2, [r3, #0]
 8008ada:	f04f 30ff 	mov.w	r0, #4294967295
 8008ade:	4770      	bx	lr
 8008ae0:	20000240 	.word	0x20000240

08008ae4 <_isatty>:
 8008ae4:	4b02      	ldr	r3, [pc, #8]	; (8008af0 <_isatty+0xc>)
 8008ae6:	2258      	movs	r2, #88	; 0x58
 8008ae8:	601a      	str	r2, [r3, #0]
 8008aea:	2000      	movs	r0, #0
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop
 8008af0:	20000240 	.word	0x20000240

08008af4 <_kill>:
 8008af4:	4b02      	ldr	r3, [pc, #8]	; (8008b00 <_kill+0xc>)
 8008af6:	2258      	movs	r2, #88	; 0x58
 8008af8:	601a      	str	r2, [r3, #0]
 8008afa:	f04f 30ff 	mov.w	r0, #4294967295
 8008afe:	4770      	bx	lr
 8008b00:	20000240 	.word	0x20000240

08008b04 <_lseek>:
 8008b04:	4b02      	ldr	r3, [pc, #8]	; (8008b10 <_lseek+0xc>)
 8008b06:	2258      	movs	r2, #88	; 0x58
 8008b08:	601a      	str	r2, [r3, #0]
 8008b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0e:	4770      	bx	lr
 8008b10:	20000240 	.word	0x20000240

08008b14 <_read>:
 8008b14:	4b02      	ldr	r3, [pc, #8]	; (8008b20 <_read+0xc>)
 8008b16:	2258      	movs	r2, #88	; 0x58
 8008b18:	601a      	str	r2, [r3, #0]
 8008b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b1e:	4770      	bx	lr
 8008b20:	20000240 	.word	0x20000240

08008b24 <_sbrk>:
 8008b24:	4a04      	ldr	r2, [pc, #16]	; (8008b38 <_sbrk+0x14>)
 8008b26:	6811      	ldr	r1, [r2, #0]
 8008b28:	4603      	mov	r3, r0
 8008b2a:	b909      	cbnz	r1, 8008b30 <_sbrk+0xc>
 8008b2c:	4903      	ldr	r1, [pc, #12]	; (8008b3c <_sbrk+0x18>)
 8008b2e:	6011      	str	r1, [r2, #0]
 8008b30:	6810      	ldr	r0, [r2, #0]
 8008b32:	4403      	add	r3, r0
 8008b34:	6013      	str	r3, [r2, #0]
 8008b36:	4770      	bx	lr
 8008b38:	20000248 	.word	0x20000248
 8008b3c:	20000250 	.word	0x20000250

08008b40 <_write>:
 8008b40:	4b02      	ldr	r3, [pc, #8]	; (8008b4c <_write+0xc>)
 8008b42:	2258      	movs	r2, #88	; 0x58
 8008b44:	601a      	str	r2, [r3, #0]
 8008b46:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4a:	4770      	bx	lr
 8008b4c:	20000240 	.word	0x20000240

08008b50 <_exit>:
 8008b50:	e7fe      	b.n	8008b50 <_exit>
	...

08008b54 <_init>:
 8008b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b56:	bf00      	nop
 8008b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b5a:	bc08      	pop	{r3}
 8008b5c:	469e      	mov	lr, r3
 8008b5e:	4770      	bx	lr

08008b60 <_fini>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	bf00      	nop
 8008b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b66:	bc08      	pop	{r3}
 8008b68:	469e      	mov	lr, r3
 8008b6a:	4770      	bx	lr
