{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719348066507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:41:06 2024 " "Processing started: Tue Jun 25 17:41:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719348066507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719348066507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta genius_prj -c Topo " "Command: quartus_sta genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719348066507 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1719348066543 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719348066607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719348066636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719348066636 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "141 " "TimeQuest Timing Analyzer is analyzing 141 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1719348066720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topo.sdc " "Synopsys Design Constraints File file not found: 'Topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1719348066744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1719348066744 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_user Controle:U1_FSM\|state.play_user " "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_user Controle:U1_FSM\|state.play_user" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_FPGA Controle:U1_FSM\|state.play_FPGA " "create_clock -period 1.000 -name Controle:U1_FSM\|state.play_FPGA Controle:U1_FSM\|state.play_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controle:U1_FSM\|state.init Controle:U1_FSM\|state.init " "create_clock -period 1.000 -name Controle:U1_FSM\|state.init Controle:U1_FSM\|state.init" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066745 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1719348066817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066818 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1719348066819 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1719348066824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719348066833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719348066833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.486 " "Worst-case setup slack is -3.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486             -33.044 clock_50  " "   -3.486             -33.044 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621             -52.722 Controle:U1_FSM\|state.play_FPGA  " "   -2.621             -52.722 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120             -32.983 Controle:U1_FSM\|state.play_user  " "   -1.120             -32.983 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929              -6.837 Controle:U1_FSM\|state.init  " "   -0.929              -6.837 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348066834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.247 " "Worst-case hold slack is -0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -1.129 clock_50  " "   -0.247              -1.129 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 Controle:U1_FSM\|state.play_user  " "    0.029               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Controle:U1_FSM\|state.init  " "    0.187               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.242               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348066836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.963 " "Worst-case recovery slack is -1.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.963              -6.445 Controle:U1_FSM\|state.play_FPGA  " "   -1.963              -6.445 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460             -72.480 Controle:U1_FSM\|state.play_user  " "   -1.460             -72.480 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110             -10.026 clock_50  " "   -1.110             -10.026 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348066838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.577 " "Worst-case removal slack is -1.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577             -90.013 Controle:U1_FSM\|state.play_user  " "   -1.577             -90.013 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237              -4.298 Controle:U1_FSM\|state.play_FPGA  " "   -1.237              -4.298 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.288 clock_50  " "   -0.360              -2.288 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348066840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.000 clock_50  " "   -3.000             -33.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.347               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 Controle:U1_FSM\|state.play_user  " "    0.347               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 Controle:U1_FSM\|state.init  " "    0.421               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348066842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1719348066915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1719348066928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1719348067166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719348067198 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719348067198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.982 " "Worst-case setup slack is -2.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982             -27.487 clock_50  " "   -2.982             -27.487 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287             -41.197 Controle:U1_FSM\|state.play_FPGA  " "   -2.287             -41.197 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925             -24.101 Controle:U1_FSM\|state.play_user  " "   -0.925             -24.101 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -6.205 Controle:U1_FSM\|state.init  " "   -0.837              -6.205 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.225 " "Worst-case hold slack is -0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -1.096 clock_50  " "   -0.225              -1.096 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 Controle:U1_FSM\|state.play_user  " "    0.117               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.232               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Controle:U1_FSM\|state.init  " "    0.307               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.797 " "Worst-case recovery slack is -1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.797              -5.961 Controle:U1_FSM\|state.play_FPGA  " "   -1.797              -5.961 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382             -68.376 Controle:U1_FSM\|state.play_user  " "   -1.382             -68.376 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -7.531 clock_50  " "   -0.887              -7.531 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.345 " "Worst-case removal slack is -1.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345             -77.656 Controle:U1_FSM\|state.play_user  " "   -1.345             -77.656 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -3.715 Controle:U1_FSM\|state.play_FPGA  " "   -1.072              -3.715 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.436 clock_50  " "   -0.360              -2.436 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.000 clock_50  " "   -3.000             -33.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 Controle:U1_FSM\|state.init  " "    0.370               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.409               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 Controle:U1_FSM\|state.play_user  " "    0.432               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1719348067326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1719348067385 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719348067385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.831 " "Worst-case setup slack is -1.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831             -10.841 clock_50  " "   -1.831             -10.841 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261             -10.744 Controle:U1_FSM\|state.play_FPGA  " "   -1.261             -10.744 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -0.918 Controle:U1_FSM\|state.play_user  " "   -0.224              -0.918 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.304 Controle:U1_FSM\|state.init  " "   -0.077              -0.304 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.221 " "Worst-case hold slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -1.039 clock_50  " "   -0.221              -1.039 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 Controle:U1_FSM\|state.init  " "    0.038               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 Controle:U1_FSM\|state.play_user  " "    0.063               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.123               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.854 " "Worst-case recovery slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -2.612 Controle:U1_FSM\|state.play_FPGA  " "   -0.854              -2.612 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604             -25.940 Controle:U1_FSM\|state.play_user  " "   -0.604             -25.940 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -1.223 clock_50  " "   -0.208              -1.223 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.984 " "Worst-case removal slack is -0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -57.055 Controle:U1_FSM\|state.play_user  " "   -0.984             -57.055 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -2.823 Controle:U1_FSM\|state.play_FPGA  " "   -0.795              -2.823 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -2.173 clock_50  " "   -0.288              -2.173 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.395 clock_50  " "   -3.000             -34.395 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 Controle:U1_FSM\|state.play_user  " "    0.328               0.000 Controle:U1_FSM\|state.play_user " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 Controle:U1_FSM\|state.play_FPGA  " "    0.344               0.000 Controle:U1_FSM\|state.play_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Controle:U1_FSM\|state.init  " "    0.428               0.000 Controle:U1_FSM\|state.init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719348067410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719348067659 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719348067659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719348067735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:41:07 2024 " "Processing ended: Tue Jun 25 17:41:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719348067735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719348067735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719348067735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719348067735 ""}
