
Testeo_velocidad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f4a8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800f5b8  0800f5b8  0001f5b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb8c  0800fb8c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800fb8c  0800fb8c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800fb8c  0800fb8c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fb8c  0800fb8c  0001fb8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fb90  0800fb90  0001fb90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800fb94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a00  200001e0  0800fd74  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002be0  0800fd74  00022be0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ed0  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041c1  00000000  00000000  000420d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  000462a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017a8  00000000  00000000  00047b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001be1c  00000000  00000000  00049340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bdb3  00000000  00000000  0006515c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a9f8  00000000  00000000  00080f0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011b907  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a14  00000000  00000000  0011b95c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f5a0 	.word	0x0800f5a0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800f5a0 	.word	0x0800f5a0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <Read16>:

#include "main.h"
#include "INA219.h"

uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af04      	add	r7, sp, #16
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6818      	ldr	r0, [r3, #0]
 8000ff4:	78fb      	ldrb	r3, [r7, #3]
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffc:	9302      	str	r3, [sp, #8]
 8000ffe:	2302      	movs	r3, #2
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2301      	movs	r3, #1
 800100a:	2180      	movs	r1, #128	; 0x80
 800100c:	f003 fbce 	bl	80047ac <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 8001010:	7b3b      	ldrb	r3, [r7, #12]
 8001012:	021b      	lsls	r3, r3, #8
 8001014:	b21a      	sxth	r2, r3
 8001016:	7b7b      	ldrb	r3, [r7, #13]
 8001018:	b21b      	sxth	r3, r3
 800101a:	4313      	orrs	r3, r2
 800101c:	b21b      	sxth	r3, r3
 800101e:	b29b      	uxth	r3, r3
}
 8001020:	4618      	mov	r0, r3
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <Write16>:


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af04      	add	r7, sp, #16
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	460b      	mov	r3, r1
 8001032:	70fb      	strb	r3, [r7, #3]
 8001034:	4613      	mov	r3, r2
 8001036:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 8001038:	883b      	ldrh	r3, [r7, #0]
 800103a:	0a1b      	lsrs	r3, r3, #8
 800103c:	b29b      	uxth	r3, r3
 800103e:	b2db      	uxtb	r3, r3
 8001040:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 8001042:	883b      	ldrh	r3, [r7, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6818      	ldr	r0, [r3, #0]
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	b29a      	uxth	r2, r3
 8001050:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001054:	9302      	str	r3, [sp, #8]
 8001056:	2302      	movs	r3, #2
 8001058:	9301      	str	r3, [sp, #4]
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	2301      	movs	r3, #1
 8001062:	2180      	movs	r1, #128	; 0x80
 8001064:	f003 faa8 	bl	80045b8 <HAL_I2C_Mem_Write>
}
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <INA219_ReadCurrent_raw>:
	return ((result >> 3  ) * 4);

}

int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8001078:	2104      	movs	r1, #4
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffb2 	bl	8000fe4 <Read16>
 8001080:	4603      	mov	r3, r0
 8001082:	81fb      	strh	r3, [r7, #14]

	return (result );
 8001084:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <INA219_Reset>:

	return (result * 0.01 );
}

void INA219_Reset(INA219_t *ina219)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 8001098:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800109c:	2100      	movs	r1, #0
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff ffc2 	bl	8001028 <Write16>
	HAL_Delay(1);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f002 fdcf 	bl	8003c48 <HAL_Delay>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	460b      	mov	r3, r1
 80010bc:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 80010be:	887b      	ldrh	r3, [r7, #2]
 80010c0:	461a      	mov	r2, r3
 80010c2:	2105      	movs	r1, #5
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ffaf 	bl	8001028 <Write16>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	460b      	mov	r3, r1
 80010dc:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 80010de:	887b      	ldrh	r3, [r7, #2]
 80010e0:	461a      	mov	r2, r3
 80010e2:	2100      	movs	r1, #0
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff9f 	bl	8001028 <Write16>
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <INA219_setCalibration_32V_2A>:

void INA219_setCalibration_32V_2A(INA219_t *ina219)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 80010fc:	f643 139f 	movw	r3, #14751	; 0x399f
 8001100:	81fb      	strh	r3, [r7, #14]
	             INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	             INA219_CONFIG_SADCRES_12BIT_1S_532US |
	             INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 4096;
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <INA219_setCalibration_32V_2A+0x40>)
 8001104:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001108:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 10; // Current LSB = 100uA per bit (1000/100 = 10)
 800110a:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <INA219_setCalibration_32V_2A+0x44>)
 800110c:	220a      	movs	r2, #10
 800110e:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 2; // Power LSB = 1mW per bit (2/1)
 8001110:	4b0a      	ldr	r3, [pc, #40]	; (800113c <INA219_setCalibration_32V_2A+0x48>)
 8001112:	2202      	movs	r2, #2
 8001114:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <INA219_setCalibration_32V_2A+0x40>)
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	4619      	mov	r1, r3
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ffc8 	bl	80010b2 <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 8001122:	89fb      	ldrh	r3, [r7, #14]
 8001124:	4619      	mov	r1, r3
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ffd3 	bl	80010d2 <INA219_setConfig>
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	2000282e 	.word	0x2000282e
 8001138:	2000282c 	.word	0x2000282c
 800113c:	20002830 	.word	0x20002830

08001140 <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	4613      	mov	r3, r2
 800114c:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	79fa      	ldrb	r2, [r7, #7]
 8001158:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <INA219_Init+0x5c>)
 800115c:	2200      	movs	r2, #0
 800115e:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 8001160:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <INA219_Init+0x60>)
 8001162:	2200      	movs	r2, #0
 8001164:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	b29b      	uxth	r3, r3
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	b299      	uxth	r1, r3
 800116e:	2302      	movs	r3, #2
 8001170:	2203      	movs	r2, #3
 8001172:	68b8      	ldr	r0, [r7, #8]
 8001174:	f003 fd82 	bl	8004c7c <HAL_I2C_IsDeviceReady>
 8001178:	4603      	mov	r3, r0
 800117a:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 800117c:	7dfb      	ldrb	r3, [r7, #23]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d107      	bne.n	8001192 <INA219_Init+0x52>
	{

		INA219_Reset(ina219);
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff ff84 	bl	8001090 <INA219_Reset>
		INA219_setCalibration_32V_2A(ina219);
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f7ff ffb3 	bl	80010f4 <INA219_setCalibration_32V_2A>

		return 1;
 800118e:	2301      	movs	r3, #1
 8001190:	e000      	b.n	8001194 <INA219_Init+0x54>
	}

	else
	{
		return 0;
 8001192:	2300      	movs	r3, #0
	}
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	2000282c 	.word	0x2000282c
 80011a0:	20002830 	.word	0x20002830

080011a4 <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80011b6:	4619      	mov	r1, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	78fa      	ldrb	r2, [r7, #3]
 80011bc:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80011c4:	3301      	adds	r3, #1
 80011c6:	425a      	negs	r2, r3
 80011c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011d0:	bf58      	it	pl
 80011d2:	4253      	negpl	r3, r2
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80011e2:	2b80      	cmp	r3, #128	; 0x80
 80011e4:	d113      	bne.n	800120e <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80011f4:	3301      	adds	r3, #1
 80011f6:	425a      	negs	r2, r3
 80011f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001200:	bf58      	it	pl
 8001202:	4253      	negpl	r3, r2
 8001204:	b2da      	uxtb	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 800120c:	e00b      	b.n	8001226 <RingAdd+0x82>
		xRingBuffer->overflow = false;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8available++;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800121c:	3301      	adds	r3, #1
 800121e:	b2da      	uxtb	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001240:	461a      	mov	r2, r3
 8001242:	6839      	ldr	r1, [r7, #0]
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 f805 	bl	8001254 <RingGetNBytes>
 800124a:	4603      	mov	r3, r0
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	60f8      	str	r0, [r7, #12]
 800125c:	60b9      	str	r1, [r7, #8]
 800125e:	4613      	mov	r3, r2
 8001260:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001268:	2b00      	cmp	r3, #0
 800126a:	d002      	beq.n	8001272 <RingGetNBytes+0x1e>
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <RingGetNBytes+0x22>
 8001272:	2300      	movs	r3, #0
 8001274:	e03e      	b.n	80012f4 <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b80      	cmp	r3, #128	; 0x80
 800127a:	d901      	bls.n	8001280 <RingGetNBytes+0x2c>
 800127c:	2300      	movs	r3, #0
 800127e:	e039      	b.n	80012f4 <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8001280:	2300      	movs	r3, #0
 8001282:	75fb      	strb	r3, [r7, #23]
 8001284:	e01b      	b.n	80012be <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800128c:	4619      	mov	r1, r3
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	68ba      	ldr	r2, [r7, #8]
 8001292:	4413      	add	r3, r2
 8001294:	68fa      	ldr	r2, [r7, #12]
 8001296:	5c52      	ldrb	r2, [r2, r1]
 8001298:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012a0:	3301      	adds	r3, #1
 80012a2:	425a      	negs	r2, r3
 80012a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80012ac:	bf58      	it	pl
 80012ae:	4253      	negpl	r3, r2
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 80012b8:	7dfb      	ldrb	r3, [r7, #23]
 80012ba:	3301      	adds	r3, #1
 80012bc:	75fb      	strb	r3, [r7, #23]
 80012be:	7dfa      	ldrb	r2, [r7, #23]
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d205      	bcs.n	80012d2 <RingGetNBytes+0x7e>
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80012cc:	7dfa      	ldrb	r2, [r7, #23]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d3d9      	bcc.n	8001286 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 80012d8:	7dfb      	ldrb	r3, [r7, #23]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	xRingBuffer->overflow = false;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	RingClear(xRingBuffer);
 80012ec:	68f8      	ldr	r0, [r7, #12]
 80012ee:	f000 f805 	bl	80012fc <RingClear>

	return uCounter;
 80012f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
xRingBuffer->u8end = 0;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
xRingBuffer->u8available = 0;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
xRingBuffer->overflow = false;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
	...

08001330 <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af02      	add	r7, sp, #8
 8001336:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 8001338:	4b42      	ldr	r3, [pc, #264]	; (8001444 <ModbusInit+0x114>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d87d      	bhi.n	800143c <ModbusInit+0x10c>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	33bc      	adds	r3, #188	; 0xbc
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ffd9 	bl	80012fc <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b03      	cmp	r3, #3
 8001350:	d109      	bne.n	8001366 <ModbusInit+0x36>
		  }
		  else{
			  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 8001352:	4a3d      	ldr	r2, [pc, #244]	; (8001448 <ModbusInit+0x118>)
 8001354:	6879      	ldr	r1, [r7, #4]
 8001356:	483d      	ldr	r0, [pc, #244]	; (800144c <ModbusInit+0x11c>)
 8001358:	f007 fed2 	bl	8009100 <osThreadNew>
 800135c:	4602      	mov	r2, r0
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8001364:	e033      	b.n	80013ce <ModbusInit+0x9e>
#endif


	  }
	  else if (modH->uModbusType == MB_MASTER)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b04      	cmp	r3, #4
 800136c:	d12e      	bne.n	80013cc <ModbusInit+0x9c>
		  else
		  {
		     modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 800136e:	4a38      	ldr	r2, [pc, #224]	; (8001450 <ModbusInit+0x120>)
 8001370:	6879      	ldr	r1, [r7, #4]
 8001372:	4838      	ldr	r0, [pc, #224]	; (8001454 <ModbusInit+0x124>)
 8001374:	f007 fec4 	bl	8009100 <osThreadNew>
 8001378:	4602      	mov	r2, r0
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif



		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	; 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8001386:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800138e:	4a32      	ldr	r2, [pc, #200]	; (8001458 <ModbusInit+0x128>)
 8001390:	9200      	str	r2, [sp, #0]
 8001392:	2200      	movs	r2, #0
 8001394:	4831      	ldr	r0, [pc, #196]	; (800145c <ModbusInit+0x12c>)
 8001396:	f00a fca7 	bl	800bce8 <xTimerCreate>
 800139a:	4602      	mov	r2, r0
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d100      	bne.n	80013ae <ModbusInit+0x7e>
		  {
			  while(1); //error creating timer, check heap and stack size
 80013ac:	e7fe      	b.n	80013ac <ModbusInit+0x7c>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 80013ae:	4a2c      	ldr	r2, [pc, #176]	; (8001460 <ModbusInit+0x130>)
 80013b0:	2110      	movs	r1, #16
 80013b2:	2002      	movs	r0, #2
 80013b4:	f008 f8d6 	bl	8009564 <osMessageQueueNew>
 80013b8:	4602      	mov	r2, r0
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

		  if(modH->QueueTelegramHandle == NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <ModbusInit+0x9e>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 80013ca:	e7fe      	b.n	80013ca <ModbusInit+0x9a>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 80013cc:	e7fe      	b.n	80013cc <ModbusInit+0x9c>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d100      	bne.n	80013da <ModbusInit+0xaa>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 80013d8:	e7fe      	b.n	80013d8 <ModbusInit+0xa8>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 80013e0:	4a20      	ldr	r2, [pc, #128]	; (8001464 <ModbusInit+0x134>)
 80013e2:	9200      	str	r2, [sp, #0]
 80013e4:	2200      	movs	r2, #0
 80013e6:	2105      	movs	r1, #5
 80013e8:	481f      	ldr	r0, [pc, #124]	; (8001468 <ModbusInit+0x138>)
 80013ea:	f00a fc7d 	bl	800bce8 <xTimerCreate>
 80013ee:	4602      	mov	r2, r0
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d100      	bne.n	8001402 <ModbusInit+0xd2>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8001400:	e7fe      	b.n	8001400 <ModbusInit+0xd0>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8001402:	4a1a      	ldr	r2, [pc, #104]	; (800146c <ModbusInit+0x13c>)
 8001404:	2101      	movs	r1, #1
 8001406:	2001      	movs	r0, #1
 8001408:	f007 ff52 	bl	80092b0 <osSemaphoreNew>
 800140c:	4602      	mov	r2, r0
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	  if(modH->ModBusSphrHandle == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800141a:	2b00      	cmp	r3, #0
 800141c:	d100      	bne.n	8001420 <ModbusInit+0xf0>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 800141e:	e7fe      	b.n	800141e <ModbusInit+0xee>
	  }

	  mHandlers[numberHandlers] = modH;
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <ModbusInit+0x114>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4a12      	ldr	r2, [pc, #72]	; (8001470 <ModbusInit+0x140>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 800142e:	4b05      	ldr	r3, [pc, #20]	; (8001444 <ModbusInit+0x114>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4b03      	ldr	r3, [pc, #12]	; (8001444 <ModbusInit+0x114>)
 8001438:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 800143a:	e000      	b.n	800143e <ModbusInit+0x10e>
	  while(1); //error no more Modbus handlers supported
 800143c:	e7fe      	b.n	800143c <ModbusInit+0x10c>
}
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	200001fc 	.word	0x200001fc
 8001448:	0800f694 	.word	0x0800f694
 800144c:	0800165d 	.word	0x0800165d
 8001450:	0800f6b8 	.word	0x0800f6b8
 8001454:	08001ad1 	.word	0x08001ad1
 8001458:	08001601 	.word	0x08001601
 800145c:	0800f5fc 	.word	0x0800f5fc
 8001460:	0800f67c 	.word	0x0800f67c
 8001464:	0800157d 	.word	0x0800157d
 8001468:	0800f60c 	.word	0x0800f60c
 800146c:	0800f6dc 	.word	0x0800f6dc
 8001470:	20002834 	.word	0x20002834

08001474 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != TCP_HW && modH->xTypeHW != USB_CDC_HW  && modH->xTypeHW != USART_HW_DMA )
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001482:	2b01      	cmp	r3, #1
 8001484:	d00f      	beq.n	80014a6 <ModbusStart+0x32>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800148c:	2b03      	cmp	r3, #3
 800148e:	d00a      	beq.n	80014a6 <ModbusStart+0x32>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001496:	2b02      	cmp	r3, #2
 8001498:	d005      	beq.n	80014a6 <ModbusStart+0x32>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d000      	beq.n	80014a6 <ModbusStart+0x32>
	{

		while(1); //ERROR select the type of hardware
 80014a4:	e7fe      	b.n	80014a4 <ModbusStart+0x30>
	}

	if (modH->xTypeHW == USART_HW_DMA && ENABLE_USART_DMA == 0  )
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	d100      	bne.n	80014b2 <ModbusStart+0x3e>
	{
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
 80014b0:	e7fe      	b.n	80014b0 <ModbusStart+0x3c>
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d004      	beq.n	80014c6 <ModbusStart+0x52>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	d13c      	bne.n	8001540 <ModbusStart+0xcc>
	{

	      if (modH->EN_Port != NULL )
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d007      	beq.n	80014de <ModbusStart+0x6a>
          {
              // return RS485 transceiver to transmit mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68d8      	ldr	r0, [r3, #12]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	8a1b      	ldrh	r3, [r3, #16]
 80014d6:	2200      	movs	r2, #0
 80014d8:	4619      	mov	r1, r3
 80014da:	f002 fef9 	bl	80042d0 <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regs == NULL )
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2b03      	cmp	r3, #3
 80014e4:	d105      	bne.n	80014f2 <ModbusStart+0x7e>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d100      	bne.n	80014f2 <ModbusStart+0x7e>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 80014f0:	e7fe      	b.n	80014f0 <ModbusStart+0x7c>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 80014f2:	bf00      	nop
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f007 fb4e 	bl	8008b9a <HAL_UART_GetState>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b20      	cmp	r3, #32
 8001502:	d1f7      	bne.n	80014f4 <ModbusStart+0x80>
          }


#else
          // Receive data from serial port for Modbus using interrupt
          if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6858      	ldr	r0, [r3, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	33a6      	adds	r3, #166	; 0xa6
 800150c:	2201      	movs	r2, #1
 800150e:	4619      	mov	r1, r3
 8001510:	f007 f87c 	bl	800860c <HAL_UART_Receive_IT>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d000      	beq.n	800151c <ModbusStart+0xa8>
          {
                while(1)
 800151a:	e7fe      	b.n	800151a <ModbusStart+0xa6>
                 }
          }

#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7a1b      	ldrb	r3, [r3, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d004      	beq.n	800152e <ModbusStart+0xba>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b04      	cmp	r3, #4
 800152a:	d100      	bne.n	800152e <ModbusStart+0xba>
          {
        	  while(1)
 800152c:	e7fe      	b.n	800152c <ModbusStart+0xb8>
        	     	  //error Master ID must be zero
        	  }

          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	7a1b      	ldrb	r3, [r3, #8]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d104      	bne.n	8001540 <ModbusStart+0xcc>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b03      	cmp	r3, #3
 800153c:	d100      	bne.n	8001540 <ModbusStart+0xcc>
          {
             	  while(1)
 800153e:	e7fe      	b.n	800153e <ModbusStart+0xca>


#endif


    modH->u8lastRec = modH->u8BufferSize = 0;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f893 2093 	ldrb.w	r2, [r3, #147]	; 0x93
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f8b3 209e 	ldrh.w	r2, [r3, #158]	; 0x9e
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c

}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af02      	add	r7, sp, #8
 8001582:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	e02a      	b.n	80015e0 <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 800158a:	4a1b      	ldr	r2, [pc, #108]	; (80015f8 <vTimerCallbackT35+0x7c>)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001592:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	429a      	cmp	r2, r3
 800159a:	d11e      	bne.n	80015da <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 800159c:	4a16      	ldr	r2, [pc, #88]	; (80015f8 <vTimerCallbackT35+0x7c>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	d10c      	bne.n	80015c4 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 80015aa:	4a13      	ldr	r2, [pc, #76]	; (80015f8 <vTimerCallbackT35+0x7c>)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b2:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 80015b6:	2300      	movs	r3, #0
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2300      	movs	r3, #0
 80015bc:	2200      	movs	r2, #0
 80015be:	2103      	movs	r1, #3
 80015c0:	f00a fbe6 	bl	800bd90 <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 80015c4:	4a0c      	ldr	r2, [pc, #48]	; (80015f8 <vTimerCallbackT35+0x7c>)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015cc:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 80015d0:	2300      	movs	r3, #0
 80015d2:	2203      	movs	r2, #3
 80015d4:	2100      	movs	r1, #0
 80015d6:	f00a f96f 	bl	800b8b8 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	3301      	adds	r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	4b06      	ldr	r3, [pc, #24]	; (80015fc <vTimerCallbackT35+0x80>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	461a      	mov	r2, r3
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4293      	cmp	r3, r2
 80015ea:	dbce      	blt.n	800158a <vTimerCallbackT35+0xe>
		}

	}
}
 80015ec:	bf00      	nop
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20002834 	.word	0x20002834
 80015fc:	200001fc 	.word	0x200001fc

08001600 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e017      	b.n	800163e <vTimerCallbackTimeout+0x3e>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 800160e:	4a11      	ldr	r2, [pc, #68]	; (8001654 <vTimerCallbackTimeout+0x54>)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001616:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	d10b      	bne.n	8001638 <vTimerCallbackTimeout+0x38>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 8001620:	4a0c      	ldr	r2, [pc, #48]	; (8001654 <vTimerCallbackTimeout+0x54>)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001628:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 800162c:	2300      	movs	r3, #0
 800162e:	2203      	movs	r2, #3
 8001630:	f06f 0107 	mvn.w	r1, #7
 8001634:	f00a f940 	bl	800b8b8 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <vTimerCallbackTimeout+0x58>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4293      	cmp	r3, r2
 8001648:	dbe1      	blt.n	800160e <vTimerCallbackTimeout+0xe>
		}

	}

}
 800164a:	bf00      	nop
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20002834 	.word	0x20002834
 8001658:	200001fc 	.word	0x200001fc

0800165c <StartTaskModbusSlave>:
#endif



void StartTaskModbusSlave(void *argument)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	60fb      	str	r3, [r7, #12]
#endif

  for(;;)
  {

	modH->i8lastError = 0;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2200      	movs	r2, #0
 800166c:	749a      	strb	r2, [r3, #18]

	  }
#endif


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001674:	2b01      	cmp	r3, #1
 8001676:	d004      	beq.n	8001682 <StartTaskModbusSlave+0x26>
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800167e:	2b04      	cmp	r3, #4
 8001680:	d117      	bne.n	80016b2 <StartTaskModbusSlave+0x56>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 8001682:	f04f 31ff 	mov.w	r1, #4294967295
 8001686:	2001      	movs	r0, #1
 8001688:	f00a f8ca 	bl	800b820 <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f000 fbe9 	bl	8001e64 <getRxBuffer>
 8001692:	4603      	mov	r3, r0
 8001694:	f113 0f03 	cmn.w	r3, #3
 8001698:	d10b      	bne.n	80016b2 <StartTaskModbusSlave+0x56>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	22fd      	movs	r2, #253	; 0xfd
 800169e:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80016a6:	3301      	adds	r3, #1
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  continue;
 80016b0:	e0a1      	b.n	80017f6 <StartTaskModbusSlave+0x19a>
	  }
	   //modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
   }

   if (modH->u8BufferSize < 7)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80016b8:	2b06      	cmp	r3, #6
 80016ba:	d80b      	bhi.n	80016d4 <StartTaskModbusSlave+0x78>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	22fa      	movs	r2, #250	; 0xfa
 80016c0:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80016c8:	3301      	adds	r3, #1
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	  {
		  netconn_close(modH->newconn);
		  netconn_delete(modH->newconn);
	  }
  #endif
	  continue;
 80016d2:	e090      	b.n	80017f6 <StartTaskModbusSlave+0x19a>
    }

		// check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id)   //for Modbus TCP this is not validated, user should modify accordingly if needed
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	7cda      	ldrb	r2, [r3, #19]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	7a1b      	ldrb	r3, [r3, #8]
 80016dc:	429a      	cmp	r2, r3
 80016de:	f040 8089 	bne.w	80017f4 <StartTaskModbusSlave+0x198>
        #endif
		continue;
	 }

	  // validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 fc08 	bl	8001ef8 <validateRequest>
 80016e8:	4603      	mov	r3, r0
 80016ea:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00c      	beq.n	800170c <StartTaskModbusSlave+0xb0>
	{
	    if (u8exception != ERR_TIME_OUT)
		{
		    buildException( u8exception, modH);
 80016f2:	7afb      	ldrb	r3, [r7, #11]
 80016f4:	68f9      	ldr	r1, [r7, #12]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 fda0 	bl	800223c <buildException>
			sendTxBuffer(modH);
 80016fc:	68f8      	ldr	r0, [r7, #12]
 80016fe:	f000 fdbb 	bl	8002278 <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 8001702:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	749a      	strb	r2, [r3, #18]
		{
		    netconn_close(modH->newconn);
		  	netconn_delete(modH->newconn);
		}
        #endif
		continue;
 800170a:	e074      	b.n	80017f6 <StartTaskModbusSlave+0x19a>
	 }

	 modH->i8lastError = 0;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	749a      	strb	r2, [r3, #18]
	 xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001718:	f04f 31ff 	mov.w	r1, #4294967295
 800171c:	4618      	mov	r0, r3
 800171e:	f008 fd37 	bl	800a190 <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	7d1b      	ldrb	r3, [r3, #20]
 8001726:	3b01      	subs	r3, #1
 8001728:	2b0f      	cmp	r3, #15
 800172a:	d859      	bhi.n	80017e0 <StartTaskModbusSlave+0x184>
 800172c:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <StartTaskModbusSlave+0xd8>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	08001775 	.word	0x08001775
 8001738:	08001775 	.word	0x08001775
 800173c:	08001787 	.word	0x08001787
 8001740:	08001787 	.word	0x08001787
 8001744:	08001799 	.word	0x08001799
 8001748:	080017ab 	.word	0x080017ab
 800174c:	080017e1 	.word	0x080017e1
 8001750:	080017e1 	.word	0x080017e1
 8001754:	080017e1 	.word	0x080017e1
 8001758:	080017e1 	.word	0x080017e1
 800175c:	080017e1 	.word	0x080017e1
 8001760:	080017e1 	.word	0x080017e1
 8001764:	080017e1 	.word	0x080017e1
 8001768:	080017e1 	.word	0x080017e1
 800176c:	080017bd 	.word	0x080017bd
 8001770:	080017cf 	.word	0x080017cf
	 {
			case MB_FC_READ_COILS:
			case MB_FC_READ_DISCRETE_INPUT:
				modH->i8state = process_FC1(modH);
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f000 fe0f 	bl	8002398 <process_FC1>
 800177a:	4603      	mov	r3, r0
 800177c:	461a      	mov	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 8001784:	e02d      	b.n	80017e2 <StartTaskModbusSlave+0x186>
			case MB_FC_READ_INPUT_REGISTER:
			case MB_FC_READ_REGISTERS :
				modH->i8state = process_FC3(modH);
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f000 febb 	bl	8002502 <process_FC3>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 8001796:	e024      	b.n	80017e2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_COIL:
				modH->i8state = process_FC5(modH);
 8001798:	68f8      	ldr	r0, [r7, #12]
 800179a:	f000 ff1d 	bl	80025d8 <process_FC5>
 800179e:	4603      	mov	r3, r0
 80017a0:	461a      	mov	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 80017a8:	e01b      	b.n	80017e2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_REGISTER :
				modH->i8state = process_FC6(modH);
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f000 ff6d 	bl	800268a <process_FC6>
 80017b0:	4603      	mov	r3, r0
 80017b2:	461a      	mov	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 80017ba:	e012      	b.n	80017e2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_COILS:
				modH->i8state = process_FC15(modH);
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f000 ff96 	bl	80026ee <process_FC15>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 80017cc:	e009      	b.n	80017e2 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_REGISTERS :
				modH->i8state = process_FC16(modH);
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f001 f81b 	bl	800280a <process_FC16>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
				break;
 80017de:	e000      	b.n	80017e2 <StartTaskModbusSlave+0x186>
			default:
				break;
 80017e0:	bf00      	nop
	    netconn_close(modH->newconn);
	  	netconn_delete(modH->newconn);
	 }
   #endif

	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 80017e8:	2300      	movs	r3, #0
 80017ea:	2200      	movs	r2, #0
 80017ec:	2100      	movs	r1, #0
 80017ee:	f008 f9cb 	bl	8009b88 <xQueueGenericSend>

	 continue;
 80017f2:	e000      	b.n	80017f6 <StartTaskModbusSlave+0x19a>
		continue;
 80017f4:	bf00      	nop
  {
 80017f6:	e737      	b.n	8001668 <StartTaskModbusSlave+0xc>

080017f8 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 80017f8:	b084      	sub	sp, #16
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	f107 001c 	add.w	r0, r7, #28
 8001806:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001814:	f04f 31ff 	mov.w	r1, #4294967295
 8001818:	4618      	mov	r0, r3
 800181a:	f008 fcb9 	bl	800a190 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7a1b      	ldrb	r3, [r3, #8]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <SendQuery+0x32>
 8001826:	23ff      	movs	r3, #255	; 0xff
 8001828:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f993 30a7 	ldrsb.w	r3, [r3, #167]	; 0xa7
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <SendQuery+0x40>
 8001834:	23fe      	movs	r3, #254	; 0xfe
 8001836:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8001838:	7f3b      	ldrb	r3, [r7, #28]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <SendQuery+0x4c>
 800183e:	7f3b      	ldrb	r3, [r7, #28]
 8001840:	2bf7      	cmp	r3, #247	; 0xf7
 8001842:	d901      	bls.n	8001848 <SendQuery+0x50>
 8001844:	23f7      	movs	r3, #247	; 0xf7
 8001846:	73bb      	strb	r3, [r7, #14]

	if(error)
 8001848:	7bbb      	ldrb	r3, [r7, #14]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d00e      	beq.n	800186c <SendQuery+0x74>
	{
		 modH->i8lastError = error;
 800184e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 800185c:	2300      	movs	r3, #0
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	f008 f991 	bl	8009b88 <xQueueGenericSend>
		 return error;
 8001866:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800186a:	e129      	b.n	8001ac0 <SendQuery+0x2c8>
	}


	modH->u16regs = telegram.u16reg;
 800186c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 8001874:	7f3a      	ldrb	r2, [r7, #28]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 800187a:	7f7a      	ldrb	r2, [r7, #29]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8001880:	8bfb      	ldrh	r3, [r7, #30]
 8001882:	0a1b      	lsrs	r3, r3, #8
 8001884:	b29b      	uxth	r3, r3
 8001886:	b2da      	uxtb	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 800188c:	8bfb      	ldrh	r3, [r7, #30]
 800188e:	b2da      	uxtb	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8001894:	7f7b      	ldrb	r3, [r7, #29]
 8001896:	3b01      	subs	r3, #1
 8001898:	2b0f      	cmp	r3, #15
 800189a:	f200 80fe 	bhi.w	8001a9a <SendQuery+0x2a2>
 800189e:	a201      	add	r2, pc, #4	; (adr r2, 80018a4 <SendQuery+0xac>)
 80018a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a4:	080018e5 	.word	0x080018e5
 80018a8:	080018e5 	.word	0x080018e5
 80018ac:	080018e5 	.word	0x080018e5
 80018b0:	080018e5 	.word	0x080018e5
 80018b4:	08001903 	.word	0x08001903
 80018b8:	08001925 	.word	0x08001925
 80018bc:	08001a9b 	.word	0x08001a9b
 80018c0:	08001a9b 	.word	0x08001a9b
 80018c4:	08001a9b 	.word	0x08001a9b
 80018c8:	08001a9b 	.word	0x08001a9b
 80018cc:	08001a9b 	.word	0x08001a9b
 80018d0:	08001a9b 	.word	0x08001a9b
 80018d4:	08001a9b 	.word	0x08001a9b
 80018d8:	08001a9b 	.word	0x08001a9b
 80018dc:	08001947 	.word	0x08001947
 80018e0:	08001a05 	.word	0x08001a05
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 80018e4:	8c3b      	ldrh	r3, [r7, #32]
 80018e6:	0a1b      	lsrs	r3, r3, #8
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 80018f0:	8c3b      	ldrh	r3, [r7, #32]
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2206      	movs	r2, #6
 80018fc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8001900:	e0cb      	b.n	8001a9a <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <SendQuery+0x116>
 800190a:	22ff      	movs	r2, #255	; 0xff
 800190c:	e000      	b.n	8001910 <SendQuery+0x118>
 800190e:	2200      	movs	r2, #0
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2206      	movs	r2, #6
 800191e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8001922:	e0ba      	b.n	8001a9a <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 8001924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	b29b      	uxth	r3, r3
 800192c:	b2da      	uxtb	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	b2da      	uxtb	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2206      	movs	r2, #6
 8001940:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8001944:	e0a9      	b.n	8001a9a <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8001946:	8c3b      	ldrh	r3, [r7, #32]
 8001948:	091b      	lsrs	r3, r3, #4
 800194a:	b29b      	uxth	r3, r3
 800194c:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 800194e:	7a7b      	ldrb	r3, [r7, #9]
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8001954:	8c3b      	ldrh	r3, [r7, #32]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	b29b      	uxth	r3, r3
 800195c:	2b00      	cmp	r3, #0
 800195e:	d005      	beq.n	800196c <SendQuery+0x174>
	    {
	        u8bytesno++;
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	3301      	adds	r3, #1
 8001964:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8001966:	7a7b      	ldrb	r3, [r7, #9]
 8001968:	3301      	adds	r3, #1
 800196a:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800196c:	8c3b      	ldrh	r3, [r7, #32]
 800196e:	0a1b      	lsrs	r3, r3, #8
 8001970:	b29b      	uxth	r3, r3
 8001972:	b2da      	uxtb	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8001978:	8c3b      	ldrh	r3, [r7, #32]
 800197a:	b2da      	uxtb	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	7bfa      	ldrb	r2, [r7, #15]
 8001984:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2207      	movs	r2, #7
 800198a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 800198e:	2300      	movs	r3, #0
 8001990:	81bb      	strh	r3, [r7, #12]
 8001992:	e031      	b.n	80019f8 <SendQuery+0x200>
	    {
	        if(i%2)
 8001994:	89bb      	ldrh	r3, [r7, #12]
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	b29b      	uxth	r3, r3
 800199c:	2b00      	cmp	r3, #0
 800199e:	d00f      	beq.n	80019c0 <SendQuery+0x1c8>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 80019a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a2:	89bb      	ldrh	r3, [r7, #12]
 80019a4:	085b      	lsrs	r3, r3, #1
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	881a      	ldrh	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80019b4:	4619      	mov	r1, r3
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	440b      	add	r3, r1
 80019bc:	74da      	strb	r2, [r3, #19]
 80019be:	e010      	b.n	80019e2 <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 80019c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019c2:	89bb      	ldrh	r3, [r7, #12]
 80019c4:	085b      	lsrs	r3, r3, #1
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	4413      	add	r3, r2
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80019d8:	4619      	mov	r1, r3
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	440b      	add	r3, r1
 80019e0:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 80019f2:	89bb      	ldrh	r3, [r7, #12]
 80019f4:	3301      	adds	r3, #1
 80019f6:	81bb      	strh	r3, [r7, #12]
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	89ba      	ldrh	r2, [r7, #12]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d3c8      	bcc.n	8001994 <SendQuery+0x19c>
	    }
	    break;
 8001a02:	e04a      	b.n	8001a9a <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8001a04:	8c3b      	ldrh	r3, [r7, #32]
 8001a06:	0a1b      	lsrs	r3, r3, #8
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8001a10:	8c3b      	ldrh	r3, [r7, #32]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8001a18:	8c3b      	ldrh	r3, [r7, #32]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2207      	movs	r2, #7
 8001a28:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	817b      	strh	r3, [r7, #10]
 8001a30:	e02e      	b.n	8001a90 <SendQuery+0x298>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 8001a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a34:	897b      	ldrh	r3, [r7, #10]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	4413      	add	r3, r2
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	0a1b      	lsrs	r3, r3, #8
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001a46:	4619      	mov	r1, r3
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	440b      	add	r3, r1
 8001a4e:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001a56:	3301      	adds	r3, #1
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 8001a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a62:	897b      	ldrh	r3, [r7, #10]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	4413      	add	r3, r2
 8001a68:	881a      	ldrh	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001a70:	4619      	mov	r1, r3
 8001a72:	b2d2      	uxtb	r2, r2
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	440b      	add	r3, r1
 8001a78:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8001a8a:	897b      	ldrh	r3, [r7, #10]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	817b      	strh	r3, [r7, #10]
 8001a90:	8c3b      	ldrh	r3, [r7, #32]
 8001a92:	897a      	ldrh	r2, [r7, #10]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d3cc      	bcc.n	8001a32 <SendQuery+0x23a>
	    }
	    break;
 8001a98:	bf00      	nop
	}

	sendTxBuffer(modH);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 fbec 	bl	8002278 <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	f008 f86c 	bl	8009b88 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
	modH->i8lastError = 0;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	749a      	strb	r2, [r3, #18]
	return 0;
 8001abe:	2300      	movs	r3, #0


}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001aca:	b004      	add	sp, #16
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <StartTaskModbusMaster>:
}

#endif

void StartTaskModbusMaster(void *argument)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08c      	sub	sp, #48	; 0x30
 8001ad4:	af02      	add	r7, sp, #8
 8001ad6:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8001ae2:	f107 010c 	add.w	r1, r7, #12
 8001ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8001aea:	4618      	mov	r0, r3
 8001aec:	f008 fa70 	bl	8009fd0 <xQueueReceive>
       /* Block until a Modbus Frame arrives or query timeouts*/
   	   ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
#else
     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	f107 030c 	add.w	r3, r7, #12
 8001af8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001afa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001afc:	f7ff fe7c 	bl	80017f8 <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295
 8001b04:	2001      	movs	r0, #1
 8001b06:	f009 fe8b 	bl	800b820 <ulTaskNotifyTake>
 8001b0a:	6238      	str	r0, [r7, #32]

#endif

	  // notify the task the request timeout
      modH->i8lastError = 0;
 8001b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0e:	2200      	movs	r2, #0
 8001b10:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 8001b12:	6a3b      	ldr	r3, [r7, #32]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d018      	beq.n	8001b4a <StartTaskModbusMaster+0x7a>
      {
    	  modH->i8state = COM_IDLE;
 8001b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
    	  modH->i8lastError = ERR_TIME_OUT;
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	22f8      	movs	r2, #248	; 0xf8
 8001b24:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b32:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8001b36:	69b8      	ldr	r0, [r7, #24]
 8001b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3a:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	2300      	movs	r3, #0
 8001b42:	2203      	movs	r2, #3
 8001b44:	f009 feb8 	bl	800b8b8 <xTaskGenericNotify>
    	  continue;
 8001b48:	e097      	b.n	8001c7a <StartTaskModbusMaster+0x1aa>
      {
    	  getRxBuffer(modH);
      }

#else
      getRxBuffer(modH);
 8001b4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b4c:	f000 f98a 	bl	8001e64 <getRxBuffer>
#endif



	  if ( modH->u8BufferSize < 6){
 8001b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b52:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001b56:	2b05      	cmp	r3, #5
 8001b58:	d818      	bhi.n	8001b8c <StartTaskModbusMaster+0xbc>

		  modH->i8state = COM_IDLE;
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
		  modH->i8lastError = ERR_BAD_SIZE;
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	22fa      	movs	r2, #250	; 0xfa
 8001b66:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8001b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001b6e:	3301      	adds	r3, #1
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b74:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8001b78:	69b8      	ldr	r0, [r7, #24]
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001b80:	4619      	mov	r1, r3
 8001b82:	2300      	movs	r3, #0
 8001b84:	2203      	movs	r2, #3
 8001b86:	f009 fe97 	bl	800b8b8 <xTaskGenericNotify>
		  continue;
 8001b8a:	e076      	b.n	8001c7a <StartTaskModbusMaster+0x1aa>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8e:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 8001b92:	2300      	movs	r3, #0
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	2300      	movs	r3, #0
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2103      	movs	r1, #3
 8001b9c:	f00a f8f8 	bl	800bd90 <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8001ba0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ba2:	f000 f8f1 	bl	8001d88 <validateAnswer>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 8001baa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d010      	beq.n	8001bd4 <StartTaskModbusMaster+0x104>
	  {
		 modH->i8state = COM_IDLE;
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
         modH->i8lastError = u8exception;
 8001bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbc:	7ffa      	ldrb	r2, [r7, #31]
 8001bbe:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8001bc0:	69b8      	ldr	r0, [r7, #24]
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	2300      	movs	r3, #0
 8001bcc:	2203      	movs	r2, #3
 8001bce:	f009 fe73 	bl	800b8b8 <xTaskGenericNotify>
	     continue;
 8001bd2:	e052      	b.n	8001c7a <StartTaskModbusMaster+0x1aa>
	  }

	  modH->i8lastError = u8exception;
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd6:	7ffa      	ldrb	r2, [r7, #31]
 8001bd8:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8001bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bdc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	4618      	mov	r0, r3
 8001be6:	f008 fad3 	bl	800a190 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 8001bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bec:	7d1b      	ldrb	r3, [r3, #20]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	2b0f      	cmp	r3, #15
 8001bf2:	d82b      	bhi.n	8001c4c <StartTaskModbusMaster+0x17c>
 8001bf4:	a201      	add	r2, pc, #4	; (adr r2, 8001bfc <StartTaskModbusMaster+0x12c>)
 8001bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bfa:	bf00      	nop
 8001bfc:	08001c3d 	.word	0x08001c3d
 8001c00:	08001c3d 	.word	0x08001c3d
 8001c04:	08001c45 	.word	0x08001c45
 8001c08:	08001c45 	.word	0x08001c45
 8001c0c:	08001c4d 	.word	0x08001c4d
 8001c10:	08001c4d 	.word	0x08001c4d
 8001c14:	08001c4d 	.word	0x08001c4d
 8001c18:	08001c4d 	.word	0x08001c4d
 8001c1c:	08001c4d 	.word	0x08001c4d
 8001c20:	08001c4d 	.word	0x08001c4d
 8001c24:	08001c4d 	.word	0x08001c4d
 8001c28:	08001c4d 	.word	0x08001c4d
 8001c2c:	08001c4d 	.word	0x08001c4d
 8001c30:	08001c4d 	.word	0x08001c4d
 8001c34:	08001c4d 	.word	0x08001c4d
 8001c38:	08001c4d 	.word	0x08001c4d
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 8001c3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c3e:	f000 f81d 	bl	8001c7c <get_FC1>
	      break;
 8001c42:	e004      	b.n	8001c4e <StartTaskModbusMaster+0x17e>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 8001c44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c46:	f000 f870 	bl	8001d2a <get_FC3>
	      break;
 8001c4a:	e000      	b.n	8001c4e <StartTaskModbusMaster+0x17e>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8001c4c:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7

	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2100      	movs	r1, #0
 8001c62:	f007 ff91 	bl	8009b88 <xQueueGenericSend>
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8001c66:	69b8      	ldr	r0, [r7, #24]
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8001c6e:	4619      	mov	r1, r3
 8001c70:	2300      	movs	r3, #0
 8001c72:	2203      	movs	r2, #3
 8001c74:	f009 fe20 	bl	800b8b8 <xTaskGenericNotify>
	  continue;
 8001c78:	bf00      	nop
  {
 8001c7a:	e72f      	b.n	8001adc <StartTaskModbusMaster+0xc>

08001c7c <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8001c84:	2303      	movs	r3, #3
 8001c86:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	e043      	b.n	8001d16 <get_FC1+0x9a>

        if(i%2)
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d01c      	beq.n	8001cd4 <get_FC1+0x58>
        {
        	modH->u16regs[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regs[i/2]));
 8001c9a:	7bfa      	ldrb	r2, [r7, #15]
 8001c9c:	7bbb      	ldrb	r3, [r7, #14]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	7cd8      	ldrb	r0, [r3, #19]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	085b      	lsrs	r3, r3, #1
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	4413      	add	r3, r2
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	b2d9      	uxtb	r1, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	085b      	lsrs	r3, r3, #1
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	18d4      	adds	r4, r2, r3
 8001cca:	f000 fa5f 	bl	800218c <word>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	8023      	strh	r3, [r4, #0]
 8001cd2:	e01d      	b.n	8001d10 <get_FC1+0x94>
        }
        else
        {

        	modH->u16regs[i/2]= word(highByte(modH->u16regs[i/2]), modH->u8Buffer[i+u8byte]);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	085b      	lsrs	r3, r3, #1
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	4413      	add	r3, r2
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	0a1b      	lsrs	r3, r3, #8
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	b2d8      	uxtb	r0, r3
 8001cec:	7bfa      	ldrb	r2, [r7, #15]
 8001cee:	7bbb      	ldrb	r3, [r7, #14]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	7cd9      	ldrb	r1, [r3, #19]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	085b      	lsrs	r3, r3, #1
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	18d4      	adds	r4, r2, r3
 8001d08:	f000 fa40 	bl	800218c <word>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	3301      	adds	r3, #1
 8001d14:	73fb      	strb	r3, [r7, #15]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	7d5b      	ldrb	r3, [r3, #21]
 8001d1a:	7bfa      	ldrb	r2, [r7, #15]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d3b6      	bcc.n	8001c8e <get_FC1+0x12>
        }

     }
}
 8001d20:	bf00      	nop
 8001d22:	bf00      	nop
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd90      	pop	{r4, r7, pc}

08001d2a <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 8001d2a:	b590      	push	{r4, r7, lr}
 8001d2c:	b085      	sub	sp, #20
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8001d32:	2303      	movs	r3, #3
 8001d34:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	73bb      	strb	r3, [r7, #14]
 8001d3a:	e018      	b.n	8001d6e <get_FC3+0x44>
    {
    	modH->u16regs[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	7cd8      	ldrb	r0, [r3, #19]
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	3301      	adds	r3, #1
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	7cd9      	ldrb	r1, [r3, #19]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001d54:	7bbb      	ldrb	r3, [r7, #14]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	18d4      	adds	r4, r2, r3
 8001d5a:	f000 fa17 	bl	800218c <word>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
 8001d64:	3302      	adds	r3, #2
 8001d66:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8001d68:	7bbb      	ldrb	r3, [r7, #14]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	73bb      	strb	r3, [r7, #14]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	7d5b      	ldrb	r3, [r3, #21]
 8001d72:	085b      	lsrs	r3, r3, #1
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	7bba      	ldrb	r2, [r7, #14]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d3df      	bcc.n	8001d3c <get_FC3+0x12>
    }
}
 8001d7c:	bf00      	nop
 8001d7e:	bf00      	nop
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd90      	pop	{r4, r7, pc}
	...

08001d88 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
#if ENABLE_TCP ==1
	if(modH->xTypeHW != TCP_HW)
	{
#endif
	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001d96:	3b02      	subs	r3, #2
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	7cdb      	ldrb	r3, [r3, #19]
 8001d9e:	021b      	lsls	r3, r3, #8
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8001da0:	b21a      	sxth	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001da8:	3b01      	subs	r3, #1
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	440b      	add	r3, r1
 8001dae:	7cdb      	ldrb	r3, [r3, #19]
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	4313      	orrs	r3, r2
 8001db4:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 8001db6:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f103 0213 	add.w	r2, r3, #19
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001dc4:	3b02      	subs	r3, #2
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4610      	mov	r0, r2
 8001dcc:	f000 f9f0 	bl	80021b0 <calcCRC>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	89bb      	ldrh	r3, [r7, #12]
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d009      	beq.n	8001dee <validateAnswer+0x66>
    {
    	modH->u16errCnt ++;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001de0:	3301      	adds	r3, #1
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_BAD_CRC;
 8001dea:	23fc      	movs	r3, #252	; 0xfc
 8001dec:	e034      	b.n	8001e58 <validateAnswer+0xd0>
	}
#endif


    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	7d1b      	ldrb	r3, [r3, #20]
 8001df2:	b25b      	sxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	da09      	bge.n	8001e0c <validateAnswer+0x84>
    {
    	modH->u16errCnt ++;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001dfe:	3301      	adds	r3, #1
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_EXCEPTION;
 8001e08:	23fb      	movs	r3, #251	; 0xfb
 8001e0a:	e025      	b.n	8001e58 <validateAnswer+0xd0>
    }

    // check fct code
    bool isSupported = false;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8001e10:	2300      	movs	r3, #0
 8001e12:	73bb      	strb	r3, [r7, #14]
 8001e14:	e00c      	b.n	8001e30 <validateAnswer+0xa8>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8001e16:	7bbb      	ldrb	r3, [r7, #14]
 8001e18:	4a11      	ldr	r2, [pc, #68]	; (8001e60 <validateAnswer+0xd8>)
 8001e1a:	5cd2      	ldrb	r2, [r2, r3]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	7d1b      	ldrb	r3, [r3, #20]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d102      	bne.n	8001e2a <validateAnswer+0xa2>
        {
            isSupported = 1;
 8001e24:	2301      	movs	r3, #1
 8001e26:	73fb      	strb	r3, [r7, #15]
            break;
 8001e28:	e005      	b.n	8001e36 <validateAnswer+0xae>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8001e2a:	7bbb      	ldrb	r3, [r7, #14]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	73bb      	strb	r3, [r7, #14]
 8001e30:	7bbb      	ldrb	r3, [r7, #14]
 8001e32:	2b07      	cmp	r3, #7
 8001e34:	d9ef      	bls.n	8001e16 <validateAnswer+0x8e>
        }
    }
    if (!isSupported)
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	f083 0301 	eor.w	r3, r3, #1
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <validateAnswer+0xce>
    {
    	modH->u16errCnt ++;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001e48:	3301      	adds	r3, #1
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return EXC_FUNC_CODE;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e000      	b.n	8001e58 <validateAnswer+0xd0>
    }

    return 0; // OK, no exception code thrown
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	0800f6ec 	.word	0x0800f6ec

08001e64 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d104      	bne.n	8001e80 <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f006 fbf6 	bl	800866c <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d008      	beq.n	8001e9c <getRxBuffer+0x38>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	33bc      	adds	r3, #188	; 0xbc
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fa34 	bl	80012fc <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 8001e94:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 8001e98:	81fb      	strh	r3, [r7, #14]
 8001e9a:	e019      	b.n	8001ed0 <getRxBuffer+0x6c>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3313      	adds	r3, #19
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	f7ff f9c1 	bl	8001230 <RingGetAllBytes>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
		modH->u16InCnt++;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		i16result = modH->u8BufferSize;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001ece:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d107      	bne.n	8001eea <getRxBuffer+0x86>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6858      	ldr	r0, [r3, #4]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	33a6      	adds	r3, #166	; 0xa6
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f006 fb91 	bl	800860c <HAL_UART_Receive_IT>
	}

    return i16result;
 8001eea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	    		return ERR_BAD_CRC;
	    		}
	    }
#else
	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001f06:	3b02      	subs	r3, #2
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	7cdb      	ldrb	r3, [r3, #19]
 8001f0e:	021b      	lsls	r3, r3, #8
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8001f10:	b21a      	sxth	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	440b      	add	r3, r1
 8001f1e:	7cdb      	ldrb	r3, [r3, #19]
 8001f20:	b21b      	sxth	r3, r3
 8001f22:	4313      	orrs	r3, r2
 8001f24:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8001f26:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f103 0213 	add.w	r2, r3, #19
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001f34:	3b02      	subs	r3, #2
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	f000 f938 	bl	80021b0 <calcCRC>
 8001f40:	4603      	mov	r3, r0
 8001f42:	461a      	mov	r2, r3
 8001f44:	893b      	ldrh	r3, [r7, #8]
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d009      	beq.n	8001f5e <validateRequest+0x66>
	    {
	       		modH->u16errCnt ++;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001f50:	3301      	adds	r3, #1
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	       		return ERR_BAD_CRC;
 8001f5a:	23fc      	movs	r3, #252	; 0xfc
 8001f5c:	e10f      	b.n	800217e <validateRequest+0x286>


#endif

	    // check fct code
	    bool isSupported = false;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8001f62:	2300      	movs	r3, #0
 8001f64:	73bb      	strb	r3, [r7, #14]
 8001f66:	e00c      	b.n	8001f82 <validateRequest+0x8a>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8001f68:	7bbb      	ldrb	r3, [r7, #14]
 8001f6a:	4a87      	ldr	r2, [pc, #540]	; (8002188 <validateRequest+0x290>)
 8001f6c:	5cd2      	ldrb	r2, [r2, r3]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	7d1b      	ldrb	r3, [r3, #20]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d102      	bne.n	8001f7c <validateRequest+0x84>
	        {
	            isSupported = 1;
 8001f76:	2301      	movs	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
	            break;
 8001f7a:	e005      	b.n	8001f88 <validateRequest+0x90>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8001f7c:	7bbb      	ldrb	r3, [r7, #14]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	73bb      	strb	r3, [r7, #14]
 8001f82:	7bbb      	ldrb	r3, [r7, #14]
 8001f84:	2b07      	cmp	r3, #7
 8001f86:	d9ef      	bls.n	8001f68 <validateRequest+0x70>
	        }
	    }
	    if (!isSupported)
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	f083 0301 	eor.w	r3, r3, #1
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d009      	beq.n	8001fa8 <validateRequest+0xb0>
	    {
	    	modH->u16errCnt ++;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	        return EXC_FUNC_CODE;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e0ea      	b.n	800217e <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	7d1b      	ldrb	r3, [r3, #20]
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	2b0f      	cmp	r3, #15
 8001fb8:	f200 80e0 	bhi.w	800217c <validateRequest+0x284>
 8001fbc:	a201      	add	r2, pc, #4	; (adr r2, 8001fc4 <validateRequest+0xcc>)
 8001fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc2:	bf00      	nop
 8001fc4:	08002005 	.word	0x08002005
 8001fc8:	08002005 	.word	0x08002005
 8001fcc:	0800211d 	.word	0x0800211d
 8001fd0:	0800211d 	.word	0x0800211d
 8001fd4:	080020b1 	.word	0x080020b1
 8001fd8:	080020f9 	.word	0x080020f9
 8001fdc:	0800217d 	.word	0x0800217d
 8001fe0:	0800217d 	.word	0x0800217d
 8001fe4:	0800217d 	.word	0x0800217d
 8001fe8:	0800217d 	.word	0x0800217d
 8001fec:	0800217d 	.word	0x0800217d
 8001ff0:	0800217d 	.word	0x0800217d
 8001ff4:	0800217d 	.word	0x0800217d
 8001ff8:	0800217d 	.word	0x0800217d
 8001ffc:	08002005 	.word	0x08002005
 8002000:	0800211d 	.word	0x0800211d
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	7d5a      	ldrb	r2, [r3, #21]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	7d9b      	ldrb	r3, [r3, #22]
 800200c:	4619      	mov	r1, r3
 800200e:	4610      	mov	r0, r2
 8002010:	f000 f8bc 	bl	800218c <word>
 8002014:	4603      	mov	r3, r0
 8002016:	091b      	lsrs	r3, r3, #4
 8002018:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	7dda      	ldrb	r2, [r3, #23]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	7e1b      	ldrb	r3, [r3, #24]
 8002022:	4619      	mov	r1, r3
 8002024:	4610      	mov	r0, r2
 8002026:	f000 f8b1 	bl	800218c <word>
 800202a:	4603      	mov	r3, r0
 800202c:	091b      	lsrs	r3, r3, #4
 800202e:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	7dda      	ldrb	r2, [r3, #23]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e1b      	ldrb	r3, [r3, #24]
 8002038:	4619      	mov	r1, r3
 800203a:	4610      	mov	r0, r2
 800203c:	f000 f8a6 	bl	800218c <word>
 8002040:	4603      	mov	r3, r0
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	b29b      	uxth	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	d002      	beq.n	8002052 <validateRequest+0x15a>
 800204c:	897b      	ldrh	r3, [r7, #10]
 800204e:	3301      	adds	r3, #1
 8002050:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regsize) return EXC_ADDR_RANGE;
 8002052:	89ba      	ldrh	r2, [r7, #12]
 8002054:	897b      	ldrh	r3, [r7, #10]
 8002056:	4413      	add	r3, r2
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	; 0xa4
 800205e:	4293      	cmp	r3, r2
 8002060:	dd01      	ble.n	8002066 <validateRequest+0x16e>
 8002062:	2302      	movs	r3, #2
 8002064:	e08b      	b.n	800217e <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	7dda      	ldrb	r2, [r3, #23]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	7e1b      	ldrb	r3, [r3, #24]
 800206e:	4619      	mov	r1, r3
 8002070:	4610      	mov	r0, r2
 8002072:	f000 f88b 	bl	800218c <word>
 8002076:	4603      	mov	r3, r0
 8002078:	08db      	lsrs	r3, r3, #3
 800207a:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7dda      	ldrb	r2, [r3, #23]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	7e1b      	ldrb	r3, [r3, #24]
 8002084:	4619      	mov	r1, r3
 8002086:	4610      	mov	r0, r2
 8002088:	f000 f880 	bl	800218c <word>
 800208c:	4603      	mov	r3, r0
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	b29b      	uxth	r3, r3
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <validateRequest+0x1a6>
 8002098:	897b      	ldrh	r3, [r7, #10]
 800209a:	3301      	adds	r3, #1
 800209c:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 800209e:	897b      	ldrh	r3, [r7, #10]
 80020a0:	3305      	adds	r3, #5
 80020a2:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 80020a4:	897b      	ldrh	r3, [r7, #10]
 80020a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020aa:	d960      	bls.n	800216e <validateRequest+0x276>
 80020ac:	2303      	movs	r3, #3
 80020ae:	e066      	b.n	800217e <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	7d5a      	ldrb	r2, [r3, #21]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	7d9b      	ldrb	r3, [r3, #22]
 80020b8:	4619      	mov	r1, r3
 80020ba:	4610      	mov	r0, r2
 80020bc:	f000 f866 	bl	800218c <word>
 80020c0:	4603      	mov	r3, r0
 80020c2:	091b      	lsrs	r3, r3, #4
 80020c4:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	7d5a      	ldrb	r2, [r3, #21]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	7d9b      	ldrb	r3, [r3, #22]
 80020ce:	4619      	mov	r1, r3
 80020d0:	4610      	mov	r0, r2
 80020d2:	f000 f85b 	bl	800218c <word>
 80020d6:	4603      	mov	r3, r0
 80020d8:	f003 030f 	and.w	r3, r3, #15
 80020dc:	b29b      	uxth	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d002      	beq.n	80020e8 <validateRequest+0x1f0>
 80020e2:	89bb      	ldrh	r3, [r7, #12]
 80020e4:	3301      	adds	r3, #1
 80020e6:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH->u16regsize) return EXC_ADDR_RANGE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 80020ee:	89ba      	ldrh	r2, [r7, #12]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d93e      	bls.n	8002172 <validateRequest+0x27a>
 80020f4:	2302      	movs	r3, #2
 80020f6:	e042      	b.n	800217e <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	7d5a      	ldrb	r2, [r3, #21]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	7d9b      	ldrb	r3, [r3, #22]
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f000 f842 	bl	800218c <word>
 8002108:	4603      	mov	r3, r0
 800210a:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH-> u16regsize) return EXC_ADDR_RANGE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8002112:	89ba      	ldrh	r2, [r7, #12]
 8002114:	429a      	cmp	r2, r3
 8002116:	d92e      	bls.n	8002176 <validateRequest+0x27e>
 8002118:	2302      	movs	r3, #2
 800211a:	e030      	b.n	800217e <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	7d5a      	ldrb	r2, [r3, #21]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	7d9b      	ldrb	r3, [r3, #22]
 8002124:	4619      	mov	r1, r3
 8002126:	4610      	mov	r0, r2
 8002128:	f000 f830 	bl	800218c <word>
 800212c:	4603      	mov	r3, r0
 800212e:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7dda      	ldrb	r2, [r3, #23]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	7e1b      	ldrb	r3, [r3, #24]
 8002138:	4619      	mov	r1, r3
 800213a:	4610      	mov	r0, r2
 800213c:	f000 f826 	bl	800218c <word>
 8002140:	4603      	mov	r3, r0
 8002142:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regsize) return EXC_ADDR_RANGE;
 8002144:	89ba      	ldrh	r2, [r7, #12]
 8002146:	897b      	ldrh	r3, [r7, #10]
 8002148:	4413      	add	r3, r2
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	; 0xa4
 8002150:	4293      	cmp	r3, r2
 8002152:	dd01      	ble.n	8002158 <validateRequest+0x260>
 8002154:	2302      	movs	r3, #2
 8002156:	e012      	b.n	800217e <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 8002158:	897b      	ldrh	r3, [r7, #10]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	b29b      	uxth	r3, r3
 800215e:	3305      	adds	r3, #5
 8002160:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 8002162:	897b      	ldrh	r3, [r7, #10]
 8002164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002168:	d907      	bls.n	800217a <validateRequest+0x282>
 800216a:	2303      	movs	r3, #3
 800216c:	e007      	b.n	800217e <validateRequest+0x286>
	        break;
 800216e:	bf00      	nop
 8002170:	e004      	b.n	800217c <validateRequest+0x284>
	        break;
 8002172:	bf00      	nop
 8002174:	e002      	b.n	800217c <validateRequest+0x284>
	        break;
 8002176:	bf00      	nop
 8002178:	e000      	b.n	800217c <validateRequest+0x284>
	        break;
 800217a:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 800217c:	2300      	movs	r3, #0

}
 800217e:	4618      	mov	r0, r3
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	0800f6ec 	.word	0x0800f6ec

0800218c <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	460a      	mov	r2, r1
 8002196:	71fb      	strb	r3, [r7, #7]
 8002198:	4613      	mov	r3, r2
 800219a:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 800219c:	79bb      	ldrb	r3, [r7, #6]
 800219e:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 80021a4:	89bb      	ldrh	r3, [r7, #12]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr

080021b0 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 80021bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c0:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	74fb      	strb	r3, [r7, #19]
 80021c6:	e023      	b.n	8002210 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	4053      	eors	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80021d8:	2301      	movs	r3, #1
 80021da:	74bb      	strb	r3, [r7, #18]
 80021dc:	e012      	b.n	8002204 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	085b      	lsrs	r3, r3, #1
 80021ea:	617b      	str	r3, [r7, #20]
            if (flag)
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d005      	beq.n	80021fe <calcCRC+0x4e>
                temp ^= 0xA001;
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 80021f8:	f083 0301 	eor.w	r3, r3, #1
 80021fc:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80021fe:	7cbb      	ldrb	r3, [r7, #18]
 8002200:	3301      	adds	r3, #1
 8002202:	74bb      	strb	r3, [r7, #18]
 8002204:	7cbb      	ldrb	r3, [r7, #18]
 8002206:	2b08      	cmp	r3, #8
 8002208:	d9e9      	bls.n	80021de <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	3301      	adds	r3, #1
 800220e:	74fb      	strb	r3, [r7, #19]
 8002210:	7cfa      	ldrb	r2, [r7, #19]
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	429a      	cmp	r2, r3
 8002216:	d3d7      	bcc.n	80021c8 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	021b      	lsls	r3, r3, #8
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	4313      	orrs	r3, r2
 8002226:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	b29b      	uxth	r3, r3
 800222c:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	b29b      	uxth	r3, r3

}
 8002232:	4618      	mov	r0, r3
 8002234:	371c      	adds	r7, #28
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	6039      	str	r1, [r7, #0]
 8002246:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	7d1b      	ldrb	r3, [r3, #20]
 800224c:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	7a1a      	ldrb	r2, [r3, #8]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	3b80      	subs	r3, #128	; 0x80
 800225a:	b2da      	uxtb	r2, r3
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	79fa      	ldrb	r2, [r7, #7]
 8002264:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	2203      	movs	r2, #3
 800226a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 8002278:	b590      	push	{r4, r7, lr}
 800227a:	b087      	sub	sp, #28
 800227c:	af02      	add	r7, sp, #8
 800227e:	6078      	str	r0, [r7, #4]
#if  ENABLE_TCP == 1
if(modH->xTypeHW != TCP_HW)
	 {
#endif

	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f103 0213 	add.w	r2, r3, #19
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800228c:	4619      	mov	r1, r3
 800228e:	4610      	mov	r0, r2
 8002290:	f7ff ff8e 	bl	80021b0 <calcCRC>
 8002294:	4603      	mov	r3, r0
 8002296:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 8002298:	89fb      	ldrh	r3, [r7, #14]
 800229a:	0a1b      	lsrs	r3, r3, #8
 800229c:	b29a      	uxth	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80022a4:	4619      	mov	r1, r3
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	440b      	add	r3, r1
 80022ac:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80022b4:	3301      	adds	r3, #1
 80022b6:	b2da      	uxtb	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80022c4:	4619      	mov	r1, r3
 80022c6:	89fb      	ldrh	r3, [r7, #14]
 80022c8:	b2da      	uxtb	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	440b      	add	r3, r1
 80022ce:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80022d6:	3301      	adds	r3, #1
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
#if ENABLE_USB_CDC == 1 || ENABLE_TCP == 1
    if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA )
    {
#endif

    	if (modH->EN_Port != NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00c      	beq.n	8002302 <sendTxBuffer+0x8a>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f006 fbee 	bl	8008ace <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68d8      	ldr	r0, [r3, #12]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	8a1b      	ldrh	r3, [r3, #16]
 80022fa:	2201      	movs	r2, #1
 80022fc:	4619      	mov	r1, r3
 80022fe:	f001 ffe7 	bl	80042d0 <HAL_GPIO_WritePin>
#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6858      	ldr	r0, [r3, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f103 0113 	add.w	r1, r3, #19
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002312:	b29b      	uxth	r3, r3
 8002314:	461a      	mov	r2, r3
 8002316:	f006 f935 	bl	8008584 <HAL_UART_Transmit_IT>
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 800231a:	21fa      	movs	r1, #250	; 0xfa
 800231c:	2001      	movs	r0, #1
 800231e:	f009 fa7f 	bl	800b820 <ulTaskNotifyTake>
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4)  
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
#else
          // F429, F103, L152 ...
	  while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8002322:	bf00      	nop
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f7      	beq.n	8002324 <sendTxBuffer+0xac>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00c      	beq.n	8002356 <sendTxBuffer+0xde>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68d8      	ldr	r0, [r3, #12]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	8a1b      	ldrh	r3, [r3, #16]
 8002344:	2200      	movs	r2, #0
 8002346:	4619      	mov	r1, r3
 8002348:	f001 ffc2 	bl	80042d0 <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4618      	mov	r0, r3
 8002352:	f006 fbef 	bl	8008b34 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b04      	cmp	r3, #4
 800235c:	d10c      	bne.n	8002378 <sendTxBuffer+0x100>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f8d3 40b4 	ldr.w	r4, [r3, #180]	; 0xb4
 8002364:	f008 fd70 	bl	800ae48 <xTaskGetTickCount>
 8002368:	4602      	mov	r2, r0
 800236a:	2300      	movs	r3, #0
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2300      	movs	r3, #0
 8002370:	2102      	movs	r1, #2
 8002372:	4620      	mov	r0, r4
 8002374:	f009 fd0c 	bl	800bd90 <xTimerGenericCommand>

#endif

#endif

     modH->u8BufferSize = 0;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
     // increase message counter
     modH->u16OutCnt++;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f8b3 309e 	ldrh.w	r3, [r3, #158]	; 0x9e
 8002386:	3301      	adds	r3, #1
 8002388:	b29a      	uxth	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e


}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	bd90      	pop	{r4, r7, pc}

08002398 <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	7d5a      	ldrb	r2, [r3, #21]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	7d9b      	ldrb	r3, [r3, #22]
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f7ff feee 	bl	800218c <word>
 80023b0:	4603      	mov	r3, r0
 80023b2:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	7dda      	ldrb	r2, [r3, #23]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	7e1b      	ldrb	r3, [r3, #24]
 80023bc:	4619      	mov	r1, r3
 80023be:	4610      	mov	r0, r2
 80023c0:	f7ff fee4 	bl	800218c <word>
 80023c4:	4603      	mov	r3, r0
 80023c6:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 80023c8:	8a3b      	ldrh	r3, [r7, #16]
 80023ca:	08db      	lsrs	r3, r3, #3
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 80023d0:	8a3b      	ldrh	r3, [r7, #16]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d002      	beq.n	80023e2 <process_FC1+0x4a>
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
 80023de:	3301      	adds	r3, #1
 80023e0:	75fb      	strb	r3, [r7, #23]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	7dfa      	ldrb	r2, [r7, #23]
 80023e6:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2203      	movs	r2, #3
 80023ec:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80023f6:	461a      	mov	r2, r3
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	4413      	add	r3, r2
 80023fc:	3b01      	subs	r3, #1
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	2200      	movs	r2, #0
 8002404:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8002406:	2300      	movs	r3, #0
 8002408:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800240a:	2300      	movs	r3, #0
 800240c:	82bb      	strh	r3, [r7, #20]
 800240e:	e058      	b.n	80024c2 <process_FC1+0x12a>
    {
        u16coil = u16StartCoil + u16currentCoil;
 8002410:	8a7a      	ldrh	r2, [r7, #18]
 8002412:	8abb      	ldrh	r3, [r7, #20]
 8002414:	4413      	add	r3, r2
 8002416:	81bb      	strh	r3, [r7, #12]
        u16currentRegister =  (u16coil / 16);
 8002418:	89bb      	ldrh	r3, [r7, #12]
 800241a:	091b      	lsrs	r3, r3, #4
 800241c:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 800241e:	89bb      	ldrh	r3, [r7, #12]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	727b      	strb	r3, [r7, #9]

        bitWrite(
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800242e:	897b      	ldrh	r3, [r7, #10]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	4413      	add	r3, r2
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	461a      	mov	r2, r3
 8002438:	7a7b      	ldrb	r3, [r7, #9]
 800243a:	fa42 f303 	asr.w	r3, r2, r3
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b00      	cmp	r3, #0
 8002444:	d014      	beq.n	8002470 <process_FC1+0xd8>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	7cda      	ldrb	r2, [r3, #19]
 8002454:	7dbb      	ldrb	r3, [r7, #22]
 8002456:	2101      	movs	r1, #1
 8002458:	fa01 f303 	lsl.w	r3, r1, r3
 800245c:	b2db      	uxtb	r3, r3
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 8002464:	4313      	orrs	r3, r2
 8002466:	b2da      	uxtb	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	440b      	add	r3, r1
 800246c:	74da      	strb	r2, [r3, #19]
 800246e:	e015      	b.n	800249c <process_FC1+0x104>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002476:	461a      	mov	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4413      	add	r3, r2
 800247c:	7cda      	ldrb	r2, [r3, #19]
 800247e:	7dbb      	ldrb	r3, [r7, #22]
 8002480:	2101      	movs	r1, #1
 8002482:	fa01 f303 	lsl.w	r3, r1, r3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 8002492:	4013      	ands	r3, r2
 8002494:	b2da      	uxtb	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	440b      	add	r3, r1
 800249a:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 800249c:	7dbb      	ldrb	r3, [r7, #22]
 800249e:	3301      	adds	r3, #1
 80024a0:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 80024a2:	7dbb      	ldrb	r3, [r7, #22]
 80024a4:	2b07      	cmp	r3, #7
 80024a6:	d909      	bls.n	80024bc <process_FC1+0x124>
        {
            u8bitsno = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80024b2:	3301      	adds	r3, #1
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80024bc:	8abb      	ldrh	r3, [r7, #20]
 80024be:	3301      	adds	r3, #1
 80024c0:	82bb      	strh	r3, [r7, #20]
 80024c2:	8aba      	ldrh	r2, [r7, #20]
 80024c4:	8a3b      	ldrh	r3, [r7, #16]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d3a2      	bcc.n	8002410 <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 80024ca:	8a3b      	ldrh	r3, [r7, #16]
 80024cc:	f003 0307 	and.w	r3, r3, #7
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d007      	beq.n	80024e6 <process_FC1+0x14e>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80024dc:	3301      	adds	r3, #1
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80024ec:	3302      	adds	r3, #2
 80024ee:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7ff fec1 	bl	8002278 <sendTxBuffer>
    return u8CopyBufferSize;
 80024f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7d5a      	ldrb	r2, [r3, #21]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	7d9b      	ldrb	r3, [r3, #22]
 8002512:	4619      	mov	r1, r3
 8002514:	4610      	mov	r0, r2
 8002516:	f7ff fe39 	bl	800218c <word>
 800251a:	4603      	mov	r3, r0
 800251c:	81bb      	strh	r3, [r7, #12]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	7dda      	ldrb	r2, [r3, #23]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	7e1b      	ldrb	r3, [r3, #24]
 8002526:	4619      	mov	r1, r3
 8002528:	4610      	mov	r0, r2
 800252a:	f7ff fe2f 	bl	800218c <word>
 800252e:	4603      	mov	r3, r0
 8002530:	72fb      	strb	r3, [r7, #11]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 8002532:	7afb      	ldrb	r3, [r7, #11]
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	b2da      	uxtb	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2203      	movs	r2, #3
 8002540:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 8002544:	89bb      	ldrh	r3, [r7, #12]
 8002546:	81fb      	strh	r3, [r7, #14]
 8002548:	e032      	b.n	80025b0 <process_FC3+0xae>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(modH->u16regs[i]);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002550:	89fb      	ldrh	r3, [r7, #14]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	4413      	add	r3, r2
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	0a1b      	lsrs	r3, r3, #8
 800255a:	b29a      	uxth	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002562:	4619      	mov	r1, r3
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	440b      	add	r3, r1
 800256a:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002572:	3301      	adds	r3, #1
 8002574:	b2da      	uxtb	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(modH->u16regs[i]);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002582:	89fb      	ldrh	r3, [r7, #14]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	881a      	ldrh	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002590:	4619      	mov	r1, r3
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	440b      	add	r3, r1
 8002598:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80025a0:	3301      	adds	r3, #1
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 80025aa:	89fb      	ldrh	r3, [r7, #14]
 80025ac:	3301      	adds	r3, #1
 80025ae:	81fb      	strh	r3, [r7, #14]
 80025b0:	89fa      	ldrh	r2, [r7, #14]
 80025b2:	89b9      	ldrh	r1, [r7, #12]
 80025b4:	7afb      	ldrb	r3, [r7, #11]
 80025b6:	440b      	add	r3, r1
 80025b8:	429a      	cmp	r2, r3
 80025ba:	dbc6      	blt.n	800254a <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80025c2:	3302      	adds	r3, #2
 80025c4:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff fe56 	bl	8002278 <sendTxBuffer>

    return u8CopyBufferSize;
 80025cc:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	7d5a      	ldrb	r2, [r3, #21]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	7d9b      	ldrb	r3, [r3, #22]
 80025e8:	4619      	mov	r1, r3
 80025ea:	4610      	mov	r0, r2
 80025ec:	f7ff fdce 	bl	800218c <word>
 80025f0:	4603      	mov	r3, r0
 80025f2:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 80025f4:	89fb      	ldrh	r3, [r7, #14]
 80025f6:	091b      	lsrs	r3, r3, #4
 80025f8:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 80025fa:	89fb      	ldrh	r3, [r7, #14]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	7ddb      	ldrb	r3, [r3, #23]
 8002608:	2bff      	cmp	r3, #255	; 0xff
 800260a:	d115      	bne.n	8002638 <process_FC5+0x60>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002612:	89bb      	ldrh	r3, [r7, #12]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	8819      	ldrh	r1, [r3, #0]
 800261a:	7afb      	ldrb	r3, [r7, #11]
 800261c:	2201      	movs	r2, #1
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	b29a      	uxth	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800262a:	89bb      	ldrh	r3, [r7, #12]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4403      	add	r3, r0
 8002630:	430a      	orrs	r2, r1
 8002632:	b292      	uxth	r2, r2
 8002634:	801a      	strh	r2, [r3, #0]
 8002636:	e016      	b.n	8002666 <process_FC5+0x8e>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800263e:	89bb      	ldrh	r3, [r7, #12]
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	4413      	add	r3, r2
 8002644:	8819      	ldrh	r1, [r3, #0]
 8002646:	7afb      	ldrb	r3, [r7, #11]
 8002648:	2201      	movs	r2, #1
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	b29b      	uxth	r3, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	b29a      	uxth	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800265a:	89bb      	ldrh	r3, [r7, #12]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	4403      	add	r3, r0
 8002660:	400a      	ands	r2, r1
 8002662:	b292      	uxth	r2, r2
 8002664:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2206      	movs	r2, #6
 800266a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8002674:	3302      	adds	r3, #2
 8002676:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7ff fdfd 	bl	8002278 <sendTxBuffer>

    return u8CopyBufferSize;
 800267e:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b084      	sub	sp, #16
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7d5a      	ldrb	r2, [r3, #21]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	7d9b      	ldrb	r3, [r3, #22]
 800269a:	4619      	mov	r1, r3
 800269c:	4610      	mov	r0, r2
 800269e:	f7ff fd75 	bl	800218c <word>
 80026a2:	4603      	mov	r3, r0
 80026a4:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	7dda      	ldrb	r2, [r3, #23]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	7e1b      	ldrb	r3, [r3, #24]
 80026ae:	4619      	mov	r1, r3
 80026b0:	4610      	mov	r0, r2
 80026b2:	f7ff fd6b 	bl	800218c <word>
 80026b6:	4603      	mov	r3, r0
 80026b8:	81bb      	strh	r3, [r7, #12]

    modH->u16regs[ u16add ] = u16val;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80026c0:	89fb      	ldrh	r3, [r7, #14]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	4413      	add	r3, r2
 80026c6:	89ba      	ldrh	r2, [r7, #12]
 80026c8:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2206      	movs	r2, #6
 80026ce:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80026d8:	3302      	adds	r3, #2
 80026da:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f7ff fdcb 	bl	8002278 <sendTxBuffer>

    return u8CopyBufferSize;
 80026e2:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b086      	sub	sp, #24
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	7d5a      	ldrb	r2, [r3, #21]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	7d9b      	ldrb	r3, [r3, #22]
 80026fe:	4619      	mov	r1, r3
 8002700:	4610      	mov	r0, r2
 8002702:	f7ff fd43 	bl	800218c <word>
 8002706:	4603      	mov	r3, r0
 8002708:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	7dda      	ldrb	r2, [r3, #23]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	7e1b      	ldrb	r3, [r3, #24]
 8002712:	4619      	mov	r1, r3
 8002714:	4610      	mov	r0, r2
 8002716:	f7ff fd39 	bl	800218c <word>
 800271a:	4603      	mov	r3, r0
 800271c:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800271e:	2300      	movs	r3, #0
 8002720:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 8002722:	2307      	movs	r3, #7
 8002724:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8002726:	2300      	movs	r3, #0
 8002728:	82bb      	strh	r3, [r7, #20]
 800272a:	e058      	b.n	80027de <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 800272c:	8a7a      	ldrh	r2, [r7, #18]
 800272e:	8abb      	ldrh	r3, [r7, #20]
 8002730:	4413      	add	r3, r2
 8002732:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 8002734:	89bb      	ldrh	r3, [r7, #12]
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 800273a:	89bb      	ldrh	r3, [r7, #12]
 800273c:	b2db      	uxtb	r3, r3
 800273e:	f003 030f 	and.w	r3, r3, #15
 8002742:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	4413      	add	r3, r2
 800274a:	7cdb      	ldrb	r3, [r3, #19]
 800274c:	461a      	mov	r2, r3
 800274e:	7dbb      	ldrb	r3, [r7, #22]
 8002750:	fa42 f303 	asr.w	r3, r2, r3
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8002762:	7a3b      	ldrb	r3, [r7, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d015      	beq.n	8002794 <process_FC15+0xa6>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800276e:	897b      	ldrh	r3, [r7, #10]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	8819      	ldrh	r1, [r3, #0]
 8002776:	7a7b      	ldrb	r3, [r7, #9]
 8002778:	2201      	movs	r2, #1
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	b29a      	uxth	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8002786:	897b      	ldrh	r3, [r7, #10]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	4403      	add	r3, r0
 800278c:	430a      	orrs	r2, r1
 800278e:	b292      	uxth	r2, r2
 8002790:	801a      	strh	r2, [r3, #0]
 8002792:	e016      	b.n	80027c2 <process_FC15+0xd4>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800279a:	897b      	ldrh	r3, [r7, #10]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	4413      	add	r3, r2
 80027a0:	8819      	ldrh	r1, [r3, #0]
 80027a2:	7a7b      	ldrb	r3, [r7, #9]
 80027a4:	2201      	movs	r2, #1
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 80027b6:	897b      	ldrh	r3, [r7, #10]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	4403      	add	r3, r0
 80027bc:	400a      	ands	r2, r1
 80027be:	b292      	uxth	r2, r2
 80027c0:	801a      	strh	r2, [r3, #0]
            modH->u16regs[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 80027c2:	7dbb      	ldrb	r3, [r7, #22]
 80027c4:	3301      	adds	r3, #1
 80027c6:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 80027c8:	7dbb      	ldrb	r3, [r7, #22]
 80027ca:	2b07      	cmp	r3, #7
 80027cc:	d904      	bls.n	80027d8 <process_FC15+0xea>
        {
            u8bitsno = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 80027d2:	7dfb      	ldrb	r3, [r7, #23]
 80027d4:	3301      	adds	r3, #1
 80027d6:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80027d8:	8abb      	ldrh	r3, [r7, #20]
 80027da:	3301      	adds	r3, #1
 80027dc:	82bb      	strh	r3, [r7, #20]
 80027de:	8aba      	ldrh	r2, [r7, #20]
 80027e0:	8a3b      	ldrh	r3, [r7, #16]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d3a2      	bcc.n	800272c <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2206      	movs	r2, #6
 80027ea:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80027f4:	3302      	adds	r3, #2
 80027f6:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f7ff fd3d 	bl	8002278 <sendTxBuffer>
    return u8CopyBufferSize;
 80027fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b086      	sub	sp, #24
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	7d5b      	ldrb	r3, [r3, #21]
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	b21a      	sxth	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	7d9b      	ldrb	r3, [r3, #22]
 800281e:	b21b      	sxth	r3, r3
 8002820:	4313      	orrs	r3, r2
 8002822:	b21b      	sxth	r3, r3
 8002824:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	7ddb      	ldrb	r3, [r3, #23]
 800282a:	021b      	lsls	r3, r3, #8
 800282c:	b21a      	sxth	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	7e1b      	ldrb	r3, [r3, #24]
 8002832:	b21b      	sxth	r3, r3
 8002834:	4313      	orrs	r3, r2
 8002836:	b21b      	sxth	r3, r3
 8002838:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 8002840:	8a7b      	ldrh	r3, [r7, #18]
 8002842:	b2da      	uxtb	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2206      	movs	r2, #6
 800284c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 8002850:	2300      	movs	r3, #0
 8002852:	82fb      	strh	r3, [r7, #22]
 8002854:	e01d      	b.n	8002892 <process_FC16+0x88>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8002856:	8afb      	ldrh	r3, [r7, #22]
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	3307      	adds	r3, #7
        temp = word(
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	4413      	add	r3, r2
 8002860:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8002862:	8afb      	ldrh	r3, [r7, #22]
 8002864:	3304      	adds	r3, #4
 8002866:	005b      	lsls	r3, r3, #1
        temp = word(
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	4413      	add	r3, r2
 800286c:	7cdb      	ldrb	r3, [r3, #19]
 800286e:	4619      	mov	r1, r3
 8002870:	f7ff fc8c 	bl	800218c <word>
 8002874:	4603      	mov	r3, r0
 8002876:	81fb      	strh	r3, [r7, #14]

        modH->u16regs[ u16StartAdd + i ] = temp;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800287e:	8ab9      	ldrh	r1, [r7, #20]
 8002880:	8afb      	ldrh	r3, [r7, #22]
 8002882:	440b      	add	r3, r1
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	89fa      	ldrh	r2, [r7, #14]
 800288a:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 800288c:	8afb      	ldrh	r3, [r7, #22]
 800288e:	3301      	adds	r3, #1
 8002890:	82fb      	strh	r3, [r7, #22]
 8002892:	8afa      	ldrh	r2, [r7, #22]
 8002894:	8a7b      	ldrh	r3, [r7, #18]
 8002896:	429a      	cmp	r2, r3
 8002898:	d3dd      	bcc.n	8002856 <process_FC16+0x4c>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80028a0:	3302      	adds	r3, #2
 80028a2:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff fce7 	bl	8002278 <sendTxBuffer>

    return u8CopyBufferSize;
 80028aa:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3718      	adds	r7, #24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af02      	add	r7, sp, #8
 80028be:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	e019      	b.n	80028fe <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 80028ca:	4a17      	ldr	r2, [pc, #92]	; (8002928 <HAL_UART_TxCpltCallback+0x70>)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d10e      	bne.n	80028f8 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 80028da:	4a13      	ldr	r2, [pc, #76]	; (8002928 <HAL_UART_TxCpltCallback+0x70>)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e2:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 80028e6:	f107 0308 	add.w	r3, r7, #8
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	2300      	movs	r3, #0
 80028ee:	2200      	movs	r2, #0
 80028f0:	2100      	movs	r1, #0
 80028f2:	f009 f88b 	bl	800ba0c <xTaskGenericNotifyFromISR>
	   		break;
 80028f6:	e008      	b.n	800290a <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	3301      	adds	r3, #1
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	4b0b      	ldr	r3, [pc, #44]	; (800292c <HAL_UART_TxCpltCallback+0x74>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	461a      	mov	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4293      	cmp	r3, r2
 8002908:	dbdf      	blt.n	80028ca <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <HAL_UART_TxCpltCallback+0x68>
 8002910:	4b07      	ldr	r3, [pc, #28]	; (8002930 <HAL_UART_TxCpltCallback+0x78>)
 8002912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	f3bf 8f4f 	dsb	sy
 800291c:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8002920:	bf00      	nop
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20002834 	.word	0x20002834
 800292c:	200001fc 	.word	0x200001fc
 8002930:	e000ed04 	.word	0xe000ed04

08002934 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8002934:	b590      	push	{r4, r7, lr}
 8002936:	b087      	sub	sp, #28
 8002938:	af02      	add	r7, sp, #8
 800293a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800293c:	2300      	movs	r3, #0
 800293e:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8002940:	2300      	movs	r3, #0
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	e042      	b.n	80029cc <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 8002946:	4a2d      	ldr	r2, [pc, #180]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	429a      	cmp	r2, r3
 8002954:	d137      	bne.n	80029c6 <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 8002956:	4a29      	ldr	r2, [pc, #164]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295e:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8002962:	2b01      	cmp	r3, #1
 8002964:	d139      	bne.n	80029da <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 8002966:	4a25      	ldr	r2, [pc, #148]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296e:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8002972:	4922      	ldr	r1, [pc, #136]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800297a:	f893 30a6 	ldrb.w	r3, [r3, #166]	; 0xa6
 800297e:	4619      	mov	r1, r3
 8002980:	4610      	mov	r0, r2
 8002982:	f7fe fc0f 	bl	80011a4 <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8002986:	4a1d      	ldr	r2, [pc, #116]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800298e:	6858      	ldr	r0, [r3, #4]
 8002990:	4a1a      	ldr	r2, [pc, #104]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002998:	33a6      	adds	r3, #166	; 0xa6
 800299a:	2201      	movs	r2, #1
 800299c:	4619      	mov	r1, r3
 800299e:	f005 fe35 	bl	800860c <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 80029a2:	4a16      	ldr	r2, [pc, #88]	; (80029fc <HAL_UART_RxCpltCallback+0xc8>)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029aa:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 80029ae:	f008 fa59 	bl	800ae64 <xTaskGetTickCountFromISR>
 80029b2:	4602      	mov	r2, r0
 80029b4:	f107 0308 	add.w	r3, r7, #8
 80029b8:	2100      	movs	r1, #0
 80029ba:	9100      	str	r1, [sp, #0]
 80029bc:	2107      	movs	r1, #7
 80029be:	4620      	mov	r0, r4
 80029c0:	f009 f9e6 	bl	800bd90 <xTimerGenericCommand>
    		}
    		break;
 80029c4:	e009      	b.n	80029da <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	3301      	adds	r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <HAL_UART_RxCpltCallback+0xcc>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	461a      	mov	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	4293      	cmp	r3, r2
 80029d6:	dbb6      	blt.n	8002946 <HAL_UART_RxCpltCallback+0x12>
 80029d8:	e000      	b.n	80029dc <HAL_UART_RxCpltCallback+0xa8>
    		break;
 80029da:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d007      	beq.n	80029f2 <HAL_UART_RxCpltCallback+0xbe>
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <HAL_UART_RxCpltCallback+0xd0>)
 80029e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	f3bf 8f4f 	dsb	sy
 80029ee:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 80029f2:	bf00      	nop
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd90      	pop	{r4, r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20002834 	.word	0x20002834
 8002a00:	200001fc 	.word	0x200001fc
 8002a04:	e000ed04 	.word	0xe000ed04

08002a08 <Linealizacion_initialize>:
  rtSalida_Linealizacion = (uint32_T)rtu_p;
}

/* Model initialize function */
void Linealizacion_initialize(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* Start for DataStoreMemory: '<Root>/Data Store Memory' */
  rtp_SignalC3[0] = 3113.0;
 8002a0c:	4928      	ldr	r1, [pc, #160]	; (8002ab0 <Linealizacion_initialize+0xa8>)
 8002a0e:	a31a      	add	r3, pc, #104	; (adr r3, 8002a78 <Linealizacion_initialize+0x70>)
 8002a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a14:	e9c1 2300 	strd	r2, r3, [r1]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory1' */
  rtp_SignalC2[0] = 1439.0;
 8002a18:	4926      	ldr	r1, [pc, #152]	; (8002ab4 <Linealizacion_initialize+0xac>)
 8002a1a:	a319      	add	r3, pc, #100	; (adr r3, 8002a80 <Linealizacion_initialize+0x78>)
 8002a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a20:	e9c1 2300 	strd	r2, r3, [r1]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory2' */
  rtp_SignalC4[0] = 6778.0;
 8002a24:	4924      	ldr	r1, [pc, #144]	; (8002ab8 <Linealizacion_initialize+0xb0>)
 8002a26:	a318      	add	r3, pc, #96	; (adr r3, 8002a88 <Linealizacion_initialize+0x80>)
 8002a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2c:	e9c1 2300 	strd	r2, r3, [r1]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory3' */
  rtp_SignalC1[0] = 42990.0;
 8002a30:	4922      	ldr	r1, [pc, #136]	; (8002abc <Linealizacion_initialize+0xb4>)
 8002a32:	a317      	add	r3, pc, #92	; (adr r3, 8002a90 <Linealizacion_initialize+0x88>)
 8002a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a38:	e9c1 2300 	strd	r2, r3, [r1]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory' */
  rtp_SignalC3[1] = -691.0;
 8002a3c:	491c      	ldr	r1, [pc, #112]	; (8002ab0 <Linealizacion_initialize+0xa8>)
 8002a3e:	a316      	add	r3, pc, #88	; (adr r3, 8002a98 <Linealizacion_initialize+0x90>)
 8002a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a44:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory1' */
  rtp_SignalC2[1] = 606.7;
 8002a48:	491a      	ldr	r1, [pc, #104]	; (8002ab4 <Linealizacion_initialize+0xac>)
 8002a4a:	a315      	add	r3, pc, #84	; (adr r3, 8002aa0 <Linealizacion_initialize+0x98>)
 8002a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a50:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory2' */
  rtp_SignalC4[1] = -4663.0;
 8002a54:	4918      	ldr	r1, [pc, #96]	; (8002ab8 <Linealizacion_initialize+0xb0>)
 8002a56:	a314      	add	r3, pc, #80	; (adr r3, 8002aa8 <Linealizacion_initialize+0xa0>)
 8002a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5c:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Start for DataStoreMemory: '<Root>/Data Store Memory3' */
  rtp_SignalC1[1] = 0.0;
 8002a60:	4916      	ldr	r1, [pc, #88]	; (8002abc <Linealizacion_initialize+0xb4>)
 8002a62:	f04f 0200 	mov.w	r2, #0
 8002a66:	f04f 0300 	mov.w	r3, #0
 8002a6a:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8002a6e:	bf00      	nop
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	00000000 	.word	0x00000000
 8002a7c:	40a85200 	.word	0x40a85200
 8002a80:	00000000 	.word	0x00000000
 8002a84:	40967c00 	.word	0x40967c00
 8002a88:	00000000 	.word	0x00000000
 8002a8c:	40ba7a00 	.word	0x40ba7a00
 8002a90:	00000000 	.word	0x00000000
 8002a94:	40e4fdc0 	.word	0x40e4fdc0
 8002a98:	00000000 	.word	0x00000000
 8002a9c:	c0859800 	.word	0xc0859800
 8002aa0:	9999999a 	.word	0x9999999a
 8002aa4:	4082f599 	.word	0x4082f599
 8002aa8:	00000000 	.word	0x00000000
 8002aac:	c0b23700 	.word	0xc0b23700
 8002ab0:	20002a50 	.word	0x20002a50
 8002ab4:	20002a30 	.word	0x20002a30
 8002ab8:	20002b30 	.word	0x20002b30
 8002abc:	20002a80 	.word	0x20002a80

08002ac0 <control_initialize>:
  rtUD_DSTATE = rtb_Tsamp;
}

/* Model initialize function */
void control_initialize(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr

08002acc <HAL_GPIO_EXTI_Callback>:


uint16_t overflow = 0; // Cantidad de desbordes del timer


void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == D02_Encoder_Pin){
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d111      	bne.n	8002b00 <HAL_GPIO_EXTI_Callback+0x34>
		ticksAux = ticksPrev;
 8002adc:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0a      	ldr	r2, [pc, #40]	; (8002b0c <HAL_GPIO_EXTI_Callback+0x40>)
 8002ae2:	6013      	str	r3, [r2, #0]
		ticksPrev = ticksNow;
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	; (8002b10 <HAL_GPIO_EXTI_Callback+0x44>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a07      	ldr	r2, [pc, #28]	; (8002b08 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002aea:	6013      	str	r3, [r2, #0]
		ticksNow = __HAL_TIM_GetCounter(&htim2);
 8002aec:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_GPIO_EXTI_Callback+0x48>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	4a07      	ldr	r2, [pc, #28]	; (8002b10 <HAL_GPIO_EXTI_Callback+0x44>)
 8002af4:	6013      	str	r3, [r2, #0]
		osSemaphoreRelease(SpeedSemaphoreHandle);
 8002af6:	4b08      	ldr	r3, [pc, #32]	; (8002b18 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f006 fcda 	bl	80094b4 <osSemaphoreRelease>
	}


}
 8002b00:	bf00      	nop
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	20000244 	.word	0x20000244
 8002b0c:	2000024c 	.word	0x2000024c
 8002b10:	20000248 	.word	0x20000248
 8002b14:	20002adc 	.word	0x20002adc
 8002b18:	20002a48 	.word	0x20002a48

08002b1c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002b20:	f001 f860 	bl	8003be4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002b24:	f000 f898 	bl	8002c58 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002b28:	f000 fa46 	bl	8002fb8 <MX_GPIO_Init>
	MX_TIM2_Init();
 8002b2c:	f000 f9cc 	bl	8002ec8 <MX_TIM2_Init>
	MX_TIM1_Init();
 8002b30:	f000 f906 	bl	8002d40 <MX_TIM1_Init>
	MX_USART3_UART_Init();
 8002b34:	f000 fa16 	bl	8002f64 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 8002b38:	f000 f8d4 	bl	8002ce4 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8002b3c:	4833      	ldr	r0, [pc, #204]	; (8002c0c <main+0xf0>)
 8002b3e:	f004 fd75 	bl	800762c <HAL_TIM_Base_Start_IT>
	Linealizacion_initialize();
 8002b42:	f7ff ff61 	bl	8002a08 <Linealizacion_initialize>
	control_initialize();
 8002b46:	f7ff ffbb 	bl	8002ac0 <control_initialize>


	// Definiciones para la biblioteca de modbus
	ModbusH.uModbusType = MB_SLAVE;
 8002b4a:	4b31      	ldr	r3, [pc, #196]	; (8002c10 <main+0xf4>)
 8002b4c:	2203      	movs	r2, #3
 8002b4e:	701a      	strb	r2, [r3, #0]
	ModbusH.port =  &huart3;
 8002b50:	4b2f      	ldr	r3, [pc, #188]	; (8002c10 <main+0xf4>)
 8002b52:	4a30      	ldr	r2, [pc, #192]	; (8002c14 <main+0xf8>)
 8002b54:	605a      	str	r2, [r3, #4]
	ModbusH.u8id = 1; //Modbus slave ID
 8002b56:	4b2e      	ldr	r3, [pc, #184]	; (8002c10 <main+0xf4>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	721a      	strb	r2, [r3, #8]
	ModbusH.u16timeOut = 1000;
 8002b5c:	4b2c      	ldr	r3, [pc, #176]	; (8002c10 <main+0xf4>)
 8002b5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b62:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
	ModbusH.EN_Port = NULL;
 8002b66:	4b2a      	ldr	r3, [pc, #168]	; (8002c10 <main+0xf4>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	60da      	str	r2, [r3, #12]
	ModbusH.u16regs = ModbusDATA;
 8002b6c:	4b28      	ldr	r3, [pc, #160]	; (8002c10 <main+0xf4>)
 8002b6e:	4a2a      	ldr	r2, [pc, #168]	; (8002c18 <main+0xfc>)
 8002b70:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ModbusH.u16regsize= sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 8002b74:	4b26      	ldr	r3, [pc, #152]	; (8002c10 <main+0xf4>)
 8002b76:	2220      	movs	r2, #32
 8002b78:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	ModbusH.xTypeHW = USART_HW;
 8002b7c:	4b24      	ldr	r3, [pc, #144]	; (8002c10 <main+0xf4>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140

	//Initialize Modbus library
	ModbusInit(&ModbusH);
 8002b84:	4822      	ldr	r0, [pc, #136]	; (8002c10 <main+0xf4>)
 8002b86:	f7fe fbd3 	bl	8001330 <ModbusInit>
	//Start capturing traffic on serial Port
	ModbusStart(&ModbusH);
 8002b8a:	4821      	ldr	r0, [pc, #132]	; (8002c10 <main+0xf4>)
 8002b8c:	f7fe fc72 	bl	8001474 <ModbusStart>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002b90:	2100      	movs	r1, #0
 8002b92:	4822      	ldr	r0, [pc, #136]	; (8002c1c <main+0x100>)
 8002b94:	f004 fdf4 	bl	8007780 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002b98:	2104      	movs	r1, #4
 8002b9a:	4820      	ldr	r0, [pc, #128]	; (8002c1c <main+0x100>)
 8002b9c:	f004 fdf0 	bl	8007780 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002ba0:	2108      	movs	r1, #8
 8002ba2:	481e      	ldr	r0, [pc, #120]	; (8002c1c <main+0x100>)
 8002ba4:	f004 fdec 	bl	8007780 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002ba8:	210c      	movs	r1, #12
 8002baa:	481c      	ldr	r0, [pc, #112]	; (8002c1c <main+0x100>)
 8002bac:	f004 fde8 	bl	8007780 <HAL_TIM_PWM_Start>
	//  	HAL_UART_Transmit(&huart3, (uint8_t*)"V\n", 3*sizeof(char), HAL_MAX_DELAY);
	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8002bb0:	f006 fa40 	bl	8009034 <osKernelInitialize>
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of SpeedSemaphore */
	SpeedSemaphoreHandle = osSemaphoreNew(1, 1, &SpeedSemaphore_attributes);
 8002bb4:	4a1a      	ldr	r2, [pc, #104]	; (8002c20 <main+0x104>)
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	2001      	movs	r0, #1
 8002bba:	f006 fb79 	bl	80092b0 <osSemaphoreNew>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	4a18      	ldr	r2, [pc, #96]	; (8002c24 <main+0x108>)
 8002bc2:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of Speed */
	SpeedHandle = osThreadNew(StartSpeed, NULL, &Speed_attributes);
 8002bc4:	4a18      	ldr	r2, [pc, #96]	; (8002c28 <main+0x10c>)
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	4818      	ldr	r0, [pc, #96]	; (8002c2c <main+0x110>)
 8002bca:	f006 fa99 	bl	8009100 <osThreadNew>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4a17      	ldr	r2, [pc, #92]	; (8002c30 <main+0x114>)
 8002bd2:	6013      	str	r3, [r2, #0]

	/* creation of Modbus */
	ModbusHandle = osThreadNew(StartModbus, NULL, &Modbus_attributes);
 8002bd4:	4a17      	ldr	r2, [pc, #92]	; (8002c34 <main+0x118>)
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	4817      	ldr	r0, [pc, #92]	; (8002c38 <main+0x11c>)
 8002bda:	f006 fa91 	bl	8009100 <osThreadNew>
 8002bde:	4603      	mov	r3, r0
 8002be0:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <main+0x120>)
 8002be2:	6013      	str	r3, [r2, #0]

	/* creation of CheckVelocidad */
	CheckVelocidadHandle = osThreadNew(StartCheckVelocidad, NULL, &CheckVelocidad_attributes);
 8002be4:	4a16      	ldr	r2, [pc, #88]	; (8002c40 <main+0x124>)
 8002be6:	2100      	movs	r1, #0
 8002be8:	4816      	ldr	r0, [pc, #88]	; (8002c44 <main+0x128>)
 8002bea:	f006 fa89 	bl	8009100 <osThreadNew>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	4a15      	ldr	r2, [pc, #84]	; (8002c48 <main+0x12c>)
 8002bf2:	6013      	str	r3, [r2, #0]

	/* creation of TaskControl */
	TaskControlHandle = osThreadNew(StartTaskControl, NULL, &TaskControl_attributes);
 8002bf4:	4a15      	ldr	r2, [pc, #84]	; (8002c4c <main+0x130>)
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	4815      	ldr	r0, [pc, #84]	; (8002c50 <main+0x134>)
 8002bfa:	f006 fa81 	bl	8009100 <osThreadNew>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	4a14      	ldr	r2, [pc, #80]	; (8002c54 <main+0x138>)
 8002c02:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8002c04:	f006 fa48 	bl	8009098 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8002c08:	e7fe      	b.n	8002c08 <main+0xec>
 8002c0a:	bf00      	nop
 8002c0c:	20002adc 	.word	0x20002adc
 8002c10:	20002848 	.word	0x20002848
 8002c14:	2000298c 	.word	0x2000298c
 8002c18:	20000200 	.word	0x20000200
 8002c1c:	20002a90 	.word	0x20002a90
 8002c20:	0800f784 	.word	0x0800f784
 8002c24:	20002a48 	.word	0x20002a48
 8002c28:	0800f6f4 	.word	0x0800f6f4
 8002c2c:	08003119 	.word	0x08003119
 8002c30:	20002b24 	.word	0x20002b24
 8002c34:	0800f718 	.word	0x0800f718
 8002c38:	080033ad 	.word	0x080033ad
 8002c3c:	20002b2c 	.word	0x20002b2c
 8002c40:	0800f73c 	.word	0x0800f73c
 8002c44:	080034f1 	.word	0x080034f1
 8002c48:	20002b40 	.word	0x20002b40
 8002c4c:	0800f760 	.word	0x0800f760
 8002c50:	080035dd 	.word	0x080035dd
 8002c54:	20002b28 	.word	0x20002b28

08002c58 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b090      	sub	sp, #64	; 0x40
 8002c5c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c5e:	f107 0318 	add.w	r3, r7, #24
 8002c62:	2228      	movs	r2, #40	; 0x28
 8002c64:	2100      	movs	r1, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	f00a f859 	bl	800cd1e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c6c:	1d3b      	adds	r3, r7, #4
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	605a      	str	r2, [r3, #4]
 8002c74:	609a      	str	r2, [r3, #8]
 8002c76:	60da      	str	r2, [r3, #12]
 8002c78:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c82:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002c84:	2300      	movs	r3, #0
 8002c86:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c94:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002c96:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c9c:	f107 0318 	add.w	r3, r7, #24
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f004 f829 	bl	8006cf8 <HAL_RCC_OscConfig>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <SystemClock_Config+0x58>
	{
		Error_Handler();
 8002cac:	f000 fcc6 	bl	800363c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cb0:	230f      	movs	r3, #15
 8002cb2:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cc0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cc6:	1d3b      	adds	r3, r7, #4
 8002cc8:	2102      	movs	r1, #2
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f004 fa94 	bl	80071f8 <HAL_RCC_ClockConfig>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <SystemClock_Config+0x82>
	{
		Error_Handler();
 8002cd6:	f000 fcb1 	bl	800363c <Error_Handler>
	}
}
 8002cda:	bf00      	nop
 8002cdc:	3740      	adds	r7, #64	; 0x40
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
	...

08002ce4 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002ce8:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002cea:	4a13      	ldr	r2, [pc, #76]	; (8002d38 <MX_I2C1_Init+0x54>)
 8002cec:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8002cee:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002cf0:	4a12      	ldr	r2, [pc, #72]	; (8002d3c <MX_I2C1_Init+0x58>)
 8002cf2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d00:	4b0c      	ldr	r3, [pc, #48]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002d02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d06:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d08:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002d0e:	4b09      	ldr	r3, [pc, #36]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d14:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d1a:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d20:	4804      	ldr	r0, [pc, #16]	; (8002d34 <MX_I2C1_Init+0x50>)
 8002d22:	f001 fb05 	bl	8004330 <HAL_I2C_Init>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8002d2c:	f000 fc86 	bl	800363c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002d30:	bf00      	nop
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	200029d4 	.word	0x200029d4
 8002d38:	40005400 	.word	0x40005400
 8002d3c:	000186a0 	.word	0x000186a0

08002d40 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b096      	sub	sp, #88	; 0x58
 8002d44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d46:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	605a      	str	r2, [r3, #4]
 8002d50:	609a      	str	r2, [r3, #8]
 8002d52:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8002d5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d62:	2200      	movs	r2, #0
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	605a      	str	r2, [r3, #4]
 8002d68:	609a      	str	r2, [r3, #8]
 8002d6a:	60da      	str	r2, [r3, #12]
 8002d6c:	611a      	str	r2, [r3, #16]
 8002d6e:	615a      	str	r2, [r3, #20]
 8002d70:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d72:	1d3b      	adds	r3, r7, #4
 8002d74:	2220      	movs	r2, #32
 8002d76:	2100      	movs	r1, #0
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f009 ffd0 	bl	800cd1e <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002d7e:	4b50      	ldr	r3, [pc, #320]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002d80:	4a50      	ldr	r2, [pc, #320]	; (8002ec4 <MX_TIM1_Init+0x184>)
 8002d82:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72-1;
 8002d84:	4b4e      	ldr	r3, [pc, #312]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002d86:	2247      	movs	r2, #71	; 0x47
 8002d88:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8a:	4b4d      	ldr	r3, [pc, #308]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 10000-1;
 8002d90:	4b4b      	ldr	r3, [pc, #300]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002d92:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d96:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d98:	4b49      	ldr	r3, [pc, #292]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002d9e:	4b48      	ldr	r3, [pc, #288]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002da4:	4b46      	ldr	r3, [pc, #280]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002da6:	2280      	movs	r2, #128	; 0x80
 8002da8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002daa:	4845      	ldr	r0, [pc, #276]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002dac:	f004 fbee 	bl	800758c <HAL_TIM_Base_Init>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <MX_TIM1_Init+0x7a>
	{
		Error_Handler();
 8002db6:	f000 fc41 	bl	800363c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dbe:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002dc0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	483e      	ldr	r0, [pc, #248]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002dc8:	f004 ff42 	bl	8007c50 <HAL_TIM_ConfigClockSource>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <MX_TIM1_Init+0x96>
	{
		Error_Handler();
 8002dd2:	f000 fc33 	bl	800363c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002dd6:	483a      	ldr	r0, [pc, #232]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002dd8:	f004 fc7a 	bl	80076d0 <HAL_TIM_PWM_Init>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM1_Init+0xa6>
	{
		Error_Handler();
 8002de2:	f000 fc2b 	bl	800363c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002de6:	2300      	movs	r3, #0
 8002de8:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dea:	2300      	movs	r3, #0
 8002dec:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002dee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002df2:	4619      	mov	r1, r3
 8002df4:	4832      	ldr	r0, [pc, #200]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002df6:	f005 fab7 	bl	8008368 <HAL_TIMEx_MasterConfigSynchronization>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM1_Init+0xc4>
	{
		Error_Handler();
 8002e00:	f000 fc1c 	bl	800363c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e04:	2360      	movs	r3, #96	; 0x60
 8002e06:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e10:	2300      	movs	r3, #0
 8002e12:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e14:	2300      	movs	r3, #0
 8002e16:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e24:	2200      	movs	r2, #0
 8002e26:	4619      	mov	r1, r3
 8002e28:	4825      	ldr	r0, [pc, #148]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002e2a:	f004 fe53 	bl	8007ad4 <HAL_TIM_PWM_ConfigChannel>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_TIM1_Init+0xf8>
	{
		Error_Handler();
 8002e34:	f000 fc02 	bl	800363c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	4619      	mov	r1, r3
 8002e40:	481f      	ldr	r0, [pc, #124]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002e42:	f004 fe47 	bl	8007ad4 <HAL_TIM_PWM_ConfigChannel>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_TIM1_Init+0x110>
	{
		Error_Handler();
 8002e4c:	f000 fbf6 	bl	800363c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e54:	2208      	movs	r2, #8
 8002e56:	4619      	mov	r1, r3
 8002e58:	4819      	ldr	r0, [pc, #100]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002e5a:	f004 fe3b 	bl	8007ad4 <HAL_TIM_PWM_ConfigChannel>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <MX_TIM1_Init+0x128>
	{
		Error_Handler();
 8002e64:	f000 fbea 	bl	800363c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e6c:	220c      	movs	r2, #12
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4813      	ldr	r0, [pc, #76]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002e72:	f004 fe2f 	bl	8007ad4 <HAL_TIM_PWM_ConfigChannel>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM1_Init+0x140>
	{
		Error_Handler();
 8002e7c:	f000 fbde 	bl	800363c <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e90:	2300      	movs	r3, #0
 8002e92:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e98:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e9e:	1d3b      	adds	r3, r7, #4
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4807      	ldr	r0, [pc, #28]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002ea4:	f005 fabe 	bl	8008424 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_TIM1_Init+0x172>
	{
		Error_Handler();
 8002eae:	f000 fbc5 	bl	800363c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8002eb2:	4803      	ldr	r0, [pc, #12]	; (8002ec0 <MX_TIM1_Init+0x180>)
 8002eb4:	f000 fc7e 	bl	80037b4 <HAL_TIM_MspPostInit>

}
 8002eb8:	bf00      	nop
 8002eba:	3758      	adds	r7, #88	; 0x58
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	20002a90 	.word	0x20002a90
 8002ec4:	40012c00 	.word	0x40012c00

08002ec8 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ece:	f107 0308 	add.w	r3, r7, #8
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002edc:	463b      	mov	r3, r7
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002ee4:	4b1e      	ldr	r3, [pc, #120]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002ee6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002eea:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1440-1;
 8002eec:	4b1c      	ldr	r3, [pc, #112]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002eee:	f240 529f 	movw	r2, #1439	; 0x59f
 8002ef2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef4:	4b1a      	ldr	r3, [pc, #104]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 20000-1;
 8002efa:	4b19      	ldr	r3, [pc, #100]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002efc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002f00:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f02:	4b17      	ldr	r3, [pc, #92]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f08:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002f0a:	2280      	movs	r2, #128	; 0x80
 8002f0c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f0e:	4814      	ldr	r0, [pc, #80]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002f10:	f004 fb3c 	bl	800758c <HAL_TIM_Base_Init>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 8002f1a:	f000 fb8f 	bl	800363c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f22:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f24:	f107 0308 	add.w	r3, r7, #8
 8002f28:	4619      	mov	r1, r3
 8002f2a:	480d      	ldr	r0, [pc, #52]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002f2c:	f004 fe90 	bl	8007c50 <HAL_TIM_ConfigClockSource>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 8002f36:	f000 fb81 	bl	800363c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f42:	463b      	mov	r3, r7
 8002f44:	4619      	mov	r1, r3
 8002f46:	4806      	ldr	r0, [pc, #24]	; (8002f60 <MX_TIM2_Init+0x98>)
 8002f48:	f005 fa0e 	bl	8008368 <HAL_TIMEx_MasterConfigSynchronization>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 8002f52:	f000 fb73 	bl	800363c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8002f56:	bf00      	nop
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	20002adc 	.word	0x20002adc

08002f64 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002f68:	4b11      	ldr	r3, [pc, #68]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f6a:	4a12      	ldr	r2, [pc, #72]	; (8002fb4 <MX_USART3_UART_Init+0x50>)
 8002f6c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8002f6e:	4b10      	ldr	r3, [pc, #64]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f74:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f76:	4b0e      	ldr	r3, [pc, #56]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002f82:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002f88:	4b09      	ldr	r3, [pc, #36]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f8a:	220c      	movs	r2, #12
 8002f8c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8e:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f9a:	4805      	ldr	r0, [pc, #20]	; (8002fb0 <MX_USART3_UART_Init+0x4c>)
 8002f9c:	f005 faa5 	bl	80084ea <HAL_UART_Init>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8002fa6:	f000 fb49 	bl	800363c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	2000298c 	.word	0x2000298c
 8002fb4:	40004800 	.word	0x40004800

08002fb8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fbe:	f107 0310 	add.w	r3, r7, #16
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	605a      	str	r2, [r3, #4]
 8002fc8:	609a      	str	r2, [r3, #8]
 8002fca:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002fcc:	4b4d      	ldr	r3, [pc, #308]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	4a4c      	ldr	r2, [pc, #304]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002fd2:	f043 0310 	orr.w	r3, r3, #16
 8002fd6:	6193      	str	r3, [r2, #24]
 8002fd8:	4b4a      	ldr	r3, [pc, #296]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	f003 0310 	and.w	r3, r3, #16
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002fe4:	4b47      	ldr	r3, [pc, #284]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	4a46      	ldr	r2, [pc, #280]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002fea:	f043 0320 	orr.w	r3, r3, #32
 8002fee:	6193      	str	r3, [r2, #24]
 8002ff0:	4b44      	ldr	r3, [pc, #272]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffc:	4b41      	ldr	r3, [pc, #260]	; (8003104 <MX_GPIO_Init+0x14c>)
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	4a40      	ldr	r2, [pc, #256]	; (8003104 <MX_GPIO_Init+0x14c>)
 8003002:	f043 0304 	orr.w	r3, r3, #4
 8003006:	6193      	str	r3, [r2, #24]
 8003008:	4b3e      	ldr	r3, [pc, #248]	; (8003104 <MX_GPIO_Init+0x14c>)
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	607b      	str	r3, [r7, #4]
 8003012:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003014:	4b3b      	ldr	r3, [pc, #236]	; (8003104 <MX_GPIO_Init+0x14c>)
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	4a3a      	ldr	r2, [pc, #232]	; (8003104 <MX_GPIO_Init+0x14c>)
 800301a:	f043 0308 	orr.w	r3, r3, #8
 800301e:	6193      	str	r3, [r2, #24]
 8003020:	4b38      	ldr	r3, [pc, #224]	; (8003104 <MX_GPIO_Init+0x14c>)
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	f003 0308 	and.w	r3, r3, #8
 8003028:	603b      	str	r3, [r7, #0]
 800302a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 800302c:	2200      	movs	r2, #0
 800302e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003032:	4835      	ldr	r0, [pc, #212]	; (8003108 <MX_GPIO_Init+0x150>)
 8003034:	f001 f94c 	bl	80042d0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, IN2_1_Pin|IN2_2_Pin|IN1_2_Pin|IN1_1_Pin
 8003038:	2200      	movs	r2, #0
 800303a:	f24f 0118 	movw	r1, #61464	; 0xf018
 800303e:	4833      	ldr	r0, [pc, #204]	; (800310c <MX_GPIO_Init+0x154>)
 8003040:	f001 f946 	bl	80042d0 <HAL_GPIO_WritePin>
			|IN3_2_Pin|IN3_1_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, IN4_1_Pin|IN4_2_Pin, GPIO_PIN_RESET);
 8003044:	2200      	movs	r2, #0
 8003046:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 800304a:	4831      	ldr	r0, [pc, #196]	; (8003110 <MX_GPIO_Init+0x158>)
 800304c:	f001 f940 	bl	80042d0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : Led_Pin */
	GPIO_InitStruct.Pin = Led_Pin;
 8003050:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003054:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003056:	2301      	movs	r3, #1
 8003058:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800305e:	2302      	movs	r3, #2
 8003060:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8003062:	f107 0310 	add.w	r3, r7, #16
 8003066:	4619      	mov	r1, r3
 8003068:	4827      	ldr	r0, [pc, #156]	; (8003108 <MX_GPIO_Init+0x150>)
 800306a:	f000 ffad 	bl	8003fc8 <HAL_GPIO_Init>

	/*Configure GPIO pin : D01_Encoder_Pin */
	GPIO_InitStruct.Pin = D01_Encoder_Pin;
 800306e:	2302      	movs	r3, #2
 8003070:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003072:	4b28      	ldr	r3, [pc, #160]	; (8003114 <MX_GPIO_Init+0x15c>)
 8003074:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003076:	2302      	movs	r3, #2
 8003078:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(D01_Encoder_GPIO_Port, &GPIO_InitStruct);
 800307a:	f107 0310 	add.w	r3, r7, #16
 800307e:	4619      	mov	r1, r3
 8003080:	4823      	ldr	r0, [pc, #140]	; (8003110 <MX_GPIO_Init+0x158>)
 8003082:	f000 ffa1 	bl	8003fc8 <HAL_GPIO_Init>

	/*Configure GPIO pins : D02_Encoder_Pin D03_Encoder_Pin */
	GPIO_InitStruct.Pin = D02_Encoder_Pin|D03_Encoder_Pin;
 8003086:	230c      	movs	r3, #12
 8003088:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800308a:	4b22      	ldr	r3, [pc, #136]	; (8003114 <MX_GPIO_Init+0x15c>)
 800308c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308e:	2300      	movs	r3, #0
 8003090:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003092:	f107 0310 	add.w	r3, r7, #16
 8003096:	4619      	mov	r1, r3
 8003098:	481d      	ldr	r0, [pc, #116]	; (8003110 <MX_GPIO_Init+0x158>)
 800309a:	f000 ff95 	bl	8003fc8 <HAL_GPIO_Init>

	/*Configure GPIO pins : IN2_1_Pin IN2_2_Pin IN1_2_Pin IN1_1_Pin
                           IN3_2_Pin IN3_1_Pin */
	GPIO_InitStruct.Pin = IN2_1_Pin|IN2_2_Pin|IN1_2_Pin|IN1_1_Pin
 800309e:	f24f 0318 	movw	r3, #61464	; 0xf018
 80030a2:	613b      	str	r3, [r7, #16]
			|IN3_2_Pin|IN3_1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030a4:	2301      	movs	r3, #1
 80030a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ac:	2302      	movs	r3, #2
 80030ae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b0:	f107 0310 	add.w	r3, r7, #16
 80030b4:	4619      	mov	r1, r3
 80030b6:	4815      	ldr	r0, [pc, #84]	; (800310c <MX_GPIO_Init+0x154>)
 80030b8:	f000 ff86 	bl	8003fc8 <HAL_GPIO_Init>

	/*Configure GPIO pins : IN4_1_Pin IN4_2_Pin */
	GPIO_InitStruct.Pin = IN4_1_Pin|IN4_2_Pin;
 80030bc:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 80030c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c2:	2301      	movs	r3, #1
 80030c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ca:	2302      	movs	r3, #2
 80030cc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ce:	f107 0310 	add.w	r3, r7, #16
 80030d2:	4619      	mov	r1, r3
 80030d4:	480e      	ldr	r0, [pc, #56]	; (8003110 <MX_GPIO_Init+0x158>)
 80030d6:	f000 ff77 	bl	8003fc8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80030da:	2200      	movs	r2, #0
 80030dc:	2105      	movs	r1, #5
 80030de:	2007      	movs	r0, #7
 80030e0:	f000 fe8b 	bl	8003dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80030e4:	2007      	movs	r0, #7
 80030e6:	f000 fea4 	bl	8003e32 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80030ea:	2200      	movs	r2, #0
 80030ec:	2105      	movs	r1, #5
 80030ee:	2008      	movs	r0, #8
 80030f0:	f000 fe83 	bl	8003dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80030f4:	2008      	movs	r0, #8
 80030f6:	f000 fe9c 	bl	8003e32 <HAL_NVIC_EnableIRQ>

}
 80030fa:	bf00      	nop
 80030fc:	3720      	adds	r7, #32
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000
 8003108:	40011000 	.word	0x40011000
 800310c:	40010c00 	.word	0x40010c00
 8003110:	40010800 	.word	0x40010800
 8003114:	10110000 	.word	0x10110000

08003118 <StartSpeed>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSpeed */
void StartSpeed(void *argument)
{
 8003118:	b5b0      	push	{r4, r5, r7, lr}
 800311a:	b090      	sub	sp, #64	; 0x40
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */

	uint32_t ranuras = 50;
 8003120:	2332      	movs	r3, #50	; 0x32
 8003122:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t cantTicksTmr2 = 20000;
 8003124:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003128:	63bb      	str	r3, [r7, #56]	; 0x38
	uint64_t fsTmr2= 50000;
 800312a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	uint64_t tickFilter = 600; // Parametro delicado, puede hacer cagadas en la medicion de la velocidad, OJO
 8003136:	f44f 7216 	mov.w	r2, #600	; 0x258
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	uint32_t ticksPrev_l = 0;
 8003142:	2300      	movs	r3, #0
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ticksNow_l = 0;
 8003146:	2300      	movs	r3, #0
 8003148:	623b      	str	r3, [r7, #32]
	uint32_t ticksAux_l = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
	uint32_t deltaTicks_l = 0;
 800314e:	2300      	movs	r3, #0
 8003150:	61bb      	str	r3, [r7, #24]
	uint16_t overflow_l =0;
 8003152:	2300      	movs	r3, #0
 8003154:	82fb      	strh	r3, [r7, #22]
	float velocidad_prima2_l = 0;
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	613b      	str	r3, [r7, #16]
	float velocidad_prima1_l = 0;
 800315c:	f04f 0300 	mov.w	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
	float velocidad_l = 0;
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	60bb      	str	r3, [r7, #8]
	/* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(SpeedSemaphoreHandle, osWaitForever);
 8003168:	4b87      	ldr	r3, [pc, #540]	; (8003388 <StartSpeed+0x270>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f04f 31ff 	mov.w	r1, #4294967295
 8003170:	4618      	mov	r0, r3
 8003172:	f006 f939 	bl	80093e8 <osSemaphoreAcquire>
		taskENTER_CRITICAL();
 8003176:	f009 f9c9 	bl	800c50c <vPortEnterCritical>

		ticksPrev_l = ticksPrev;
 800317a:	4b84      	ldr	r3, [pc, #528]	; (800338c <StartSpeed+0x274>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	627b      	str	r3, [r7, #36]	; 0x24
		ticksNow_l = ticksNow;
 8003180:	4b83      	ldr	r3, [pc, #524]	; (8003390 <StartSpeed+0x278>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	623b      	str	r3, [r7, #32]
		ticksAux_l = ticksAux;
 8003186:	4b83      	ldr	r3, [pc, #524]	; (8003394 <StartSpeed+0x27c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	61fb      	str	r3, [r7, #28]
		overflow_l = overflow;
 800318c:	4b82      	ldr	r3, [pc, #520]	; (8003398 <StartSpeed+0x280>)
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	82fb      	strh	r3, [r7, #22]
		velocidad_l = velocidad;
 8003192:	4b82      	ldr	r3, [pc, #520]	; (800339c <StartSpeed+0x284>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	60bb      	str	r3, [r7, #8]
		velocidad_prima1_l = velocidad_prima1;
 8003198:	4b81      	ldr	r3, [pc, #516]	; (80033a0 <StartSpeed+0x288>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	60fb      	str	r3, [r7, #12]
		velocidad_prima2_l = velocidad_prima2;
 800319e:	4b81      	ldr	r3, [pc, #516]	; (80033a4 <StartSpeed+0x28c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	613b      	str	r3, [r7, #16]

		taskEXIT_CRITICAL();
 80031a4:	f009 f9e2 	bl	800c56c <vPortExitCritical>

		//		HAL_NVIC_EnableIRQ(EXTI1_IRQn);

		if (overflow_l == 0){
 80031a8:	8afb      	ldrh	r3, [r7, #22]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d16c      	bne.n	8003288 <StartSpeed+0x170>
			// Todo cool, calculo normal
			deltaTicks_l = ticksNow_l - ticksPrev_l;
 80031ae:	6a3a      	ldr	r2, [r7, #32]
 80031b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	61bb      	str	r3, [r7, #24]
			if (deltaTicks_l > tickFilter){
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	461a      	mov	r2, r3
 80031ba:	f04f 0300 	mov.w	r3, #0
 80031be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80031c2:	4299      	cmp	r1, r3
 80031c4:	bf08      	it	eq
 80031c6:	4290      	cmpeq	r0, r2
 80031c8:	d253      	bcs.n	8003272 <StartSpeed+0x15a>
				velocidad_l = ((1/(float)ranuras)/((float)deltaTicks_l/(float)fsTmr2));
 80031ca:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80031cc:	f7fd fd62 	bl	8000c94 <__aeabi_ui2f>
 80031d0:	4603      	mov	r3, r0
 80031d2:	4619      	mov	r1, r3
 80031d4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80031d8:	f7fd fe68 	bl	8000eac <__aeabi_fdiv>
 80031dc:	4603      	mov	r3, r0
 80031de:	461d      	mov	r5, r3
 80031e0:	69b8      	ldr	r0, [r7, #24]
 80031e2:	f7fd fd57 	bl	8000c94 <__aeabi_ui2f>
 80031e6:	4604      	mov	r4, r0
 80031e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80031ec:	f7fd fd64 	bl	8000cb8 <__aeabi_ul2f>
 80031f0:	4603      	mov	r3, r0
 80031f2:	4619      	mov	r1, r3
 80031f4:	4620      	mov	r0, r4
 80031f6:	f7fd fe59 	bl	8000eac <__aeabi_fdiv>
 80031fa:	4603      	mov	r3, r0
 80031fc:	4619      	mov	r1, r3
 80031fe:	4628      	mov	r0, r5
 8003200:	f7fd fe54 	bl	8000eac <__aeabi_fdiv>
 8003204:	4603      	mov	r3, r0
 8003206:	60bb      	str	r3, [r7, #8]
				//Filtro IIR
				velocidad_prima2_l = velocidad_prima1_l;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	613b      	str	r3, [r7, #16]
				velocidad_prima1_l = 0.7*velocidad_prima2_l + 0.3*velocidad_l;
 800320c:	6938      	ldr	r0, [r7, #16]
 800320e:	f7fd f90b 	bl	8000428 <__aeabi_f2d>
 8003212:	a359      	add	r3, pc, #356	; (adr r3, 8003378 <StartSpeed+0x260>)
 8003214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003218:	f7fd f95e 	bl	80004d8 <__aeabi_dmul>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4614      	mov	r4, r2
 8003222:	461d      	mov	r5, r3
 8003224:	68b8      	ldr	r0, [r7, #8]
 8003226:	f7fd f8ff 	bl	8000428 <__aeabi_f2d>
 800322a:	a355      	add	r3, pc, #340	; (adr r3, 8003380 <StartSpeed+0x268>)
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	f7fd f952 	bl	80004d8 <__aeabi_dmul>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	4620      	mov	r0, r4
 800323a:	4629      	mov	r1, r5
 800323c:	f7fc ff96 	bl	800016c <__adddf3>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4610      	mov	r0, r2
 8003246:	4619      	mov	r1, r3
 8003248:	f7fd fc1e 	bl	8000a88 <__aeabi_d2f>
 800324c:	4603      	mov	r3, r0
 800324e:	60fb      	str	r3, [r7, #12]

				taskENTER_CRITICAL();
 8003250:	f009 f95c 	bl	800c50c <vPortEnterCritical>
				deltaTicks = deltaTicks_l;
 8003254:	4a54      	ldr	r2, [pc, #336]	; (80033a8 <StartSpeed+0x290>)
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	6013      	str	r3, [r2, #0]
				velocidad = velocidad_l;
 800325a:	4a50      	ldr	r2, [pc, #320]	; (800339c <StartSpeed+0x284>)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	6013      	str	r3, [r2, #0]
				velocidad_prima1 = velocidad_prima1_l;
 8003260:	4a4f      	ldr	r2, [pc, #316]	; (80033a0 <StartSpeed+0x288>)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6013      	str	r3, [r2, #0]
				velocidad_prima2 = velocidad_prima2_l;
 8003266:	4a4f      	ldr	r2, [pc, #316]	; (80033a4 <StartSpeed+0x28c>)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	6013      	str	r3, [r2, #0]
				taskEXIT_CRITICAL();
 800326c:	f009 f97e 	bl	800c56c <vPortExitCritical>
 8003270:	e07e      	b.n	8003370 <StartSpeed+0x258>
			}
			else{
				taskENTER_CRITICAL();
 8003272:	f009 f94b 	bl	800c50c <vPortEnterCritical>
				ticksNow = ticksPrev_l;
 8003276:	4a46      	ldr	r2, [pc, #280]	; (8003390 <StartSpeed+0x278>)
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	6013      	str	r3, [r2, #0]
				ticksPrev = ticksAux_l;
 800327c:	4a43      	ldr	r2, [pc, #268]	; (800338c <StartSpeed+0x274>)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	6013      	str	r3, [r2, #0]
				taskEXIT_CRITICAL();
 8003282:	f009 f973 	bl	800c56c <vPortExitCritical>
 8003286:	e073      	b.n	8003370 <StartSpeed+0x258>
			}
		} else{
			// Tuve algun desborde y tengo que tenerlo en cuenta
			deltaTicks_l = (ticksNow_l + overflow_l * cantTicksTmr2)- ticksPrev_l;/////////////////////////////////////////
 8003288:	8afb      	ldrh	r3, [r7, #22]
 800328a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800328c:	fb02 f203 	mul.w	r2, r2, r3
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	441a      	add	r2, r3
 8003294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	61bb      	str	r3, [r7, #24]
			if (deltaTicks_l > tickFilter){
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	461a      	mov	r2, r3
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80032a6:	4299      	cmp	r1, r3
 80032a8:	bf08      	it	eq
 80032aa:	4290      	cmpeq	r0, r2
 80032ac:	d256      	bcs.n	800335c <StartSpeed+0x244>
				velocidad_l = ((1/(float)ranuras)/((float)deltaTicks_l/(float)fsTmr2));
 80032ae:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80032b0:	f7fd fcf0 	bl	8000c94 <__aeabi_ui2f>
 80032b4:	4603      	mov	r3, r0
 80032b6:	4619      	mov	r1, r3
 80032b8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80032bc:	f7fd fdf6 	bl	8000eac <__aeabi_fdiv>
 80032c0:	4603      	mov	r3, r0
 80032c2:	461d      	mov	r5, r3
 80032c4:	69b8      	ldr	r0, [r7, #24]
 80032c6:	f7fd fce5 	bl	8000c94 <__aeabi_ui2f>
 80032ca:	4604      	mov	r4, r0
 80032cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80032d0:	f7fd fcf2 	bl	8000cb8 <__aeabi_ul2f>
 80032d4:	4603      	mov	r3, r0
 80032d6:	4619      	mov	r1, r3
 80032d8:	4620      	mov	r0, r4
 80032da:	f7fd fde7 	bl	8000eac <__aeabi_fdiv>
 80032de:	4603      	mov	r3, r0
 80032e0:	4619      	mov	r1, r3
 80032e2:	4628      	mov	r0, r5
 80032e4:	f7fd fde2 	bl	8000eac <__aeabi_fdiv>
 80032e8:	4603      	mov	r3, r0
 80032ea:	60bb      	str	r3, [r7, #8]
				//Filtro IIR
				velocidad_prima2_l = velocidad_prima1_l;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	613b      	str	r3, [r7, #16]
				velocidad_prima1_l = 0.7*velocidad_prima2_l + 0.3*velocidad_l;
 80032f0:	6938      	ldr	r0, [r7, #16]
 80032f2:	f7fd f899 	bl	8000428 <__aeabi_f2d>
 80032f6:	a320      	add	r3, pc, #128	; (adr r3, 8003378 <StartSpeed+0x260>)
 80032f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fc:	f7fd f8ec 	bl	80004d8 <__aeabi_dmul>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4614      	mov	r4, r2
 8003306:	461d      	mov	r5, r3
 8003308:	68b8      	ldr	r0, [r7, #8]
 800330a:	f7fd f88d 	bl	8000428 <__aeabi_f2d>
 800330e:	a31c      	add	r3, pc, #112	; (adr r3, 8003380 <StartSpeed+0x268>)
 8003310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003314:	f7fd f8e0 	bl	80004d8 <__aeabi_dmul>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	4620      	mov	r0, r4
 800331e:	4629      	mov	r1, r5
 8003320:	f7fc ff24 	bl	800016c <__adddf3>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4610      	mov	r0, r2
 800332a:	4619      	mov	r1, r3
 800332c:	f7fd fbac 	bl	8000a88 <__aeabi_d2f>
 8003330:	4603      	mov	r3, r0
 8003332:	60fb      	str	r3, [r7, #12]

				taskENTER_CRITICAL();
 8003334:	f009 f8ea 	bl	800c50c <vPortEnterCritical>
				overflow = 0;
 8003338:	4b17      	ldr	r3, [pc, #92]	; (8003398 <StartSpeed+0x280>)
 800333a:	2200      	movs	r2, #0
 800333c:	801a      	strh	r2, [r3, #0]
				deltaTicks = deltaTicks_l;
 800333e:	4a1a      	ldr	r2, [pc, #104]	; (80033a8 <StartSpeed+0x290>)
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	6013      	str	r3, [r2, #0]
				velocidad = velocidad_l;
 8003344:	4a15      	ldr	r2, [pc, #84]	; (800339c <StartSpeed+0x284>)
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	6013      	str	r3, [r2, #0]
				velocidad_prima1 = velocidad_prima1_l;
 800334a:	4a15      	ldr	r2, [pc, #84]	; (80033a0 <StartSpeed+0x288>)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6013      	str	r3, [r2, #0]
				velocidad_prima2 = velocidad_prima2_l;
 8003350:	4a14      	ldr	r2, [pc, #80]	; (80033a4 <StartSpeed+0x28c>)
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	6013      	str	r3, [r2, #0]
				taskEXIT_CRITICAL();
 8003356:	f009 f909 	bl	800c56c <vPortExitCritical>
 800335a:	e009      	b.n	8003370 <StartSpeed+0x258>
			}
			else{
				taskENTER_CRITICAL();
 800335c:	f009 f8d6 	bl	800c50c <vPortEnterCritical>
				ticksNow = ticksPrev_l;
 8003360:	4a0b      	ldr	r2, [pc, #44]	; (8003390 <StartSpeed+0x278>)
 8003362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003364:	6013      	str	r3, [r2, #0]
				ticksPrev = ticksAux_l;
 8003366:	4a09      	ldr	r2, [pc, #36]	; (800338c <StartSpeed+0x274>)
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	6013      	str	r3, [r2, #0]
				taskEXIT_CRITICAL();
 800336c:	f009 f8fe 	bl	800c56c <vPortExitCritical>
			}
		}
		osDelay(1);
 8003370:	2001      	movs	r0, #1
 8003372:	f005 ff6f 	bl	8009254 <osDelay>
		osSemaphoreAcquire(SpeedSemaphoreHandle, osWaitForever);
 8003376:	e6f7      	b.n	8003168 <StartSpeed+0x50>
 8003378:	66666666 	.word	0x66666666
 800337c:	3fe66666 	.word	0x3fe66666
 8003380:	33333333 	.word	0x33333333
 8003384:	3fd33333 	.word	0x3fd33333
 8003388:	20002a48 	.word	0x20002a48
 800338c:	20000244 	.word	0x20000244
 8003390:	20000248 	.word	0x20000248
 8003394:	2000024c 	.word	0x2000024c
 8003398:	20000254 	.word	0x20000254
 800339c:	20000240 	.word	0x20000240
 80033a0:	20002ad8 	.word	0x20002ad8
 80033a4:	20002a60 	.word	0x20002a60
 80033a8:	20000250 	.word	0x20000250

080033ac <StartModbus>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartModbus */
void StartModbus(void *argument)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b09a      	sub	sp, #104	; 0x68
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	uint16_t deltaticks[2];
	uint16_t delta2[2];
	uint16_t delta3[2];


	float velocidad_l = 0;
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	653b      	str	r3, [r7, #80]	; 0x50
	float velocidad_prima1_l = 0;
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t deltaTicks_l = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	64bb      	str	r3, [r7, #72]	; 0x48

	uint16_t ModbusDATA_l[32] = {'\0'};
 80033c4:	f107 0308 	add.w	r3, r7, #8
 80033c8:	2240      	movs	r2, #64	; 0x40
 80033ca:	2100      	movs	r1, #0
 80033cc:	4618      	mov	r0, r3
 80033ce:	f009 fca6 	bl	800cd1e <memset>
	/* Infinite loop */
	for(;;)
	{
		//HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
		taskENTER_CRITICAL();
 80033d2:	f009 f89b 	bl	800c50c <vPortEnterCritical>
		deltaTicks_l = deltaTicks;
 80033d6:	4b3e      	ldr	r3, [pc, #248]	; (80034d0 <StartModbus+0x124>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	64bb      	str	r3, [r7, #72]	; 0x48
		velocidad_l = velocidad;
 80033dc:	4b3d      	ldr	r3, [pc, #244]	; (80034d4 <StartModbus+0x128>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	653b      	str	r3, [r7, #80]	; 0x50
		velocidad_prima1_l = velocidad_prima1;
 80033e2:	4b3d      	ldr	r3, [pc, #244]	; (80034d8 <StartModbus+0x12c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	64fb      	str	r3, [r7, #76]	; 0x4c
		ModbusDATA_l[0] = ModbusDATA[0];
 80033e8:	4b3c      	ldr	r3, [pc, #240]	; (80034dc <StartModbus+0x130>)
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	813b      	strh	r3, [r7, #8]
		taskEXIT_CRITICAL();
 80033ee:	f009 f8bd 	bl	800c56c <vPortExitCritical>

		HAL_GPIO_WritePin(IN1_1_GPIO_Port, IN1_1_Pin, GPIO_PIN_SET);
 80033f2:	2201      	movs	r2, #1
 80033f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033f8:	4839      	ldr	r0, [pc, #228]	; (80034e0 <StartModbus+0x134>)
 80033fa:	f000 ff69 	bl	80042d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_1_GPIO_Port, IN2_1_Pin, GPIO_PIN_SET);
 80033fe:	2201      	movs	r2, #1
 8003400:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003404:	4836      	ldr	r0, [pc, #216]	; (80034e0 <StartModbus+0x134>)
 8003406:	f000 ff63 	bl	80042d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_1_GPIO_Port, IN3_1_Pin, GPIO_PIN_SET);
 800340a:	2201      	movs	r2, #1
 800340c:	2110      	movs	r1, #16
 800340e:	4834      	ldr	r0, [pc, #208]	; (80034e0 <StartModbus+0x134>)
 8003410:	f000 ff5e 	bl	80042d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_1_GPIO_Port, IN4_1_Pin, GPIO_PIN_SET);
 8003414:	2201      	movs	r2, #1
 8003416:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800341a:	4832      	ldr	r0, [pc, #200]	; (80034e4 <StartModbus+0x138>)
 800341c:	f000 ff58 	bl	80042d0 <HAL_GPIO_WritePin>
 8003420:	6cbb      	ldr	r3, [r7, #72]	; 0x48


		memcpy(deltaticks, &deltaTicks_l, sizeof(deltaTicks_l));
 8003422:	65fb      	str	r3, [r7, #92]	; 0x5c
		ModbusDATA_l[1]=deltaticks[0];
 8003424:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003428:	817b      	strh	r3, [r7, #10]
		ModbusDATA_l[2]=deltaticks[1];
 800342a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800342e:	81bb      	strh	r3, [r7, #12]
 8003430:	6d3b      	ldr	r3, [r7, #80]	; 0x50

		memcpy(delta, &velocidad_l, sizeof(velocidad_l));
 8003432:	667b      	str	r3, [r7, #100]	; 0x64
		ModbusDATA_l[3]=delta[0];
 8003434:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003438:	81fb      	strh	r3, [r7, #14]
		ModbusDATA_l[4]=delta[1];
 800343a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800343e:	823b      	strh	r3, [r7, #16]
 8003440:	6cfb      	ldr	r3, [r7, #76]	; 0x4c

		memcpy(delta1, &velocidad_prima1_l, sizeof(velocidad_prima1_l));
 8003442:	663b      	str	r3, [r7, #96]	; 0x60
		ModbusDATA_l[5]=delta1[0];
 8003444:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8003448:	827b      	strh	r3, [r7, #18]
		ModbusDATA_l[6]=delta1[1];
 800344a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800344e:	82bb      	strh	r3, [r7, #20]
 8003450:	4b25      	ldr	r3, [pc, #148]	; (80034e8 <StartModbus+0x13c>)
 8003452:	681b      	ldr	r3, [r3, #0]

		memcpy(delta2, &rtSalida_Linealizacion, sizeof(rtSalida_Linealizacion));
 8003454:	65bb      	str	r3, [r7, #88]	; 0x58
		ModbusDATA_l[7]=delta2[0];
 8003456:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800345a:	82fb      	strh	r3, [r7, #22]
		ModbusDATA_l[8]=delta2[1];
 800345c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8003460:	833b      	strh	r3, [r7, #24]


		memcpy(delta3, &rtEntrada_Control, sizeof(rtEntrada_Control));
 8003462:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003466:	2208      	movs	r2, #8
 8003468:	4920      	ldr	r1, [pc, #128]	; (80034ec <StartModbus+0x140>)
 800346a:	4618      	mov	r0, r3
 800346c:	f009 fc49 	bl	800cd02 <memcpy>
		ModbusDATA_l[9]=delta3[0];
 8003470:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003474:	837b      	strh	r3, [r7, #26]
		ModbusDATA_l[10]=delta3[1];
 8003476:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800347a:	83bb      	strh	r3, [r7, #28]


		taskENTER_CRITICAL();
 800347c:	f009 f846 	bl	800c50c <vPortEnterCritical>
		ModbusDATA[0] = ModbusDATA_l[0];
 8003480:	893a      	ldrh	r2, [r7, #8]
 8003482:	4b16      	ldr	r3, [pc, #88]	; (80034dc <StartModbus+0x130>)
 8003484:	801a      	strh	r2, [r3, #0]
		ModbusDATA[1] = ModbusDATA_l[1];
 8003486:	897a      	ldrh	r2, [r7, #10]
 8003488:	4b14      	ldr	r3, [pc, #80]	; (80034dc <StartModbus+0x130>)
 800348a:	805a      	strh	r2, [r3, #2]
		ModbusDATA[2] = ModbusDATA_l[2];
 800348c:	89ba      	ldrh	r2, [r7, #12]
 800348e:	4b13      	ldr	r3, [pc, #76]	; (80034dc <StartModbus+0x130>)
 8003490:	809a      	strh	r2, [r3, #4]
		ModbusDATA[3] = ModbusDATA_l[3];
 8003492:	89fa      	ldrh	r2, [r7, #14]
 8003494:	4b11      	ldr	r3, [pc, #68]	; (80034dc <StartModbus+0x130>)
 8003496:	80da      	strh	r2, [r3, #6]
		ModbusDATA[4] = ModbusDATA_l[4];
 8003498:	8a3a      	ldrh	r2, [r7, #16]
 800349a:	4b10      	ldr	r3, [pc, #64]	; (80034dc <StartModbus+0x130>)
 800349c:	811a      	strh	r2, [r3, #8]
		ModbusDATA[5] = ModbusDATA_l[5];
 800349e:	8a7a      	ldrh	r2, [r7, #18]
 80034a0:	4b0e      	ldr	r3, [pc, #56]	; (80034dc <StartModbus+0x130>)
 80034a2:	815a      	strh	r2, [r3, #10]
		ModbusDATA[6] = ModbusDATA_l[6];
 80034a4:	8aba      	ldrh	r2, [r7, #20]
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <StartModbus+0x130>)
 80034a8:	819a      	strh	r2, [r3, #12]
		ModbusDATA[7] = ModbusDATA_l[7];
 80034aa:	8afa      	ldrh	r2, [r7, #22]
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <StartModbus+0x130>)
 80034ae:	81da      	strh	r2, [r3, #14]
		ModbusDATA[8] = ModbusDATA_l[8];
 80034b0:	8b3a      	ldrh	r2, [r7, #24]
 80034b2:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <StartModbus+0x130>)
 80034b4:	821a      	strh	r2, [r3, #16]
		ModbusDATA[9] = ModbusDATA_l[9];
 80034b6:	8b7a      	ldrh	r2, [r7, #26]
 80034b8:	4b08      	ldr	r3, [pc, #32]	; (80034dc <StartModbus+0x130>)
 80034ba:	825a      	strh	r2, [r3, #18]
		ModbusDATA[10] = ModbusDATA_l[10];
 80034bc:	8bba      	ldrh	r2, [r7, #28]
 80034be:	4b07      	ldr	r3, [pc, #28]	; (80034dc <StartModbus+0x130>)
 80034c0:	829a      	strh	r2, [r3, #20]


		taskEXIT_CRITICAL();
 80034c2:	f009 f853 	bl	800c56c <vPortExitCritical>

		osDelay(10);
 80034c6:	200a      	movs	r0, #10
 80034c8:	f005 fec4 	bl	8009254 <osDelay>
		taskENTER_CRITICAL();
 80034cc:	e781      	b.n	80033d2 <StartModbus+0x26>
 80034ce:	bf00      	nop
 80034d0:	20000250 	.word	0x20000250
 80034d4:	20000240 	.word	0x20000240
 80034d8:	20002ad8 	.word	0x20002ad8
 80034dc:	20000200 	.word	0x20000200
 80034e0:	40010c00 	.word	0x40010c00
 80034e4:	40010800 	.word	0x40010800
 80034e8:	200029d0 	.word	0x200029d0
 80034ec:	20002a28 	.word	0x20002a28

080034f0 <StartCheckVelocidad>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCheckVelocidad */
void StartCheckVelocidad(void *argument)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartCheckVelocidad */

	uint16_t overflow_l =0;
 80034f8:	2300      	movs	r3, #0
 80034fa:	82fb      	strh	r3, [r7, #22]

	///////////////////////////

	uint16_t rawCurrent = 0;
 80034fc:	2300      	movs	r3, #0
 80034fe:	82bb      	strh	r3, [r7, #20]
	float current = 0;
 8003500:	f04f 0300 	mov.w	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
	while(!INA219_Init(&ina219, &hi2c1, INA219_ADDRESS));
 8003506:	bf00      	nop
 8003508:	2240      	movs	r2, #64	; 0x40
 800350a:	492d      	ldr	r1, [pc, #180]	; (80035c0 <StartCheckVelocidad+0xd0>)
 800350c:	482d      	ldr	r0, [pc, #180]	; (80035c4 <StartCheckVelocidad+0xd4>)
 800350e:	f7fd fe17 	bl	8001140 <INA219_Init>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f7      	beq.n	8003508 <StartCheckVelocidad+0x18>


	/* Infinite loop */
	for(;;)
	{
		taskENTER_CRITICAL();
 8003518:	f008 fff8 	bl	800c50c <vPortEnterCritical>
		overflow_l = overflow;
 800351c:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <StartCheckVelocidad+0xd8>)
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	82fb      	strh	r3, [r7, #22]
		taskEXIT_CRITICAL();
 8003522:	f009 f823 	bl	800c56c <vPortExitCritical>

		if(overflow_l >= 3){
 8003526:	8afb      	ldrh	r3, [r7, #22]
 8003528:	2b02      	cmp	r3, #2
 800352a:	d944      	bls.n	80035b6 <StartCheckVelocidad+0xc6>
			overflow_l = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	82fb      	strh	r3, [r7, #22]
			taskENTER_CRITICAL();
 8003530:	f008 ffec 	bl	800c50c <vPortEnterCritical>
			overflow = 0;
 8003534:	4b24      	ldr	r3, [pc, #144]	; (80035c8 <StartCheckVelocidad+0xd8>)
 8003536:	2200      	movs	r2, #0
 8003538:	801a      	strh	r2, [r3, #0]
			velocidad_prima2 = 0;
 800353a:	4b24      	ldr	r3, [pc, #144]	; (80035cc <StartCheckVelocidad+0xdc>)
 800353c:	f04f 0200 	mov.w	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
			velocidad_prima1 = 0;
 8003542:	4b23      	ldr	r3, [pc, #140]	; (80035d0 <StartCheckVelocidad+0xe0>)
 8003544:	f04f 0200 	mov.w	r2, #0
 8003548:	601a      	str	r2, [r3, #0]
			velocidad = 0;
 800354a:	4b22      	ldr	r3, [pc, #136]	; (80035d4 <StartCheckVelocidad+0xe4>)
 800354c:	f04f 0200 	mov.w	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8003552:	f009 f80b 	bl	800c56c <vPortExitCritical>

			/////////////////////////////////////////////
			rawCurrent = INA219_ReadCurrent_raw(&ina219); // mA?
 8003556:	481b      	ldr	r0, [pc, #108]	; (80035c4 <StartCheckVelocidad+0xd4>)
 8003558:	f7fd fd8a 	bl	8001070 <INA219_ReadCurrent_raw>
 800355c:	4603      	mov	r3, r0
 800355e:	82bb      	strh	r3, [r7, #20]
			if(rawCurrent > 32767){
 8003560:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003564:	2b00      	cmp	r3, #0
 8003566:	da15      	bge.n	8003594 <StartCheckVelocidad+0xa4>
				//hago complemento a 2
				uint16_t complementCurrent = (0xFFFF - rawCurrent)+1;
 8003568:	8abb      	ldrh	r3, [r7, #20]
 800356a:	425b      	negs	r3, r3
 800356c:	81fb      	strh	r3, [r7, #14]
				current = - complementCurrent / 10.0;
 800356e:	89fb      	ldrh	r3, [r7, #14]
 8003570:	425b      	negs	r3, r3
 8003572:	4618      	mov	r0, r3
 8003574:	f7fc ff46 	bl	8000404 <__aeabi_i2d>
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	4b16      	ldr	r3, [pc, #88]	; (80035d8 <StartCheckVelocidad+0xe8>)
 800357e:	f7fd f8d5 	bl	800072c <__aeabi_ddiv>
 8003582:	4602      	mov	r2, r0
 8003584:	460b      	mov	r3, r1
 8003586:	4610      	mov	r0, r2
 8003588:	4619      	mov	r1, r3
 800358a:	f7fd fa7d 	bl	8000a88 <__aeabi_d2f>
 800358e:	4603      	mov	r3, r0
 8003590:	613b      	str	r3, [r7, #16]
 8003592:	e010      	b.n	80035b6 <StartCheckVelocidad+0xc6>

			} else {
				current = rawCurrent/10.0; // mA
 8003594:	8abb      	ldrh	r3, [r7, #20]
 8003596:	4618      	mov	r0, r3
 8003598:	f7fc ff34 	bl	8000404 <__aeabi_i2d>
 800359c:	f04f 0200 	mov.w	r2, #0
 80035a0:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <StartCheckVelocidad+0xe8>)
 80035a2:	f7fd f8c3 	bl	800072c <__aeabi_ddiv>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4610      	mov	r0, r2
 80035ac:	4619      	mov	r1, r3
 80035ae:	f7fd fa6b 	bl	8000a88 <__aeabi_d2f>
 80035b2:	4603      	mov	r3, r0
 80035b4:	613b      	str	r3, [r7, #16]
//			memcpy(delta, &current, sizeof(current));
//			ModbusDATA[13]=delta[0];
//			ModbusDATA[14]=delta[1];
			//////////////////////////////////////////////
		}
		osDelay(5);
 80035b6:	2005      	movs	r0, #5
 80035b8:	f005 fe4c 	bl	8009254 <osDelay>
		taskENTER_CRITICAL();
 80035bc:	e7ac      	b.n	8003518 <StartCheckVelocidad+0x28>
 80035be:	bf00      	nop
 80035c0:	200029d4 	.word	0x200029d4
 80035c4:	20002a70 	.word	0x20002a70
 80035c8:	20000254 	.word	0x20000254
 80035cc:	20002a60 	.word	0x20002a60
 80035d0:	20002ad8 	.word	0x20002ad8
 80035d4:	20000240 	.word	0x20000240
 80035d8:	40240000 	.word	0x40240000

080035dc <StartTaskControl>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskControl */
void StartTaskControl(void *argument)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskControl */
	float velocidad_l=0;
 80035e4:	f04f 0300 	mov.w	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
	float Setpoint = 0;
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	613b      	str	r3, [r7, #16]
	uint16_t delta4[2];
	float error=0;
 80035f0:	f04f 0300 	mov.w	r3, #0
 80035f4:	60fb      	str	r3, [r7, #12]
		//		Setpoint = ModbusDATA[0]; // Setpoint de velocidad (vueltas/seg*1000)
		//		taskEXIT_CRITICAL();
		//
		//		htim1.Instance->CCR2 = Setpoint;

		osDelay(5);
 80035f6:	2005      	movs	r0, #5
 80035f8:	f005 fe2c 	bl	8009254 <osDelay>
 80035fc:	e7fb      	b.n	80035f6 <StartTaskControl+0x1a>
	...

08003600 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */
	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a09      	ldr	r2, [pc, #36]	; (8003634 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d101      	bne.n	8003616 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8003612:	f000 fafd 	bl	8003c10 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if(htim->Instance == TIM2){
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800361e:	d105      	bne.n	800362c <HAL_TIM_PeriodElapsedCallback+0x2c>
		overflow += 1;
 8003620:	4b05      	ldr	r3, [pc, #20]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003622:	881b      	ldrh	r3, [r3, #0]
 8003624:	3301      	adds	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	4b03      	ldr	r3, [pc, #12]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800362a:	801a      	strh	r2, [r3, #0]

	}
	/* USER CODE END Callback 1 */
}
 800362c:	bf00      	nop
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40000800 	.word	0x40000800
 8003638:	20000254 	.word	0x20000254

0800363c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003640:	b672      	cpsid	i
}
 8003642:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003644:	e7fe      	b.n	8003644 <Error_Handler+0x8>
	...

08003648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800364e:	4b18      	ldr	r3, [pc, #96]	; (80036b0 <HAL_MspInit+0x68>)
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	4a17      	ldr	r2, [pc, #92]	; (80036b0 <HAL_MspInit+0x68>)
 8003654:	f043 0301 	orr.w	r3, r3, #1
 8003658:	6193      	str	r3, [r2, #24]
 800365a:	4b15      	ldr	r3, [pc, #84]	; (80036b0 <HAL_MspInit+0x68>)
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	60bb      	str	r3, [r7, #8]
 8003664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003666:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <HAL_MspInit+0x68>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	4a11      	ldr	r2, [pc, #68]	; (80036b0 <HAL_MspInit+0x68>)
 800366c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003670:	61d3      	str	r3, [r2, #28]
 8003672:	4b0f      	ldr	r3, [pc, #60]	; (80036b0 <HAL_MspInit+0x68>)
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367a:	607b      	str	r3, [r7, #4]
 800367c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800367e:	2200      	movs	r2, #0
 8003680:	210f      	movs	r1, #15
 8003682:	f06f 0001 	mvn.w	r0, #1
 8003686:	f000 fbb8 	bl	8003dfa <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800368a:	4b0a      	ldr	r3, [pc, #40]	; (80036b4 <HAL_MspInit+0x6c>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800369e:	60fb      	str	r3, [r7, #12]
 80036a0:	4a04      	ldr	r2, [pc, #16]	; (80036b4 <HAL_MspInit+0x6c>)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036a6:	bf00      	nop
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40010000 	.word	0x40010000

080036b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b088      	sub	sp, #32
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c0:	f107 0310 	add.w	r3, r7, #16
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a19      	ldr	r2, [pc, #100]	; (8003738 <HAL_I2C_MspInit+0x80>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d12b      	bne.n	8003730 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036d8:	4b18      	ldr	r3, [pc, #96]	; (800373c <HAL_I2C_MspInit+0x84>)
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	4a17      	ldr	r2, [pc, #92]	; (800373c <HAL_I2C_MspInit+0x84>)
 80036de:	f043 0308 	orr.w	r3, r3, #8
 80036e2:	6193      	str	r3, [r2, #24]
 80036e4:	4b15      	ldr	r3, [pc, #84]	; (800373c <HAL_I2C_MspInit+0x84>)
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036f0:	23c0      	movs	r3, #192	; 0xc0
 80036f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036f4:	2312      	movs	r3, #18
 80036f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036f8:	2303      	movs	r3, #3
 80036fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036fc:	f107 0310 	add.w	r3, r7, #16
 8003700:	4619      	mov	r1, r3
 8003702:	480f      	ldr	r0, [pc, #60]	; (8003740 <HAL_I2C_MspInit+0x88>)
 8003704:	f000 fc60 	bl	8003fc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003708:	4b0c      	ldr	r3, [pc, #48]	; (800373c <HAL_I2C_MspInit+0x84>)
 800370a:	69db      	ldr	r3, [r3, #28]
 800370c:	4a0b      	ldr	r2, [pc, #44]	; (800373c <HAL_I2C_MspInit+0x84>)
 800370e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003712:	61d3      	str	r3, [r2, #28]
 8003714:	4b09      	ldr	r3, [pc, #36]	; (800373c <HAL_I2C_MspInit+0x84>)
 8003716:	69db      	ldr	r3, [r3, #28]
 8003718:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800371c:	60bb      	str	r3, [r7, #8]
 800371e:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8003720:	2200      	movs	r2, #0
 8003722:	2105      	movs	r1, #5
 8003724:	201f      	movs	r0, #31
 8003726:	f000 fb68 	bl	8003dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800372a:	201f      	movs	r0, #31
 800372c:	f000 fb81 	bl	8003e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003730:	bf00      	nop
 8003732:	3720      	adds	r7, #32
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40005400 	.word	0x40005400
 800373c:	40021000 	.word	0x40021000
 8003740:	40010c00 	.word	0x40010c00

08003744 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a16      	ldr	r2, [pc, #88]	; (80037ac <HAL_TIM_Base_MspInit+0x68>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d10c      	bne.n	8003770 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003756:	4b16      	ldr	r3, [pc, #88]	; (80037b0 <HAL_TIM_Base_MspInit+0x6c>)
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	4a15      	ldr	r2, [pc, #84]	; (80037b0 <HAL_TIM_Base_MspInit+0x6c>)
 800375c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003760:	6193      	str	r3, [r2, #24]
 8003762:	4b13      	ldr	r3, [pc, #76]	; (80037b0 <HAL_TIM_Base_MspInit+0x6c>)
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800376e:	e018      	b.n	80037a2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003778:	d113      	bne.n	80037a2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800377a:	4b0d      	ldr	r3, [pc, #52]	; (80037b0 <HAL_TIM_Base_MspInit+0x6c>)
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	4a0c      	ldr	r2, [pc, #48]	; (80037b0 <HAL_TIM_Base_MspInit+0x6c>)
 8003780:	f043 0301 	orr.w	r3, r3, #1
 8003784:	61d3      	str	r3, [r2, #28]
 8003786:	4b0a      	ldr	r3, [pc, #40]	; (80037b0 <HAL_TIM_Base_MspInit+0x6c>)
 8003788:	69db      	ldr	r3, [r3, #28]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	60bb      	str	r3, [r7, #8]
 8003790:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003792:	2200      	movs	r2, #0
 8003794:	2105      	movs	r1, #5
 8003796:	201c      	movs	r0, #28
 8003798:	f000 fb2f 	bl	8003dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800379c:	201c      	movs	r0, #28
 800379e:	f000 fb48 	bl	8003e32 <HAL_NVIC_EnableIRQ>
}
 80037a2:	bf00      	nop
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40012c00 	.word	0x40012c00
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037bc:	f107 0310 	add.w	r3, r7, #16
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	605a      	str	r2, [r3, #4]
 80037c6:	609a      	str	r2, [r3, #8]
 80037c8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a10      	ldr	r2, [pc, #64]	; (8003810 <HAL_TIM_MspPostInit+0x5c>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d118      	bne.n	8003806 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d4:	4b0f      	ldr	r3, [pc, #60]	; (8003814 <HAL_TIM_MspPostInit+0x60>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	4a0e      	ldr	r2, [pc, #56]	; (8003814 <HAL_TIM_MspPostInit+0x60>)
 80037da:	f043 0304 	orr.w	r3, r3, #4
 80037de:	6193      	str	r3, [r2, #24]
 80037e0:	4b0c      	ldr	r3, [pc, #48]	; (8003814 <HAL_TIM_MspPostInit+0x60>)
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80037ec:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80037f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f2:	2302      	movs	r3, #2
 80037f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f6:	2302      	movs	r3, #2
 80037f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037fa:	f107 0310 	add.w	r3, r7, #16
 80037fe:	4619      	mov	r1, r3
 8003800:	4805      	ldr	r0, [pc, #20]	; (8003818 <HAL_TIM_MspPostInit+0x64>)
 8003802:	f000 fbe1 	bl	8003fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003806:	bf00      	nop
 8003808:	3720      	adds	r7, #32
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40012c00 	.word	0x40012c00
 8003814:	40021000 	.word	0x40021000
 8003818:	40010800 	.word	0x40010800

0800381c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003824:	f107 0310 	add.w	r3, r7, #16
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a20      	ldr	r2, [pc, #128]	; (80038b8 <HAL_UART_MspInit+0x9c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d139      	bne.n	80038b0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800383c:	4b1f      	ldr	r3, [pc, #124]	; (80038bc <HAL_UART_MspInit+0xa0>)
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	4a1e      	ldr	r2, [pc, #120]	; (80038bc <HAL_UART_MspInit+0xa0>)
 8003842:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003846:	61d3      	str	r3, [r2, #28]
 8003848:	4b1c      	ldr	r3, [pc, #112]	; (80038bc <HAL_UART_MspInit+0xa0>)
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003854:	4b19      	ldr	r3, [pc, #100]	; (80038bc <HAL_UART_MspInit+0xa0>)
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	4a18      	ldr	r2, [pc, #96]	; (80038bc <HAL_UART_MspInit+0xa0>)
 800385a:	f043 0308 	orr.w	r3, r3, #8
 800385e:	6193      	str	r3, [r2, #24]
 8003860:	4b16      	ldr	r3, [pc, #88]	; (80038bc <HAL_UART_MspInit+0xa0>)
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	f003 0308 	and.w	r3, r3, #8
 8003868:	60bb      	str	r3, [r7, #8]
 800386a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800386c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003870:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003872:	2302      	movs	r3, #2
 8003874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003876:	2303      	movs	r3, #3
 8003878:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800387a:	f107 0310 	add.w	r3, r7, #16
 800387e:	4619      	mov	r1, r3
 8003880:	480f      	ldr	r0, [pc, #60]	; (80038c0 <HAL_UART_MspInit+0xa4>)
 8003882:	f000 fba1 	bl	8003fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003886:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800388a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003890:	2300      	movs	r3, #0
 8003892:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003894:	f107 0310 	add.w	r3, r7, #16
 8003898:	4619      	mov	r1, r3
 800389a:	4809      	ldr	r0, [pc, #36]	; (80038c0 <HAL_UART_MspInit+0xa4>)
 800389c:	f000 fb94 	bl	8003fc8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80038a0:	2200      	movs	r2, #0
 80038a2:	2105      	movs	r1, #5
 80038a4:	2027      	movs	r0, #39	; 0x27
 80038a6:	f000 faa8 	bl	8003dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80038aa:	2027      	movs	r0, #39	; 0x27
 80038ac:	f000 fac1 	bl	8003e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80038b0:	bf00      	nop
 80038b2:	3720      	adds	r7, #32
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40004800 	.word	0x40004800
 80038bc:	40021000 	.word	0x40021000
 80038c0:	40010c00 	.word	0x40010c00

080038c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b08c      	sub	sp, #48	; 0x30
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80038cc:	2300      	movs	r3, #0
 80038ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80038d4:	2200      	movs	r2, #0
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	201e      	movs	r0, #30
 80038da:	f000 fa8e 	bl	8003dfa <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80038de:	201e      	movs	r0, #30
 80038e0:	f000 faa7 	bl	8003e32 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80038e4:	4b1f      	ldr	r3, [pc, #124]	; (8003964 <HAL_InitTick+0xa0>)
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	4a1e      	ldr	r2, [pc, #120]	; (8003964 <HAL_InitTick+0xa0>)
 80038ea:	f043 0304 	orr.w	r3, r3, #4
 80038ee:	61d3      	str	r3, [r2, #28]
 80038f0:	4b1c      	ldr	r3, [pc, #112]	; (8003964 <HAL_InitTick+0xa0>)
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038fc:	f107 0210 	add.w	r2, r7, #16
 8003900:	f107 0314 	add.w	r3, r7, #20
 8003904:	4611      	mov	r1, r2
 8003906:	4618      	mov	r0, r3
 8003908:	f003 fdf2 	bl	80074f0 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800390c:	f003 fdc8 	bl	80074a0 <HAL_RCC_GetPCLK1Freq>
 8003910:	4603      	mov	r3, r0
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003918:	4a13      	ldr	r2, [pc, #76]	; (8003968 <HAL_InitTick+0xa4>)
 800391a:	fba2 2303 	umull	r2, r3, r2, r3
 800391e:	0c9b      	lsrs	r3, r3, #18
 8003920:	3b01      	subs	r3, #1
 8003922:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8003924:	4b11      	ldr	r3, [pc, #68]	; (800396c <HAL_InitTick+0xa8>)
 8003926:	4a12      	ldr	r2, [pc, #72]	; (8003970 <HAL_InitTick+0xac>)
 8003928:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800392a:	4b10      	ldr	r3, [pc, #64]	; (800396c <HAL_InitTick+0xa8>)
 800392c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003930:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8003932:	4a0e      	ldr	r2, [pc, #56]	; (800396c <HAL_InitTick+0xa8>)
 8003934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003936:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8003938:	4b0c      	ldr	r3, [pc, #48]	; (800396c <HAL_InitTick+0xa8>)
 800393a:	2200      	movs	r2, #0
 800393c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800393e:	4b0b      	ldr	r3, [pc, #44]	; (800396c <HAL_InitTick+0xa8>)
 8003940:	2200      	movs	r2, #0
 8003942:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8003944:	4809      	ldr	r0, [pc, #36]	; (800396c <HAL_InitTick+0xa8>)
 8003946:	f003 fe21 	bl	800758c <HAL_TIM_Base_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d104      	bne.n	800395a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8003950:	4806      	ldr	r0, [pc, #24]	; (800396c <HAL_InitTick+0xa8>)
 8003952:	f003 fe6b 	bl	800762c <HAL_TIM_Base_Start_IT>
 8003956:	4603      	mov	r3, r0
 8003958:	e000      	b.n	800395c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
}
 800395c:	4618      	mov	r0, r3
 800395e:	3730      	adds	r7, #48	; 0x30
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40021000 	.word	0x40021000
 8003968:	431bde83 	.word	0x431bde83
 800396c:	20002b44 	.word	0x20002b44
 8003970:	40000800 	.word	0x40000800

08003974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003978:	e7fe      	b.n	8003978 <NMI_Handler+0x4>

0800397a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800397a:	b480      	push	{r7}
 800397c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800397e:	e7fe      	b.n	800397e <HardFault_Handler+0x4>

08003980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003984:	e7fe      	b.n	8003984 <MemManage_Handler+0x4>

08003986 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003986:	b480      	push	{r7}
 8003988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800398a:	e7fe      	b.n	800398a <BusFault_Handler+0x4>

0800398c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003990:	e7fe      	b.n	8003990 <UsageFault_Handler+0x4>

08003992 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003992:	b480      	push	{r7}
 8003994:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003996:	bf00      	nop
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr

0800399e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D01_Encoder_Pin);
 80039a2:	2002      	movs	r0, #2
 80039a4:	f000 fcac 	bl	8004300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80039a8:	bf00      	nop
 80039aa:	bd80      	pop	{r7, pc}

080039ac <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D02_Encoder_Pin);
 80039b0:	2004      	movs	r0, #4
 80039b2:	f000 fca5 	bl	8004300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80039b6:	bf00      	nop
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80039c0:	4802      	ldr	r0, [pc, #8]	; (80039cc <TIM2_IRQHandler+0x10>)
 80039c2:	f003 ff7f 	bl	80078c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20002adc 	.word	0x20002adc

080039d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80039d4:	4802      	ldr	r0, [pc, #8]	; (80039e0 <TIM4_IRQHandler+0x10>)
 80039d6:	f003 ff75 	bl	80078c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20002b44 	.word	0x20002b44

080039e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80039e8:	4802      	ldr	r0, [pc, #8]	; (80039f4 <I2C1_EV_IRQHandler+0x10>)
 80039ea:	f001 fa75 	bl	8004ed8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	200029d4 	.word	0x200029d4

080039f8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80039fc:	4802      	ldr	r0, [pc, #8]	; (8003a08 <USART3_IRQHandler+0x10>)
 80039fe:	f004 fe9f 	bl	8008740 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	2000298c 	.word	0x2000298c

08003a0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
	return 1;
 8003a10:	2301      	movs	r3, #1
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <_kill>:

int _kill(int pid, int sig)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b082      	sub	sp, #8
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a24:	f009 f84a 	bl	800cabc <__errno>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2216      	movs	r2, #22
 8003a2c:	601a      	str	r2, [r3, #0]
	return -1;
 8003a2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <_exit>:

void _exit (int status)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b082      	sub	sp, #8
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003a42:	f04f 31ff 	mov.w	r1, #4294967295
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff ffe7 	bl	8003a1a <_kill>
	while (1) {}		/* Make sure we hang here */
 8003a4c:	e7fe      	b.n	8003a4c <_exit+0x12>

08003a4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	617b      	str	r3, [r7, #20]
 8003a5e:	e00a      	b.n	8003a76 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a60:	f3af 8000 	nop.w
 8003a64:	4601      	mov	r1, r0
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	60ba      	str	r2, [r7, #8]
 8003a6c:	b2ca      	uxtb	r2, r1
 8003a6e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	3301      	adds	r3, #1
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	dbf0      	blt.n	8003a60 <_read+0x12>
	}

return len;
 8003a7e:	687b      	ldr	r3, [r7, #4]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
 8003a98:	e009      	b.n	8003aae <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	1c5a      	adds	r2, r3, #1
 8003a9e:	60ba      	str	r2, [r7, #8]
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	dbf1      	blt.n	8003a9a <_write+0x12>
	}
	return len;
 8003ab6:	687b      	ldr	r3, [r7, #4]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <_close>:

int _close(int file)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	return -1;
 8003ac8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bc80      	pop	{r7}
 8003ad4:	4770      	bx	lr

08003ad6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ae6:	605a      	str	r2, [r3, #4]
	return 0;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr

08003af4 <_isatty>:

int _isatty(int file)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
	return 1;
 8003afc:	2301      	movs	r3, #1
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr

08003b08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
	return 0;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3714      	adds	r7, #20
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bc80      	pop	{r7}
 8003b1e:	4770      	bx	lr

08003b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b28:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <_sbrk+0x5c>)
 8003b2a:	4b15      	ldr	r3, [pc, #84]	; (8003b80 <_sbrk+0x60>)
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b34:	4b13      	ldr	r3, [pc, #76]	; (8003b84 <_sbrk+0x64>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d102      	bne.n	8003b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b3c:	4b11      	ldr	r3, [pc, #68]	; (8003b84 <_sbrk+0x64>)
 8003b3e:	4a12      	ldr	r2, [pc, #72]	; (8003b88 <_sbrk+0x68>)
 8003b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b42:	4b10      	ldr	r3, [pc, #64]	; (8003b84 <_sbrk+0x64>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4413      	add	r3, r2
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d207      	bcs.n	8003b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b50:	f008 ffb4 	bl	800cabc <__errno>
 8003b54:	4603      	mov	r3, r0
 8003b56:	220c      	movs	r2, #12
 8003b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5e:	e009      	b.n	8003b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b60:	4b08      	ldr	r3, [pc, #32]	; (8003b84 <_sbrk+0x64>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b66:	4b07      	ldr	r3, [pc, #28]	; (8003b84 <_sbrk+0x64>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	4a05      	ldr	r2, [pc, #20]	; (8003b84 <_sbrk+0x64>)
 8003b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b72:	68fb      	ldr	r3, [r7, #12]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20005000 	.word	0x20005000
 8003b80:	00000400 	.word	0x00000400
 8003b84:	20000258 	.word	0x20000258
 8003b88:	20002be0 	.word	0x20002be0

08003b8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b90:	bf00      	nop
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr

08003b98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b98:	480c      	ldr	r0, [pc, #48]	; (8003bcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b9a:	490d      	ldr	r1, [pc, #52]	; (8003bd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b9c:	4a0d      	ldr	r2, [pc, #52]	; (8003bd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ba0:	e002      	b.n	8003ba8 <LoopCopyDataInit>

08003ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ba6:	3304      	adds	r3, #4

08003ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bac:	d3f9      	bcc.n	8003ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bae:	4a0a      	ldr	r2, [pc, #40]	; (8003bd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003bb0:	4c0a      	ldr	r4, [pc, #40]	; (8003bdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bb4:	e001      	b.n	8003bba <LoopFillZerobss>

08003bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bb8:	3204      	adds	r2, #4

08003bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bbc:	d3fb      	bcc.n	8003bb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003bbe:	f7ff ffe5 	bl	8003b8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bc2:	f009 f877 	bl	800ccb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bc6:	f7fe ffa9 	bl	8002b1c <main>
  bx lr
 8003bca:	4770      	bx	lr
  ldr r0, =_sdata
 8003bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bd0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003bd4:	0800fb94 	.word	0x0800fb94
  ldr r2, =_sbss
 8003bd8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003bdc:	20002be0 	.word	0x20002be0

08003be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003be0:	e7fe      	b.n	8003be0 <ADC1_2_IRQHandler>
	...

08003be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be8:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <HAL_Init+0x28>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a07      	ldr	r2, [pc, #28]	; (8003c0c <HAL_Init+0x28>)
 8003bee:	f043 0310 	orr.w	r3, r3, #16
 8003bf2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf4:	2003      	movs	r0, #3
 8003bf6:	f000 f8f5 	bl	8003de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bfa:	200f      	movs	r0, #15
 8003bfc:	f7ff fe62 	bl	80038c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c00:	f7ff fd22 	bl	8003648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40022000 	.word	0x40022000

08003c10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c14:	4b05      	ldr	r3, [pc, #20]	; (8003c2c <HAL_IncTick+0x1c>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <HAL_IncTick+0x20>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4413      	add	r3, r2
 8003c20:	4a03      	ldr	r2, [pc, #12]	; (8003c30 <HAL_IncTick+0x20>)
 8003c22:	6013      	str	r3, [r2, #0]
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bc80      	pop	{r7}
 8003c2a:	4770      	bx	lr
 8003c2c:	20000008 	.word	0x20000008
 8003c30:	20002b8c 	.word	0x20002b8c

08003c34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return uwTick;
 8003c38:	4b02      	ldr	r3, [pc, #8]	; (8003c44 <HAL_GetTick+0x10>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr
 8003c44:	20002b8c 	.word	0x20002b8c

08003c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c50:	f7ff fff0 	bl	8003c34 <HAL_GetTick>
 8003c54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c60:	d005      	beq.n	8003c6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c62:	4b0a      	ldr	r3, [pc, #40]	; (8003c8c <HAL_Delay+0x44>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c6e:	bf00      	nop
 8003c70:	f7ff ffe0 	bl	8003c34 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d8f7      	bhi.n	8003c70 <HAL_Delay+0x28>
  {
  }
}
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20000008 	.word	0x20000008

08003c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cac:	4013      	ands	r3, r2
 8003cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cc2:	4a04      	ldr	r2, [pc, #16]	; (8003cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	60d3      	str	r3, [r2, #12]
}
 8003cc8:	bf00      	nop
 8003cca:	3714      	adds	r7, #20
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	e000ed00 	.word	0xe000ed00

08003cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cdc:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	0a1b      	lsrs	r3, r3, #8
 8003ce2:	f003 0307 	and.w	r3, r3, #7
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	e000ed00 	.word	0xe000ed00

08003cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	db0b      	blt.n	8003d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	f003 021f 	and.w	r2, r3, #31
 8003d0c:	4906      	ldr	r1, [pc, #24]	; (8003d28 <__NVIC_EnableIRQ+0x34>)
 8003d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	2001      	movs	r0, #1
 8003d16:	fa00 f202 	lsl.w	r2, r0, r2
 8003d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	e000e100 	.word	0xe000e100

08003d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	6039      	str	r1, [r7, #0]
 8003d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	db0a      	blt.n	8003d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	490c      	ldr	r1, [pc, #48]	; (8003d78 <__NVIC_SetPriority+0x4c>)
 8003d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4a:	0112      	lsls	r2, r2, #4
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	440b      	add	r3, r1
 8003d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d54:	e00a      	b.n	8003d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	4908      	ldr	r1, [pc, #32]	; (8003d7c <__NVIC_SetPriority+0x50>)
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	3b04      	subs	r3, #4
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	440b      	add	r3, r1
 8003d6a:	761a      	strb	r2, [r3, #24]
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	e000e100 	.word	0xe000e100
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	; 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	f1c3 0307 	rsb	r3, r3, #7
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	bf28      	it	cs
 8003d9e:	2304      	movcs	r3, #4
 8003da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3304      	adds	r3, #4
 8003da6:	2b06      	cmp	r3, #6
 8003da8:	d902      	bls.n	8003db0 <NVIC_EncodePriority+0x30>
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	3b03      	subs	r3, #3
 8003dae:	e000      	b.n	8003db2 <NVIC_EncodePriority+0x32>
 8003db0:	2300      	movs	r3, #0
 8003db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db4:	f04f 32ff 	mov.w	r2, #4294967295
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	43da      	mvns	r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	401a      	ands	r2, r3
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd2:	43d9      	mvns	r1, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd8:	4313      	orrs	r3, r2
         );
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3724      	adds	r7, #36	; 0x24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr

08003de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7ff ff4f 	bl	8003c90 <__NVIC_SetPriorityGrouping>
}
 8003df2:	bf00      	nop
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b086      	sub	sp, #24
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	4603      	mov	r3, r0
 8003e02:	60b9      	str	r1, [r7, #8]
 8003e04:	607a      	str	r2, [r7, #4]
 8003e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e0c:	f7ff ff64 	bl	8003cd8 <__NVIC_GetPriorityGrouping>
 8003e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	6978      	ldr	r0, [r7, #20]
 8003e18:	f7ff ffb2 	bl	8003d80 <NVIC_EncodePriority>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff ff81 	bl	8003d2c <__NVIC_SetPriority>
}
 8003e2a:	bf00      	nop
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b082      	sub	sp, #8
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	4603      	mov	r3, r0
 8003e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff ff57 	bl	8003cf4 <__NVIC_EnableIRQ>
}
 8003e46:	bf00      	nop
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b085      	sub	sp, #20
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e56:	2300      	movs	r3, #0
 8003e58:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d008      	beq.n	8003e76 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2204      	movs	r2, #4
 8003e68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e020      	b.n	8003eb8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 020e 	bic.w	r2, r2, #14
 8003e84:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0201 	bic.w	r2, r2, #1
 8003e94:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3714      	adds	r7, #20
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bc80      	pop	{r7}
 8003ec0:	4770      	bx	lr
	...

08003ec4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d005      	beq.n	8003ee6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2204      	movs	r2, #4
 8003ede:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
 8003ee4:	e051      	b.n	8003f8a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 020e 	bic.w	r2, r2, #14
 8003ef4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 0201 	bic.w	r2, r2, #1
 8003f04:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a22      	ldr	r2, [pc, #136]	; (8003f94 <HAL_DMA_Abort_IT+0xd0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d029      	beq.n	8003f64 <HAL_DMA_Abort_IT+0xa0>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a20      	ldr	r2, [pc, #128]	; (8003f98 <HAL_DMA_Abort_IT+0xd4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d022      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x9c>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1f      	ldr	r2, [pc, #124]	; (8003f9c <HAL_DMA_Abort_IT+0xd8>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d01a      	beq.n	8003f5a <HAL_DMA_Abort_IT+0x96>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a1d      	ldr	r2, [pc, #116]	; (8003fa0 <HAL_DMA_Abort_IT+0xdc>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d012      	beq.n	8003f54 <HAL_DMA_Abort_IT+0x90>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a1c      	ldr	r2, [pc, #112]	; (8003fa4 <HAL_DMA_Abort_IT+0xe0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d00a      	beq.n	8003f4e <HAL_DMA_Abort_IT+0x8a>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a1a      	ldr	r2, [pc, #104]	; (8003fa8 <HAL_DMA_Abort_IT+0xe4>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d102      	bne.n	8003f48 <HAL_DMA_Abort_IT+0x84>
 8003f42:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003f46:	e00e      	b.n	8003f66 <HAL_DMA_Abort_IT+0xa2>
 8003f48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f4c:	e00b      	b.n	8003f66 <HAL_DMA_Abort_IT+0xa2>
 8003f4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f52:	e008      	b.n	8003f66 <HAL_DMA_Abort_IT+0xa2>
 8003f54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f58:	e005      	b.n	8003f66 <HAL_DMA_Abort_IT+0xa2>
 8003f5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f5e:	e002      	b.n	8003f66 <HAL_DMA_Abort_IT+0xa2>
 8003f60:	2310      	movs	r3, #16
 8003f62:	e000      	b.n	8003f66 <HAL_DMA_Abort_IT+0xa2>
 8003f64:	2301      	movs	r3, #1
 8003f66:	4a11      	ldr	r2, [pc, #68]	; (8003fac <HAL_DMA_Abort_IT+0xe8>)
 8003f68:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
    } 
  }
  return status;
 8003f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40020008 	.word	0x40020008
 8003f98:	4002001c 	.word	0x4002001c
 8003f9c:	40020030 	.word	0x40020030
 8003fa0:	40020044 	.word	0x40020044
 8003fa4:	40020058 	.word	0x40020058
 8003fa8:	4002006c 	.word	0x4002006c
 8003fac:	40020000 	.word	0x40020000

08003fb0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b08b      	sub	sp, #44	; 0x2c
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fda:	e169      	b.n	80042b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003fdc:	2201      	movs	r2, #1
 8003fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69fa      	ldr	r2, [r7, #28]
 8003fec:	4013      	ands	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	f040 8158 	bne.w	80042aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	4a9a      	ldr	r2, [pc, #616]	; (8004268 <HAL_GPIO_Init+0x2a0>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d05e      	beq.n	80040c2 <HAL_GPIO_Init+0xfa>
 8004004:	4a98      	ldr	r2, [pc, #608]	; (8004268 <HAL_GPIO_Init+0x2a0>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d875      	bhi.n	80040f6 <HAL_GPIO_Init+0x12e>
 800400a:	4a98      	ldr	r2, [pc, #608]	; (800426c <HAL_GPIO_Init+0x2a4>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d058      	beq.n	80040c2 <HAL_GPIO_Init+0xfa>
 8004010:	4a96      	ldr	r2, [pc, #600]	; (800426c <HAL_GPIO_Init+0x2a4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d86f      	bhi.n	80040f6 <HAL_GPIO_Init+0x12e>
 8004016:	4a96      	ldr	r2, [pc, #600]	; (8004270 <HAL_GPIO_Init+0x2a8>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d052      	beq.n	80040c2 <HAL_GPIO_Init+0xfa>
 800401c:	4a94      	ldr	r2, [pc, #592]	; (8004270 <HAL_GPIO_Init+0x2a8>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d869      	bhi.n	80040f6 <HAL_GPIO_Init+0x12e>
 8004022:	4a94      	ldr	r2, [pc, #592]	; (8004274 <HAL_GPIO_Init+0x2ac>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d04c      	beq.n	80040c2 <HAL_GPIO_Init+0xfa>
 8004028:	4a92      	ldr	r2, [pc, #584]	; (8004274 <HAL_GPIO_Init+0x2ac>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d863      	bhi.n	80040f6 <HAL_GPIO_Init+0x12e>
 800402e:	4a92      	ldr	r2, [pc, #584]	; (8004278 <HAL_GPIO_Init+0x2b0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d046      	beq.n	80040c2 <HAL_GPIO_Init+0xfa>
 8004034:	4a90      	ldr	r2, [pc, #576]	; (8004278 <HAL_GPIO_Init+0x2b0>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d85d      	bhi.n	80040f6 <HAL_GPIO_Init+0x12e>
 800403a:	2b12      	cmp	r3, #18
 800403c:	d82a      	bhi.n	8004094 <HAL_GPIO_Init+0xcc>
 800403e:	2b12      	cmp	r3, #18
 8004040:	d859      	bhi.n	80040f6 <HAL_GPIO_Init+0x12e>
 8004042:	a201      	add	r2, pc, #4	; (adr r2, 8004048 <HAL_GPIO_Init+0x80>)
 8004044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004048:	080040c3 	.word	0x080040c3
 800404c:	0800409d 	.word	0x0800409d
 8004050:	080040af 	.word	0x080040af
 8004054:	080040f1 	.word	0x080040f1
 8004058:	080040f7 	.word	0x080040f7
 800405c:	080040f7 	.word	0x080040f7
 8004060:	080040f7 	.word	0x080040f7
 8004064:	080040f7 	.word	0x080040f7
 8004068:	080040f7 	.word	0x080040f7
 800406c:	080040f7 	.word	0x080040f7
 8004070:	080040f7 	.word	0x080040f7
 8004074:	080040f7 	.word	0x080040f7
 8004078:	080040f7 	.word	0x080040f7
 800407c:	080040f7 	.word	0x080040f7
 8004080:	080040f7 	.word	0x080040f7
 8004084:	080040f7 	.word	0x080040f7
 8004088:	080040f7 	.word	0x080040f7
 800408c:	080040a5 	.word	0x080040a5
 8004090:	080040b9 	.word	0x080040b9
 8004094:	4a79      	ldr	r2, [pc, #484]	; (800427c <HAL_GPIO_Init+0x2b4>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d013      	beq.n	80040c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800409a:	e02c      	b.n	80040f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	623b      	str	r3, [r7, #32]
          break;
 80040a2:	e029      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	3304      	adds	r3, #4
 80040aa:	623b      	str	r3, [r7, #32]
          break;
 80040ac:	e024      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	3308      	adds	r3, #8
 80040b4:	623b      	str	r3, [r7, #32]
          break;
 80040b6:	e01f      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	330c      	adds	r3, #12
 80040be:	623b      	str	r3, [r7, #32]
          break;
 80040c0:	e01a      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d102      	bne.n	80040d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80040ca:	2304      	movs	r3, #4
 80040cc:	623b      	str	r3, [r7, #32]
          break;
 80040ce:	e013      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d105      	bne.n	80040e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040d8:	2308      	movs	r3, #8
 80040da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	69fa      	ldr	r2, [r7, #28]
 80040e0:	611a      	str	r2, [r3, #16]
          break;
 80040e2:	e009      	b.n	80040f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040e4:	2308      	movs	r3, #8
 80040e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	69fa      	ldr	r2, [r7, #28]
 80040ec:	615a      	str	r2, [r3, #20]
          break;
 80040ee:	e003      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80040f0:	2300      	movs	r3, #0
 80040f2:	623b      	str	r3, [r7, #32]
          break;
 80040f4:	e000      	b.n	80040f8 <HAL_GPIO_Init+0x130>
          break;
 80040f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	2bff      	cmp	r3, #255	; 0xff
 80040fc:	d801      	bhi.n	8004102 <HAL_GPIO_Init+0x13a>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	e001      	b.n	8004106 <HAL_GPIO_Init+0x13e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	3304      	adds	r3, #4
 8004106:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	2bff      	cmp	r3, #255	; 0xff
 800410c:	d802      	bhi.n	8004114 <HAL_GPIO_Init+0x14c>
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	e002      	b.n	800411a <HAL_GPIO_Init+0x152>
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	3b08      	subs	r3, #8
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	210f      	movs	r1, #15
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	fa01 f303 	lsl.w	r3, r1, r3
 8004128:	43db      	mvns	r3, r3
 800412a:	401a      	ands	r2, r3
 800412c:	6a39      	ldr	r1, [r7, #32]
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	fa01 f303 	lsl.w	r3, r1, r3
 8004134:	431a      	orrs	r2, r3
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 80b1 	beq.w	80042aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004148:	4b4d      	ldr	r3, [pc, #308]	; (8004280 <HAL_GPIO_Init+0x2b8>)
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	4a4c      	ldr	r2, [pc, #304]	; (8004280 <HAL_GPIO_Init+0x2b8>)
 800414e:	f043 0301 	orr.w	r3, r3, #1
 8004152:	6193      	str	r3, [r2, #24]
 8004154:	4b4a      	ldr	r3, [pc, #296]	; (8004280 <HAL_GPIO_Init+0x2b8>)
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004160:	4a48      	ldr	r2, [pc, #288]	; (8004284 <HAL_GPIO_Init+0x2bc>)
 8004162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004164:	089b      	lsrs	r3, r3, #2
 8004166:	3302      	adds	r3, #2
 8004168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800416c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004170:	f003 0303 	and.w	r3, r3, #3
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	220f      	movs	r2, #15
 8004178:	fa02 f303 	lsl.w	r3, r2, r3
 800417c:	43db      	mvns	r3, r3
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4013      	ands	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a40      	ldr	r2, [pc, #256]	; (8004288 <HAL_GPIO_Init+0x2c0>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d013      	beq.n	80041b4 <HAL_GPIO_Init+0x1ec>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a3f      	ldr	r2, [pc, #252]	; (800428c <HAL_GPIO_Init+0x2c4>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d00d      	beq.n	80041b0 <HAL_GPIO_Init+0x1e8>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a3e      	ldr	r2, [pc, #248]	; (8004290 <HAL_GPIO_Init+0x2c8>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d007      	beq.n	80041ac <HAL_GPIO_Init+0x1e4>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a3d      	ldr	r2, [pc, #244]	; (8004294 <HAL_GPIO_Init+0x2cc>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d101      	bne.n	80041a8 <HAL_GPIO_Init+0x1e0>
 80041a4:	2303      	movs	r3, #3
 80041a6:	e006      	b.n	80041b6 <HAL_GPIO_Init+0x1ee>
 80041a8:	2304      	movs	r3, #4
 80041aa:	e004      	b.n	80041b6 <HAL_GPIO_Init+0x1ee>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e002      	b.n	80041b6 <HAL_GPIO_Init+0x1ee>
 80041b0:	2301      	movs	r3, #1
 80041b2:	e000      	b.n	80041b6 <HAL_GPIO_Init+0x1ee>
 80041b4:	2300      	movs	r3, #0
 80041b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b8:	f002 0203 	and.w	r2, r2, #3
 80041bc:	0092      	lsls	r2, r2, #2
 80041be:	4093      	lsls	r3, r2
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80041c6:	492f      	ldr	r1, [pc, #188]	; (8004284 <HAL_GPIO_Init+0x2bc>)
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	089b      	lsrs	r3, r3, #2
 80041cc:	3302      	adds	r3, #2
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d006      	beq.n	80041ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80041e0:	4b2d      	ldr	r3, [pc, #180]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	492c      	ldr	r1, [pc, #176]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	600b      	str	r3, [r1, #0]
 80041ec:	e006      	b.n	80041fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80041ee:	4b2a      	ldr	r3, [pc, #168]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	43db      	mvns	r3, r3
 80041f6:	4928      	ldr	r1, [pc, #160]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 80041f8:	4013      	ands	r3, r2
 80041fa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d006      	beq.n	8004216 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004208:	4b23      	ldr	r3, [pc, #140]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	4922      	ldr	r1, [pc, #136]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	4313      	orrs	r3, r2
 8004212:	604b      	str	r3, [r1, #4]
 8004214:	e006      	b.n	8004224 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004216:	4b20      	ldr	r3, [pc, #128]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	43db      	mvns	r3, r3
 800421e:	491e      	ldr	r1, [pc, #120]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 8004220:	4013      	ands	r3, r2
 8004222:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d006      	beq.n	800423e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004230:	4b19      	ldr	r3, [pc, #100]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	4918      	ldr	r1, [pc, #96]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	4313      	orrs	r3, r2
 800423a:	608b      	str	r3, [r1, #8]
 800423c:	e006      	b.n	800424c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800423e:	4b16      	ldr	r3, [pc, #88]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	43db      	mvns	r3, r3
 8004246:	4914      	ldr	r1, [pc, #80]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 8004248:	4013      	ands	r3, r2
 800424a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d021      	beq.n	800429c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004258:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	490e      	ldr	r1, [pc, #56]	; (8004298 <HAL_GPIO_Init+0x2d0>)
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	4313      	orrs	r3, r2
 8004262:	60cb      	str	r3, [r1, #12]
 8004264:	e021      	b.n	80042aa <HAL_GPIO_Init+0x2e2>
 8004266:	bf00      	nop
 8004268:	10320000 	.word	0x10320000
 800426c:	10310000 	.word	0x10310000
 8004270:	10220000 	.word	0x10220000
 8004274:	10210000 	.word	0x10210000
 8004278:	10120000 	.word	0x10120000
 800427c:	10110000 	.word	0x10110000
 8004280:	40021000 	.word	0x40021000
 8004284:	40010000 	.word	0x40010000
 8004288:	40010800 	.word	0x40010800
 800428c:	40010c00 	.word	0x40010c00
 8004290:	40011000 	.word	0x40011000
 8004294:	40011400 	.word	0x40011400
 8004298:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800429c:	4b0b      	ldr	r3, [pc, #44]	; (80042cc <HAL_GPIO_Init+0x304>)
 800429e:	68da      	ldr	r2, [r3, #12]
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	43db      	mvns	r3, r3
 80042a4:	4909      	ldr	r1, [pc, #36]	; (80042cc <HAL_GPIO_Init+0x304>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	3301      	adds	r3, #1
 80042ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	fa22 f303 	lsr.w	r3, r2, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f47f ae8e 	bne.w	8003fdc <HAL_GPIO_Init+0x14>
  }
}
 80042c0:	bf00      	nop
 80042c2:	bf00      	nop
 80042c4:	372c      	adds	r7, #44	; 0x2c
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bc80      	pop	{r7}
 80042ca:	4770      	bx	lr
 80042cc:	40010400 	.word	0x40010400

080042d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	460b      	mov	r3, r1
 80042da:	807b      	strh	r3, [r7, #2]
 80042dc:	4613      	mov	r3, r2
 80042de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042e0:	787b      	ldrb	r3, [r7, #1]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042e6:	887a      	ldrh	r2, [r7, #2]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042ec:	e003      	b.n	80042f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80042ee:	887b      	ldrh	r3, [r7, #2]
 80042f0:	041a      	lsls	r2, r3, #16
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	611a      	str	r2, [r3, #16]
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr

08004300 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800430a:	4b08      	ldr	r3, [pc, #32]	; (800432c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800430c:	695a      	ldr	r2, [r3, #20]
 800430e:	88fb      	ldrh	r3, [r7, #6]
 8004310:	4013      	ands	r3, r2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d006      	beq.n	8004324 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004316:	4a05      	ldr	r2, [pc, #20]	; (800432c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004318:	88fb      	ldrh	r3, [r7, #6]
 800431a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800431c:	88fb      	ldrh	r3, [r7, #6]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe fbd4 	bl	8002acc <HAL_GPIO_EXTI_Callback>
  }
}
 8004324:	bf00      	nop
 8004326:	3708      	adds	r7, #8
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40010400 	.word	0x40010400

08004330 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e12b      	b.n	800459a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7ff f9ae 	bl	80036b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2224      	movs	r2, #36	; 0x24
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0201 	bic.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004382:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004392:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004394:	f003 f884 	bl	80074a0 <HAL_RCC_GetPCLK1Freq>
 8004398:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	4a81      	ldr	r2, [pc, #516]	; (80045a4 <HAL_I2C_Init+0x274>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d807      	bhi.n	80043b4 <HAL_I2C_Init+0x84>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	4a80      	ldr	r2, [pc, #512]	; (80045a8 <HAL_I2C_Init+0x278>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	bf94      	ite	ls
 80043ac:	2301      	movls	r3, #1
 80043ae:	2300      	movhi	r3, #0
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	e006      	b.n	80043c2 <HAL_I2C_Init+0x92>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	4a7d      	ldr	r2, [pc, #500]	; (80045ac <HAL_I2C_Init+0x27c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	bf94      	ite	ls
 80043bc:	2301      	movls	r3, #1
 80043be:	2300      	movhi	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e0e7      	b.n	800459a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	4a78      	ldr	r2, [pc, #480]	; (80045b0 <HAL_I2C_Init+0x280>)
 80043ce:	fba2 2303 	umull	r2, r3, r2, r3
 80043d2:	0c9b      	lsrs	r3, r3, #18
 80043d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	4a6a      	ldr	r2, [pc, #424]	; (80045a4 <HAL_I2C_Init+0x274>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d802      	bhi.n	8004404 <HAL_I2C_Init+0xd4>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	3301      	adds	r3, #1
 8004402:	e009      	b.n	8004418 <HAL_I2C_Init+0xe8>
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800440a:	fb02 f303 	mul.w	r3, r2, r3
 800440e:	4a69      	ldr	r2, [pc, #420]	; (80045b4 <HAL_I2C_Init+0x284>)
 8004410:	fba2 2303 	umull	r2, r3, r2, r3
 8004414:	099b      	lsrs	r3, r3, #6
 8004416:	3301      	adds	r3, #1
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	430b      	orrs	r3, r1
 800441e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800442a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	495c      	ldr	r1, [pc, #368]	; (80045a4 <HAL_I2C_Init+0x274>)
 8004434:	428b      	cmp	r3, r1
 8004436:	d819      	bhi.n	800446c <HAL_I2C_Init+0x13c>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	1e59      	subs	r1, r3, #1
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	fbb1 f3f3 	udiv	r3, r1, r3
 8004446:	1c59      	adds	r1, r3, #1
 8004448:	f640 73fc 	movw	r3, #4092	; 0xffc
 800444c:	400b      	ands	r3, r1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00a      	beq.n	8004468 <HAL_I2C_Init+0x138>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	1e59      	subs	r1, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004460:	3301      	adds	r3, #1
 8004462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004466:	e051      	b.n	800450c <HAL_I2C_Init+0x1dc>
 8004468:	2304      	movs	r3, #4
 800446a:	e04f      	b.n	800450c <HAL_I2C_Init+0x1dc>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d111      	bne.n	8004498 <HAL_I2C_Init+0x168>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	1e58      	subs	r0, r3, #1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6859      	ldr	r1, [r3, #4]
 800447c:	460b      	mov	r3, r1
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	440b      	add	r3, r1
 8004482:	fbb0 f3f3 	udiv	r3, r0, r3
 8004486:	3301      	adds	r3, #1
 8004488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800448c:	2b00      	cmp	r3, #0
 800448e:	bf0c      	ite	eq
 8004490:	2301      	moveq	r3, #1
 8004492:	2300      	movne	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	e012      	b.n	80044be <HAL_I2C_Init+0x18e>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	1e58      	subs	r0, r3, #1
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6859      	ldr	r1, [r3, #4]
 80044a0:	460b      	mov	r3, r1
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	0099      	lsls	r1, r3, #2
 80044a8:	440b      	add	r3, r1
 80044aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80044ae:	3301      	adds	r3, #1
 80044b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	bf0c      	ite	eq
 80044b8:	2301      	moveq	r3, #1
 80044ba:	2300      	movne	r3, #0
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <HAL_I2C_Init+0x196>
 80044c2:	2301      	movs	r3, #1
 80044c4:	e022      	b.n	800450c <HAL_I2C_Init+0x1dc>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d10e      	bne.n	80044ec <HAL_I2C_Init+0x1bc>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1e58      	subs	r0, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6859      	ldr	r1, [r3, #4]
 80044d6:	460b      	mov	r3, r1
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	440b      	add	r3, r1
 80044dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80044e0:	3301      	adds	r3, #1
 80044e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044ea:	e00f      	b.n	800450c <HAL_I2C_Init+0x1dc>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	1e58      	subs	r0, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6859      	ldr	r1, [r3, #4]
 80044f4:	460b      	mov	r3, r1
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	0099      	lsls	r1, r3, #2
 80044fc:	440b      	add	r3, r1
 80044fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004502:	3301      	adds	r3, #1
 8004504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004508:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800450c:	6879      	ldr	r1, [r7, #4]
 800450e:	6809      	ldr	r1, [r1, #0]
 8004510:	4313      	orrs	r3, r2
 8004512:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	69da      	ldr	r2, [r3, #28]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800453a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6911      	ldr	r1, [r2, #16]
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	68d2      	ldr	r2, [r2, #12]
 8004546:	4311      	orrs	r1, r2
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6812      	ldr	r2, [r2, #0]
 800454c:	430b      	orrs	r3, r1
 800454e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	695a      	ldr	r2, [r3, #20]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	000186a0 	.word	0x000186a0
 80045a8:	001e847f 	.word	0x001e847f
 80045ac:	003d08ff 	.word	0x003d08ff
 80045b0:	431bde83 	.word	0x431bde83
 80045b4:	10624dd3 	.word	0x10624dd3

080045b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af02      	add	r7, sp, #8
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	4608      	mov	r0, r1
 80045c2:	4611      	mov	r1, r2
 80045c4:	461a      	mov	r2, r3
 80045c6:	4603      	mov	r3, r0
 80045c8:	817b      	strh	r3, [r7, #10]
 80045ca:	460b      	mov	r3, r1
 80045cc:	813b      	strh	r3, [r7, #8]
 80045ce:	4613      	mov	r3, r2
 80045d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045d2:	f7ff fb2f 	bl	8003c34 <HAL_GetTick>
 80045d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b20      	cmp	r3, #32
 80045e2:	f040 80d9 	bne.w	8004798 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	2319      	movs	r3, #25
 80045ec:	2201      	movs	r2, #1
 80045ee:	496d      	ldr	r1, [pc, #436]	; (80047a4 <HAL_I2C_Mem_Write+0x1ec>)
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f002 f959 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80045fc:	2302      	movs	r3, #2
 80045fe:	e0cc      	b.n	800479a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004606:	2b01      	cmp	r3, #1
 8004608:	d101      	bne.n	800460e <HAL_I2C_Mem_Write+0x56>
 800460a:	2302      	movs	r3, #2
 800460c:	e0c5      	b.n	800479a <HAL_I2C_Mem_Write+0x1e2>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	2b01      	cmp	r3, #1
 8004622:	d007      	beq.n	8004634 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004642:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2221      	movs	r2, #33	; 0x21
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2240      	movs	r2, #64	; 0x40
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a3a      	ldr	r2, [r7, #32]
 800465e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004664:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4a4d      	ldr	r2, [pc, #308]	; (80047a8 <HAL_I2C_Mem_Write+0x1f0>)
 8004674:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004676:	88f8      	ldrh	r0, [r7, #6]
 8004678:	893a      	ldrh	r2, [r7, #8]
 800467a:	8979      	ldrh	r1, [r7, #10]
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	9301      	str	r3, [sp, #4]
 8004680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	4603      	mov	r3, r0
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f001 fee8 	bl	800645c <I2C_RequestMemoryWrite>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d052      	beq.n	8004738 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e081      	b.n	800479a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f002 f9da 	bl	8006a54 <I2C_WaitOnTXEFlagUntilTimeout>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00d      	beq.n	80046c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d107      	bne.n	80046be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e06b      	b.n	800479a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	781a      	ldrb	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	3b01      	subs	r3, #1
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d11b      	bne.n	8004738 <HAL_I2C_Mem_Write+0x180>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004704:	2b00      	cmp	r3, #0
 8004706:	d017      	beq.n	8004738 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470c:	781a      	ldrb	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	1c5a      	adds	r2, r3, #1
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004722:	3b01      	subs	r3, #1
 8004724:	b29a      	uxth	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800472e:	b29b      	uxth	r3, r3
 8004730:	3b01      	subs	r3, #1
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1aa      	bne.n	8004696 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f002 f9c6 	bl	8006ad6 <I2C_WaitOnBTFFlagUntilTimeout>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00d      	beq.n	800476c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004754:	2b04      	cmp	r3, #4
 8004756:	d107      	bne.n	8004768 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004766:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e016      	b.n	800479a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800477a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2220      	movs	r2, #32
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004794:	2300      	movs	r3, #0
 8004796:	e000      	b.n	800479a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004798:	2302      	movs	r3, #2
  }
}
 800479a:	4618      	mov	r0, r3
 800479c:	3718      	adds	r7, #24
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	00100002 	.word	0x00100002
 80047a8:	ffff0000 	.word	0xffff0000

080047ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08c      	sub	sp, #48	; 0x30
 80047b0:	af02      	add	r7, sp, #8
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	4608      	mov	r0, r1
 80047b6:	4611      	mov	r1, r2
 80047b8:	461a      	mov	r2, r3
 80047ba:	4603      	mov	r3, r0
 80047bc:	817b      	strh	r3, [r7, #10]
 80047be:	460b      	mov	r3, r1
 80047c0:	813b      	strh	r3, [r7, #8]
 80047c2:	4613      	mov	r3, r2
 80047c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047ca:	f7ff fa33 	bl	8003c34 <HAL_GetTick>
 80047ce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b20      	cmp	r3, #32
 80047da:	f040 8244 	bne.w	8004c66 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	9300      	str	r3, [sp, #0]
 80047e2:	2319      	movs	r3, #25
 80047e4:	2201      	movs	r2, #1
 80047e6:	4982      	ldr	r1, [pc, #520]	; (80049f0 <HAL_I2C_Mem_Read+0x244>)
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f002 f85d 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80047f4:	2302      	movs	r3, #2
 80047f6:	e237      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d101      	bne.n	8004806 <HAL_I2C_Mem_Read+0x5a>
 8004802:	2302      	movs	r3, #2
 8004804:	e230      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b01      	cmp	r3, #1
 800481a:	d007      	beq.n	800482c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0201 	orr.w	r2, r2, #1
 800482a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800483a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2222      	movs	r2, #34	; 0x22
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2240      	movs	r2, #64	; 0x40
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004856:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800485c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29a      	uxth	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4a62      	ldr	r2, [pc, #392]	; (80049f4 <HAL_I2C_Mem_Read+0x248>)
 800486c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800486e:	88f8      	ldrh	r0, [r7, #6]
 8004870:	893a      	ldrh	r2, [r7, #8]
 8004872:	8979      	ldrh	r1, [r7, #10]
 8004874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004876:	9301      	str	r3, [sp, #4]
 8004878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	4603      	mov	r3, r0
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	f001 fe82 	bl	8006588 <I2C_RequestMemoryRead>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e1ec      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004892:	2b00      	cmp	r3, #0
 8004894:	d113      	bne.n	80048be <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004896:	2300      	movs	r3, #0
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	61fb      	str	r3, [r7, #28]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	e1c0      	b.n	8004c40 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d11e      	bne.n	8004904 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80048d6:	b672      	cpsid	i
}
 80048d8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048da:	2300      	movs	r3, #0
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	61bb      	str	r3, [r7, #24]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	61bb      	str	r3, [r7, #24]
 80048ee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004900:	b662      	cpsie	i
}
 8004902:	e035      	b.n	8004970 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004908:	2b02      	cmp	r3, #2
 800490a:	d11e      	bne.n	800494a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800491a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800491c:	b672      	cpsid	i
}
 800491e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004920:	2300      	movs	r3, #0
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	617b      	str	r3, [r7, #20]
 8004934:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004944:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004946:	b662      	cpsie	i
}
 8004948:	e012      	b.n	8004970 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004958:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800495a:	2300      	movs	r3, #0
 800495c:	613b      	str	r3, [r7, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	613b      	str	r3, [r7, #16]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	613b      	str	r3, [r7, #16]
 800496e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004970:	e166      	b.n	8004c40 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004976:	2b03      	cmp	r3, #3
 8004978:	f200 811f 	bhi.w	8004bba <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004980:	2b01      	cmp	r3, #1
 8004982:	d123      	bne.n	80049cc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004986:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f002 f917 	bl	8006bbc <I2C_WaitOnRXNEFlagUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e167      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	691a      	ldr	r2, [r3, #16]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b4:	3b01      	subs	r3, #1
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049ca:	e139      	b.n	8004c40 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d152      	bne.n	8004a7a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049da:	2200      	movs	r2, #0
 80049dc:	4906      	ldr	r1, [pc, #24]	; (80049f8 <HAL_I2C_Mem_Read+0x24c>)
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f001 ff62 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d008      	beq.n	80049fc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e13c      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
 80049ee:	bf00      	nop
 80049f0:	00100002 	.word	0x00100002
 80049f4:	ffff0000 	.word	0xffff0000
 80049f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80049fc:	b672      	cpsid	i
}
 80049fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	691a      	ldr	r2, [r3, #16]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004a42:	b662      	cpsie	i
}
 8004a44:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a78:	e0e2      	b.n	8004c40 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a80:	2200      	movs	r2, #0
 8004a82:	497b      	ldr	r1, [pc, #492]	; (8004c70 <HAL_I2C_Mem_Read+0x4c4>)
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f001 ff0f 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e0e9      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aa2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004aa4:	b672      	cpsid	i
}
 8004aa6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aba:	1c5a      	adds	r2, r3, #1
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ada:	4b66      	ldr	r3, [pc, #408]	; (8004c74 <HAL_I2C_Mem_Read+0x4c8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	08db      	lsrs	r3, r3, #3
 8004ae0:	4a65      	ldr	r2, [pc, #404]	; (8004c78 <HAL_I2C_Mem_Read+0x4cc>)
 8004ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae6:	0a1a      	lsrs	r2, r3, #8
 8004ae8:	4613      	mov	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4413      	add	r3, r2
 8004aee:	00da      	lsls	r2, r3, #3
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d118      	bne.n	8004b32 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f043 0220 	orr.w	r2, r3, #32
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004b22:	b662      	cpsie	i
}
 8004b24:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e09a      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	f003 0304 	and.w	r3, r3, #4
 8004b3c:	2b04      	cmp	r3, #4
 8004b3e:	d1d9      	bne.n	8004af4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5a:	b2d2      	uxtb	r2, r2
 8004b5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	1c5a      	adds	r2, r3, #1
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004b82:	b662      	cpsie	i
}
 8004b84:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691a      	ldr	r2, [r3, #16]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b90:	b2d2      	uxtb	r2, r2
 8004b92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b98:	1c5a      	adds	r2, r3, #1
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bb8:	e042      	b.n	8004c40 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bbc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f001 fffc 	bl	8006bbc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e04c      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	691a      	ldr	r2, [r3, #16]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bea:	3b01      	subs	r3, #1
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	d118      	bne.n	8004c40 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	691a      	ldr	r2, [r3, #16]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c18:	b2d2      	uxtb	r2, r2
 8004c1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	b29a      	uxth	r2, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f47f ae94 	bne.w	8004972 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	e000      	b.n	8004c68 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8004c66:	2302      	movs	r3, #2
  }
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3728      	adds	r7, #40	; 0x28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	00010004 	.word	0x00010004
 8004c74:	20000000 	.word	0x20000000
 8004c78:	14f8b589 	.word	0x14f8b589

08004c7c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08a      	sub	sp, #40	; 0x28
 8004c80:	af02      	add	r7, sp, #8
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	607a      	str	r2, [r7, #4]
 8004c86:	603b      	str	r3, [r7, #0]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004c8c:	f7fe ffd2 	bl	8003c34 <HAL_GetTick>
 8004c90:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004c92:	2301      	movs	r3, #1
 8004c94:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b20      	cmp	r3, #32
 8004ca0:	f040 8111 	bne.w	8004ec6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	2319      	movs	r3, #25
 8004caa:	2201      	movs	r2, #1
 8004cac:	4988      	ldr	r1, [pc, #544]	; (8004ed0 <HAL_I2C_IsDeviceReady+0x254>)
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f001 fdfa 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	e104      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_I2C_IsDeviceReady+0x50>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e0fd      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d007      	beq.n	8004cf2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2224      	movs	r2, #36	; 0x24
 8004d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4a70      	ldr	r2, [pc, #448]	; (8004ed4 <HAL_I2C_IsDeviceReady+0x258>)
 8004d14:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d24:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f001 fdb8 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00d      	beq.n	8004d5a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d4c:	d103      	bne.n	8004d56 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e0b6      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d5a:	897b      	ldrh	r3, [r7, #10]
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	461a      	mov	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d68:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004d6a:	f7fe ff63 	bl	8003c34 <HAL_GetTick>
 8004d6e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	bf0c      	ite	eq
 8004d7e:	2301      	moveq	r3, #1
 8004d80:	2300      	movne	r3, #0
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004d9e:	e025      	b.n	8004dec <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004da0:	f7fe ff48 	bl	8003c34 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d302      	bcc.n	8004db6 <HAL_I2C_IsDeviceReady+0x13a>
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d103      	bne.n	8004dbe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	22a0      	movs	r2, #160	; 0xa0
 8004dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	bf0c      	ite	eq
 8004dcc:	2301      	moveq	r3, #1
 8004dce:	2300      	movne	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004de2:	bf0c      	ite	eq
 8004de4:	2301      	moveq	r3, #1
 8004de6:	2300      	movne	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2ba0      	cmp	r3, #160	; 0xa0
 8004df6:	d005      	beq.n	8004e04 <HAL_I2C_IsDeviceReady+0x188>
 8004df8:	7dfb      	ldrb	r3, [r7, #23]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d102      	bne.n	8004e04 <HAL_I2C_IsDeviceReady+0x188>
 8004dfe:	7dbb      	ldrb	r3, [r7, #22]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d0cd      	beq.n	8004da0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d129      	bne.n	8004e6e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e28:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	613b      	str	r3, [r7, #16]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	613b      	str	r3, [r7, #16]
 8004e3e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	2319      	movs	r3, #25
 8004e46:	2201      	movs	r2, #1
 8004e48:	4921      	ldr	r1, [pc, #132]	; (8004ed0 <HAL_I2C_IsDeviceReady+0x254>)
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f001 fd2c 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e036      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e02c      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e7c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e86:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	9300      	str	r3, [sp, #0]
 8004e8c:	2319      	movs	r3, #25
 8004e8e:	2201      	movs	r2, #1
 8004e90:	490f      	ldr	r1, [pc, #60]	; (8004ed0 <HAL_I2C_IsDeviceReady+0x254>)
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f001 fd08 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e012      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	f4ff af32 	bcc.w	8004d16 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004ec6:	2302      	movs	r3, #2
  }
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3720      	adds	r7, #32
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	00100002 	.word	0x00100002
 8004ed4:	ffff0000 	.word	0xffff0000

08004ed8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b088      	sub	sp, #32
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ef8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f00:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
 8004f04:	2b10      	cmp	r3, #16
 8004f06:	d003      	beq.n	8004f10 <HAL_I2C_EV_IRQHandler+0x38>
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	2b40      	cmp	r3, #64	; 0x40
 8004f0c:	f040 80c1 	bne.w	8005092 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10d      	bne.n	8004f46 <HAL_I2C_EV_IRQHandler+0x6e>
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004f30:	d003      	beq.n	8004f3a <HAL_I2C_EV_IRQHandler+0x62>
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004f38:	d101      	bne.n	8004f3e <HAL_I2C_EV_IRQHandler+0x66>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x68>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	f000 8132 	beq.w	80051aa <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00c      	beq.n	8004f6a <HAL_I2C_EV_IRQHandler+0x92>
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	0a5b      	lsrs	r3, r3, #9
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d006      	beq.n	8004f6a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f001 feb1 	bl	8006cc4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 fcc8 	bl	80058f8 <I2C_Master_SB>
 8004f68:	e092      	b.n	8005090 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	08db      	lsrs	r3, r3, #3
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d009      	beq.n	8004f8a <HAL_I2C_EV_IRQHandler+0xb2>
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	0a5b      	lsrs	r3, r3, #9
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fd3d 	bl	8005a02 <I2C_Master_ADD10>
 8004f88:	e082      	b.n	8005090 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	085b      	lsrs	r3, r3, #1
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d009      	beq.n	8004faa <HAL_I2C_EV_IRQHandler+0xd2>
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	0a5b      	lsrs	r3, r3, #9
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d003      	beq.n	8004faa <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fd56 	bl	8005a54 <I2C_Master_ADDR>
 8004fa8:	e072      	b.n	8005090 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	089b      	lsrs	r3, r3, #2
 8004fae:	f003 0301 	and.w	r3, r3, #1
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d03b      	beq.n	800502e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fc4:	f000 80f3 	beq.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	09db      	lsrs	r3, r3, #7
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00f      	beq.n	8004ff4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	0a9b      	lsrs	r3, r3, #10
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d009      	beq.n	8004ff4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	089b      	lsrs	r3, r3, #2
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d103      	bne.n	8004ff4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 f942 	bl	8005276 <I2C_MasterTransmit_TXE>
 8004ff2:	e04d      	b.n	8005090 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	089b      	lsrs	r3, r3, #2
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 80d6 	beq.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	0a5b      	lsrs	r3, r3, #9
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 80cf 	beq.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005010:	7bbb      	ldrb	r3, [r7, #14]
 8005012:	2b21      	cmp	r3, #33	; 0x21
 8005014:	d103      	bne.n	800501e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f9c9 	bl	80053ae <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800501c:	e0c7      	b.n	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b40      	cmp	r3, #64	; 0x40
 8005022:	f040 80c4 	bne.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 fa37 	bl	800549a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800502c:	e0bf      	b.n	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005038:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800503c:	f000 80b7 	beq.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	099b      	lsrs	r3, r3, #6
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00f      	beq.n	800506c <HAL_I2C_EV_IRQHandler+0x194>
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	0a9b      	lsrs	r3, r3, #10
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	2b00      	cmp	r3, #0
 8005056:	d009      	beq.n	800506c <HAL_I2C_EV_IRQHandler+0x194>
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	089b      	lsrs	r3, r3, #2
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d103      	bne.n	800506c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 faac 	bl	80055c2 <I2C_MasterReceive_RXNE>
 800506a:	e011      	b.n	8005090 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	089b      	lsrs	r3, r3, #2
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 809a 	beq.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	0a5b      	lsrs	r3, r3, #9
 800507e:	f003 0301 	and.w	r3, r3, #1
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 8093 	beq.w	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fb4b 	bl	8005724 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800508e:	e08e      	b.n	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
 8005090:	e08d      	b.n	80051ae <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	2b00      	cmp	r3, #0
 8005098:	d004      	beq.n	80050a4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	61fb      	str	r3, [r7, #28]
 80050a2:	e007      	b.n	80050b4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	085b      	lsrs	r3, r3, #1
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d012      	beq.n	80050e6 <HAL_I2C_EV_IRQHandler+0x20e>
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	0a5b      	lsrs	r3, r3, #9
 80050c4:	f003 0301 	and.w	r3, r3, #1
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00c      	beq.n	80050e6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80050dc:	69b9      	ldr	r1, [r7, #24]
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 ff0f 	bl	8005f02 <I2C_Slave_ADDR>
 80050e4:	e066      	b.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	091b      	lsrs	r3, r3, #4
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d009      	beq.n	8005106 <HAL_I2C_EV_IRQHandler+0x22e>
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	0a5b      	lsrs	r3, r3, #9
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d003      	beq.n	8005106 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 ff4a 	bl	8005f98 <I2C_Slave_STOPF>
 8005104:	e056      	b.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005106:	7bbb      	ldrb	r3, [r7, #14]
 8005108:	2b21      	cmp	r3, #33	; 0x21
 800510a:	d002      	beq.n	8005112 <HAL_I2C_EV_IRQHandler+0x23a>
 800510c:	7bbb      	ldrb	r3, [r7, #14]
 800510e:	2b29      	cmp	r3, #41	; 0x29
 8005110:	d125      	bne.n	800515e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	09db      	lsrs	r3, r3, #7
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00f      	beq.n	800513e <HAL_I2C_EV_IRQHandler+0x266>
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	0a9b      	lsrs	r3, r3, #10
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d009      	beq.n	800513e <HAL_I2C_EV_IRQHandler+0x266>
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	089b      	lsrs	r3, r3, #2
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d103      	bne.n	800513e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 fe27 	bl	8005d8a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800513c:	e039      	b.n	80051b2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	089b      	lsrs	r3, r3, #2
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d033      	beq.n	80051b2 <HAL_I2C_EV_IRQHandler+0x2da>
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	0a5b      	lsrs	r3, r3, #9
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d02d      	beq.n	80051b2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 fe54 	bl	8005e04 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800515c:	e029      	b.n	80051b2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	099b      	lsrs	r3, r3, #6
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00f      	beq.n	800518a <HAL_I2C_EV_IRQHandler+0x2b2>
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	0a9b      	lsrs	r3, r3, #10
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d009      	beq.n	800518a <HAL_I2C_EV_IRQHandler+0x2b2>
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	089b      	lsrs	r3, r3, #2
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	2b00      	cmp	r3, #0
 8005180:	d103      	bne.n	800518a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fe5e 	bl	8005e44 <I2C_SlaveReceive_RXNE>
 8005188:	e014      	b.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	089b      	lsrs	r3, r3, #2
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00e      	beq.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	0a5b      	lsrs	r3, r3, #9
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d008      	beq.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fe8c 	bl	8005ec0 <I2C_SlaveReceive_BTF>
 80051a8:	e004      	b.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80051aa:	bf00      	nop
 80051ac:	e002      	b.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051ae:	bf00      	nop
 80051b0:	e000      	b.n	80051b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051b2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80051b4:	3720      	adds	r7, #32
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr

080051cc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc80      	pop	{r7}
 80051dc:	4770      	bx	lr

080051de <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr

080051f0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bc80      	pop	{r7}
 8005200:	4770      	bx	lr

08005202 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005202:	b480      	push	{r7}
 8005204:	b083      	sub	sp, #12
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
 800520a:	460b      	mov	r3, r1
 800520c:	70fb      	strb	r3, [r7, #3]
 800520e:	4613      	mov	r3, r2
 8005210:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	bc80      	pop	{r7}
 800521a:	4770      	bx	lr

0800521c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	bc80      	pop	{r7}
 800522c:	4770      	bx	lr

0800522e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800522e:	b480      	push	{r7}
 8005230:	b083      	sub	sp, #12
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005236:	bf00      	nop
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	bc80      	pop	{r7}
 800523e:	4770      	bx	lr

08005240 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	bc80      	pop	{r7}
 8005250:	4770      	bx	lr

08005252 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr

08005264 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	bc80      	pop	{r7}
 8005274:	4770      	bx	lr

08005276 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005284:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800528c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005292:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005298:	2b00      	cmp	r3, #0
 800529a:	d150      	bne.n	800533e <I2C_MasterTransmit_TXE+0xc8>
 800529c:	7bfb      	ldrb	r3, [r7, #15]
 800529e:	2b21      	cmp	r3, #33	; 0x21
 80052a0:	d14d      	bne.n	800533e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d01d      	beq.n	80052e4 <I2C_MasterTransmit_TXE+0x6e>
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b20      	cmp	r3, #32
 80052ac:	d01a      	beq.n	80052e4 <I2C_MasterTransmit_TXE+0x6e>
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80052b4:	d016      	beq.n	80052e4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052c4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2211      	movs	r2, #17
 80052ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7ff ff6c 	bl	80051ba <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80052e2:	e060      	b.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052f2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005302:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2220      	movs	r2, #32
 800530e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b40      	cmp	r3, #64	; 0x40
 800531c:	d107      	bne.n	800532e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff ff81 	bl	800522e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800532c:	e03b      	b.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7ff ff3f 	bl	80051ba <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800533c:	e033      	b.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b21      	cmp	r3, #33	; 0x21
 8005342:	d005      	beq.n	8005350 <I2C_MasterTransmit_TXE+0xda>
 8005344:	7bbb      	ldrb	r3, [r7, #14]
 8005346:	2b40      	cmp	r3, #64	; 0x40
 8005348:	d12d      	bne.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b22      	cmp	r3, #34	; 0x22
 800534e:	d12a      	bne.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005354:	b29b      	uxth	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d108      	bne.n	800536c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005368:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800536a:	e01c      	b.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005372:	b2db      	uxtb	r3, r3
 8005374:	2b40      	cmp	r3, #64	; 0x40
 8005376:	d103      	bne.n	8005380 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f88e 	bl	800549a <I2C_MemoryTransmit_TXE_BTF>
}
 800537e:	e012      	b.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005384:	781a      	ldrb	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800539a:	b29b      	uxth	r3, r3
 800539c:	3b01      	subs	r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80053a4:	e7ff      	b.n	80053a6 <I2C_MasterTransmit_TXE+0x130>
 80053a6:	bf00      	nop
 80053a8:	3710      	adds	r7, #16
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}

080053ae <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80053ae:	b580      	push	{r7, lr}
 80053b0:	b084      	sub	sp, #16
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ba:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b21      	cmp	r3, #33	; 0x21
 80053c6:	d164      	bne.n	8005492 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d012      	beq.n	80053f8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d6:	781a      	ldrb	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	3b01      	subs	r3, #1
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80053f6:	e04c      	b.n	8005492 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d01d      	beq.n	800543a <I2C_MasterTransmit_BTF+0x8c>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2b20      	cmp	r3, #32
 8005402:	d01a      	beq.n	800543a <I2C_MasterTransmit_BTF+0x8c>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800540a:	d016      	beq.n	800543a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800541a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2211      	movs	r2, #17
 8005420:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2220      	movs	r2, #32
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7ff fec1 	bl	80051ba <HAL_I2C_MasterTxCpltCallback>
}
 8005438:	e02b      	b.n	8005492 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005448:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005458:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2220      	movs	r2, #32
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b40      	cmp	r3, #64	; 0x40
 8005472:	d107      	bne.n	8005484 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7ff fed6 	bl	800522e <HAL_I2C_MemTxCpltCallback>
}
 8005482:	e006      	b.n	8005492 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f7ff fe94 	bl	80051ba <HAL_I2C_MasterTxCpltCallback>
}
 8005492:	bf00      	nop
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b084      	sub	sp, #16
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d11d      	bne.n	80054ee <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d10b      	bne.n	80054d2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ca:	1c9a      	adds	r2, r3, #2
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80054d0:	e073      	b.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	121b      	asrs	r3, r3, #8
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054e6:	1c5a      	adds	r2, r3, #1
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	651a      	str	r2, [r3, #80]	; 0x50
}
 80054ec:	e065      	b.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d10b      	bne.n	800550e <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054fa:	b2da      	uxtb	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005506:	1c5a      	adds	r2, r3, #1
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800550c:	e055      	b.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005512:	2b02      	cmp	r3, #2
 8005514:	d151      	bne.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005516:	7bfb      	ldrb	r3, [r7, #15]
 8005518:	2b22      	cmp	r3, #34	; 0x22
 800551a:	d10d      	bne.n	8005538 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800552a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005536:	e040      	b.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553c:	b29b      	uxth	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d015      	beq.n	800556e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005542:	7bfb      	ldrb	r3, [r7, #15]
 8005544:	2b21      	cmp	r3, #33	; 0x21
 8005546:	d112      	bne.n	800556e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	781a      	ldrb	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005558:	1c5a      	adds	r2, r3, #1
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005562:	b29b      	uxth	r3, r3
 8005564:	3b01      	subs	r3, #1
 8005566:	b29a      	uxth	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800556c:	e025      	b.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005572:	b29b      	uxth	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	d120      	bne.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	2b21      	cmp	r3, #33	; 0x21
 800557c:	d11d      	bne.n	80055ba <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800558c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800559c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f7ff fe3a 	bl	800522e <HAL_I2C_MemTxCpltCallback>
}
 80055ba:	bf00      	nop
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b084      	sub	sp, #16
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b22      	cmp	r3, #34	; 0x22
 80055d4:	f040 80a2 	bne.w	800571c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2b03      	cmp	r3, #3
 80055e4:	d921      	bls.n	800562a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	691a      	ldr	r2, [r3, #16]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f0:	b2d2      	uxtb	r2, r2
 80055f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b01      	subs	r3, #1
 8005606:	b29a      	uxth	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005610:	b29b      	uxth	r3, r3
 8005612:	2b03      	cmp	r3, #3
 8005614:	f040 8082 	bne.w	800571c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005626:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005628:	e078      	b.n	800571c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562e:	2b02      	cmp	r3, #2
 8005630:	d074      	beq.n	800571c <I2C_MasterReceive_RXNE+0x15a>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d002      	beq.n	800563e <I2C_MasterReceive_RXNE+0x7c>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d16e      	bne.n	800571c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f001 fa8a 	bl	8006b58 <I2C_WaitOnSTOPRequestThroughIT>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d142      	bne.n	80056d0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005658:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005668:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	691a      	ldr	r2, [r3, #16]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005674:	b2d2      	uxtb	r2, r2
 8005676:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b40      	cmp	r3, #64	; 0x40
 80056a2:	d10a      	bne.n	80056ba <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7ff fdc4 	bl	8005240 <HAL_I2C_MemRxCpltCallback>
}
 80056b8:	e030      	b.n	800571c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2212      	movs	r2, #18
 80056c6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7ff fd7f 	bl	80051cc <HAL_I2C_MasterRxCpltCallback>
}
 80056ce:	e025      	b.n	800571c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056de:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	691a      	ldr	r2, [r3, #16]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	b2d2      	uxtb	r2, r2
 80056ec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f2:	1c5a      	adds	r2, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	3b01      	subs	r3, #1
 8005700:	b29a      	uxth	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff fd9b 	bl	8005252 <HAL_I2C_ErrorCallback>
}
 800571c:	bf00      	nop
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005730:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005736:	b29b      	uxth	r3, r3
 8005738:	2b04      	cmp	r3, #4
 800573a:	d11b      	bne.n	8005774 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685a      	ldr	r2, [r3, #4]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	691a      	ldr	r2, [r3, #16]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575e:	1c5a      	adds	r2, r3, #1
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005772:	e0bd      	b.n	80058f0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005778:	b29b      	uxth	r3, r3
 800577a:	2b03      	cmp	r3, #3
 800577c:	d129      	bne.n	80057d2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800578c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2b04      	cmp	r3, #4
 8005792:	d00a      	beq.n	80057aa <I2C_MasterReceive_BTF+0x86>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b02      	cmp	r3, #2
 8005798:	d007      	beq.n	80057aa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057a8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b4:	b2d2      	uxtb	r2, r2
 80057b6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057bc:	1c5a      	adds	r2, r3, #1
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	3b01      	subs	r3, #1
 80057ca:	b29a      	uxth	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80057d0:	e08e      	b.n	80058f0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d176      	bne.n	80058ca <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d002      	beq.n	80057e8 <I2C_MasterReceive_BTF+0xc4>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2b10      	cmp	r3, #16
 80057e6:	d108      	bne.n	80057fa <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057f6:	601a      	str	r2, [r3, #0]
 80057f8:	e019      	b.n	800582e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2b04      	cmp	r3, #4
 80057fe:	d002      	beq.n	8005806 <I2C_MasterReceive_BTF+0xe2>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2b02      	cmp	r3, #2
 8005804:	d108      	bne.n	8005818 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	e00a      	b.n	800582e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b10      	cmp	r3, #16
 800581c:	d007      	beq.n	800582e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800582c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	691a      	ldr	r2, [r3, #16]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691a      	ldr	r2, [r3, #16]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005870:	b29b      	uxth	r3, r3
 8005872:	3b01      	subs	r3, #1
 8005874:	b29a      	uxth	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005888:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2220      	movs	r2, #32
 800588e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b40      	cmp	r3, #64	; 0x40
 800589c:	d10a      	bne.n	80058b4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff fcc7 	bl	8005240 <HAL_I2C_MemRxCpltCallback>
}
 80058b2:	e01d      	b.n	80058f0 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2212      	movs	r2, #18
 80058c0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7ff fc82 	bl	80051cc <HAL_I2C_MasterRxCpltCallback>
}
 80058c8:	e012      	b.n	80058f0 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	691a      	ldr	r2, [r3, #16]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	b2d2      	uxtb	r2, r2
 80058d6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058dc:	1c5a      	adds	r2, r3, #1
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	3b01      	subs	r3, #1
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80058f0:	bf00      	nop
 80058f2:	3710      	adds	r7, #16
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b40      	cmp	r3, #64	; 0x40
 800590a:	d117      	bne.n	800593c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005910:	2b00      	cmp	r3, #0
 8005912:	d109      	bne.n	8005928 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005918:	b2db      	uxtb	r3, r3
 800591a:	461a      	mov	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005924:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005926:	e067      	b.n	80059f8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800592c:	b2db      	uxtb	r3, r3
 800592e:	f043 0301 	orr.w	r3, r3, #1
 8005932:	b2da      	uxtb	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	611a      	str	r2, [r3, #16]
}
 800593a:	e05d      	b.n	80059f8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005944:	d133      	bne.n	80059ae <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b21      	cmp	r3, #33	; 0x21
 8005950:	d109      	bne.n	8005966 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005956:	b2db      	uxtb	r3, r3
 8005958:	461a      	mov	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005962:	611a      	str	r2, [r3, #16]
 8005964:	e008      	b.n	8005978 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	b2da      	uxtb	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800597c:	2b00      	cmp	r3, #0
 800597e:	d004      	beq.n	800598a <I2C_Master_SB+0x92>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005986:	2b00      	cmp	r3, #0
 8005988:	d108      	bne.n	800599c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598e:	2b00      	cmp	r3, #0
 8005990:	d032      	beq.n	80059f8 <I2C_Master_SB+0x100>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005998:	2b00      	cmp	r3, #0
 800599a:	d02d      	beq.n	80059f8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059aa:	605a      	str	r2, [r3, #4]
}
 80059ac:	e024      	b.n	80059f8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10e      	bne.n	80059d4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	11db      	asrs	r3, r3, #7
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	f003 0306 	and.w	r3, r3, #6
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	f063 030f 	orn	r3, r3, #15
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	611a      	str	r2, [r3, #16]
}
 80059d2:	e011      	b.n	80059f8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d10d      	bne.n	80059f8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	11db      	asrs	r3, r3, #7
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	f003 0306 	and.w	r3, r3, #6
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	f063 030e 	orn	r3, r3, #14
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	611a      	str	r2, [r3, #16]
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bc80      	pop	{r7}
 8005a00:	4770      	bx	lr

08005a02 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d004      	beq.n	8005a28 <I2C_Master_ADD10+0x26>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d108      	bne.n	8005a3a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00c      	beq.n	8005a4a <I2C_Master_ADD10+0x48>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d007      	beq.n	8005a4a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a48:	605a      	str	r2, [r3, #4]
  }
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bc80      	pop	{r7}
 8005a52:	4770      	bx	lr

08005a54 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b091      	sub	sp, #68	; 0x44
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a70:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b22      	cmp	r3, #34	; 0x22
 8005a7c:	f040 8174 	bne.w	8005d68 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10f      	bne.n	8005aa8 <I2C_Master_ADDR+0x54>
 8005a88:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005a8c:	2b40      	cmp	r3, #64	; 0x40
 8005a8e:	d10b      	bne.n	8005aa8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a90:	2300      	movs	r3, #0
 8005a92:	633b      	str	r3, [r7, #48]	; 0x30
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	633b      	str	r3, [r7, #48]	; 0x30
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	633b      	str	r3, [r7, #48]	; 0x30
 8005aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa6:	e16b      	b.n	8005d80 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d11d      	bne.n	8005aec <I2C_Master_ADDR+0x98>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005ab8:	d118      	bne.n	8005aec <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aba:	2300      	movs	r3, #0
 8005abc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ade:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ae4:	1c5a      	adds	r2, r3, #1
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	651a      	str	r2, [r3, #80]	; 0x50
 8005aea:	e149      	b.n	8005d80 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d113      	bne.n	8005b1e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005af6:	2300      	movs	r3, #0
 8005af8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	e120      	b.n	8005d60 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	f040 808a 	bne.w	8005c3e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b2c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b30:	d137      	bne.n	8005ba2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b40:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b50:	d113      	bne.n	8005b7a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b60:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b62:	2300      	movs	r3, #0
 8005b64:	627b      	str	r3, [r7, #36]	; 0x24
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	627b      	str	r3, [r7, #36]	; 0x24
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	e0f2      	b.n	8005d60 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	623b      	str	r3, [r7, #32]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	695b      	ldr	r3, [r3, #20]
 8005b84:	623b      	str	r3, [r7, #32]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	623b      	str	r3, [r7, #32]
 8005b8e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	e0de      	b.n	8005d60 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d02e      	beq.n	8005c06 <I2C_Master_ADDR+0x1b2>
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005baa:	2b20      	cmp	r3, #32
 8005bac:	d02b      	beq.n	8005c06 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bb0:	2b12      	cmp	r3, #18
 8005bb2:	d102      	bne.n	8005bba <I2C_Master_ADDR+0x166>
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d125      	bne.n	8005c06 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bbc:	2b04      	cmp	r3, #4
 8005bbe:	d00e      	beq.n	8005bde <I2C_Master_ADDR+0x18a>
 8005bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d00b      	beq.n	8005bde <I2C_Master_ADDR+0x18a>
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc8:	2b10      	cmp	r3, #16
 8005bca:	d008      	beq.n	8005bde <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	e007      	b.n	8005bee <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bec:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bee:	2300      	movs	r3, #0
 8005bf0:	61fb      	str	r3, [r7, #28]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	61fb      	str	r3, [r7, #28]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	61fb      	str	r3, [r7, #28]
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	e0ac      	b.n	8005d60 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c14:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c16:	2300      	movs	r3, #0
 8005c18:	61bb      	str	r3, [r7, #24]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	61bb      	str	r3, [r7, #24]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	e090      	b.n	8005d60 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d158      	bne.n	8005cfa <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c4a:	2b04      	cmp	r3, #4
 8005c4c:	d021      	beq.n	8005c92 <I2C_Master_ADDR+0x23e>
 8005c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d01e      	beq.n	8005c92 <I2C_Master_ADDR+0x23e>
 8005c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c56:	2b10      	cmp	r3, #16
 8005c58:	d01b      	beq.n	8005c92 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c68:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	617b      	str	r3, [r7, #20]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	617b      	str	r3, [r7, #20]
 8005c7e:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c8e:	601a      	str	r2, [r3, #0]
 8005c90:	e012      	b.n	8005cb8 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ca0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	613b      	str	r3, [r7, #16]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	613b      	str	r3, [r7, #16]
 8005cb6:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cc6:	d14b      	bne.n	8005d60 <I2C_Master_ADDR+0x30c>
 8005cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005cce:	d00b      	beq.n	8005ce8 <I2C_Master_ADDR+0x294>
 8005cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d008      	beq.n	8005ce8 <I2C_Master_ADDR+0x294>
 8005cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d005      	beq.n	8005ce8 <I2C_Master_ADDR+0x294>
 8005cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cde:	2b10      	cmp	r3, #16
 8005ce0:	d002      	beq.n	8005ce8 <I2C_Master_ADDR+0x294>
 8005ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ce4:	2b20      	cmp	r3, #32
 8005ce6:	d13b      	bne.n	8005d60 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cf6:	605a      	str	r2, [r3, #4]
 8005cf8:	e032      	b.n	8005d60 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d08:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d18:	d117      	bne.n	8005d4a <I2C_Master_ADDR+0x2f6>
 8005d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d20:	d00b      	beq.n	8005d3a <I2C_Master_ADDR+0x2e6>
 8005d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d008      	beq.n	8005d3a <I2C_Master_ADDR+0x2e6>
 8005d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2a:	2b08      	cmp	r3, #8
 8005d2c:	d005      	beq.n	8005d3a <I2C_Master_ADDR+0x2e6>
 8005d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d30:	2b10      	cmp	r3, #16
 8005d32:	d002      	beq.n	8005d3a <I2C_Master_ADDR+0x2e6>
 8005d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d36:	2b20      	cmp	r3, #32
 8005d38:	d107      	bne.n	8005d4a <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	685a      	ldr	r2, [r3, #4]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d48:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005d66:	e00b      	b.n	8005d80 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d68:	2300      	movs	r3, #0
 8005d6a:	60bb      	str	r3, [r7, #8]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	60bb      	str	r3, [r7, #8]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	60bb      	str	r3, [r7, #8]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
}
 8005d7e:	e7ff      	b.n	8005d80 <I2C_Master_ADDR+0x32c>
 8005d80:	bf00      	nop
 8005d82:	3744      	adds	r7, #68	; 0x44
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bc80      	pop	{r7}
 8005d88:	4770      	bx	lr

08005d8a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b084      	sub	sp, #16
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d98:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d02b      	beq.n	8005dfc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da8:	781a      	ldrb	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db4:	1c5a      	adds	r2, r3, #1
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d114      	bne.n	8005dfc <I2C_SlaveTransmit_TXE+0x72>
 8005dd2:	7bfb      	ldrb	r3, [r7, #15]
 8005dd4:	2b29      	cmp	r3, #41	; 0x29
 8005dd6:	d111      	bne.n	8005dfc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005de6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2221      	movs	r2, #33	; 0x21
 8005dec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2228      	movs	r2, #40	; 0x28
 8005df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7ff f9f1 	bl	80051de <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005dfc:	bf00      	nop
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d011      	beq.n	8005e3a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1a:	781a      	ldrb	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	3b01      	subs	r3, #1
 8005e34:	b29a      	uxth	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005e3a:	bf00      	nop
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bc80      	pop	{r7}
 8005e42:	4770      	bx	lr

08005e44 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e52:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d02c      	beq.n	8005eb8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	691a      	ldr	r2, [r3, #16]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e68:	b2d2      	uxtb	r2, r2
 8005e6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	1c5a      	adds	r2, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d114      	bne.n	8005eb8 <I2C_SlaveReceive_RXNE+0x74>
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	2b2a      	cmp	r3, #42	; 0x2a
 8005e92:	d111      	bne.n	8005eb8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685a      	ldr	r2, [r3, #4]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ea2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2222      	movs	r2, #34	; 0x22
 8005ea8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2228      	movs	r2, #40	; 0x28
 8005eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7ff f99c 	bl	80051f0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005eb8:	bf00      	nop
 8005eba:	3710      	adds	r7, #16
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d012      	beq.n	8005ef8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr

08005f02 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f1c:	2b28      	cmp	r3, #40	; 0x28
 8005f1e:	d127      	bne.n	8005f70 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f2e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	089b      	lsrs	r3, r3, #2
 8005f34:	f003 0301 	and.w	r3, r3, #1
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	09db      	lsrs	r3, r3, #7
 8005f44:	f003 0301 	and.w	r3, r3, #1
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d103      	bne.n	8005f54 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	81bb      	strh	r3, [r7, #12]
 8005f52:	e002      	b.n	8005f5a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005f62:	89ba      	ldrh	r2, [r7, #12]
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	4619      	mov	r1, r3
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f7ff f94a 	bl	8005202 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005f6e:	e00e      	b.n	8005f8e <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f70:	2300      	movs	r3, #0
 8005f72:	60bb      	str	r3, [r7, #8]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	60bb      	str	r3, [r7, #8]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	60bb      	str	r3, [r7, #8]
 8005f84:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005f8e:	bf00      	nop
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
	...

08005f98 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685a      	ldr	r2, [r3, #4]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005fb6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005fb8:	2300      	movs	r3, #0
 8005fba:	60bb      	str	r3, [r7, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	60bb      	str	r3, [r7, #8]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0201 	orr.w	r2, r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fe4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ff0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ff4:	d172      	bne.n	80060dc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ff6:	7bfb      	ldrb	r3, [r7, #15]
 8005ff8:	2b22      	cmp	r3, #34	; 0x22
 8005ffa:	d002      	beq.n	8006002 <I2C_Slave_STOPF+0x6a>
 8005ffc:	7bfb      	ldrb	r3, [r7, #15]
 8005ffe:	2b2a      	cmp	r3, #42	; 0x2a
 8006000:	d135      	bne.n	800606e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	b29a      	uxth	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006014:	b29b      	uxth	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d005      	beq.n	8006026 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601e:	f043 0204 	orr.w	r2, r3, #4
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006034:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800603a:	4618      	mov	r0, r3
 800603c:	f7fd ffb8 	bl	8003fb0 <HAL_DMA_GetState>
 8006040:	4603      	mov	r3, r0
 8006042:	2b01      	cmp	r3, #1
 8006044:	d049      	beq.n	80060da <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604a:	4a69      	ldr	r2, [pc, #420]	; (80061f0 <I2C_Slave_STOPF+0x258>)
 800604c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006052:	4618      	mov	r0, r3
 8006054:	f7fd ff36 	bl	8003ec4 <HAL_DMA_Abort_IT>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d03d      	beq.n	80060da <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006068:	4610      	mov	r0, r2
 800606a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800606c:	e035      	b.n	80060da <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	b29a      	uxth	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006080:	b29b      	uxth	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d005      	beq.n	8006092 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	f043 0204 	orr.w	r2, r3, #4
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060a0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7fd ff82 	bl	8003fb0 <HAL_DMA_GetState>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d014      	beq.n	80060dc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b6:	4a4e      	ldr	r2, [pc, #312]	; (80061f0 <I2C_Slave_STOPF+0x258>)
 80060b8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fd ff00 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80060d4:	4610      	mov	r0, r2
 80060d6:	4798      	blx	r3
 80060d8:	e000      	b.n	80060dc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80060da:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d03e      	beq.n	8006164 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b04      	cmp	r3, #4
 80060f2:	d112      	bne.n	800611a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	691a      	ldr	r2, [r3, #16]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fe:	b2d2      	uxtb	r2, r2
 8006100:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006106:	1c5a      	adds	r2, r3, #1
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006110:	b29b      	uxth	r3, r3
 8006112:	3b01      	subs	r3, #1
 8006114:	b29a      	uxth	r2, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006124:	2b40      	cmp	r3, #64	; 0x40
 8006126:	d112      	bne.n	800614e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691a      	ldr	r2, [r3, #16]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	b2d2      	uxtb	r2, r2
 8006134:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613a:	1c5a      	adds	r2, r3, #1
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006144:	b29b      	uxth	r3, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	b29a      	uxth	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006152:	b29b      	uxth	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d005      	beq.n	8006164 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615c:	f043 0204 	orr.w	r2, r3, #4
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 f843 	bl	80061f8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006172:	e039      	b.n	80061e8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006174:	7bfb      	ldrb	r3, [r7, #15]
 8006176:	2b2a      	cmp	r3, #42	; 0x2a
 8006178:	d109      	bne.n	800618e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2228      	movs	r2, #40	; 0x28
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7ff f831 	bl	80051f0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b28      	cmp	r3, #40	; 0x28
 8006198:	d111      	bne.n	80061be <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a15      	ldr	r2, [pc, #84]	; (80061f4 <I2C_Slave_STOPF+0x25c>)
 800619e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f7ff f830 	bl	800521c <HAL_I2C_ListenCpltCallback>
}
 80061bc:	e014      	b.n	80061e8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c2:	2b22      	cmp	r3, #34	; 0x22
 80061c4:	d002      	beq.n	80061cc <I2C_Slave_STOPF+0x234>
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
 80061c8:	2b22      	cmp	r3, #34	; 0x22
 80061ca:	d10d      	bne.n	80061e8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7ff f804 	bl	80051f0 <HAL_I2C_SlaveRxCpltCallback>
}
 80061e8:	bf00      	nop
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	08006759 	.word	0x08006759
 80061f4:	ffff0000 	.word	0xffff0000

080061f8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006206:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800620e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006210:	7bbb      	ldrb	r3, [r7, #14]
 8006212:	2b10      	cmp	r3, #16
 8006214:	d002      	beq.n	800621c <I2C_ITError+0x24>
 8006216:	7bbb      	ldrb	r3, [r7, #14]
 8006218:	2b40      	cmp	r3, #64	; 0x40
 800621a:	d10a      	bne.n	8006232 <I2C_ITError+0x3a>
 800621c:	7bfb      	ldrb	r3, [r7, #15]
 800621e:	2b22      	cmp	r3, #34	; 0x22
 8006220:	d107      	bne.n	8006232 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006230:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006232:	7bfb      	ldrb	r3, [r7, #15]
 8006234:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006238:	2b28      	cmp	r3, #40	; 0x28
 800623a:	d107      	bne.n	800624c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2228      	movs	r2, #40	; 0x28
 8006246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800624a:	e015      	b.n	8006278 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006256:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800625a:	d00a      	beq.n	8006272 <I2C_ITError+0x7a>
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	2b60      	cmp	r3, #96	; 0x60
 8006260:	d007      	beq.n	8006272 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2220      	movs	r2, #32
 8006266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006286:	d161      	bne.n	800634c <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006296:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d020      	beq.n	80062e6 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a8:	4a6a      	ldr	r2, [pc, #424]	; (8006454 <I2C_ITError+0x25c>)
 80062aa:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fd fe07 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 8089 	beq.w	80063d0 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 0201 	bic.w	r2, r2, #1
 80062cc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2220      	movs	r2, #32
 80062d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80062e0:	4610      	mov	r0, r2
 80062e2:	4798      	blx	r3
 80062e4:	e074      	b.n	80063d0 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	4a5a      	ldr	r2, [pc, #360]	; (8006454 <I2C_ITError+0x25c>)
 80062ec:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7fd fde6 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d068      	beq.n	80063d0 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006308:	2b40      	cmp	r3, #64	; 0x40
 800630a:	d10b      	bne.n	8006324 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	691a      	ldr	r2, [r3, #16]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006316:	b2d2      	uxtb	r2, r2
 8006318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0201 	bic.w	r2, r2, #1
 8006332:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006346:	4610      	mov	r0, r2
 8006348:	4798      	blx	r3
 800634a:	e041      	b.n	80063d0 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b60      	cmp	r3, #96	; 0x60
 8006356:	d125      	bne.n	80063a4 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	695b      	ldr	r3, [r3, #20]
 800636c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006370:	2b40      	cmp	r3, #64	; 0x40
 8006372:	d10b      	bne.n	800638c <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691a      	ldr	r2, [r3, #16]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637e:	b2d2      	uxtb	r2, r2
 8006380:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0201 	bic.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f7fe ff61 	bl	8005264 <HAL_I2C_AbortCpltCallback>
 80063a2:	e015      	b.n	80063d0 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ae:	2b40      	cmp	r3, #64	; 0x40
 80063b0:	d10b      	bne.n	80063ca <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	691a      	ldr	r2, [r3, #16]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063bc:	b2d2      	uxtb	r2, r2
 80063be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c4:	1c5a      	adds	r2, r3, #1
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7fe ff41 	bl	8005252 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	f003 0301 	and.w	r3, r3, #1
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10e      	bne.n	80063fe <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d109      	bne.n	80063fe <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d104      	bne.n	80063fe <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d007      	beq.n	800640e <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800640c:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006414:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641a:	f003 0304 	and.w	r3, r3, #4
 800641e:	2b04      	cmp	r3, #4
 8006420:	d113      	bne.n	800644a <I2C_ITError+0x252>
 8006422:	7bfb      	ldrb	r3, [r7, #15]
 8006424:	2b28      	cmp	r3, #40	; 0x28
 8006426:	d110      	bne.n	800644a <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a0b      	ldr	r2, [pc, #44]	; (8006458 <I2C_ITError+0x260>)
 800642c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2220      	movs	r2, #32
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f7fe fee9 	bl	800521c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800644a:	bf00      	nop
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	08006759 	.word	0x08006759
 8006458:	ffff0000 	.word	0xffff0000

0800645c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af02      	add	r7, sp, #8
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	4608      	mov	r0, r1
 8006466:	4611      	mov	r1, r2
 8006468:	461a      	mov	r2, r3
 800646a:	4603      	mov	r3, r0
 800646c:	817b      	strh	r3, [r7, #10]
 800646e:	460b      	mov	r3, r1
 8006470:	813b      	strh	r3, [r7, #8]
 8006472:	4613      	mov	r3, r2
 8006474:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006484:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	6a3b      	ldr	r3, [r7, #32]
 800648c:	2200      	movs	r2, #0
 800648e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f000 fa08 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00d      	beq.n	80064ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064ac:	d103      	bne.n	80064b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e05f      	b.n	800657a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80064ba:	897b      	ldrh	r3, [r7, #10]
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	461a      	mov	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80064c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	6a3a      	ldr	r2, [r7, #32]
 80064ce:	492d      	ldr	r1, [pc, #180]	; (8006584 <I2C_RequestMemoryWrite+0x128>)
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f000 fa40 	bl	8006956 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e04c      	b.n	800657a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064e0:	2300      	movs	r3, #0
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	617b      	str	r3, [r7, #20]
 80064f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064f8:	6a39      	ldr	r1, [r7, #32]
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f000 faaa 	bl	8006a54 <I2C_WaitOnTXEFlagUntilTimeout>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00d      	beq.n	8006522 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650a:	2b04      	cmp	r3, #4
 800650c:	d107      	bne.n	800651e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800651c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e02b      	b.n	800657a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006522:	88fb      	ldrh	r3, [r7, #6]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d105      	bne.n	8006534 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006528:	893b      	ldrh	r3, [r7, #8]
 800652a:	b2da      	uxtb	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	611a      	str	r2, [r3, #16]
 8006532:	e021      	b.n	8006578 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006534:	893b      	ldrh	r3, [r7, #8]
 8006536:	0a1b      	lsrs	r3, r3, #8
 8006538:	b29b      	uxth	r3, r3
 800653a:	b2da      	uxtb	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006544:	6a39      	ldr	r1, [r7, #32]
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 fa84 	bl	8006a54 <I2C_WaitOnTXEFlagUntilTimeout>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00d      	beq.n	800656e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006556:	2b04      	cmp	r3, #4
 8006558:	d107      	bne.n	800656a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006568:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e005      	b.n	800657a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800656e:	893b      	ldrh	r3, [r7, #8]
 8006570:	b2da      	uxtb	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3718      	adds	r7, #24
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	00010002 	.word	0x00010002

08006588 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b088      	sub	sp, #32
 800658c:	af02      	add	r7, sp, #8
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	4608      	mov	r0, r1
 8006592:	4611      	mov	r1, r2
 8006594:	461a      	mov	r2, r3
 8006596:	4603      	mov	r3, r0
 8006598:	817b      	strh	r3, [r7, #10]
 800659a:	460b      	mov	r3, r1
 800659c:	813b      	strh	r3, [r7, #8]
 800659e:	4613      	mov	r3, r2
 80065a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	6a3b      	ldr	r3, [r7, #32]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065ce:	68f8      	ldr	r0, [r7, #12]
 80065d0:	f000 f96a 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00d      	beq.n	80065f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065e8:	d103      	bne.n	80065f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e0aa      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065f6:	897b      	ldrh	r3, [r7, #10]
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	461a      	mov	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006604:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006608:	6a3a      	ldr	r2, [r7, #32]
 800660a:	4952      	ldr	r1, [pc, #328]	; (8006754 <I2C_RequestMemoryRead+0x1cc>)
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 f9a2 	bl	8006956 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d001      	beq.n	800661c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e097      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800661c:	2300      	movs	r3, #0
 800661e:	617b      	str	r3, [r7, #20]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	617b      	str	r3, [r7, #20]
 8006630:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006634:	6a39      	ldr	r1, [r7, #32]
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f000 fa0c 	bl	8006a54 <I2C_WaitOnTXEFlagUntilTimeout>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00d      	beq.n	800665e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006646:	2b04      	cmp	r3, #4
 8006648:	d107      	bne.n	800665a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006658:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e076      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800665e:	88fb      	ldrh	r3, [r7, #6]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d105      	bne.n	8006670 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006664:	893b      	ldrh	r3, [r7, #8]
 8006666:	b2da      	uxtb	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	611a      	str	r2, [r3, #16]
 800666e:	e021      	b.n	80066b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006670:	893b      	ldrh	r3, [r7, #8]
 8006672:	0a1b      	lsrs	r3, r3, #8
 8006674:	b29b      	uxth	r3, r3
 8006676:	b2da      	uxtb	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800667e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006680:	6a39      	ldr	r1, [r7, #32]
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 f9e6 	bl	8006a54 <I2C_WaitOnTXEFlagUntilTimeout>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00d      	beq.n	80066aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006692:	2b04      	cmp	r3, #4
 8006694:	d107      	bne.n	80066a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e050      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066aa:	893b      	ldrh	r3, [r7, #8]
 80066ac:	b2da      	uxtb	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066b6:	6a39      	ldr	r1, [r7, #32]
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 f9cb 	bl	8006a54 <I2C_WaitOnTXEFlagUntilTimeout>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00d      	beq.n	80066e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d107      	bne.n	80066dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e035      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f000 f8d3 	bl	80068a8 <I2C_WaitOnFlagUntilTimeout>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00d      	beq.n	8006724 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006716:	d103      	bne.n	8006720 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800671e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e013      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006724:	897b      	ldrh	r3, [r7, #10]
 8006726:	b2db      	uxtb	r3, r3
 8006728:	f043 0301 	orr.w	r3, r3, #1
 800672c:	b2da      	uxtb	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006736:	6a3a      	ldr	r2, [r7, #32]
 8006738:	4906      	ldr	r1, [pc, #24]	; (8006754 <I2C_RequestMemoryRead+0x1cc>)
 800673a:	68f8      	ldr	r0, [r7, #12]
 800673c:	f000 f90b 	bl	8006956 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e000      	b.n	800674c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	00010002 	.word	0x00010002

08006758 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006760:	2300      	movs	r3, #0
 8006762:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006768:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006770:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006772:	4b4b      	ldr	r3, [pc, #300]	; (80068a0 <I2C_DMAAbort+0x148>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	08db      	lsrs	r3, r3, #3
 8006778:	4a4a      	ldr	r2, [pc, #296]	; (80068a4 <I2C_DMAAbort+0x14c>)
 800677a:	fba2 2303 	umull	r2, r3, r2, r3
 800677e:	0a1a      	lsrs	r2, r3, #8
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	00da      	lsls	r2, r3, #3
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006796:	f043 0220 	orr.w	r2, r3, #32
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800679e:	e00a      	b.n	80067b6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067b4:	d0ea      	beq.n	800678c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c2:	2200      	movs	r2, #0
 80067c4:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d2:	2200      	movs	r2, #0
 80067d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067e4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	2200      	movs	r2, #0
 80067ea:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d003      	beq.n	80067fc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f8:	2200      	movs	r2, #0
 80067fa:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006808:	2200      	movs	r2, #0
 800680a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0201 	bic.w	r2, r2, #1
 800681a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b60      	cmp	r3, #96	; 0x60
 8006826:	d10e      	bne.n	8006846 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2200      	movs	r2, #0
 800683c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800683e:	6978      	ldr	r0, [r7, #20]
 8006840:	f7fe fd10 	bl	8005264 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006844:	e027      	b.n	8006896 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006846:	7cfb      	ldrb	r3, [r7, #19]
 8006848:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800684c:	2b28      	cmp	r3, #40	; 0x28
 800684e:	d117      	bne.n	8006880 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800686e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	2200      	movs	r2, #0
 8006874:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2228      	movs	r2, #40	; 0x28
 800687a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800687e:	e007      	b.n	8006890 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	2220      	movs	r2, #32
 8006884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006890:	6978      	ldr	r0, [r7, #20]
 8006892:	f7fe fcde 	bl	8005252 <HAL_I2C_ErrorCallback>
}
 8006896:	bf00      	nop
 8006898:	3718      	adds	r7, #24
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	20000000 	.word	0x20000000
 80068a4:	14f8b589 	.word	0x14f8b589

080068a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	603b      	str	r3, [r7, #0]
 80068b4:	4613      	mov	r3, r2
 80068b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068b8:	e025      	b.n	8006906 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c0:	d021      	beq.n	8006906 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068c2:	f7fd f9b7 	bl	8003c34 <HAL_GetTick>
 80068c6:	4602      	mov	r2, r0
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	683a      	ldr	r2, [r7, #0]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d302      	bcc.n	80068d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d116      	bne.n	8006906 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f2:	f043 0220 	orr.w	r2, r3, #32
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e023      	b.n	800694e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	0c1b      	lsrs	r3, r3, #16
 800690a:	b2db      	uxtb	r3, r3
 800690c:	2b01      	cmp	r3, #1
 800690e:	d10d      	bne.n	800692c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	695b      	ldr	r3, [r3, #20]
 8006916:	43da      	mvns	r2, r3
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	4013      	ands	r3, r2
 800691c:	b29b      	uxth	r3, r3
 800691e:	2b00      	cmp	r3, #0
 8006920:	bf0c      	ite	eq
 8006922:	2301      	moveq	r3, #1
 8006924:	2300      	movne	r3, #0
 8006926:	b2db      	uxtb	r3, r3
 8006928:	461a      	mov	r2, r3
 800692a:	e00c      	b.n	8006946 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	43da      	mvns	r2, r3
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	4013      	ands	r3, r2
 8006938:	b29b      	uxth	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	bf0c      	ite	eq
 800693e:	2301      	moveq	r3, #1
 8006940:	2300      	movne	r3, #0
 8006942:	b2db      	uxtb	r3, r3
 8006944:	461a      	mov	r2, r3
 8006946:	79fb      	ldrb	r3, [r7, #7]
 8006948:	429a      	cmp	r2, r3
 800694a:	d0b6      	beq.n	80068ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800694c:	2300      	movs	r3, #0
}
 800694e:	4618      	mov	r0, r3
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b084      	sub	sp, #16
 800695a:	af00      	add	r7, sp, #0
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	607a      	str	r2, [r7, #4]
 8006962:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006964:	e051      	b.n	8006a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695b      	ldr	r3, [r3, #20]
 800696c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006974:	d123      	bne.n	80069be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006984:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800698e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2220      	movs	r2, #32
 800699a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069aa:	f043 0204 	orr.w	r2, r3, #4
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e046      	b.n	8006a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c4:	d021      	beq.n	8006a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069c6:	f7fd f935 	bl	8003c34 <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d302      	bcc.n	80069dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d116      	bne.n	8006a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2220      	movs	r2, #32
 80069e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f6:	f043 0220 	orr.w	r2, r3, #32
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e020      	b.n	8006a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	0c1b      	lsrs	r3, r3, #16
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d10c      	bne.n	8006a2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	43da      	mvns	r2, r3
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	4013      	ands	r3, r2
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	bf14      	ite	ne
 8006a26:	2301      	movne	r3, #1
 8006a28:	2300      	moveq	r3, #0
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	e00b      	b.n	8006a46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	43da      	mvns	r2, r3
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	4013      	ands	r3, r2
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	bf14      	ite	ne
 8006a40:	2301      	movne	r3, #1
 8006a42:	2300      	moveq	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d18d      	bne.n	8006966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a60:	e02d      	b.n	8006abe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f000 f900 	bl	8006c68 <I2C_IsAcknowledgeFailed>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e02d      	b.n	8006ace <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a78:	d021      	beq.n	8006abe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a7a:	f7fd f8db 	bl	8003c34 <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	68ba      	ldr	r2, [r7, #8]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d302      	bcc.n	8006a90 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d116      	bne.n	8006abe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aaa:	f043 0220 	orr.w	r2, r3, #32
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e007      	b.n	8006ace <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ac8:	2b80      	cmp	r3, #128	; 0x80
 8006aca:	d1ca      	bne.n	8006a62 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b084      	sub	sp, #16
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006ae2:	e02d      	b.n	8006b40 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f000 f8bf 	bl	8006c68 <I2C_IsAcknowledgeFailed>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d001      	beq.n	8006af4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e02d      	b.n	8006b50 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afa:	d021      	beq.n	8006b40 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006afc:	f7fd f89a 	bl	8003c34 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d302      	bcc.n	8006b12 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d116      	bne.n	8006b40 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2c:	f043 0220 	orr.w	r2, r3, #32
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e007      	b.n	8006b50 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	f003 0304 	and.w	r3, r3, #4
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d1ca      	bne.n	8006ae4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b60:	2300      	movs	r3, #0
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006b64:	4b13      	ldr	r3, [pc, #76]	; (8006bb4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	08db      	lsrs	r3, r3, #3
 8006b6a:	4a13      	ldr	r2, [pc, #76]	; (8006bb8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b70:	0a1a      	lsrs	r2, r3, #8
 8006b72:	4613      	mov	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4413      	add	r3, r2
 8006b78:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d107      	bne.n	8006b96 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f043 0220 	orr.w	r2, r3, #32
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e008      	b.n	8006ba8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ba4:	d0e9      	beq.n	8006b7a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3714      	adds	r7, #20
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bc80      	pop	{r7}
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	20000000 	.word	0x20000000
 8006bb8:	14f8b589 	.word	0x14f8b589

08006bbc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bc8:	e042      	b.n	8006c50 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	f003 0310 	and.w	r3, r3, #16
 8006bd4:	2b10      	cmp	r3, #16
 8006bd6:	d119      	bne.n	8006c0c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f06f 0210 	mvn.w	r2, #16
 8006be0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2220      	movs	r2, #32
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e029      	b.n	8006c60 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c0c:	f7fd f812 	bl	8003c34 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	68ba      	ldr	r2, [r7, #8]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d302      	bcc.n	8006c22 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d116      	bne.n	8006c50 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3c:	f043 0220 	orr.w	r2, r3, #32
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e007      	b.n	8006c60 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5a:	2b40      	cmp	r3, #64	; 0x40
 8006c5c:	d1b5      	bne.n	8006bca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c7e:	d11b      	bne.n	8006cb8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c88:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca4:	f043 0204 	orr.w	r2, r3, #4
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bc80      	pop	{r7}
 8006cc2:	4770      	bx	lr

08006cc4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006cd4:	d103      	bne.n	8006cde <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006cdc:	e007      	b.n	8006cee <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006ce6:	d102      	bne.n	8006cee <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2208      	movs	r2, #8
 8006cec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bc80      	pop	{r7}
 8006cf6:	4770      	bx	lr

08006cf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d101      	bne.n	8006d0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e26c      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 8087 	beq.w	8006e26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d18:	4b92      	ldr	r3, [pc, #584]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	f003 030c 	and.w	r3, r3, #12
 8006d20:	2b04      	cmp	r3, #4
 8006d22:	d00c      	beq.n	8006d3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006d24:	4b8f      	ldr	r3, [pc, #572]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f003 030c 	and.w	r3, r3, #12
 8006d2c:	2b08      	cmp	r3, #8
 8006d2e:	d112      	bne.n	8006d56 <HAL_RCC_OscConfig+0x5e>
 8006d30:	4b8c      	ldr	r3, [pc, #560]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d3c:	d10b      	bne.n	8006d56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d3e:	4b89      	ldr	r3, [pc, #548]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d06c      	beq.n	8006e24 <HAL_RCC_OscConfig+0x12c>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d168      	bne.n	8006e24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e246      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d5e:	d106      	bne.n	8006d6e <HAL_RCC_OscConfig+0x76>
 8006d60:	4b80      	ldr	r3, [pc, #512]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a7f      	ldr	r2, [pc, #508]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d6a:	6013      	str	r3, [r2, #0]
 8006d6c:	e02e      	b.n	8006dcc <HAL_RCC_OscConfig+0xd4>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10c      	bne.n	8006d90 <HAL_RCC_OscConfig+0x98>
 8006d76:	4b7b      	ldr	r3, [pc, #492]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a7a      	ldr	r2, [pc, #488]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d80:	6013      	str	r3, [r2, #0]
 8006d82:	4b78      	ldr	r3, [pc, #480]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a77      	ldr	r2, [pc, #476]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d8c:	6013      	str	r3, [r2, #0]
 8006d8e:	e01d      	b.n	8006dcc <HAL_RCC_OscConfig+0xd4>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d98:	d10c      	bne.n	8006db4 <HAL_RCC_OscConfig+0xbc>
 8006d9a:	4b72      	ldr	r3, [pc, #456]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a71      	ldr	r2, [pc, #452]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006da0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	4b6f      	ldr	r3, [pc, #444]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a6e      	ldr	r2, [pc, #440]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006db0:	6013      	str	r3, [r2, #0]
 8006db2:	e00b      	b.n	8006dcc <HAL_RCC_OscConfig+0xd4>
 8006db4:	4b6b      	ldr	r3, [pc, #428]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a6a      	ldr	r2, [pc, #424]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dbe:	6013      	str	r3, [r2, #0]
 8006dc0:	4b68      	ldr	r3, [pc, #416]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a67      	ldr	r2, [pc, #412]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006dc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d013      	beq.n	8006dfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dd4:	f7fc ff2e 	bl	8003c34 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ddc:	f7fc ff2a 	bl	8003c34 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b64      	cmp	r3, #100	; 0x64
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e1fa      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dee:	4b5d      	ldr	r3, [pc, #372]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d0f0      	beq.n	8006ddc <HAL_RCC_OscConfig+0xe4>
 8006dfa:	e014      	b.n	8006e26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dfc:	f7fc ff1a 	bl	8003c34 <HAL_GetTick>
 8006e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e02:	e008      	b.n	8006e16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e04:	f7fc ff16 	bl	8003c34 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	2b64      	cmp	r3, #100	; 0x64
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e1e6      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e16:	4b53      	ldr	r3, [pc, #332]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1f0      	bne.n	8006e04 <HAL_RCC_OscConfig+0x10c>
 8006e22:	e000      	b.n	8006e26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 0302 	and.w	r3, r3, #2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d063      	beq.n	8006efa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e32:	4b4c      	ldr	r3, [pc, #304]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	f003 030c 	and.w	r3, r3, #12
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00b      	beq.n	8006e56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006e3e:	4b49      	ldr	r3, [pc, #292]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	f003 030c 	and.w	r3, r3, #12
 8006e46:	2b08      	cmp	r3, #8
 8006e48:	d11c      	bne.n	8006e84 <HAL_RCC_OscConfig+0x18c>
 8006e4a:	4b46      	ldr	r3, [pc, #280]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d116      	bne.n	8006e84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e56:	4b43      	ldr	r3, [pc, #268]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0302 	and.w	r3, r3, #2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d005      	beq.n	8006e6e <HAL_RCC_OscConfig+0x176>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d001      	beq.n	8006e6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e1ba      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e6e:	4b3d      	ldr	r3, [pc, #244]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	00db      	lsls	r3, r3, #3
 8006e7c:	4939      	ldr	r1, [pc, #228]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e82:	e03a      	b.n	8006efa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d020      	beq.n	8006ece <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e8c:	4b36      	ldr	r3, [pc, #216]	; (8006f68 <HAL_RCC_OscConfig+0x270>)
 8006e8e:	2201      	movs	r2, #1
 8006e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e92:	f7fc fecf 	bl	8003c34 <HAL_GetTick>
 8006e96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e98:	e008      	b.n	8006eac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e9a:	f7fc fecb 	bl	8003c34 <HAL_GetTick>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	d901      	bls.n	8006eac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	e19b      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eac:	4b2d      	ldr	r3, [pc, #180]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0302 	and.w	r3, r3, #2
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d0f0      	beq.n	8006e9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb8:	4b2a      	ldr	r3, [pc, #168]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	00db      	lsls	r3, r3, #3
 8006ec6:	4927      	ldr	r1, [pc, #156]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	600b      	str	r3, [r1, #0]
 8006ecc:	e015      	b.n	8006efa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ece:	4b26      	ldr	r3, [pc, #152]	; (8006f68 <HAL_RCC_OscConfig+0x270>)
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ed4:	f7fc feae 	bl	8003c34 <HAL_GetTick>
 8006ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eda:	e008      	b.n	8006eee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006edc:	f7fc feaa 	bl	8003c34 <HAL_GetTick>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d901      	bls.n	8006eee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e17a      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eee:	4b1d      	ldr	r3, [pc, #116]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0302 	and.w	r3, r3, #2
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1f0      	bne.n	8006edc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0308 	and.w	r3, r3, #8
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d03a      	beq.n	8006f7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d019      	beq.n	8006f42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f0e:	4b17      	ldr	r3, [pc, #92]	; (8006f6c <HAL_RCC_OscConfig+0x274>)
 8006f10:	2201      	movs	r2, #1
 8006f12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f14:	f7fc fe8e 	bl	8003c34 <HAL_GetTick>
 8006f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f1a:	e008      	b.n	8006f2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f1c:	f7fc fe8a 	bl	8003c34 <HAL_GetTick>
 8006f20:	4602      	mov	r2, r0
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	1ad3      	subs	r3, r2, r3
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d901      	bls.n	8006f2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e15a      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f2e:	4b0d      	ldr	r3, [pc, #52]	; (8006f64 <HAL_RCC_OscConfig+0x26c>)
 8006f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d0f0      	beq.n	8006f1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006f3a:	2001      	movs	r0, #1
 8006f3c:	f000 fb08 	bl	8007550 <RCC_Delay>
 8006f40:	e01c      	b.n	8006f7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f42:	4b0a      	ldr	r3, [pc, #40]	; (8006f6c <HAL_RCC_OscConfig+0x274>)
 8006f44:	2200      	movs	r2, #0
 8006f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f48:	f7fc fe74 	bl	8003c34 <HAL_GetTick>
 8006f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f4e:	e00f      	b.n	8006f70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f50:	f7fc fe70 	bl	8003c34 <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d908      	bls.n	8006f70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e140      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
 8006f62:	bf00      	nop
 8006f64:	40021000 	.word	0x40021000
 8006f68:	42420000 	.word	0x42420000
 8006f6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f70:	4b9e      	ldr	r3, [pc, #632]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8006f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f74:	f003 0302 	and.w	r3, r3, #2
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d1e9      	bne.n	8006f50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f000 80a6 	beq.w	80070d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f8e:	4b97      	ldr	r3, [pc, #604]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8006f90:	69db      	ldr	r3, [r3, #28]
 8006f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10d      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f9a:	4b94      	ldr	r3, [pc, #592]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	4a93      	ldr	r2, [pc, #588]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8006fa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fa4:	61d3      	str	r3, [r2, #28]
 8006fa6:	4b91      	ldr	r3, [pc, #580]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fae:	60bb      	str	r3, [r7, #8]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fb6:	4b8e      	ldr	r3, [pc, #568]	; (80071f0 <HAL_RCC_OscConfig+0x4f8>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d118      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fc2:	4b8b      	ldr	r3, [pc, #556]	; (80071f0 <HAL_RCC_OscConfig+0x4f8>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a8a      	ldr	r2, [pc, #552]	; (80071f0 <HAL_RCC_OscConfig+0x4f8>)
 8006fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fce:	f7fc fe31 	bl	8003c34 <HAL_GetTick>
 8006fd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fd4:	e008      	b.n	8006fe8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fd6:	f7fc fe2d 	bl	8003c34 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	2b64      	cmp	r3, #100	; 0x64
 8006fe2:	d901      	bls.n	8006fe8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e0fd      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fe8:	4b81      	ldr	r3, [pc, #516]	; (80071f0 <HAL_RCC_OscConfig+0x4f8>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d0f0      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d106      	bne.n	800700a <HAL_RCC_OscConfig+0x312>
 8006ffc:	4b7b      	ldr	r3, [pc, #492]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
 8007000:	4a7a      	ldr	r2, [pc, #488]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007002:	f043 0301 	orr.w	r3, r3, #1
 8007006:	6213      	str	r3, [r2, #32]
 8007008:	e02d      	b.n	8007066 <HAL_RCC_OscConfig+0x36e>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10c      	bne.n	800702c <HAL_RCC_OscConfig+0x334>
 8007012:	4b76      	ldr	r3, [pc, #472]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	4a75      	ldr	r2, [pc, #468]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007018:	f023 0301 	bic.w	r3, r3, #1
 800701c:	6213      	str	r3, [r2, #32]
 800701e:	4b73      	ldr	r3, [pc, #460]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	4a72      	ldr	r2, [pc, #456]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007024:	f023 0304 	bic.w	r3, r3, #4
 8007028:	6213      	str	r3, [r2, #32]
 800702a:	e01c      	b.n	8007066 <HAL_RCC_OscConfig+0x36e>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	2b05      	cmp	r3, #5
 8007032:	d10c      	bne.n	800704e <HAL_RCC_OscConfig+0x356>
 8007034:	4b6d      	ldr	r3, [pc, #436]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007036:	6a1b      	ldr	r3, [r3, #32]
 8007038:	4a6c      	ldr	r2, [pc, #432]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 800703a:	f043 0304 	orr.w	r3, r3, #4
 800703e:	6213      	str	r3, [r2, #32]
 8007040:	4b6a      	ldr	r3, [pc, #424]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007042:	6a1b      	ldr	r3, [r3, #32]
 8007044:	4a69      	ldr	r2, [pc, #420]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007046:	f043 0301 	orr.w	r3, r3, #1
 800704a:	6213      	str	r3, [r2, #32]
 800704c:	e00b      	b.n	8007066 <HAL_RCC_OscConfig+0x36e>
 800704e:	4b67      	ldr	r3, [pc, #412]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	4a66      	ldr	r2, [pc, #408]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007054:	f023 0301 	bic.w	r3, r3, #1
 8007058:	6213      	str	r3, [r2, #32]
 800705a:	4b64      	ldr	r3, [pc, #400]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	4a63      	ldr	r2, [pc, #396]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007060:	f023 0304 	bic.w	r3, r3, #4
 8007064:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d015      	beq.n	800709a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800706e:	f7fc fde1 	bl	8003c34 <HAL_GetTick>
 8007072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007074:	e00a      	b.n	800708c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007076:	f7fc fddd 	bl	8003c34 <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	f241 3288 	movw	r2, #5000	; 0x1388
 8007084:	4293      	cmp	r3, r2
 8007086:	d901      	bls.n	800708c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e0ab      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800708c:	4b57      	ldr	r3, [pc, #348]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 800708e:	6a1b      	ldr	r3, [r3, #32]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0ee      	beq.n	8007076 <HAL_RCC_OscConfig+0x37e>
 8007098:	e014      	b.n	80070c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800709a:	f7fc fdcb 	bl	8003c34 <HAL_GetTick>
 800709e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070a0:	e00a      	b.n	80070b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070a2:	f7fc fdc7 	bl	8003c34 <HAL_GetTick>
 80070a6:	4602      	mov	r2, r0
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d901      	bls.n	80070b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e095      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070b8:	4b4c      	ldr	r3, [pc, #304]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 80070ba:	6a1b      	ldr	r3, [r3, #32]
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1ee      	bne.n	80070a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80070c4:	7dfb      	ldrb	r3, [r7, #23]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d105      	bne.n	80070d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070ca:	4b48      	ldr	r3, [pc, #288]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	4a47      	ldr	r2, [pc, #284]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 80070d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	69db      	ldr	r3, [r3, #28]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 8081 	beq.w	80071e2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070e0:	4b42      	ldr	r3, [pc, #264]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f003 030c 	and.w	r3, r3, #12
 80070e8:	2b08      	cmp	r3, #8
 80070ea:	d061      	beq.n	80071b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	69db      	ldr	r3, [r3, #28]
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	d146      	bne.n	8007182 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070f4:	4b3f      	ldr	r3, [pc, #252]	; (80071f4 <HAL_RCC_OscConfig+0x4fc>)
 80070f6:	2200      	movs	r2, #0
 80070f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070fa:	f7fc fd9b 	bl	8003c34 <HAL_GetTick>
 80070fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007100:	e008      	b.n	8007114 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007102:	f7fc fd97 	bl	8003c34 <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	2b02      	cmp	r3, #2
 800710e:	d901      	bls.n	8007114 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e067      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007114:	4b35      	ldr	r3, [pc, #212]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1f0      	bne.n	8007102 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a1b      	ldr	r3, [r3, #32]
 8007124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007128:	d108      	bne.n	800713c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800712a:	4b30      	ldr	r3, [pc, #192]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	492d      	ldr	r1, [pc, #180]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007138:	4313      	orrs	r3, r2
 800713a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800713c:	4b2b      	ldr	r3, [pc, #172]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a19      	ldr	r1, [r3, #32]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714c:	430b      	orrs	r3, r1
 800714e:	4927      	ldr	r1, [pc, #156]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007150:	4313      	orrs	r3, r2
 8007152:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007154:	4b27      	ldr	r3, [pc, #156]	; (80071f4 <HAL_RCC_OscConfig+0x4fc>)
 8007156:	2201      	movs	r2, #1
 8007158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800715a:	f7fc fd6b 	bl	8003c34 <HAL_GetTick>
 800715e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007160:	e008      	b.n	8007174 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007162:	f7fc fd67 	bl	8003c34 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	2b02      	cmp	r3, #2
 800716e:	d901      	bls.n	8007174 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007170:	2303      	movs	r3, #3
 8007172:	e037      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007174:	4b1d      	ldr	r3, [pc, #116]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0f0      	beq.n	8007162 <HAL_RCC_OscConfig+0x46a>
 8007180:	e02f      	b.n	80071e2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007182:	4b1c      	ldr	r3, [pc, #112]	; (80071f4 <HAL_RCC_OscConfig+0x4fc>)
 8007184:	2200      	movs	r2, #0
 8007186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007188:	f7fc fd54 	bl	8003c34 <HAL_GetTick>
 800718c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800718e:	e008      	b.n	80071a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007190:	f7fc fd50 	bl	8003c34 <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	2b02      	cmp	r3, #2
 800719c:	d901      	bls.n	80071a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800719e:	2303      	movs	r3, #3
 80071a0:	e020      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071a2:	4b12      	ldr	r3, [pc, #72]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1f0      	bne.n	8007190 <HAL_RCC_OscConfig+0x498>
 80071ae:	e018      	b.n	80071e2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d101      	bne.n	80071bc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	e013      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071bc:	4b0b      	ldr	r3, [pc, #44]	; (80071ec <HAL_RCC_OscConfig+0x4f4>)
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d106      	bne.n	80071de <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071da:	429a      	cmp	r2, r3
 80071dc:	d001      	beq.n	80071e2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e000      	b.n	80071e4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3718      	adds	r7, #24
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	40021000 	.word	0x40021000
 80071f0:	40007000 	.word	0x40007000
 80071f4:	42420060 	.word	0x42420060

080071f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e0d0      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800720c:	4b6a      	ldr	r3, [pc, #424]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0307 	and.w	r3, r3, #7
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	429a      	cmp	r2, r3
 8007218:	d910      	bls.n	800723c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800721a:	4b67      	ldr	r3, [pc, #412]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f023 0207 	bic.w	r2, r3, #7
 8007222:	4965      	ldr	r1, [pc, #404]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	4313      	orrs	r3, r2
 8007228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800722a:	4b63      	ldr	r3, [pc, #396]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0307 	and.w	r3, r3, #7
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	429a      	cmp	r2, r3
 8007236:	d001      	beq.n	800723c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e0b8      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d020      	beq.n	800728a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b00      	cmp	r3, #0
 8007252:	d005      	beq.n	8007260 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007254:	4b59      	ldr	r3, [pc, #356]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	4a58      	ldr	r2, [pc, #352]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800725a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800725e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0308 	and.w	r3, r3, #8
 8007268:	2b00      	cmp	r3, #0
 800726a:	d005      	beq.n	8007278 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800726c:	4b53      	ldr	r3, [pc, #332]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	4a52      	ldr	r2, [pc, #328]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007272:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007276:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007278:	4b50      	ldr	r3, [pc, #320]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	494d      	ldr	r1, [pc, #308]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007286:	4313      	orrs	r3, r2
 8007288:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d040      	beq.n	8007318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d107      	bne.n	80072ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800729e:	4b47      	ldr	r3, [pc, #284]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d115      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e07f      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2b02      	cmp	r3, #2
 80072b4:	d107      	bne.n	80072c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072b6:	4b41      	ldr	r3, [pc, #260]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d109      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e073      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072c6:	4b3d      	ldr	r3, [pc, #244]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d101      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e06b      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072d6:	4b39      	ldr	r3, [pc, #228]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f023 0203 	bic.w	r2, r3, #3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	4936      	ldr	r1, [pc, #216]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072e8:	f7fc fca4 	bl	8003c34 <HAL_GetTick>
 80072ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ee:	e00a      	b.n	8007306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072f0:	f7fc fca0 	bl	8003c34 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80072fe:	4293      	cmp	r3, r2
 8007300:	d901      	bls.n	8007306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e053      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007306:	4b2d      	ldr	r3, [pc, #180]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f003 020c 	and.w	r2, r3, #12
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	429a      	cmp	r2, r3
 8007316:	d1eb      	bne.n	80072f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007318:	4b27      	ldr	r3, [pc, #156]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 0307 	and.w	r3, r3, #7
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	429a      	cmp	r2, r3
 8007324:	d210      	bcs.n	8007348 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007326:	4b24      	ldr	r3, [pc, #144]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f023 0207 	bic.w	r2, r3, #7
 800732e:	4922      	ldr	r1, [pc, #136]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	4313      	orrs	r3, r2
 8007334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007336:	4b20      	ldr	r3, [pc, #128]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0307 	and.w	r3, r3, #7
 800733e:	683a      	ldr	r2, [r7, #0]
 8007340:	429a      	cmp	r2, r3
 8007342:	d001      	beq.n	8007348 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e032      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0304 	and.w	r3, r3, #4
 8007350:	2b00      	cmp	r3, #0
 8007352:	d008      	beq.n	8007366 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007354:	4b19      	ldr	r3, [pc, #100]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	4916      	ldr	r1, [pc, #88]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007362:	4313      	orrs	r3, r2
 8007364:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0308 	and.w	r3, r3, #8
 800736e:	2b00      	cmp	r3, #0
 8007370:	d009      	beq.n	8007386 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007372:	4b12      	ldr	r3, [pc, #72]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	00db      	lsls	r3, r3, #3
 8007380:	490e      	ldr	r1, [pc, #56]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007382:	4313      	orrs	r3, r2
 8007384:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007386:	f000 f821 	bl	80073cc <HAL_RCC_GetSysClockFreq>
 800738a:	4602      	mov	r2, r0
 800738c:	4b0b      	ldr	r3, [pc, #44]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	091b      	lsrs	r3, r3, #4
 8007392:	f003 030f 	and.w	r3, r3, #15
 8007396:	490a      	ldr	r1, [pc, #40]	; (80073c0 <HAL_RCC_ClockConfig+0x1c8>)
 8007398:	5ccb      	ldrb	r3, [r1, r3]
 800739a:	fa22 f303 	lsr.w	r3, r2, r3
 800739e:	4a09      	ldr	r2, [pc, #36]	; (80073c4 <HAL_RCC_ClockConfig+0x1cc>)
 80073a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80073a2:	4b09      	ldr	r3, [pc, #36]	; (80073c8 <HAL_RCC_ClockConfig+0x1d0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fc fa8c 	bl	80038c4 <HAL_InitTick>

  return HAL_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	40022000 	.word	0x40022000
 80073bc:	40021000 	.word	0x40021000
 80073c0:	0800f794 	.word	0x0800f794
 80073c4:	20000000 	.word	0x20000000
 80073c8:	20000004 	.word	0x20000004

080073cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073cc:	b490      	push	{r4, r7}
 80073ce:	b08a      	sub	sp, #40	; 0x28
 80073d0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80073d2:	4b2a      	ldr	r3, [pc, #168]	; (800747c <HAL_RCC_GetSysClockFreq+0xb0>)
 80073d4:	1d3c      	adds	r4, r7, #4
 80073d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80073d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80073dc:	f240 2301 	movw	r3, #513	; 0x201
 80073e0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
 80073e6:	2300      	movs	r3, #0
 80073e8:	61bb      	str	r3, [r7, #24]
 80073ea:	2300      	movs	r3, #0
 80073ec:	627b      	str	r3, [r7, #36]	; 0x24
 80073ee:	2300      	movs	r3, #0
 80073f0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80073f6:	4b22      	ldr	r3, [pc, #136]	; (8007480 <HAL_RCC_GetSysClockFreq+0xb4>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	f003 030c 	and.w	r3, r3, #12
 8007402:	2b04      	cmp	r3, #4
 8007404:	d002      	beq.n	800740c <HAL_RCC_GetSysClockFreq+0x40>
 8007406:	2b08      	cmp	r3, #8
 8007408:	d003      	beq.n	8007412 <HAL_RCC_GetSysClockFreq+0x46>
 800740a:	e02d      	b.n	8007468 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800740c:	4b1d      	ldr	r3, [pc, #116]	; (8007484 <HAL_RCC_GetSysClockFreq+0xb8>)
 800740e:	623b      	str	r3, [r7, #32]
      break;
 8007410:	e02d      	b.n	800746e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	0c9b      	lsrs	r3, r3, #18
 8007416:	f003 030f 	and.w	r3, r3, #15
 800741a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800741e:	4413      	add	r3, r2
 8007420:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007424:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d013      	beq.n	8007458 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007430:	4b13      	ldr	r3, [pc, #76]	; (8007480 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	0c5b      	lsrs	r3, r3, #17
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800743e:	4413      	add	r3, r2
 8007440:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007444:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	4a0e      	ldr	r2, [pc, #56]	; (8007484 <HAL_RCC_GetSysClockFreq+0xb8>)
 800744a:	fb02 f203 	mul.w	r2, r2, r3
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	fbb2 f3f3 	udiv	r3, r2, r3
 8007454:	627b      	str	r3, [r7, #36]	; 0x24
 8007456:	e004      	b.n	8007462 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	4a0b      	ldr	r2, [pc, #44]	; (8007488 <HAL_RCC_GetSysClockFreq+0xbc>)
 800745c:	fb02 f303 	mul.w	r3, r2, r3
 8007460:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007464:	623b      	str	r3, [r7, #32]
      break;
 8007466:	e002      	b.n	800746e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007468:	4b06      	ldr	r3, [pc, #24]	; (8007484 <HAL_RCC_GetSysClockFreq+0xb8>)
 800746a:	623b      	str	r3, [r7, #32]
      break;
 800746c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800746e:	6a3b      	ldr	r3, [r7, #32]
}
 8007470:	4618      	mov	r0, r3
 8007472:	3728      	adds	r7, #40	; 0x28
 8007474:	46bd      	mov	sp, r7
 8007476:	bc90      	pop	{r4, r7}
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	0800f654 	.word	0x0800f654
 8007480:	40021000 	.word	0x40021000
 8007484:	007a1200 	.word	0x007a1200
 8007488:	003d0900 	.word	0x003d0900

0800748c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800748c:	b480      	push	{r7}
 800748e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007490:	4b02      	ldr	r3, [pc, #8]	; (800749c <HAL_RCC_GetHCLKFreq+0x10>)
 8007492:	681b      	ldr	r3, [r3, #0]
}
 8007494:	4618      	mov	r0, r3
 8007496:	46bd      	mov	sp, r7
 8007498:	bc80      	pop	{r7}
 800749a:	4770      	bx	lr
 800749c:	20000000 	.word	0x20000000

080074a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80074a4:	f7ff fff2 	bl	800748c <HAL_RCC_GetHCLKFreq>
 80074a8:	4602      	mov	r2, r0
 80074aa:	4b05      	ldr	r3, [pc, #20]	; (80074c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	0a1b      	lsrs	r3, r3, #8
 80074b0:	f003 0307 	and.w	r3, r3, #7
 80074b4:	4903      	ldr	r1, [pc, #12]	; (80074c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074b6:	5ccb      	ldrb	r3, [r1, r3]
 80074b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074bc:	4618      	mov	r0, r3
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	40021000 	.word	0x40021000
 80074c4:	0800f7a4 	.word	0x0800f7a4

080074c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074cc:	f7ff ffde 	bl	800748c <HAL_RCC_GetHCLKFreq>
 80074d0:	4602      	mov	r2, r0
 80074d2:	4b05      	ldr	r3, [pc, #20]	; (80074e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	0adb      	lsrs	r3, r3, #11
 80074d8:	f003 0307 	and.w	r3, r3, #7
 80074dc:	4903      	ldr	r1, [pc, #12]	; (80074ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80074de:	5ccb      	ldrb	r3, [r1, r3]
 80074e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	40021000 	.word	0x40021000
 80074ec:	0800f7a4 	.word	0x0800f7a4

080074f0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	220f      	movs	r2, #15
 80074fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007500:	4b11      	ldr	r3, [pc, #68]	; (8007548 <HAL_RCC_GetClockConfig+0x58>)
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f003 0203 	and.w	r2, r3, #3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800750c:	4b0e      	ldr	r3, [pc, #56]	; (8007548 <HAL_RCC_GetClockConfig+0x58>)
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007518:	4b0b      	ldr	r3, [pc, #44]	; (8007548 <HAL_RCC_GetClockConfig+0x58>)
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007524:	4b08      	ldr	r3, [pc, #32]	; (8007548 <HAL_RCC_GetClockConfig+0x58>)
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	08db      	lsrs	r3, r3, #3
 800752a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007532:	4b06      	ldr	r3, [pc, #24]	; (800754c <HAL_RCC_GetClockConfig+0x5c>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 0207 	and.w	r2, r3, #7
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800753e:	bf00      	nop
 8007540:	370c      	adds	r7, #12
 8007542:	46bd      	mov	sp, r7
 8007544:	bc80      	pop	{r7}
 8007546:	4770      	bx	lr
 8007548:	40021000 	.word	0x40021000
 800754c:	40022000 	.word	0x40022000

08007550 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007558:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <RCC_Delay+0x34>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a0a      	ldr	r2, [pc, #40]	; (8007588 <RCC_Delay+0x38>)
 800755e:	fba2 2303 	umull	r2, r3, r2, r3
 8007562:	0a5b      	lsrs	r3, r3, #9
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	fb02 f303 	mul.w	r3, r2, r3
 800756a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800756c:	bf00      	nop
  }
  while (Delay --);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	1e5a      	subs	r2, r3, #1
 8007572:	60fa      	str	r2, [r7, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1f9      	bne.n	800756c <RCC_Delay+0x1c>
}
 8007578:	bf00      	nop
 800757a:	bf00      	nop
 800757c:	3714      	adds	r7, #20
 800757e:	46bd      	mov	sp, r7
 8007580:	bc80      	pop	{r7}
 8007582:	4770      	bx	lr
 8007584:	20000000 	.word	0x20000000
 8007588:	10624dd3 	.word	0x10624dd3

0800758c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e041      	b.n	8007622 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d106      	bne.n	80075b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f7fc f8c6 	bl	8003744 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2202      	movs	r2, #2
 80075bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	3304      	adds	r3, #4
 80075c8:	4619      	mov	r1, r3
 80075ca:	4610      	mov	r0, r2
 80075cc:	f000 fc28 	bl	8007e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
	...

0800762c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800763a:	b2db      	uxtb	r3, r3
 800763c:	2b01      	cmp	r3, #1
 800763e:	d001      	beq.n	8007644 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e03a      	b.n	80076ba <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2202      	movs	r2, #2
 8007648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f042 0201 	orr.w	r2, r2, #1
 800765a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a18      	ldr	r2, [pc, #96]	; (80076c4 <HAL_TIM_Base_Start_IT+0x98>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d00e      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x58>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800766e:	d009      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x58>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a14      	ldr	r2, [pc, #80]	; (80076c8 <HAL_TIM_Base_Start_IT+0x9c>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d004      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x58>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a13      	ldr	r2, [pc, #76]	; (80076cc <HAL_TIM_Base_Start_IT+0xa0>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d111      	bne.n	80076a8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 0307 	and.w	r3, r3, #7
 800768e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2b06      	cmp	r3, #6
 8007694:	d010      	beq.n	80076b8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f042 0201 	orr.w	r2, r2, #1
 80076a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076a6:	e007      	b.n	80076b8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 0201 	orr.w	r2, r2, #1
 80076b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	bc80      	pop	{r7}
 80076c2:	4770      	bx	lr
 80076c4:	40012c00 	.word	0x40012c00
 80076c8:	40000400 	.word	0x40000400
 80076cc:	40000800 	.word	0x40000800

080076d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d101      	bne.n	80076e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e041      	b.n	8007766 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d106      	bne.n	80076fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f839 	bl	800776e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2202      	movs	r2, #2
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3304      	adds	r3, #4
 800770c:	4619      	mov	r1, r3
 800770e:	4610      	mov	r0, r2
 8007710:	f000 fb86 	bl	8007e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800776e:	b480      	push	{r7}
 8007770:	b083      	sub	sp, #12
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007776:	bf00      	nop
 8007778:	370c      	adds	r7, #12
 800777a:	46bd      	mov	sp, r7
 800777c:	bc80      	pop	{r7}
 800777e:	4770      	bx	lr

08007780 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d109      	bne.n	80077a4 <HAL_TIM_PWM_Start+0x24>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b01      	cmp	r3, #1
 800779a:	bf14      	ite	ne
 800779c:	2301      	movne	r3, #1
 800779e:	2300      	moveq	r3, #0
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	e022      	b.n	80077ea <HAL_TIM_PWM_Start+0x6a>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b04      	cmp	r3, #4
 80077a8:	d109      	bne.n	80077be <HAL_TIM_PWM_Start+0x3e>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	bf14      	ite	ne
 80077b6:	2301      	movne	r3, #1
 80077b8:	2300      	moveq	r3, #0
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	e015      	b.n	80077ea <HAL_TIM_PWM_Start+0x6a>
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	2b08      	cmp	r3, #8
 80077c2:	d109      	bne.n	80077d8 <HAL_TIM_PWM_Start+0x58>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	bf14      	ite	ne
 80077d0:	2301      	movne	r3, #1
 80077d2:	2300      	moveq	r3, #0
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	e008      	b.n	80077ea <HAL_TIM_PWM_Start+0x6a>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	bf14      	ite	ne
 80077e4:	2301      	movne	r3, #1
 80077e6:	2300      	moveq	r3, #0
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e05e      	b.n	80078b0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d104      	bne.n	8007802 <HAL_TIM_PWM_Start+0x82>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2202      	movs	r2, #2
 80077fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007800:	e013      	b.n	800782a <HAL_TIM_PWM_Start+0xaa>
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	2b04      	cmp	r3, #4
 8007806:	d104      	bne.n	8007812 <HAL_TIM_PWM_Start+0x92>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2202      	movs	r2, #2
 800780c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007810:	e00b      	b.n	800782a <HAL_TIM_PWM_Start+0xaa>
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	2b08      	cmp	r3, #8
 8007816:	d104      	bne.n	8007822 <HAL_TIM_PWM_Start+0xa2>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2202      	movs	r2, #2
 800781c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007820:	e003      	b.n	800782a <HAL_TIM_PWM_Start+0xaa>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2202      	movs	r2, #2
 8007826:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2201      	movs	r2, #1
 8007830:	6839      	ldr	r1, [r7, #0]
 8007832:	4618      	mov	r0, r3
 8007834:	f000 fd74 	bl	8008320 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a1e      	ldr	r2, [pc, #120]	; (80078b8 <HAL_TIM_PWM_Start+0x138>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d107      	bne.n	8007852 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007850:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a18      	ldr	r2, [pc, #96]	; (80078b8 <HAL_TIM_PWM_Start+0x138>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d00e      	beq.n	800787a <HAL_TIM_PWM_Start+0xfa>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007864:	d009      	beq.n	800787a <HAL_TIM_PWM_Start+0xfa>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a14      	ldr	r2, [pc, #80]	; (80078bc <HAL_TIM_PWM_Start+0x13c>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d004      	beq.n	800787a <HAL_TIM_PWM_Start+0xfa>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a12      	ldr	r2, [pc, #72]	; (80078c0 <HAL_TIM_PWM_Start+0x140>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d111      	bne.n	800789e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f003 0307 	and.w	r3, r3, #7
 8007884:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2b06      	cmp	r3, #6
 800788a:	d010      	beq.n	80078ae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f042 0201 	orr.w	r2, r2, #1
 800789a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800789c:	e007      	b.n	80078ae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f042 0201 	orr.w	r2, r2, #1
 80078ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}
 80078b8:	40012c00 	.word	0x40012c00
 80078bc:	40000400 	.word	0x40000400
 80078c0:	40000800 	.word	0x40000800

080078c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	f003 0302 	and.w	r3, r3, #2
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d122      	bne.n	8007920 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	d11b      	bne.n	8007920 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f06f 0202 	mvn.w	r2, #2
 80078f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	f003 0303 	and.w	r3, r3, #3
 8007902:	2b00      	cmp	r3, #0
 8007904:	d003      	beq.n	800790e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 fa6f 	bl	8007dea <HAL_TIM_IC_CaptureCallback>
 800790c:	e005      	b.n	800791a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 fa62 	bl	8007dd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f000 fa71 	bl	8007dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	f003 0304 	and.w	r3, r3, #4
 800792a:	2b04      	cmp	r3, #4
 800792c:	d122      	bne.n	8007974 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	f003 0304 	and.w	r3, r3, #4
 8007938:	2b04      	cmp	r3, #4
 800793a:	d11b      	bne.n	8007974 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f06f 0204 	mvn.w	r2, #4
 8007944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2202      	movs	r2, #2
 800794a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 fa45 	bl	8007dea <HAL_TIM_IC_CaptureCallback>
 8007960:	e005      	b.n	800796e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fa38 	bl	8007dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fa47 	bl	8007dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	691b      	ldr	r3, [r3, #16]
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	2b08      	cmp	r3, #8
 8007980:	d122      	bne.n	80079c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	f003 0308 	and.w	r3, r3, #8
 800798c:	2b08      	cmp	r3, #8
 800798e:	d11b      	bne.n	80079c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f06f 0208 	mvn.w	r2, #8
 8007998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2204      	movs	r2, #4
 800799e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69db      	ldr	r3, [r3, #28]
 80079a6:	f003 0303 	and.w	r3, r3, #3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d003      	beq.n	80079b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fa1b 	bl	8007dea <HAL_TIM_IC_CaptureCallback>
 80079b4:	e005      	b.n	80079c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 fa0e 	bl	8007dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f000 fa1d 	bl	8007dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2200      	movs	r2, #0
 80079c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	691b      	ldr	r3, [r3, #16]
 80079ce:	f003 0310 	and.w	r3, r3, #16
 80079d2:	2b10      	cmp	r3, #16
 80079d4:	d122      	bne.n	8007a1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	f003 0310 	and.w	r3, r3, #16
 80079e0:	2b10      	cmp	r3, #16
 80079e2:	d11b      	bne.n	8007a1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f06f 0210 	mvn.w	r2, #16
 80079ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2208      	movs	r2, #8
 80079f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	69db      	ldr	r3, [r3, #28]
 80079fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d003      	beq.n	8007a0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f9f1 	bl	8007dea <HAL_TIM_IC_CaptureCallback>
 8007a08:	e005      	b.n	8007a16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f9e4 	bl	8007dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 f9f3 	bl	8007dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d10e      	bne.n	8007a48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	f003 0301 	and.w	r3, r3, #1
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d107      	bne.n	8007a48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f06f 0201 	mvn.w	r2, #1
 8007a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f7fb fddc 	bl	8003600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a52:	2b80      	cmp	r3, #128	; 0x80
 8007a54:	d10e      	bne.n	8007a74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a60:	2b80      	cmp	r3, #128	; 0x80
 8007a62:	d107      	bne.n	8007a74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fd32 	bl	80084d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a7e:	2b40      	cmp	r3, #64	; 0x40
 8007a80:	d10e      	bne.n	8007aa0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a8c:	2b40      	cmp	r3, #64	; 0x40
 8007a8e:	d107      	bne.n	8007aa0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f9b7 	bl	8007e0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	f003 0320 	and.w	r3, r3, #32
 8007aaa:	2b20      	cmp	r3, #32
 8007aac:	d10e      	bne.n	8007acc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	f003 0320 	and.w	r3, r3, #32
 8007ab8:	2b20      	cmp	r3, #32
 8007aba:	d107      	bne.n	8007acc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f06f 0220 	mvn.w	r2, #32
 8007ac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fcfd 	bl	80084c6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007acc:	bf00      	nop
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d101      	bne.n	8007aee <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007aea:	2302      	movs	r3, #2
 8007aec:	e0ac      	b.n	8007c48 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b0c      	cmp	r3, #12
 8007afa:	f200 809f 	bhi.w	8007c3c <HAL_TIM_PWM_ConfigChannel+0x168>
 8007afe:	a201      	add	r2, pc, #4	; (adr r2, 8007b04 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b39 	.word	0x08007b39
 8007b08:	08007c3d 	.word	0x08007c3d
 8007b0c:	08007c3d 	.word	0x08007c3d
 8007b10:	08007c3d 	.word	0x08007c3d
 8007b14:	08007b79 	.word	0x08007b79
 8007b18:	08007c3d 	.word	0x08007c3d
 8007b1c:	08007c3d 	.word	0x08007c3d
 8007b20:	08007c3d 	.word	0x08007c3d
 8007b24:	08007bbb 	.word	0x08007bbb
 8007b28:	08007c3d 	.word	0x08007c3d
 8007b2c:	08007c3d 	.word	0x08007c3d
 8007b30:	08007c3d 	.word	0x08007c3d
 8007b34:	08007bfb 	.word	0x08007bfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68b9      	ldr	r1, [r7, #8]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f000 f9d0 	bl	8007ee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	699a      	ldr	r2, [r3, #24]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0208 	orr.w	r2, r2, #8
 8007b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699a      	ldr	r2, [r3, #24]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0204 	bic.w	r2, r2, #4
 8007b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6999      	ldr	r1, [r3, #24]
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691a      	ldr	r2, [r3, #16]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	619a      	str	r2, [r3, #24]
      break;
 8007b76:	e062      	b.n	8007c3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68b9      	ldr	r1, [r7, #8]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fa16 	bl	8007fb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	699a      	ldr	r2, [r3, #24]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	699a      	ldr	r2, [r3, #24]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ba2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	6999      	ldr	r1, [r3, #24]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	021a      	lsls	r2, r3, #8
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	619a      	str	r2, [r3, #24]
      break;
 8007bb8:	e041      	b.n	8007c3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68b9      	ldr	r1, [r7, #8]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 fa5f 	bl	8008084 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69da      	ldr	r2, [r3, #28]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f042 0208 	orr.w	r2, r2, #8
 8007bd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	69da      	ldr	r2, [r3, #28]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 0204 	bic.w	r2, r2, #4
 8007be4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69d9      	ldr	r1, [r3, #28]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	691a      	ldr	r2, [r3, #16]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	430a      	orrs	r2, r1
 8007bf6:	61da      	str	r2, [r3, #28]
      break;
 8007bf8:	e021      	b.n	8007c3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68b9      	ldr	r1, [r7, #8]
 8007c00:	4618      	mov	r0, r3
 8007c02:	f000 faa9 	bl	8008158 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	69da      	ldr	r2, [r3, #28]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	69da      	ldr	r2, [r3, #28]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	69d9      	ldr	r1, [r3, #28]
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	691b      	ldr	r3, [r3, #16]
 8007c30:	021a      	lsls	r2, r3, #8
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	430a      	orrs	r2, r1
 8007c38:	61da      	str	r2, [r3, #28]
      break;
 8007c3a:	e000      	b.n	8007c3e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007c3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c46:	2300      	movs	r3, #0
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_TIM_ConfigClockSource+0x18>
 8007c64:	2302      	movs	r3, #2
 8007c66:	e0b3      	b.n	8007dd0 <HAL_TIM_ConfigClockSource+0x180>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2202      	movs	r2, #2
 8007c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007c86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c8e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ca0:	d03e      	beq.n	8007d20 <HAL_TIM_ConfigClockSource+0xd0>
 8007ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ca6:	f200 8087 	bhi.w	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cae:	f000 8085 	beq.w	8007dbc <HAL_TIM_ConfigClockSource+0x16c>
 8007cb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cb6:	d87f      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007cb8:	2b70      	cmp	r3, #112	; 0x70
 8007cba:	d01a      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0xa2>
 8007cbc:	2b70      	cmp	r3, #112	; 0x70
 8007cbe:	d87b      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007cc0:	2b60      	cmp	r3, #96	; 0x60
 8007cc2:	d050      	beq.n	8007d66 <HAL_TIM_ConfigClockSource+0x116>
 8007cc4:	2b60      	cmp	r3, #96	; 0x60
 8007cc6:	d877      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007cc8:	2b50      	cmp	r3, #80	; 0x50
 8007cca:	d03c      	beq.n	8007d46 <HAL_TIM_ConfigClockSource+0xf6>
 8007ccc:	2b50      	cmp	r3, #80	; 0x50
 8007cce:	d873      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007cd0:	2b40      	cmp	r3, #64	; 0x40
 8007cd2:	d058      	beq.n	8007d86 <HAL_TIM_ConfigClockSource+0x136>
 8007cd4:	2b40      	cmp	r3, #64	; 0x40
 8007cd6:	d86f      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007cd8:	2b30      	cmp	r3, #48	; 0x30
 8007cda:	d064      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x156>
 8007cdc:	2b30      	cmp	r3, #48	; 0x30
 8007cde:	d86b      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007ce0:	2b20      	cmp	r3, #32
 8007ce2:	d060      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x156>
 8007ce4:	2b20      	cmp	r3, #32
 8007ce6:	d867      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d05c      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x156>
 8007cec:	2b10      	cmp	r3, #16
 8007cee:	d05a      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007cf0:	e062      	b.n	8007db8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6818      	ldr	r0, [r3, #0]
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	6899      	ldr	r1, [r3, #8]
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	685a      	ldr	r2, [r3, #4]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f000 faee 	bl	80082e2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007d14:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	609a      	str	r2, [r3, #8]
      break;
 8007d1e:	e04e      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	6899      	ldr	r1, [r3, #8]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	f000 fad7 	bl	80082e2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	689a      	ldr	r2, [r3, #8]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d42:	609a      	str	r2, [r3, #8]
      break;
 8007d44:	e03b      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	6859      	ldr	r1, [r3, #4]
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	461a      	mov	r2, r3
 8007d54:	f000 fa4e 	bl	80081f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2150      	movs	r1, #80	; 0x50
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f000 faa5 	bl	80082ae <TIM_ITRx_SetConfig>
      break;
 8007d64:	e02b      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6818      	ldr	r0, [r3, #0]
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	6859      	ldr	r1, [r3, #4]
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	461a      	mov	r2, r3
 8007d74:	f000 fa6c 	bl	8008250 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2160      	movs	r1, #96	; 0x60
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 fa95 	bl	80082ae <TIM_ITRx_SetConfig>
      break;
 8007d84:	e01b      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	6859      	ldr	r1, [r3, #4]
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	461a      	mov	r2, r3
 8007d94:	f000 fa2e 	bl	80081f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2140      	movs	r1, #64	; 0x40
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 fa85 	bl	80082ae <TIM_ITRx_SetConfig>
      break;
 8007da4:	e00b      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4619      	mov	r1, r3
 8007db0:	4610      	mov	r0, r2
 8007db2:	f000 fa7c 	bl	80082ae <TIM_ITRx_SetConfig>
        break;
 8007db6:	e002      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007db8:	bf00      	nop
 8007dba:	e000      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007dbc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007de0:	bf00      	nop
 8007de2:	370c      	adds	r7, #12
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bc80      	pop	{r7}
 8007de8:	4770      	bx	lr

08007dea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007dea:	b480      	push	{r7}
 8007dec:	b083      	sub	sp, #12
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007df2:	bf00      	nop
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bc80      	pop	{r7}
 8007dfa:	4770      	bx	lr

08007dfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e04:	bf00      	nop
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bc80      	pop	{r7}
 8007e0c:	4770      	bx	lr

08007e0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	b083      	sub	sp, #12
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e16:	bf00      	nop
 8007e18:	370c      	adds	r7, #12
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bc80      	pop	{r7}
 8007e1e:	4770      	bx	lr

08007e20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	4a29      	ldr	r2, [pc, #164]	; (8007ed8 <TIM_Base_SetConfig+0xb8>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d00b      	beq.n	8007e50 <TIM_Base_SetConfig+0x30>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e3e:	d007      	beq.n	8007e50 <TIM_Base_SetConfig+0x30>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a26      	ldr	r2, [pc, #152]	; (8007edc <TIM_Base_SetConfig+0xbc>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d003      	beq.n	8007e50 <TIM_Base_SetConfig+0x30>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	4a25      	ldr	r2, [pc, #148]	; (8007ee0 <TIM_Base_SetConfig+0xc0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d108      	bne.n	8007e62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a1c      	ldr	r2, [pc, #112]	; (8007ed8 <TIM_Base_SetConfig+0xb8>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d00b      	beq.n	8007e82 <TIM_Base_SetConfig+0x62>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e70:	d007      	beq.n	8007e82 <TIM_Base_SetConfig+0x62>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a19      	ldr	r2, [pc, #100]	; (8007edc <TIM_Base_SetConfig+0xbc>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d003      	beq.n	8007e82 <TIM_Base_SetConfig+0x62>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a18      	ldr	r2, [pc, #96]	; (8007ee0 <TIM_Base_SetConfig+0xc0>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d108      	bne.n	8007e94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	695b      	ldr	r3, [r3, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a07      	ldr	r2, [pc, #28]	; (8007ed8 <TIM_Base_SetConfig+0xb8>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d103      	bne.n	8007ec8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	691a      	ldr	r2, [r3, #16]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	615a      	str	r2, [r3, #20]
}
 8007ece:	bf00      	nop
 8007ed0:	3714      	adds	r7, #20
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bc80      	pop	{r7}
 8007ed6:	4770      	bx	lr
 8007ed8:	40012c00 	.word	0x40012c00
 8007edc:	40000400 	.word	0x40000400
 8007ee0:	40000800 	.word	0x40000800

08007ee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a1b      	ldr	r3, [r3, #32]
 8007ef2:	f023 0201 	bic.w	r2, r3, #1
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a1b      	ldr	r3, [r3, #32]
 8007efe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f023 0303 	bic.w	r3, r3, #3
 8007f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	f023 0302 	bic.w	r3, r3, #2
 8007f2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	697a      	ldr	r2, [r7, #20]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	4a1c      	ldr	r2, [pc, #112]	; (8007fac <TIM_OC1_SetConfig+0xc8>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d10c      	bne.n	8007f5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	f023 0308 	bic.w	r3, r3, #8
 8007f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	697a      	ldr	r2, [r7, #20]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	f023 0304 	bic.w	r3, r3, #4
 8007f58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a13      	ldr	r2, [pc, #76]	; (8007fac <TIM_OC1_SetConfig+0xc8>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d111      	bne.n	8007f86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	695b      	ldr	r3, [r3, #20]
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	697a      	ldr	r2, [r7, #20]
 8007f9e:	621a      	str	r2, [r3, #32]
}
 8007fa0:	bf00      	nop
 8007fa2:	371c      	adds	r7, #28
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bc80      	pop	{r7}
 8007fa8:	4770      	bx	lr
 8007faa:	bf00      	nop
 8007fac:	40012c00 	.word	0x40012c00

08007fb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b087      	sub	sp, #28
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a1b      	ldr	r3, [r3, #32]
 8007fbe:	f023 0210 	bic.w	r2, r3, #16
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	699b      	ldr	r3, [r3, #24]
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	021b      	lsls	r3, r3, #8
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	f023 0320 	bic.w	r3, r3, #32
 8007ffa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	011b      	lsls	r3, r3, #4
 8008002:	697a      	ldr	r2, [r7, #20]
 8008004:	4313      	orrs	r3, r2
 8008006:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	4a1d      	ldr	r2, [pc, #116]	; (8008080 <TIM_OC2_SetConfig+0xd0>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d10d      	bne.n	800802c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008016:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	011b      	lsls	r3, r3, #4
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	4313      	orrs	r3, r2
 8008022:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800802a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a14      	ldr	r2, [pc, #80]	; (8008080 <TIM_OC2_SetConfig+0xd0>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d113      	bne.n	800805c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800803a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	4313      	orrs	r3, r2
 800804e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	4313      	orrs	r3, r2
 800805a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	621a      	str	r2, [r3, #32]
}
 8008076:	bf00      	nop
 8008078:	371c      	adds	r7, #28
 800807a:	46bd      	mov	sp, r7
 800807c:	bc80      	pop	{r7}
 800807e:	4770      	bx	lr
 8008080:	40012c00 	.word	0x40012c00

08008084 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008084:	b480      	push	{r7}
 8008086:	b087      	sub	sp, #28
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a1b      	ldr	r3, [r3, #32]
 8008092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0303 	bic.w	r3, r3, #3
 80080ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	021b      	lsls	r3, r3, #8
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a1d      	ldr	r2, [pc, #116]	; (8008154 <TIM_OC3_SetConfig+0xd0>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d10d      	bne.n	80080fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	021b      	lsls	r3, r3, #8
 80080f0:	697a      	ldr	r2, [r7, #20]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	4a14      	ldr	r2, [pc, #80]	; (8008154 <TIM_OC3_SetConfig+0xd0>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d113      	bne.n	800812e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800810c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008114:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	011b      	lsls	r3, r3, #4
 800811c:	693a      	ldr	r2, [r7, #16]
 800811e:	4313      	orrs	r3, r2
 8008120:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	011b      	lsls	r3, r3, #4
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	4313      	orrs	r3, r2
 800812c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	685a      	ldr	r2, [r3, #4]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	621a      	str	r2, [r3, #32]
}
 8008148:	bf00      	nop
 800814a:	371c      	adds	r7, #28
 800814c:	46bd      	mov	sp, r7
 800814e:	bc80      	pop	{r7}
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	40012c00 	.word	0x40012c00

08008158 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008158:	b480      	push	{r7}
 800815a:	b087      	sub	sp, #28
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a1b      	ldr	r3, [r3, #32]
 8008172:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800818e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	021b      	lsls	r3, r3, #8
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	031b      	lsls	r3, r3, #12
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	4a0f      	ldr	r2, [pc, #60]	; (80081f0 <TIM_OC4_SetConfig+0x98>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d109      	bne.n	80081cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	019b      	lsls	r3, r3, #6
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	685a      	ldr	r2, [r3, #4]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	693a      	ldr	r2, [r7, #16]
 80081e4:	621a      	str	r2, [r3, #32]
}
 80081e6:	bf00      	nop
 80081e8:	371c      	adds	r7, #28
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bc80      	pop	{r7}
 80081ee:	4770      	bx	lr
 80081f0:	40012c00 	.word	0x40012c00

080081f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b087      	sub	sp, #28
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6a1b      	ldr	r3, [r3, #32]
 8008204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	f023 0201 	bic.w	r2, r3, #1
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	699b      	ldr	r3, [r3, #24]
 8008216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800821e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	011b      	lsls	r3, r3, #4
 8008224:	693a      	ldr	r2, [r7, #16]
 8008226:	4313      	orrs	r3, r2
 8008228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	f023 030a 	bic.w	r3, r3, #10
 8008230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	4313      	orrs	r3, r2
 8008238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	693a      	ldr	r2, [r7, #16]
 800823e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	697a      	ldr	r2, [r7, #20]
 8008244:	621a      	str	r2, [r3, #32]
}
 8008246:	bf00      	nop
 8008248:	371c      	adds	r7, #28
 800824a:	46bd      	mov	sp, r7
 800824c:	bc80      	pop	{r7}
 800824e:	4770      	bx	lr

08008250 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008250:	b480      	push	{r7}
 8008252:	b087      	sub	sp, #28
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6a1b      	ldr	r3, [r3, #32]
 8008260:	f023 0210 	bic.w	r2, r3, #16
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	699b      	ldr	r3, [r3, #24]
 800826c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800827a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	031b      	lsls	r3, r3, #12
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	4313      	orrs	r3, r2
 8008284:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800828c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	011b      	lsls	r3, r3, #4
 8008292:	693a      	ldr	r2, [r7, #16]
 8008294:	4313      	orrs	r3, r2
 8008296:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	693a      	ldr	r2, [r7, #16]
 80082a2:	621a      	str	r2, [r3, #32]
}
 80082a4:	bf00      	nop
 80082a6:	371c      	adds	r7, #28
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bc80      	pop	{r7}
 80082ac:	4770      	bx	lr

080082ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082ae:	b480      	push	{r7}
 80082b0:	b085      	sub	sp, #20
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
 80082b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082c6:	683a      	ldr	r2, [r7, #0]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	f043 0307 	orr.w	r3, r3, #7
 80082d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	609a      	str	r2, [r3, #8]
}
 80082d8:	bf00      	nop
 80082da:	3714      	adds	r7, #20
 80082dc:	46bd      	mov	sp, r7
 80082de:	bc80      	pop	{r7}
 80082e0:	4770      	bx	lr

080082e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80082e2:	b480      	push	{r7}
 80082e4:	b087      	sub	sp, #28
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	60f8      	str	r0, [r7, #12]
 80082ea:	60b9      	str	r1, [r7, #8]
 80082ec:	607a      	str	r2, [r7, #4]
 80082ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80082fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	021a      	lsls	r2, r3, #8
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	431a      	orrs	r2, r3
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	4313      	orrs	r3, r2
 800830a:	697a      	ldr	r2, [r7, #20]
 800830c:	4313      	orrs	r3, r2
 800830e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	697a      	ldr	r2, [r7, #20]
 8008314:	609a      	str	r2, [r3, #8]
}
 8008316:	bf00      	nop
 8008318:	371c      	adds	r7, #28
 800831a:	46bd      	mov	sp, r7
 800831c:	bc80      	pop	{r7}
 800831e:	4770      	bx	lr

08008320 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008320:	b480      	push	{r7}
 8008322:	b087      	sub	sp, #28
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	f003 031f 	and.w	r3, r3, #31
 8008332:	2201      	movs	r2, #1
 8008334:	fa02 f303 	lsl.w	r3, r2, r3
 8008338:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6a1a      	ldr	r2, [r3, #32]
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	43db      	mvns	r3, r3
 8008342:	401a      	ands	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6a1a      	ldr	r2, [r3, #32]
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	f003 031f 	and.w	r3, r3, #31
 8008352:	6879      	ldr	r1, [r7, #4]
 8008354:	fa01 f303 	lsl.w	r3, r1, r3
 8008358:	431a      	orrs	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	621a      	str	r2, [r3, #32]
}
 800835e:	bf00      	nop
 8008360:	371c      	adds	r7, #28
 8008362:	46bd      	mov	sp, r7
 8008364:	bc80      	pop	{r7}
 8008366:	4770      	bx	lr

08008368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008378:	2b01      	cmp	r3, #1
 800837a:	d101      	bne.n	8008380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800837c:	2302      	movs	r3, #2
 800837e:	e046      	b.n	800840e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a16      	ldr	r2, [pc, #88]	; (8008418 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d00e      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083cc:	d009      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a12      	ldr	r2, [pc, #72]	; (800841c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d004      	beq.n	80083e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a10      	ldr	r2, [pc, #64]	; (8008420 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d10c      	bne.n	80083fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	bc80      	pop	{r7}
 8008416:	4770      	bx	lr
 8008418:	40012c00 	.word	0x40012c00
 800841c:	40000400 	.word	0x40000400
 8008420:	40000800 	.word	0x40000800

08008424 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008424:	b480      	push	{r7}
 8008426:	b085      	sub	sp, #20
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800842e:	2300      	movs	r3, #0
 8008430:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008438:	2b01      	cmp	r3, #1
 800843a:	d101      	bne.n	8008440 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800843c:	2302      	movs	r3, #2
 800843e:	e03d      	b.n	80084bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	4313      	orrs	r3, r2
 8008454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	4313      	orrs	r3, r2
 8008462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	4313      	orrs	r3, r2
 8008470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4313      	orrs	r3, r2
 800847e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	4313      	orrs	r3, r2
 800848c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	695b      	ldr	r3, [r3, #20]
 8008498:	4313      	orrs	r3, r2
 800849a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	69db      	ldr	r3, [r3, #28]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bc80      	pop	{r7}
 80084c4:	4770      	bx	lr

080084c6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084c6:	b480      	push	{r7}
 80084c8:	b083      	sub	sp, #12
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084ce:	bf00      	nop
 80084d0:	370c      	adds	r7, #12
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bc80      	pop	{r7}
 80084d6:	4770      	bx	lr

080084d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bc80      	pop	{r7}
 80084e8:	4770      	bx	lr

080084ea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b082      	sub	sp, #8
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d101      	bne.n	80084fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	e03f      	b.n	800857c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b00      	cmp	r3, #0
 8008506:	d106      	bne.n	8008516 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7fb f983 	bl	800381c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2224      	movs	r2, #36	; 0x24
 800851a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	68da      	ldr	r2, [r3, #12]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800852c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fcf2 	bl	8008f18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	691a      	ldr	r2, [r3, #16]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008542:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	695a      	ldr	r2, [r3, #20]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008552:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	68da      	ldr	r2, [r3, #12]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008562:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2220      	movs	r2, #32
 800856e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2220      	movs	r2, #32
 8008576:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3708      	adds	r7, #8
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	4613      	mov	r3, r2
 8008590:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b20      	cmp	r3, #32
 800859c:	d130      	bne.n	8008600 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d002      	beq.n	80085aa <HAL_UART_Transmit_IT+0x26>
 80085a4:	88fb      	ldrh	r3, [r7, #6]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d101      	bne.n	80085ae <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e029      	b.n	8008602 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	d101      	bne.n	80085bc <HAL_UART_Transmit_IT+0x38>
 80085b8:	2302      	movs	r3, #2
 80085ba:	e022      	b.n	8008602 <HAL_UART_Transmit_IT+0x7e>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2201      	movs	r2, #1
 80085c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	68ba      	ldr	r2, [r7, #8]
 80085c8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	88fa      	ldrh	r2, [r7, #6]
 80085ce:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	88fa      	ldrh	r2, [r7, #6]
 80085d4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2221      	movs	r2, #33	; 0x21
 80085e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68da      	ldr	r2, [r3, #12]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80085fa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80085fc:	2300      	movs	r3, #0
 80085fe:	e000      	b.n	8008602 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8008600:	2302      	movs	r3, #2
  }
}
 8008602:	4618      	mov	r0, r3
 8008604:	3714      	adds	r7, #20
 8008606:	46bd      	mov	sp, r7
 8008608:	bc80      	pop	{r7}
 800860a:	4770      	bx	lr

0800860c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	4613      	mov	r3, r2
 8008618:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008620:	b2db      	uxtb	r3, r3
 8008622:	2b20      	cmp	r3, #32
 8008624:	d11d      	bne.n	8008662 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d002      	beq.n	8008632 <HAL_UART_Receive_IT+0x26>
 800862c:	88fb      	ldrh	r3, [r7, #6]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e016      	b.n	8008664 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800863c:	2b01      	cmp	r3, #1
 800863e:	d101      	bne.n	8008644 <HAL_UART_Receive_IT+0x38>
 8008640:	2302      	movs	r3, #2
 8008642:	e00f      	b.n	8008664 <HAL_UART_Receive_IT+0x58>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8008652:	88fb      	ldrh	r3, [r7, #6]
 8008654:	461a      	mov	r2, r3
 8008656:	68b9      	ldr	r1, [r7, #8]
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f000 fabb 	bl	8008bd4 <UART_Start_Receive_IT>
 800865e:	4603      	mov	r3, r0
 8008660:	e000      	b.n	8008664 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008662:	2302      	movs	r3, #2
  }
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b082      	sub	sp, #8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68da      	ldr	r2, [r3, #12]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008682:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	695a      	ldr	r2, [r3, #20]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f022 0201 	bic.w	r2, r2, #1
 8008692:	615a      	str	r2, [r3, #20]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008698:	2b01      	cmp	r3, #1
 800869a:	d107      	bne.n	80086ac <HAL_UART_AbortReceive_IT+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68da      	ldr	r2, [r3, #12]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f022 0210 	bic.w	r2, r2, #16
 80086aa:	60da      	str	r2, [r3, #12]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	695b      	ldr	r3, [r3, #20]
 80086b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d02d      	beq.n	8008716 <HAL_UART_AbortReceive_IT+0xaa>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	695a      	ldr	r2, [r3, #20]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086c8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d013      	beq.n	80086fa <HAL_UART_AbortReceive_IT+0x8e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d6:	4a19      	ldr	r2, [pc, #100]	; (800873c <HAL_UART_AbortReceive_IT+0xd0>)
 80086d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fb fbf0 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80086e4:	4603      	mov	r3, r0
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d022      	beq.n	8008730 <HAL_UART_AbortReceive_IT+0xc4>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80086f4:	4610      	mov	r0, r2
 80086f6:	4798      	blx	r3
 80086f8:	e01a      	b.n	8008730 <HAL_UART_AbortReceive_IT+0xc4>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2220      	movs	r2, #32
 8008704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 f9c9 	bl	8008aa6 <HAL_UART_AbortReceiveCpltCallback>
 8008714:	e00c      	b.n	8008730 <HAL_UART_AbortReceive_IT+0xc4>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2220      	movs	r2, #32
 8008720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f9bb 	bl	8008aa6 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	08008cc7 	.word	0x08008cc7

08008740 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b08a      	sub	sp, #40	; 0x28
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	695b      	ldr	r3, [r3, #20]
 800875e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8008760:	2300      	movs	r3, #0
 8008762:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8008764:	2300      	movs	r3, #0
 8008766:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876a:	f003 030f 	and.w	r3, r3, #15
 800876e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8008770:	69bb      	ldr	r3, [r7, #24]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10d      	bne.n	8008792 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008778:	f003 0320 	and.w	r3, r3, #32
 800877c:	2b00      	cmp	r3, #0
 800877e:	d008      	beq.n	8008792 <HAL_UART_IRQHandler+0x52>
 8008780:	6a3b      	ldr	r3, [r7, #32]
 8008782:	f003 0320 	and.w	r3, r3, #32
 8008786:	2b00      	cmp	r3, #0
 8008788:	d003      	beq.n	8008792 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fb1a 	bl	8008dc4 <UART_Receive_IT>
      return;
 8008790:	e17b      	b.n	8008a8a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 80b1 	beq.w	80088fc <HAL_UART_IRQHandler+0x1bc>
 800879a:	69fb      	ldr	r3, [r7, #28]
 800879c:	f003 0301 	and.w	r3, r3, #1
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d105      	bne.n	80087b0 <HAL_UART_IRQHandler+0x70>
 80087a4:	6a3b      	ldr	r3, [r7, #32]
 80087a6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f000 80a6 	beq.w	80088fc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80087b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00a      	beq.n	80087d0 <HAL_UART_IRQHandler+0x90>
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d005      	beq.n	80087d0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c8:	f043 0201 	orr.w	r2, r3, #1
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d2:	f003 0304 	and.w	r3, r3, #4
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00a      	beq.n	80087f0 <HAL_UART_IRQHandler+0xb0>
 80087da:	69fb      	ldr	r3, [r7, #28]
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d005      	beq.n	80087f0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e8:	f043 0202 	orr.w	r2, r3, #2
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f2:	f003 0302 	and.w	r3, r3, #2
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d00a      	beq.n	8008810 <HAL_UART_IRQHandler+0xd0>
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	f003 0301 	and.w	r3, r3, #1
 8008800:	2b00      	cmp	r3, #0
 8008802:	d005      	beq.n	8008810 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008808:	f043 0204 	orr.w	r2, r3, #4
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008812:	f003 0308 	and.w	r3, r3, #8
 8008816:	2b00      	cmp	r3, #0
 8008818:	d00f      	beq.n	800883a <HAL_UART_IRQHandler+0xfa>
 800881a:	6a3b      	ldr	r3, [r7, #32]
 800881c:	f003 0320 	and.w	r3, r3, #32
 8008820:	2b00      	cmp	r3, #0
 8008822:	d104      	bne.n	800882e <HAL_UART_IRQHandler+0xee>
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	f003 0301 	and.w	r3, r3, #1
 800882a:	2b00      	cmp	r3, #0
 800882c:	d005      	beq.n	800883a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008832:	f043 0208 	orr.w	r2, r3, #8
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800883e:	2b00      	cmp	r3, #0
 8008840:	f000 811e 	beq.w	8008a80 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	f003 0320 	and.w	r3, r3, #32
 800884a:	2b00      	cmp	r3, #0
 800884c:	d007      	beq.n	800885e <HAL_UART_IRQHandler+0x11e>
 800884e:	6a3b      	ldr	r3, [r7, #32]
 8008850:	f003 0320 	and.w	r3, r3, #32
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fab3 	bl	8008dc4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	695b      	ldr	r3, [r3, #20]
 8008864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008868:	2b00      	cmp	r3, #0
 800886a:	bf14      	ite	ne
 800886c:	2301      	movne	r3, #1
 800886e:	2300      	moveq	r3, #0
 8008870:	b2db      	uxtb	r3, r3
 8008872:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008878:	f003 0308 	and.w	r3, r3, #8
 800887c:	2b00      	cmp	r3, #0
 800887e:	d102      	bne.n	8008886 <HAL_UART_IRQHandler+0x146>
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d031      	beq.n	80088ea <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 f9dd 	bl	8008c46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008896:	2b00      	cmp	r3, #0
 8008898:	d023      	beq.n	80088e2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	695a      	ldr	r2, [r3, #20]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088a8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d013      	beq.n	80088da <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b6:	4a76      	ldr	r2, [pc, #472]	; (8008a90 <HAL_UART_IRQHandler+0x350>)
 80088b8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088be:	4618      	mov	r0, r3
 80088c0:	f7fb fb00 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d016      	beq.n	80088f8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80088d4:	4610      	mov	r0, r2
 80088d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d8:	e00e      	b.n	80088f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f000 f8da 	bl	8008a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e0:	e00a      	b.n	80088f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f8d6 	bl	8008a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e8:	e006      	b.n	80088f8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 f8d2 	bl	8008a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80088f6:	e0c3      	b.n	8008a80 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088f8:	bf00      	nop
    return;
 80088fa:	e0c1      	b.n	8008a80 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008900:	2b01      	cmp	r3, #1
 8008902:	f040 80a1 	bne.w	8008a48 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008908:	f003 0310 	and.w	r3, r3, #16
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 809b 	beq.w	8008a48 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	f003 0310 	and.w	r3, r3, #16
 8008918:	2b00      	cmp	r3, #0
 800891a:	f000 8095 	beq.w	8008a48 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800891e:	2300      	movs	r3, #0
 8008920:	60fb      	str	r3, [r7, #12]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	60fb      	str	r3, [r7, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	60fb      	str	r3, [r7, #12]
 8008932:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	695b      	ldr	r3, [r3, #20]
 800893a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800893e:	2b00      	cmp	r3, #0
 8008940:	d04e      	beq.n	80089e0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800894c:	8a3b      	ldrh	r3, [r7, #16]
 800894e:	2b00      	cmp	r3, #0
 8008950:	f000 8098 	beq.w	8008a84 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008958:	8a3a      	ldrh	r2, [r7, #16]
 800895a:	429a      	cmp	r2, r3
 800895c:	f080 8092 	bcs.w	8008a84 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	8a3a      	ldrh	r2, [r7, #16]
 8008964:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800896a:	699b      	ldr	r3, [r3, #24]
 800896c:	2b20      	cmp	r3, #32
 800896e:	d02b      	beq.n	80089c8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800897e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	695a      	ldr	r2, [r3, #20]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f022 0201 	bic.w	r2, r2, #1
 800898e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	695a      	ldr	r2, [r3, #20]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800899e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0210 	bic.w	r2, r2, #16
 80089bc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fb fa43 	bl	8003e4e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	4619      	mov	r1, r3
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f86d 	bl	8008ab8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80089de:	e051      	b.n	8008a84 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	1ad3      	subs	r3, r2, r3
 80089ec:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d047      	beq.n	8008a88 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80089f8:	8a7b      	ldrh	r3, [r7, #18]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d044      	beq.n	8008a88 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68da      	ldr	r2, [r3, #12]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008a0c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	695a      	ldr	r2, [r3, #20]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f022 0201 	bic.w	r2, r2, #1
 8008a1c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2220      	movs	r2, #32
 8008a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68da      	ldr	r2, [r3, #12]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f022 0210 	bic.w	r2, r2, #16
 8008a3a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a3c:	8a7b      	ldrh	r3, [r7, #18]
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f839 	bl	8008ab8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008a46:	e01f      	b.n	8008a88 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d008      	beq.n	8008a64 <HAL_UART_IRQHandler+0x324>
 8008a52:	6a3b      	ldr	r3, [r7, #32]
 8008a54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d003      	beq.n	8008a64 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 f94a 	bl	8008cf6 <UART_Transmit_IT>
    return;
 8008a62:	e012      	b.n	8008a8a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00d      	beq.n	8008a8a <HAL_UART_IRQHandler+0x34a>
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d008      	beq.n	8008a8a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 f98b 	bl	8008d94 <UART_EndTransmit_IT>
    return;
 8008a7e:	e004      	b.n	8008a8a <HAL_UART_IRQHandler+0x34a>
    return;
 8008a80:	bf00      	nop
 8008a82:	e002      	b.n	8008a8a <HAL_UART_IRQHandler+0x34a>
      return;
 8008a84:	bf00      	nop
 8008a86:	e000      	b.n	8008a8a <HAL_UART_IRQHandler+0x34a>
      return;
 8008a88:	bf00      	nop
  }
}
 8008a8a:	3728      	adds	r7, #40	; 0x28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	08008c9f 	.word	0x08008c9f

08008a94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bc80      	pop	{r7}
 8008aa4:	4770      	bx	lr

08008aa6 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008aa6:	b480      	push	{r7}
 8008aa8:	b083      	sub	sp, #12
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008aae:	bf00      	nop
 8008ab0:	370c      	adds	r7, #12
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bc80      	pop	{r7}
 8008ab6:	4770      	bx	lr

08008ab8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bc80      	pop	{r7}
 8008acc:	4770      	bx	lr

08008ace <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b085      	sub	sp, #20
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d101      	bne.n	8008ae8 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	e020      	b.n	8008b2a <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2224      	movs	r2, #36	; 0x24
 8008af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68db      	ldr	r3, [r3, #12]
 8008afe:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f023 030c 	bic.w	r3, r3, #12
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f043 0308 	orr.w	r3, r3, #8
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2220      	movs	r2, #32
 8008b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b28:	2300      	movs	r3, #0
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3714      	adds	r7, #20
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bc80      	pop	{r7}
 8008b32:	4770      	bx	lr

08008b34 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d101      	bne.n	8008b4e <HAL_HalfDuplex_EnableReceiver+0x1a>
 8008b4a:	2302      	movs	r3, #2
 8008b4c:	e020      	b.n	8008b90 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2224      	movs	r2, #36	; 0x24
 8008b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f023 030c 	bic.w	r3, r3, #12
 8008b6c:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f043 0304 	orr.w	r3, r3, #4
 8008b74:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2220      	movs	r2, #32
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bc80      	pop	{r7}
 8008b98:	4770      	bx	lr

08008b9a <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b085      	sub	sp, #20
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	60fb      	str	r3, [r7, #12]
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	b2db      	uxtb	r3, r3
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3714      	adds	r7, #20
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bc80      	pop	{r7}
 8008bd2:	4770      	bx	lr

08008bd4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	4613      	mov	r3, r2
 8008be0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	88fa      	ldrh	r2, [r7, #6]
 8008bec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	88fa      	ldrh	r2, [r7, #6]
 8008bf2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2222      	movs	r2, #34	; 0x22
 8008bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	68da      	ldr	r2, [r3, #12]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c18:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	695a      	ldr	r2, [r3, #20]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f042 0201 	orr.w	r2, r2, #1
 8008c28:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68da      	ldr	r2, [r3, #12]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f042 0220 	orr.w	r2, r2, #32
 8008c38:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3714      	adds	r7, #20
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bc80      	pop	{r7}
 8008c44:	4770      	bx	lr

08008c46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c46:	b480      	push	{r7}
 8008c48:	b083      	sub	sp, #12
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68da      	ldr	r2, [r3, #12]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c5c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	695a      	ldr	r2, [r3, #20]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f022 0201 	bic.w	r2, r2, #1
 8008c6c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d107      	bne.n	8008c86 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	68da      	ldr	r2, [r3, #12]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f022 0210 	bic.w	r2, r2, #16
 8008c84:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2220      	movs	r2, #32
 8008c8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c94:	bf00      	nop
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bc80      	pop	{r7}
 8008c9c:	4770      	bx	lr

08008c9e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b084      	sub	sp, #16
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008caa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f7ff feeb 	bl	8008a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cbe:	bf00      	nop
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}

08008cc6 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b084      	sub	sp, #16
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd2:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2220      	movs	r2, #32
 8008cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8008ce8:	68f8      	ldr	r0, [r7, #12]
 8008cea:	f7ff fedc 	bl	8008aa6 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cee:	bf00      	nop
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b085      	sub	sp, #20
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	2b21      	cmp	r3, #33	; 0x21
 8008d08:	d13e      	bne.n	8008d88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	689b      	ldr	r3, [r3, #8]
 8008d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d12:	d114      	bne.n	8008d3e <UART_Transmit_IT+0x48>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	691b      	ldr	r3, [r3, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d110      	bne.n	8008d3e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6a1b      	ldr	r3, [r3, #32]
 8008d20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	881b      	ldrh	r3, [r3, #0]
 8008d26:	461a      	mov	r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6a1b      	ldr	r3, [r3, #32]
 8008d36:	1c9a      	adds	r2, r3, #2
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	621a      	str	r2, [r3, #32]
 8008d3c:	e008      	b.n	8008d50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	1c59      	adds	r1, r3, #1
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	6211      	str	r1, [r2, #32]
 8008d48:	781a      	ldrb	r2, [r3, #0]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	3b01      	subs	r3, #1
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10f      	bne.n	8008d84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68da      	ldr	r2, [r3, #12]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	68da      	ldr	r2, [r3, #12]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d84:	2300      	movs	r3, #0
 8008d86:	e000      	b.n	8008d8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d88:	2302      	movs	r3, #2
  }
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3714      	adds	r7, #20
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bc80      	pop	{r7}
 8008d92:	4770      	bx	lr

08008d94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	68da      	ldr	r2, [r3, #12]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008daa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f7f9 fd7f 	bl	80028b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008dba:	2300      	movs	r3, #0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	2b22      	cmp	r3, #34	; 0x22
 8008dd6:	f040 8099 	bne.w	8008f0c <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de2:	d117      	bne.n	8008e14 <UART_Receive_IT+0x50>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	691b      	ldr	r3, [r3, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d113      	bne.n	8008e14 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008dec:	2300      	movs	r3, #0
 8008dee:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e02:	b29a      	uxth	r2, r3
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e0c:	1c9a      	adds	r2, r3, #2
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	629a      	str	r2, [r3, #40]	; 0x28
 8008e12:	e026      	b.n	8008e62 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e18:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e26:	d007      	beq.n	8008e38 <UART_Receive_IT+0x74>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d10a      	bne.n	8008e46 <UART_Receive_IT+0x82>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d106      	bne.n	8008e46 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	b2da      	uxtb	r2, r3
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	701a      	strb	r2, [r3, #0]
 8008e44:	e008      	b.n	8008e58 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e52:	b2da      	uxtb	r2, r3
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d148      	bne.n	8008f08 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	68da      	ldr	r2, [r3, #12]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f022 0220 	bic.w	r2, r2, #32
 8008e84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68da      	ldr	r2, [r3, #12]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	695a      	ldr	r2, [r3, #20]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f022 0201 	bic.w	r2, r2, #1
 8008ea4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2220      	movs	r2, #32
 8008eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d123      	bne.n	8008efe <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68da      	ldr	r2, [r3, #12]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f022 0210 	bic.w	r2, r2, #16
 8008eca:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 0310 	and.w	r3, r3, #16
 8008ed6:	2b10      	cmp	r3, #16
 8008ed8:	d10a      	bne.n	8008ef0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008eda:	2300      	movs	r3, #0
 8008edc:	60fb      	str	r3, [r7, #12]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	60fb      	str	r3, [r7, #12]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	60fb      	str	r3, [r7, #12]
 8008eee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7ff fdde 	bl	8008ab8 <HAL_UARTEx_RxEventCallback>
 8008efc:	e002      	b.n	8008f04 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f7f9 fd18 	bl	8002934 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f04:	2300      	movs	r3, #0
 8008f06:	e002      	b.n	8008f0e <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	e000      	b.n	8008f0e <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8008f0c:	2302      	movs	r3, #2
  }
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3718      	adds	r7, #24
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}
	...

08008f18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	68da      	ldr	r2, [r3, #12]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	430a      	orrs	r2, r1
 8008f34:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	689a      	ldr	r2, [r3, #8]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	691b      	ldr	r3, [r3, #16]
 8008f3e:	431a      	orrs	r2, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	695b      	ldr	r3, [r3, #20]
 8008f44:	4313      	orrs	r3, r2
 8008f46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f52:	f023 030c 	bic.w	r3, r3, #12
 8008f56:	687a      	ldr	r2, [r7, #4]
 8008f58:	6812      	ldr	r2, [r2, #0]
 8008f5a:	68b9      	ldr	r1, [r7, #8]
 8008f5c:	430b      	orrs	r3, r1
 8008f5e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	695b      	ldr	r3, [r3, #20]
 8008f66:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	699a      	ldr	r2, [r3, #24]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	430a      	orrs	r2, r1
 8008f74:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a2c      	ldr	r2, [pc, #176]	; (800902c <UART_SetConfig+0x114>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d103      	bne.n	8008f88 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008f80:	f7fe faa2 	bl	80074c8 <HAL_RCC_GetPCLK2Freq>
 8008f84:	60f8      	str	r0, [r7, #12]
 8008f86:	e002      	b.n	8008f8e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008f88:	f7fe fa8a 	bl	80074a0 <HAL_RCC_GetPCLK1Freq>
 8008f8c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f8e:	68fa      	ldr	r2, [r7, #12]
 8008f90:	4613      	mov	r3, r2
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	4413      	add	r3, r2
 8008f96:	009a      	lsls	r2, r3, #2
 8008f98:	441a      	add	r2, r3
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa4:	4a22      	ldr	r2, [pc, #136]	; (8009030 <UART_SetConfig+0x118>)
 8008fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8008faa:	095b      	lsrs	r3, r3, #5
 8008fac:	0119      	lsls	r1, r3, #4
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	4613      	mov	r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	4413      	add	r3, r2
 8008fb6:	009a      	lsls	r2, r3, #2
 8008fb8:	441a      	add	r2, r3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8008fc4:	4b1a      	ldr	r3, [pc, #104]	; (8009030 <UART_SetConfig+0x118>)
 8008fc6:	fba3 0302 	umull	r0, r3, r3, r2
 8008fca:	095b      	lsrs	r3, r3, #5
 8008fcc:	2064      	movs	r0, #100	; 0x64
 8008fce:	fb00 f303 	mul.w	r3, r0, r3
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	011b      	lsls	r3, r3, #4
 8008fd6:	3332      	adds	r3, #50	; 0x32
 8008fd8:	4a15      	ldr	r2, [pc, #84]	; (8009030 <UART_SetConfig+0x118>)
 8008fda:	fba2 2303 	umull	r2, r3, r2, r3
 8008fde:	095b      	lsrs	r3, r3, #5
 8008fe0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fe4:	4419      	add	r1, r3
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	4413      	add	r3, r2
 8008fee:	009a      	lsls	r2, r3, #2
 8008ff0:	441a      	add	r2, r3
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ffc:	4b0c      	ldr	r3, [pc, #48]	; (8009030 <UART_SetConfig+0x118>)
 8008ffe:	fba3 0302 	umull	r0, r3, r3, r2
 8009002:	095b      	lsrs	r3, r3, #5
 8009004:	2064      	movs	r0, #100	; 0x64
 8009006:	fb00 f303 	mul.w	r3, r0, r3
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	011b      	lsls	r3, r3, #4
 800900e:	3332      	adds	r3, #50	; 0x32
 8009010:	4a07      	ldr	r2, [pc, #28]	; (8009030 <UART_SetConfig+0x118>)
 8009012:	fba2 2303 	umull	r2, r3, r2, r3
 8009016:	095b      	lsrs	r3, r3, #5
 8009018:	f003 020f 	and.w	r2, r3, #15
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	440a      	add	r2, r1
 8009022:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009024:	bf00      	nop
 8009026:	3710      	adds	r7, #16
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}
 800902c:	40013800 	.word	0x40013800
 8009030:	51eb851f 	.word	0x51eb851f

08009034 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800903a:	f3ef 8305 	mrs	r3, IPSR
 800903e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009040:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009042:	2b00      	cmp	r3, #0
 8009044:	d10f      	bne.n	8009066 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009046:	f3ef 8310 	mrs	r3, PRIMASK
 800904a:	607b      	str	r3, [r7, #4]
  return(result);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d109      	bne.n	8009066 <osKernelInitialize+0x32>
 8009052:	4b10      	ldr	r3, [pc, #64]	; (8009094 <osKernelInitialize+0x60>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	2b02      	cmp	r3, #2
 8009058:	d109      	bne.n	800906e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800905a:	f3ef 8311 	mrs	r3, BASEPRI
 800905e:	603b      	str	r3, [r7, #0]
  return(result);
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d003      	beq.n	800906e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8009066:	f06f 0305 	mvn.w	r3, #5
 800906a:	60fb      	str	r3, [r7, #12]
 800906c:	e00c      	b.n	8009088 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800906e:	4b09      	ldr	r3, [pc, #36]	; (8009094 <osKernelInitialize+0x60>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d105      	bne.n	8009082 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8009076:	4b07      	ldr	r3, [pc, #28]	; (8009094 <osKernelInitialize+0x60>)
 8009078:	2201      	movs	r2, #1
 800907a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800907c:	2300      	movs	r3, #0
 800907e:	60fb      	str	r3, [r7, #12]
 8009080:	e002      	b.n	8009088 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009082:	f04f 33ff 	mov.w	r3, #4294967295
 8009086:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009088:	68fb      	ldr	r3, [r7, #12]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3714      	adds	r7, #20
 800908e:	46bd      	mov	sp, r7
 8009090:	bc80      	pop	{r7}
 8009092:	4770      	bx	lr
 8009094:	2000025c 	.word	0x2000025c

08009098 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800909e:	f3ef 8305 	mrs	r3, IPSR
 80090a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80090a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10f      	bne.n	80090ca <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090aa:	f3ef 8310 	mrs	r3, PRIMASK
 80090ae:	607b      	str	r3, [r7, #4]
  return(result);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d109      	bne.n	80090ca <osKernelStart+0x32>
 80090b6:	4b11      	ldr	r3, [pc, #68]	; (80090fc <osKernelStart+0x64>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2b02      	cmp	r3, #2
 80090bc:	d109      	bne.n	80090d2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80090be:	f3ef 8311 	mrs	r3, BASEPRI
 80090c2:	603b      	str	r3, [r7, #0]
  return(result);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d003      	beq.n	80090d2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80090ca:	f06f 0305 	mvn.w	r3, #5
 80090ce:	60fb      	str	r3, [r7, #12]
 80090d0:	e00e      	b.n	80090f0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80090d2:	4b0a      	ldr	r3, [pc, #40]	; (80090fc <osKernelStart+0x64>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d107      	bne.n	80090ea <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80090da:	4b08      	ldr	r3, [pc, #32]	; (80090fc <osKernelStart+0x64>)
 80090dc:	2202      	movs	r2, #2
 80090de:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80090e0:	f001 fd96 	bl	800ac10 <vTaskStartScheduler>
      stat = osOK;
 80090e4:	2300      	movs	r3, #0
 80090e6:	60fb      	str	r3, [r7, #12]
 80090e8:	e002      	b.n	80090f0 <osKernelStart+0x58>
    } else {
      stat = osError;
 80090ea:	f04f 33ff 	mov.w	r3, #4294967295
 80090ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80090f0:	68fb      	ldr	r3, [r7, #12]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	bf00      	nop
 80090fc:	2000025c 	.word	0x2000025c

08009100 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009100:	b580      	push	{r7, lr}
 8009102:	b092      	sub	sp, #72	; 0x48
 8009104:	af04      	add	r7, sp, #16
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800910c:	2300      	movs	r3, #0
 800910e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009110:	f3ef 8305 	mrs	r3, IPSR
 8009114:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009116:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8009118:	2b00      	cmp	r3, #0
 800911a:	f040 8094 	bne.w	8009246 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800911e:	f3ef 8310 	mrs	r3, PRIMASK
 8009122:	623b      	str	r3, [r7, #32]
  return(result);
 8009124:	6a3b      	ldr	r3, [r7, #32]
 8009126:	2b00      	cmp	r3, #0
 8009128:	f040 808d 	bne.w	8009246 <osThreadNew+0x146>
 800912c:	4b48      	ldr	r3, [pc, #288]	; (8009250 <osThreadNew+0x150>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2b02      	cmp	r3, #2
 8009132:	d106      	bne.n	8009142 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009134:	f3ef 8311 	mrs	r3, BASEPRI
 8009138:	61fb      	str	r3, [r7, #28]
  return(result);
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	2b00      	cmp	r3, #0
 800913e:	f040 8082 	bne.w	8009246 <osThreadNew+0x146>
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d07e      	beq.n	8009246 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8009148:	2380      	movs	r3, #128	; 0x80
 800914a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800914c:	2318      	movs	r3, #24
 800914e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8009150:	2300      	movs	r3, #0
 8009152:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8009154:	f107 031b 	add.w	r3, r7, #27
 8009158:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800915a:	f04f 33ff 	mov.w	r3, #4294967295
 800915e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d045      	beq.n	80091f2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d002      	beq.n	8009174 <osThreadNew+0x74>
        name = attr->name;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	699b      	ldr	r3, [r3, #24]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d002      	beq.n	8009182 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009184:	2b00      	cmp	r3, #0
 8009186:	d008      	beq.n	800919a <osThreadNew+0x9a>
 8009188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800918a:	2b38      	cmp	r3, #56	; 0x38
 800918c:	d805      	bhi.n	800919a <osThreadNew+0x9a>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f003 0301 	and.w	r3, r3, #1
 8009196:	2b00      	cmp	r3, #0
 8009198:	d001      	beq.n	800919e <osThreadNew+0x9e>
        return (NULL);
 800919a:	2300      	movs	r3, #0
 800919c:	e054      	b.n	8009248 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	695b      	ldr	r3, [r3, #20]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d003      	beq.n	80091ae <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	089b      	lsrs	r3, r3, #2
 80091ac:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00e      	beq.n	80091d4 <osThreadNew+0xd4>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	68db      	ldr	r3, [r3, #12]
 80091ba:	2bbb      	cmp	r3, #187	; 0xbb
 80091bc:	d90a      	bls.n	80091d4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d006      	beq.n	80091d4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	695b      	ldr	r3, [r3, #20]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d002      	beq.n	80091d4 <osThreadNew+0xd4>
        mem = 1;
 80091ce:	2301      	movs	r3, #1
 80091d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80091d2:	e010      	b.n	80091f6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d10c      	bne.n	80091f6 <osThreadNew+0xf6>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	68db      	ldr	r3, [r3, #12]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d108      	bne.n	80091f6 <osThreadNew+0xf6>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d104      	bne.n	80091f6 <osThreadNew+0xf6>
          mem = 0;
 80091ec:	2300      	movs	r3, #0
 80091ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80091f0:	e001      	b.n	80091f6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80091f2:	2300      	movs	r3, #0
 80091f4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80091f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d110      	bne.n	800921e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009204:	9202      	str	r2, [sp, #8]
 8009206:	9301      	str	r3, [sp, #4]
 8009208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800920a:	9300      	str	r3, [sp, #0]
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009210:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f001 fb18 	bl	800a848 <xTaskCreateStatic>
 8009218:	4603      	mov	r3, r0
 800921a:	617b      	str	r3, [r7, #20]
 800921c:	e013      	b.n	8009246 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800921e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009220:	2b00      	cmp	r3, #0
 8009222:	d110      	bne.n	8009246 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009226:	b29a      	uxth	r2, r3
 8009228:	f107 0314 	add.w	r3, r7, #20
 800922c:	9301      	str	r3, [sp, #4]
 800922e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009230:	9300      	str	r3, [sp, #0]
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f001 fb62 	bl	800a900 <xTaskCreate>
 800923c:	4603      	mov	r3, r0
 800923e:	2b01      	cmp	r3, #1
 8009240:	d001      	beq.n	8009246 <osThreadNew+0x146>
          hTask = NULL;
 8009242:	2300      	movs	r3, #0
 8009244:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009246:	697b      	ldr	r3, [r7, #20]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3738      	adds	r7, #56	; 0x38
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	2000025c 	.word	0x2000025c

08009254 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009254:	b580      	push	{r7, lr}
 8009256:	b086      	sub	sp, #24
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800925c:	f3ef 8305 	mrs	r3, IPSR
 8009260:	613b      	str	r3, [r7, #16]
  return(result);
 8009262:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009264:	2b00      	cmp	r3, #0
 8009266:	d10f      	bne.n	8009288 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009268:	f3ef 8310 	mrs	r3, PRIMASK
 800926c:	60fb      	str	r3, [r7, #12]
  return(result);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d109      	bne.n	8009288 <osDelay+0x34>
 8009274:	4b0d      	ldr	r3, [pc, #52]	; (80092ac <osDelay+0x58>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2b02      	cmp	r3, #2
 800927a:	d109      	bne.n	8009290 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800927c:	f3ef 8311 	mrs	r3, BASEPRI
 8009280:	60bb      	str	r3, [r7, #8]
  return(result);
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d003      	beq.n	8009290 <osDelay+0x3c>
    stat = osErrorISR;
 8009288:	f06f 0305 	mvn.w	r3, #5
 800928c:	617b      	str	r3, [r7, #20]
 800928e:	e007      	b.n	80092a0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8009290:	2300      	movs	r3, #0
 8009292:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d002      	beq.n	80092a0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f001 fc84 	bl	800aba8 <vTaskDelay>
    }
  }

  return (stat);
 80092a0:	697b      	ldr	r3, [r7, #20]
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3718      	adds	r7, #24
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
 80092aa:	bf00      	nop
 80092ac:	2000025c 	.word	0x2000025c

080092b0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b08c      	sub	sp, #48	; 0x30
 80092b4:	af02      	add	r7, sp, #8
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80092bc:	2300      	movs	r3, #0
 80092be:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092c0:	f3ef 8305 	mrs	r3, IPSR
 80092c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80092c6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f040 8086 	bne.w	80093da <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092ce:	f3ef 8310 	mrs	r3, PRIMASK
 80092d2:	617b      	str	r3, [r7, #20]
  return(result);
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d17f      	bne.n	80093da <osSemaphoreNew+0x12a>
 80092da:	4b42      	ldr	r3, [pc, #264]	; (80093e4 <osSemaphoreNew+0x134>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d105      	bne.n	80092ee <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80092e2:	f3ef 8311 	mrs	r3, BASEPRI
 80092e6:	613b      	str	r3, [r7, #16]
  return(result);
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d175      	bne.n	80093da <osSemaphoreNew+0x12a>
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d072      	beq.n	80093da <osSemaphoreNew+0x12a>
 80092f4:	68ba      	ldr	r2, [r7, #8]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d86e      	bhi.n	80093da <osSemaphoreNew+0x12a>
    mem = -1;
 80092fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009300:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d015      	beq.n	8009334 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d006      	beq.n	800931e <osSemaphoreNew+0x6e>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	2b4f      	cmp	r3, #79	; 0x4f
 8009316:	d902      	bls.n	800931e <osSemaphoreNew+0x6e>
        mem = 1;
 8009318:	2301      	movs	r3, #1
 800931a:	623b      	str	r3, [r7, #32]
 800931c:	e00c      	b.n	8009338 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d108      	bne.n	8009338 <osSemaphoreNew+0x88>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d104      	bne.n	8009338 <osSemaphoreNew+0x88>
          mem = 0;
 800932e:	2300      	movs	r3, #0
 8009330:	623b      	str	r3, [r7, #32]
 8009332:	e001      	b.n	8009338 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8009334:	2300      	movs	r3, #0
 8009336:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8009338:	6a3b      	ldr	r3, [r7, #32]
 800933a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800933e:	d04c      	beq.n	80093da <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d128      	bne.n	8009398 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8009346:	6a3b      	ldr	r3, [r7, #32]
 8009348:	2b01      	cmp	r3, #1
 800934a:	d10a      	bne.n	8009362 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	2203      	movs	r2, #3
 8009352:	9200      	str	r2, [sp, #0]
 8009354:	2200      	movs	r2, #0
 8009356:	2100      	movs	r1, #0
 8009358:	2001      	movs	r0, #1
 800935a:	f000 fad3 	bl	8009904 <xQueueGenericCreateStatic>
 800935e:	6278      	str	r0, [r7, #36]	; 0x24
 8009360:	e005      	b.n	800936e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8009362:	2203      	movs	r2, #3
 8009364:	2100      	movs	r1, #0
 8009366:	2001      	movs	r0, #1
 8009368:	f000 fb43 	bl	80099f2 <xQueueGenericCreate>
 800936c:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800936e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009370:	2b00      	cmp	r3, #0
 8009372:	d022      	beq.n	80093ba <osSemaphoreNew+0x10a>
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d01f      	beq.n	80093ba <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800937a:	2300      	movs	r3, #0
 800937c:	2200      	movs	r2, #0
 800937e:	2100      	movs	r1, #0
 8009380:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009382:	f000 fc01 	bl	8009b88 <xQueueGenericSend>
 8009386:	4603      	mov	r3, r0
 8009388:	2b01      	cmp	r3, #1
 800938a:	d016      	beq.n	80093ba <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800938c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800938e:	f001 f88b 	bl	800a4a8 <vQueueDelete>
            hSemaphore = NULL;
 8009392:	2300      	movs	r3, #0
 8009394:	627b      	str	r3, [r7, #36]	; 0x24
 8009396:	e010      	b.n	80093ba <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8009398:	6a3b      	ldr	r3, [r7, #32]
 800939a:	2b01      	cmp	r3, #1
 800939c:	d108      	bne.n	80093b0 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	461a      	mov	r2, r3
 80093a4:	68b9      	ldr	r1, [r7, #8]
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f000 fb84 	bl	8009ab4 <xQueueCreateCountingSemaphoreStatic>
 80093ac:	6278      	str	r0, [r7, #36]	; 0x24
 80093ae:	e004      	b.n	80093ba <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80093b0:	68b9      	ldr	r1, [r7, #8]
 80093b2:	68f8      	ldr	r0, [r7, #12]
 80093b4:	f000 fbb5 	bl	8009b22 <xQueueCreateCountingSemaphore>
 80093b8:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80093ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00c      	beq.n	80093da <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <osSemaphoreNew+0x11e>
          name = attr->name;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	61fb      	str	r3, [r7, #28]
 80093cc:	e001      	b.n	80093d2 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 80093ce:	2300      	movs	r3, #0
 80093d0:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80093d2:	69f9      	ldr	r1, [r7, #28]
 80093d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093d6:	f001 f9b1 	bl	800a73c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80093da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3728      	adds	r7, #40	; 0x28
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	2000025c 	.word	0x2000025c

080093e8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b088      	sub	sp, #32
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80093f6:	2300      	movs	r3, #0
 80093f8:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d103      	bne.n	8009408 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009400:	f06f 0303 	mvn.w	r3, #3
 8009404:	61fb      	str	r3, [r7, #28]
 8009406:	e04b      	b.n	80094a0 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009408:	f3ef 8305 	mrs	r3, IPSR
 800940c:	617b      	str	r3, [r7, #20]
  return(result);
 800940e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8009410:	2b00      	cmp	r3, #0
 8009412:	d10f      	bne.n	8009434 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009414:	f3ef 8310 	mrs	r3, PRIMASK
 8009418:	613b      	str	r3, [r7, #16]
  return(result);
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d109      	bne.n	8009434 <osSemaphoreAcquire+0x4c>
 8009420:	4b22      	ldr	r3, [pc, #136]	; (80094ac <osSemaphoreAcquire+0xc4>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2b02      	cmp	r3, #2
 8009426:	d128      	bne.n	800947a <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009428:	f3ef 8311 	mrs	r3, BASEPRI
 800942c:	60fb      	str	r3, [r7, #12]
  return(result);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d022      	beq.n	800947a <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d003      	beq.n	8009442 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800943a:	f06f 0303 	mvn.w	r3, #3
 800943e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8009440:	e02d      	b.n	800949e <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8009442:	2300      	movs	r3, #0
 8009444:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009446:	f107 0308 	add.w	r3, r7, #8
 800944a:	461a      	mov	r2, r3
 800944c:	2100      	movs	r1, #0
 800944e:	69b8      	ldr	r0, [r7, #24]
 8009450:	f000 ffaa 	bl	800a3a8 <xQueueReceiveFromISR>
 8009454:	4603      	mov	r3, r0
 8009456:	2b01      	cmp	r3, #1
 8009458:	d003      	beq.n	8009462 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800945a:	f06f 0302 	mvn.w	r3, #2
 800945e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8009460:	e01d      	b.n	800949e <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d01a      	beq.n	800949e <osSemaphoreAcquire+0xb6>
 8009468:	4b11      	ldr	r3, [pc, #68]	; (80094b0 <osSemaphoreAcquire+0xc8>)
 800946a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800946e:	601a      	str	r2, [r3, #0]
 8009470:	f3bf 8f4f 	dsb	sy
 8009474:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8009478:	e011      	b.n	800949e <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800947a:	6839      	ldr	r1, [r7, #0]
 800947c:	69b8      	ldr	r0, [r7, #24]
 800947e:	f000 fe87 	bl	800a190 <xQueueSemaphoreTake>
 8009482:	4603      	mov	r3, r0
 8009484:	2b01      	cmp	r3, #1
 8009486:	d00b      	beq.n	80094a0 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d003      	beq.n	8009496 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800948e:	f06f 0301 	mvn.w	r3, #1
 8009492:	61fb      	str	r3, [r7, #28]
 8009494:	e004      	b.n	80094a0 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8009496:	f06f 0302 	mvn.w	r3, #2
 800949a:	61fb      	str	r3, [r7, #28]
 800949c:	e000      	b.n	80094a0 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800949e:	bf00      	nop
      }
    }
  }

  return (stat);
 80094a0:	69fb      	ldr	r3, [r7, #28]
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3720      	adds	r7, #32
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	2000025c 	.word	0x2000025c
 80094b0:	e000ed04 	.word	0xe000ed04

080094b4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b088      	sub	sp, #32
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80094c0:	2300      	movs	r3, #0
 80094c2:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80094c4:	69bb      	ldr	r3, [r7, #24]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d103      	bne.n	80094d2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80094ca:	f06f 0303 	mvn.w	r3, #3
 80094ce:	61fb      	str	r3, [r7, #28]
 80094d0:	e03e      	b.n	8009550 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094d2:	f3ef 8305 	mrs	r3, IPSR
 80094d6:	617b      	str	r3, [r7, #20]
  return(result);
 80094d8:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d10f      	bne.n	80094fe <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80094de:	f3ef 8310 	mrs	r3, PRIMASK
 80094e2:	613b      	str	r3, [r7, #16]
  return(result);
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d109      	bne.n	80094fe <osSemaphoreRelease+0x4a>
 80094ea:	4b1c      	ldr	r3, [pc, #112]	; (800955c <osSemaphoreRelease+0xa8>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2b02      	cmp	r3, #2
 80094f0:	d120      	bne.n	8009534 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80094f2:	f3ef 8311 	mrs	r3, BASEPRI
 80094f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d01a      	beq.n	8009534 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80094fe:	2300      	movs	r3, #0
 8009500:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009502:	f107 0308 	add.w	r3, r7, #8
 8009506:	4619      	mov	r1, r3
 8009508:	69b8      	ldr	r0, [r7, #24]
 800950a:	f000 fcd3 	bl	8009eb4 <xQueueGiveFromISR>
 800950e:	4603      	mov	r3, r0
 8009510:	2b01      	cmp	r3, #1
 8009512:	d003      	beq.n	800951c <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8009514:	f06f 0302 	mvn.w	r3, #2
 8009518:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800951a:	e018      	b.n	800954e <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d015      	beq.n	800954e <osSemaphoreRelease+0x9a>
 8009522:	4b0f      	ldr	r3, [pc, #60]	; (8009560 <osSemaphoreRelease+0xac>)
 8009524:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009528:	601a      	str	r2, [r3, #0]
 800952a:	f3bf 8f4f 	dsb	sy
 800952e:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009532:	e00c      	b.n	800954e <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009534:	2300      	movs	r3, #0
 8009536:	2200      	movs	r2, #0
 8009538:	2100      	movs	r1, #0
 800953a:	69b8      	ldr	r0, [r7, #24]
 800953c:	f000 fb24 	bl	8009b88 <xQueueGenericSend>
 8009540:	4603      	mov	r3, r0
 8009542:	2b01      	cmp	r3, #1
 8009544:	d004      	beq.n	8009550 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8009546:	f06f 0302 	mvn.w	r3, #2
 800954a:	61fb      	str	r3, [r7, #28]
 800954c:	e000      	b.n	8009550 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800954e:	bf00      	nop
    }
  }

  return (stat);
 8009550:	69fb      	ldr	r3, [r7, #28]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3720      	adds	r7, #32
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	2000025c 	.word	0x2000025c
 8009560:	e000ed04 	.word	0xe000ed04

08009564 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009564:	b580      	push	{r7, lr}
 8009566:	b08c      	sub	sp, #48	; 0x30
 8009568:	af02      	add	r7, sp, #8
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009570:	2300      	movs	r3, #0
 8009572:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009574:	f3ef 8305 	mrs	r3, IPSR
 8009578:	61bb      	str	r3, [r7, #24]
  return(result);
 800957a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800957c:	2b00      	cmp	r3, #0
 800957e:	d16f      	bne.n	8009660 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009580:	f3ef 8310 	mrs	r3, PRIMASK
 8009584:	617b      	str	r3, [r7, #20]
  return(result);
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d169      	bne.n	8009660 <osMessageQueueNew+0xfc>
 800958c:	4b37      	ldr	r3, [pc, #220]	; (800966c <osMessageQueueNew+0x108>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	2b02      	cmp	r3, #2
 8009592:	d105      	bne.n	80095a0 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009594:	f3ef 8311 	mrs	r3, BASEPRI
 8009598:	613b      	str	r3, [r7, #16]
  return(result);
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d15f      	bne.n	8009660 <osMessageQueueNew+0xfc>
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d05c      	beq.n	8009660 <osMessageQueueNew+0xfc>
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d059      	beq.n	8009660 <osMessageQueueNew+0xfc>
    mem = -1;
 80095ac:	f04f 33ff 	mov.w	r3, #4294967295
 80095b0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d029      	beq.n	800960c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d012      	beq.n	80095e6 <osMessageQueueNew+0x82>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	68db      	ldr	r3, [r3, #12]
 80095c4:	2b4f      	cmp	r3, #79	; 0x4f
 80095c6:	d90e      	bls.n	80095e6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d00a      	beq.n	80095e6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	695a      	ldr	r2, [r3, #20]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	68b9      	ldr	r1, [r7, #8]
 80095d8:	fb01 f303 	mul.w	r3, r1, r3
 80095dc:	429a      	cmp	r2, r3
 80095de:	d302      	bcc.n	80095e6 <osMessageQueueNew+0x82>
        mem = 1;
 80095e0:	2301      	movs	r3, #1
 80095e2:	623b      	str	r3, [r7, #32]
 80095e4:	e014      	b.n	8009610 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d110      	bne.n	8009610 <osMessageQueueNew+0xac>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	68db      	ldr	r3, [r3, #12]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d10c      	bne.n	8009610 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d108      	bne.n	8009610 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d104      	bne.n	8009610 <osMessageQueueNew+0xac>
          mem = 0;
 8009606:	2300      	movs	r3, #0
 8009608:	623b      	str	r3, [r7, #32]
 800960a:	e001      	b.n	8009610 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800960c:	2300      	movs	r3, #0
 800960e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	2b01      	cmp	r3, #1
 8009614:	d10b      	bne.n	800962e <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	691a      	ldr	r2, [r3, #16]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	689b      	ldr	r3, [r3, #8]
 800961e:	2100      	movs	r1, #0
 8009620:	9100      	str	r1, [sp, #0]
 8009622:	68b9      	ldr	r1, [r7, #8]
 8009624:	68f8      	ldr	r0, [r7, #12]
 8009626:	f000 f96d 	bl	8009904 <xQueueGenericCreateStatic>
 800962a:	6278      	str	r0, [r7, #36]	; 0x24
 800962c:	e008      	b.n	8009640 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800962e:	6a3b      	ldr	r3, [r7, #32]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d105      	bne.n	8009640 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8009634:	2200      	movs	r2, #0
 8009636:	68b9      	ldr	r1, [r7, #8]
 8009638:	68f8      	ldr	r0, [r7, #12]
 800963a:	f000 f9da 	bl	80099f2 <xQueueGenericCreate>
 800963e:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009642:	2b00      	cmp	r3, #0
 8009644:	d00c      	beq.n	8009660 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d003      	beq.n	8009654 <osMessageQueueNew+0xf0>
        name = attr->name;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	61fb      	str	r3, [r7, #28]
 8009652:	e001      	b.n	8009658 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8009654:	2300      	movs	r3, #0
 8009656:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8009658:	69f9      	ldr	r1, [r7, #28]
 800965a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800965c:	f001 f86e 	bl	800a73c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009662:	4618      	mov	r0, r3
 8009664:	3728      	adds	r7, #40	; 0x28
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	2000025c 	.word	0x2000025c

08009670 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009670:	b480      	push	{r7}
 8009672:	b085      	sub	sp, #20
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	4a06      	ldr	r2, [pc, #24]	; (8009698 <vApplicationGetIdleTaskMemory+0x28>)
 8009680:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	4a05      	ldr	r2, [pc, #20]	; (800969c <vApplicationGetIdleTaskMemory+0x2c>)
 8009686:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2280      	movs	r2, #128	; 0x80
 800968c:	601a      	str	r2, [r3, #0]
}
 800968e:	bf00      	nop
 8009690:	3714      	adds	r7, #20
 8009692:	46bd      	mov	sp, r7
 8009694:	bc80      	pop	{r7}
 8009696:	4770      	bx	lr
 8009698:	20000260 	.word	0x20000260
 800969c:	2000031c 	.word	0x2000031c

080096a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80096a0:	b480      	push	{r7}
 80096a2:	b085      	sub	sp, #20
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	4a07      	ldr	r2, [pc, #28]	; (80096cc <vApplicationGetTimerTaskMemory+0x2c>)
 80096b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	4a06      	ldr	r2, [pc, #24]	; (80096d0 <vApplicationGetTimerTaskMemory+0x30>)
 80096b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80096be:	601a      	str	r2, [r3, #0]
}
 80096c0:	bf00      	nop
 80096c2:	3714      	adds	r7, #20
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bc80      	pop	{r7}
 80096c8:	4770      	bx	lr
 80096ca:	bf00      	nop
 80096cc:	2000051c 	.word	0x2000051c
 80096d0:	200005d8 	.word	0x200005d8

080096d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f103 0208 	add.w	r2, r3, #8
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f04f 32ff 	mov.w	r2, #4294967295
 80096ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f103 0208 	add.w	r2, r3, #8
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f103 0208 	add.w	r2, r3, #8
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	bc80      	pop	{r7}
 8009710:	4770      	bx	lr

08009712 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009712:	b480      	push	{r7}
 8009714:	b083      	sub	sp, #12
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2200      	movs	r2, #0
 800971e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	bc80      	pop	{r7}
 8009728:	4770      	bx	lr

0800972a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800972a:	b480      	push	{r7}
 800972c:	b085      	sub	sp, #20
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
 8009732:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	68fa      	ldr	r2, [r7, #12]
 800973e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	689a      	ldr	r2, [r3, #8]
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	683a      	ldr	r2, [r7, #0]
 800974e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	1c5a      	adds	r2, r3, #1
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	601a      	str	r2, [r3, #0]
}
 8009766:	bf00      	nop
 8009768:	3714      	adds	r7, #20
 800976a:	46bd      	mov	sp, r7
 800976c:	bc80      	pop	{r7}
 800976e:	4770      	bx	lr

08009770 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009786:	d103      	bne.n	8009790 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	60fb      	str	r3, [r7, #12]
 800978e:	e00c      	b.n	80097aa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	3308      	adds	r3, #8
 8009794:	60fb      	str	r3, [r7, #12]
 8009796:	e002      	b.n	800979e <vListInsert+0x2e>
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	60fb      	str	r3, [r7, #12]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d2f6      	bcs.n	8009798 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	685a      	ldr	r2, [r3, #4]
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	68fa      	ldr	r2, [r7, #12]
 80097be:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	683a      	ldr	r2, [r7, #0]
 80097c4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	1c5a      	adds	r2, r3, #1
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	601a      	str	r2, [r3, #0]
}
 80097d6:	bf00      	nop
 80097d8:	3714      	adds	r7, #20
 80097da:	46bd      	mov	sp, r7
 80097dc:	bc80      	pop	{r7}
 80097de:	4770      	bx	lr

080097e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	691b      	ldr	r3, [r3, #16]
 80097ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	6892      	ldr	r2, [r2, #8]
 80097f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	6852      	ldr	r2, [r2, #4]
 8009800:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	429a      	cmp	r2, r3
 800980a:	d103      	bne.n	8009814 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	689a      	ldr	r2, [r3, #8]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	1e5a      	subs	r2, r3, #1
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
}
 8009828:	4618      	mov	r0, r3
 800982a:	3714      	adds	r7, #20
 800982c:	46bd      	mov	sp, r7
 800982e:	bc80      	pop	{r7}
 8009830:	4770      	bx	lr
	...

08009834 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10a      	bne.n	800985e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984c:	f383 8811 	msr	BASEPRI, r3
 8009850:	f3bf 8f6f 	isb	sy
 8009854:	f3bf 8f4f 	dsb	sy
 8009858:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800985a:	bf00      	nop
 800985c:	e7fe      	b.n	800985c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800985e:	f002 fe55 	bl	800c50c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800986a:	68f9      	ldr	r1, [r7, #12]
 800986c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800986e:	fb01 f303 	mul.w	r3, r1, r3
 8009872:	441a      	add	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800988e:	3b01      	subs	r3, #1
 8009890:	68f9      	ldr	r1, [r7, #12]
 8009892:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009894:	fb01 f303 	mul.w	r3, r1, r3
 8009898:	441a      	add	r2, r3
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	22ff      	movs	r2, #255	; 0xff
 80098a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	22ff      	movs	r2, #255	; 0xff
 80098aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d114      	bne.n	80098de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d01a      	beq.n	80098f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	3310      	adds	r3, #16
 80098c0:	4618      	mov	r0, r3
 80098c2:	f001 fc53 	bl	800b16c <xTaskRemoveFromEventList>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d012      	beq.n	80098f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80098cc:	4b0c      	ldr	r3, [pc, #48]	; (8009900 <xQueueGenericReset+0xcc>)
 80098ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098d2:	601a      	str	r2, [r3, #0]
 80098d4:	f3bf 8f4f 	dsb	sy
 80098d8:	f3bf 8f6f 	isb	sy
 80098dc:	e009      	b.n	80098f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	3310      	adds	r3, #16
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7ff fef6 	bl	80096d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	3324      	adds	r3, #36	; 0x24
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7ff fef1 	bl	80096d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80098f2:	f002 fe3b 	bl	800c56c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80098f6:	2301      	movs	r3, #1
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3710      	adds	r7, #16
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	e000ed04 	.word	0xe000ed04

08009904 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009904:	b580      	push	{r7, lr}
 8009906:	b08e      	sub	sp, #56	; 0x38
 8009908:	af02      	add	r7, sp, #8
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	607a      	str	r2, [r7, #4]
 8009910:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10a      	bne.n	800992e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991c:	f383 8811 	msr	BASEPRI, r3
 8009920:	f3bf 8f6f 	isb	sy
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800992a:	bf00      	nop
 800992c:	e7fe      	b.n	800992c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d10a      	bne.n	800994a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009938:	f383 8811 	msr	BASEPRI, r3
 800993c:	f3bf 8f6f 	isb	sy
 8009940:	f3bf 8f4f 	dsb	sy
 8009944:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009946:	bf00      	nop
 8009948:	e7fe      	b.n	8009948 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d002      	beq.n	8009956 <xQueueGenericCreateStatic+0x52>
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <xQueueGenericCreateStatic+0x56>
 8009956:	2301      	movs	r3, #1
 8009958:	e000      	b.n	800995c <xQueueGenericCreateStatic+0x58>
 800995a:	2300      	movs	r3, #0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10a      	bne.n	8009976 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009964:	f383 8811 	msr	BASEPRI, r3
 8009968:	f3bf 8f6f 	isb	sy
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	623b      	str	r3, [r7, #32]
}
 8009972:	bf00      	nop
 8009974:	e7fe      	b.n	8009974 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d102      	bne.n	8009982 <xQueueGenericCreateStatic+0x7e>
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d101      	bne.n	8009986 <xQueueGenericCreateStatic+0x82>
 8009982:	2301      	movs	r3, #1
 8009984:	e000      	b.n	8009988 <xQueueGenericCreateStatic+0x84>
 8009986:	2300      	movs	r3, #0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d10a      	bne.n	80099a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	61fb      	str	r3, [r7, #28]
}
 800999e:	bf00      	nop
 80099a0:	e7fe      	b.n	80099a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80099a2:	2350      	movs	r3, #80	; 0x50
 80099a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	2b50      	cmp	r3, #80	; 0x50
 80099aa:	d00a      	beq.n	80099c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80099ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b0:	f383 8811 	msr	BASEPRI, r3
 80099b4:	f3bf 8f6f 	isb	sy
 80099b8:	f3bf 8f4f 	dsb	sy
 80099bc:	61bb      	str	r3, [r7, #24]
}
 80099be:	bf00      	nop
 80099c0:	e7fe      	b.n	80099c0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80099c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00d      	beq.n	80099e8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80099cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ce:	2201      	movs	r2, #1
 80099d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80099d4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80099d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	4613      	mov	r3, r2
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	68b9      	ldr	r1, [r7, #8]
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f000 f843 	bl	8009a6e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80099e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3730      	adds	r7, #48	; 0x30
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b08a      	sub	sp, #40	; 0x28
 80099f6:	af02      	add	r7, sp, #8
 80099f8:	60f8      	str	r0, [r7, #12]
 80099fa:	60b9      	str	r1, [r7, #8]
 80099fc:	4613      	mov	r3, r2
 80099fe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d10a      	bne.n	8009a1c <xQueueGenericCreate+0x2a>
	__asm volatile
 8009a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a0a:	f383 8811 	msr	BASEPRI, r3
 8009a0e:	f3bf 8f6f 	isb	sy
 8009a12:	f3bf 8f4f 	dsb	sy
 8009a16:	613b      	str	r3, [r7, #16]
}
 8009a18:	bf00      	nop
 8009a1a:	e7fe      	b.n	8009a1a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009a22:	2300      	movs	r3, #0
 8009a24:	61fb      	str	r3, [r7, #28]
 8009a26:	e004      	b.n	8009a32 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	68ba      	ldr	r2, [r7, #8]
 8009a2c:	fb02 f303 	mul.w	r3, r2, r3
 8009a30:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	3350      	adds	r3, #80	; 0x50
 8009a36:	4618      	mov	r0, r3
 8009a38:	f002 fe68 	bl	800c70c <pvPortMalloc>
 8009a3c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d00f      	beq.n	8009a64 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	3350      	adds	r3, #80	; 0x50
 8009a48:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a52:	79fa      	ldrb	r2, [r7, #7]
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	9300      	str	r3, [sp, #0]
 8009a58:	4613      	mov	r3, r2
 8009a5a:	697a      	ldr	r2, [r7, #20]
 8009a5c:	68b9      	ldr	r1, [r7, #8]
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 f805 	bl	8009a6e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009a64:	69bb      	ldr	r3, [r7, #24]
	}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3720      	adds	r7, #32
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b084      	sub	sp, #16
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	60f8      	str	r0, [r7, #12]
 8009a76:	60b9      	str	r1, [r7, #8]
 8009a78:	607a      	str	r2, [r7, #4]
 8009a7a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d103      	bne.n	8009a8a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	69ba      	ldr	r2, [r7, #24]
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	e002      	b.n	8009a90 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	68ba      	ldr	r2, [r7, #8]
 8009a9a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a9c:	2101      	movs	r1, #1
 8009a9e:	69b8      	ldr	r0, [r7, #24]
 8009aa0:	f7ff fec8 	bl	8009834 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009aa4:	69bb      	ldr	r3, [r7, #24]
 8009aa6:	78fa      	ldrb	r2, [r7, #3]
 8009aa8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009aac:	bf00      	nop
 8009aae:	3710      	adds	r7, #16
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b08a      	sub	sp, #40	; 0x28
 8009ab8:	af02      	add	r7, sp, #8
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d10a      	bne.n	8009adc <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aca:	f383 8811 	msr	BASEPRI, r3
 8009ace:	f3bf 8f6f 	isb	sy
 8009ad2:	f3bf 8f4f 	dsb	sy
 8009ad6:	61bb      	str	r3, [r7, #24]
}
 8009ad8:	bf00      	nop
 8009ada:	e7fe      	b.n	8009ada <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d90a      	bls.n	8009afa <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae8:	f383 8811 	msr	BASEPRI, r3
 8009aec:	f3bf 8f6f 	isb	sy
 8009af0:	f3bf 8f4f 	dsb	sy
 8009af4:	617b      	str	r3, [r7, #20]
}
 8009af6:	bf00      	nop
 8009af8:	e7fe      	b.n	8009af8 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009afa:	2302      	movs	r3, #2
 8009afc:	9300      	str	r3, [sp, #0]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	2100      	movs	r1, #0
 8009b04:	68f8      	ldr	r0, [r7, #12]
 8009b06:	f7ff fefd 	bl	8009904 <xQueueGenericCreateStatic>
 8009b0a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d002      	beq.n	8009b18 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009b18:	69fb      	ldr	r3, [r7, #28]
	}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3720      	adds	r7, #32
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009b22:	b580      	push	{r7, lr}
 8009b24:	b086      	sub	sp, #24
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	6078      	str	r0, [r7, #4]
 8009b2a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d10a      	bne.n	8009b48 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b36:	f383 8811 	msr	BASEPRI, r3
 8009b3a:	f3bf 8f6f 	isb	sy
 8009b3e:	f3bf 8f4f 	dsb	sy
 8009b42:	613b      	str	r3, [r7, #16]
}
 8009b44:	bf00      	nop
 8009b46:	e7fe      	b.n	8009b46 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009b48:	683a      	ldr	r2, [r7, #0]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d90a      	bls.n	8009b66 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b54:	f383 8811 	msr	BASEPRI, r3
 8009b58:	f3bf 8f6f 	isb	sy
 8009b5c:	f3bf 8f4f 	dsb	sy
 8009b60:	60fb      	str	r3, [r7, #12]
}
 8009b62:	bf00      	nop
 8009b64:	e7fe      	b.n	8009b64 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009b66:	2202      	movs	r2, #2
 8009b68:	2100      	movs	r1, #0
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7ff ff41 	bl	80099f2 <xQueueGenericCreate>
 8009b70:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d002      	beq.n	8009b7e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	683a      	ldr	r2, [r7, #0]
 8009b7c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009b7e:	697b      	ldr	r3, [r7, #20]
	}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3718      	adds	r7, #24
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b08e      	sub	sp, #56	; 0x38
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
 8009b94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009b96:	2300      	movs	r3, #0
 8009b98:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10a      	bne.n	8009bba <xQueueGenericSend+0x32>
	__asm volatile
 8009ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba8:	f383 8811 	msr	BASEPRI, r3
 8009bac:	f3bf 8f6f 	isb	sy
 8009bb0:	f3bf 8f4f 	dsb	sy
 8009bb4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009bb6:	bf00      	nop
 8009bb8:	e7fe      	b.n	8009bb8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d103      	bne.n	8009bc8 <xQueueGenericSend+0x40>
 8009bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d101      	bne.n	8009bcc <xQueueGenericSend+0x44>
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e000      	b.n	8009bce <xQueueGenericSend+0x46>
 8009bcc:	2300      	movs	r3, #0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10a      	bne.n	8009be8 <xQueueGenericSend+0x60>
	__asm volatile
 8009bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bd6:	f383 8811 	msr	BASEPRI, r3
 8009bda:	f3bf 8f6f 	isb	sy
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009be4:	bf00      	nop
 8009be6:	e7fe      	b.n	8009be6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	2b02      	cmp	r3, #2
 8009bec:	d103      	bne.n	8009bf6 <xQueueGenericSend+0x6e>
 8009bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d101      	bne.n	8009bfa <xQueueGenericSend+0x72>
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e000      	b.n	8009bfc <xQueueGenericSend+0x74>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d10a      	bne.n	8009c16 <xQueueGenericSend+0x8e>
	__asm volatile
 8009c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c04:	f383 8811 	msr	BASEPRI, r3
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	f3bf 8f4f 	dsb	sy
 8009c10:	623b      	str	r3, [r7, #32]
}
 8009c12:	bf00      	nop
 8009c14:	e7fe      	b.n	8009c14 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c16:	f001 fc6f 	bl	800b4f8 <xTaskGetSchedulerState>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d102      	bne.n	8009c26 <xQueueGenericSend+0x9e>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <xQueueGenericSend+0xa2>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e000      	b.n	8009c2c <xQueueGenericSend+0xa4>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d10a      	bne.n	8009c46 <xQueueGenericSend+0xbe>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c34:	f383 8811 	msr	BASEPRI, r3
 8009c38:	f3bf 8f6f 	isb	sy
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	61fb      	str	r3, [r7, #28]
}
 8009c42:	bf00      	nop
 8009c44:	e7fe      	b.n	8009c44 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c46:	f002 fc61 	bl	800c50c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d302      	bcc.n	8009c5c <xQueueGenericSend+0xd4>
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b02      	cmp	r3, #2
 8009c5a:	d129      	bne.n	8009cb0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c5c:	683a      	ldr	r2, [r7, #0]
 8009c5e:	68b9      	ldr	r1, [r7, #8]
 8009c60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c62:	f000 fc5b 	bl	800a51c <prvCopyDataToQueue>
 8009c66:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d010      	beq.n	8009c92 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c72:	3324      	adds	r3, #36	; 0x24
 8009c74:	4618      	mov	r0, r3
 8009c76:	f001 fa79 	bl	800b16c <xTaskRemoveFromEventList>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d013      	beq.n	8009ca8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009c80:	4b3f      	ldr	r3, [pc, #252]	; (8009d80 <xQueueGenericSend+0x1f8>)
 8009c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c86:	601a      	str	r2, [r3, #0]
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	e00a      	b.n	8009ca8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d007      	beq.n	8009ca8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009c98:	4b39      	ldr	r3, [pc, #228]	; (8009d80 <xQueueGenericSend+0x1f8>)
 8009c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c9e:	601a      	str	r2, [r3, #0]
 8009ca0:	f3bf 8f4f 	dsb	sy
 8009ca4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ca8:	f002 fc60 	bl	800c56c <vPortExitCritical>
				return pdPASS;
 8009cac:	2301      	movs	r3, #1
 8009cae:	e063      	b.n	8009d78 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d103      	bne.n	8009cbe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009cb6:	f002 fc59 	bl	800c56c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	e05c      	b.n	8009d78 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d106      	bne.n	8009cd2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009cc4:	f107 0314 	add.w	r3, r7, #20
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f001 fab3 	bl	800b234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009cd2:	f002 fc4b 	bl	800c56c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009cd6:	f001 f80b 	bl	800acf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cda:	f002 fc17 	bl	800c50c <vPortEnterCritical>
 8009cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ce4:	b25b      	sxtb	r3, r3
 8009ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cea:	d103      	bne.n	8009cf4 <xQueueGenericSend+0x16c>
 8009cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cee:	2200      	movs	r2, #0
 8009cf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cfa:	b25b      	sxtb	r3, r3
 8009cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d00:	d103      	bne.n	8009d0a <xQueueGenericSend+0x182>
 8009d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009d0a:	f002 fc2f 	bl	800c56c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d0e:	1d3a      	adds	r2, r7, #4
 8009d10:	f107 0314 	add.w	r3, r7, #20
 8009d14:	4611      	mov	r1, r2
 8009d16:	4618      	mov	r0, r3
 8009d18:	f001 faa2 	bl	800b260 <xTaskCheckForTimeOut>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d124      	bne.n	8009d6c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d24:	f000 fcf2 	bl	800a70c <prvIsQueueFull>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d018      	beq.n	8009d60 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d30:	3310      	adds	r3, #16
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	4611      	mov	r1, r2
 8009d36:	4618      	mov	r0, r3
 8009d38:	f001 f9c8 	bl	800b0cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009d3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d3e:	f000 fc7d 	bl	800a63c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009d42:	f000 ffe3 	bl	800ad0c <xTaskResumeAll>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f47f af7c 	bne.w	8009c46 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009d4e:	4b0c      	ldr	r3, [pc, #48]	; (8009d80 <xQueueGenericSend+0x1f8>)
 8009d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d54:	601a      	str	r2, [r3, #0]
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	f3bf 8f6f 	isb	sy
 8009d5e:	e772      	b.n	8009c46 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009d60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d62:	f000 fc6b 	bl	800a63c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d66:	f000 ffd1 	bl	800ad0c <xTaskResumeAll>
 8009d6a:	e76c      	b.n	8009c46 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009d6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d6e:	f000 fc65 	bl	800a63c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d72:	f000 ffcb 	bl	800ad0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009d76:	2300      	movs	r3, #0
		}
	}
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3738      	adds	r7, #56	; 0x38
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}
 8009d80:	e000ed04 	.word	0xe000ed04

08009d84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b08e      	sub	sp, #56	; 0x38
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	60b9      	str	r1, [r7, #8]
 8009d8e:	607a      	str	r2, [r7, #4]
 8009d90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d10a      	bne.n	8009db2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da0:	f383 8811 	msr	BASEPRI, r3
 8009da4:	f3bf 8f6f 	isb	sy
 8009da8:	f3bf 8f4f 	dsb	sy
 8009dac:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009dae:	bf00      	nop
 8009db0:	e7fe      	b.n	8009db0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d103      	bne.n	8009dc0 <xQueueGenericSendFromISR+0x3c>
 8009db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d101      	bne.n	8009dc4 <xQueueGenericSendFromISR+0x40>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e000      	b.n	8009dc6 <xQueueGenericSendFromISR+0x42>
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d10a      	bne.n	8009de0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dce:	f383 8811 	msr	BASEPRI, r3
 8009dd2:	f3bf 8f6f 	isb	sy
 8009dd6:	f3bf 8f4f 	dsb	sy
 8009dda:	623b      	str	r3, [r7, #32]
}
 8009ddc:	bf00      	nop
 8009dde:	e7fe      	b.n	8009dde <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	2b02      	cmp	r3, #2
 8009de4:	d103      	bne.n	8009dee <xQueueGenericSendFromISR+0x6a>
 8009de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d101      	bne.n	8009df2 <xQueueGenericSendFromISR+0x6e>
 8009dee:	2301      	movs	r3, #1
 8009df0:	e000      	b.n	8009df4 <xQueueGenericSendFromISR+0x70>
 8009df2:	2300      	movs	r3, #0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10a      	bne.n	8009e0e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dfc:	f383 8811 	msr	BASEPRI, r3
 8009e00:	f3bf 8f6f 	isb	sy
 8009e04:	f3bf 8f4f 	dsb	sy
 8009e08:	61fb      	str	r3, [r7, #28]
}
 8009e0a:	bf00      	nop
 8009e0c:	e7fe      	b.n	8009e0c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e0e:	f002 fc3f 	bl	800c690 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e12:	f3ef 8211 	mrs	r2, BASEPRI
 8009e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1a:	f383 8811 	msr	BASEPRI, r3
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	61ba      	str	r2, [r7, #24]
 8009e28:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e2a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d302      	bcc.n	8009e40 <xQueueGenericSendFromISR+0xbc>
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	2b02      	cmp	r3, #2
 8009e3e:	d12c      	bne.n	8009e9a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	68b9      	ldr	r1, [r7, #8]
 8009e4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e50:	f000 fb64 	bl	800a51c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009e54:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5c:	d112      	bne.n	8009e84 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d016      	beq.n	8009e94 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e68:	3324      	adds	r3, #36	; 0x24
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f001 f97e 	bl	800b16c <xTaskRemoveFromEventList>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d00e      	beq.n	8009e94 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	601a      	str	r2, [r3, #0]
 8009e82:	e007      	b.n	8009e94 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009e84:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009e88:	3301      	adds	r3, #1
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	b25a      	sxtb	r2, r3
 8009e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009e94:	2301      	movs	r3, #1
 8009e96:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8009e98:	e001      	b.n	8009e9e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	637b      	str	r3, [r7, #52]	; 0x34
 8009e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ea0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009ea8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3738      	adds	r7, #56	; 0x38
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b08e      	sub	sp, #56	; 0x38
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d10a      	bne.n	8009ede <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ecc:	f383 8811 	msr	BASEPRI, r3
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	623b      	str	r3, [r7, #32]
}
 8009eda:	bf00      	nop
 8009edc:	e7fe      	b.n	8009edc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00a      	beq.n	8009efc <xQueueGiveFromISR+0x48>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	61fb      	str	r3, [r7, #28]
}
 8009ef8:	bf00      	nop
 8009efa:	e7fe      	b.n	8009efa <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8009efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d103      	bne.n	8009f0c <xQueueGiveFromISR+0x58>
 8009f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d101      	bne.n	8009f10 <xQueueGiveFromISR+0x5c>
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e000      	b.n	8009f12 <xQueueGiveFromISR+0x5e>
 8009f10:	2300      	movs	r3, #0
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d10a      	bne.n	8009f2c <xQueueGiveFromISR+0x78>
	__asm volatile
 8009f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1a:	f383 8811 	msr	BASEPRI, r3
 8009f1e:	f3bf 8f6f 	isb	sy
 8009f22:	f3bf 8f4f 	dsb	sy
 8009f26:	61bb      	str	r3, [r7, #24]
}
 8009f28:	bf00      	nop
 8009f2a:	e7fe      	b.n	8009f2a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f2c:	f002 fbb0 	bl	800c690 <vPortValidateInterruptPriority>
	__asm volatile
 8009f30:	f3ef 8211 	mrs	r2, BASEPRI
 8009f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f38:	f383 8811 	msr	BASEPRI, r3
 8009f3c:	f3bf 8f6f 	isb	sy
 8009f40:	f3bf 8f4f 	dsb	sy
 8009f44:	617a      	str	r2, [r7, #20]
 8009f46:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009f48:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f50:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d22b      	bcs.n	8009fb4 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f68:	1c5a      	adds	r2, r3, #1
 8009f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f76:	d112      	bne.n	8009f9e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d016      	beq.n	8009fae <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f82:	3324      	adds	r3, #36	; 0x24
 8009f84:	4618      	mov	r0, r3
 8009f86:	f001 f8f1 	bl	800b16c <xTaskRemoveFromEventList>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d00e      	beq.n	8009fae <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00b      	beq.n	8009fae <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	601a      	str	r2, [r3, #0]
 8009f9c:	e007      	b.n	8009fae <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fa2:	3301      	adds	r3, #1
 8009fa4:	b2db      	uxtb	r3, r3
 8009fa6:	b25a      	sxtb	r2, r3
 8009fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009faa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	637b      	str	r3, [r7, #52]	; 0x34
 8009fb2:	e001      	b.n	8009fb8 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	637b      	str	r3, [r7, #52]	; 0x34
 8009fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fba:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f383 8811 	msr	BASEPRI, r3
}
 8009fc2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3738      	adds	r7, #56	; 0x38
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
	...

08009fd0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b08c      	sub	sp, #48	; 0x30
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d10a      	bne.n	800a000 <xQueueReceive+0x30>
	__asm volatile
 8009fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fee:	f383 8811 	msr	BASEPRI, r3
 8009ff2:	f3bf 8f6f 	isb	sy
 8009ff6:	f3bf 8f4f 	dsb	sy
 8009ffa:	623b      	str	r3, [r7, #32]
}
 8009ffc:	bf00      	nop
 8009ffe:	e7fe      	b.n	8009ffe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d103      	bne.n	800a00e <xQueueReceive+0x3e>
 800a006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d101      	bne.n	800a012 <xQueueReceive+0x42>
 800a00e:	2301      	movs	r3, #1
 800a010:	e000      	b.n	800a014 <xQueueReceive+0x44>
 800a012:	2300      	movs	r3, #0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10a      	bne.n	800a02e <xQueueReceive+0x5e>
	__asm volatile
 800a018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	61fb      	str	r3, [r7, #28]
}
 800a02a:	bf00      	nop
 800a02c:	e7fe      	b.n	800a02c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a02e:	f001 fa63 	bl	800b4f8 <xTaskGetSchedulerState>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d102      	bne.n	800a03e <xQueueReceive+0x6e>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <xQueueReceive+0x72>
 800a03e:	2301      	movs	r3, #1
 800a040:	e000      	b.n	800a044 <xQueueReceive+0x74>
 800a042:	2300      	movs	r3, #0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10a      	bne.n	800a05e <xQueueReceive+0x8e>
	__asm volatile
 800a048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04c:	f383 8811 	msr	BASEPRI, r3
 800a050:	f3bf 8f6f 	isb	sy
 800a054:	f3bf 8f4f 	dsb	sy
 800a058:	61bb      	str	r3, [r7, #24]
}
 800a05a:	bf00      	nop
 800a05c:	e7fe      	b.n	800a05c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a05e:	f002 fa55 	bl	800c50c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a066:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d01f      	beq.n	800a0ae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a06e:	68b9      	ldr	r1, [r7, #8]
 800a070:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a072:	f000 fabd 	bl	800a5f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a078:	1e5a      	subs	r2, r3, #1
 800a07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00f      	beq.n	800a0a6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a088:	3310      	adds	r3, #16
 800a08a:	4618      	mov	r0, r3
 800a08c:	f001 f86e 	bl	800b16c <xTaskRemoveFromEventList>
 800a090:	4603      	mov	r3, r0
 800a092:	2b00      	cmp	r3, #0
 800a094:	d007      	beq.n	800a0a6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a096:	4b3d      	ldr	r3, [pc, #244]	; (800a18c <xQueueReceive+0x1bc>)
 800a098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a09c:	601a      	str	r2, [r3, #0]
 800a09e:	f3bf 8f4f 	dsb	sy
 800a0a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a0a6:	f002 fa61 	bl	800c56c <vPortExitCritical>
				return pdPASS;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e069      	b.n	800a182 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d103      	bne.n	800a0bc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a0b4:	f002 fa5a 	bl	800c56c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	e062      	b.n	800a182 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d106      	bne.n	800a0d0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a0c2:	f107 0310 	add.w	r3, r7, #16
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f001 f8b4 	bl	800b234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a0d0:	f002 fa4c 	bl	800c56c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0d4:	f000 fe0c 	bl	800acf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0d8:	f002 fa18 	bl	800c50c <vPortEnterCritical>
 800a0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0e2:	b25b      	sxtb	r3, r3
 800a0e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e8:	d103      	bne.n	800a0f2 <xQueueReceive+0x122>
 800a0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0f8:	b25b      	sxtb	r3, r3
 800a0fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0fe:	d103      	bne.n	800a108 <xQueueReceive+0x138>
 800a100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a102:	2200      	movs	r2, #0
 800a104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a108:	f002 fa30 	bl	800c56c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a10c:	1d3a      	adds	r2, r7, #4
 800a10e:	f107 0310 	add.w	r3, r7, #16
 800a112:	4611      	mov	r1, r2
 800a114:	4618      	mov	r0, r3
 800a116:	f001 f8a3 	bl	800b260 <xTaskCheckForTimeOut>
 800a11a:	4603      	mov	r3, r0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d123      	bne.n	800a168 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a122:	f000 fadd 	bl	800a6e0 <prvIsQueueEmpty>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d017      	beq.n	800a15c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12e:	3324      	adds	r3, #36	; 0x24
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	4611      	mov	r1, r2
 800a134:	4618      	mov	r0, r3
 800a136:	f000 ffc9 	bl	800b0cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a13a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a13c:	f000 fa7e 	bl	800a63c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a140:	f000 fde4 	bl	800ad0c <xTaskResumeAll>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d189      	bne.n	800a05e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a14a:	4b10      	ldr	r3, [pc, #64]	; (800a18c <xQueueReceive+0x1bc>)
 800a14c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a150:	601a      	str	r2, [r3, #0]
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	f3bf 8f6f 	isb	sy
 800a15a:	e780      	b.n	800a05e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a15c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a15e:	f000 fa6d 	bl	800a63c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a162:	f000 fdd3 	bl	800ad0c <xTaskResumeAll>
 800a166:	e77a      	b.n	800a05e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a16a:	f000 fa67 	bl	800a63c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a16e:	f000 fdcd 	bl	800ad0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a172:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a174:	f000 fab4 	bl	800a6e0 <prvIsQueueEmpty>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f43f af6f 	beq.w	800a05e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a180:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a182:	4618      	mov	r0, r3
 800a184:	3730      	adds	r7, #48	; 0x30
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	e000ed04 	.word	0xe000ed04

0800a190 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b08e      	sub	sp, #56	; 0x38
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a19a:	2300      	movs	r3, #0
 800a19c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10a      	bne.n	800a1c2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	623b      	str	r3, [r7, #32]
}
 800a1be:	bf00      	nop
 800a1c0:	e7fe      	b.n	800a1c0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a1c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00a      	beq.n	800a1e0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ce:	f383 8811 	msr	BASEPRI, r3
 800a1d2:	f3bf 8f6f 	isb	sy
 800a1d6:	f3bf 8f4f 	dsb	sy
 800a1da:	61fb      	str	r3, [r7, #28]
}
 800a1dc:	bf00      	nop
 800a1de:	e7fe      	b.n	800a1de <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1e0:	f001 f98a 	bl	800b4f8 <xTaskGetSchedulerState>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d102      	bne.n	800a1f0 <xQueueSemaphoreTake+0x60>
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d101      	bne.n	800a1f4 <xQueueSemaphoreTake+0x64>
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	e000      	b.n	800a1f6 <xQueueSemaphoreTake+0x66>
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d10a      	bne.n	800a210 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
 800a20a:	61bb      	str	r3, [r7, #24]
}
 800a20c:	bf00      	nop
 800a20e:	e7fe      	b.n	800a20e <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a210:	f002 f97c 	bl	800c50c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a218:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d024      	beq.n	800a26a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a222:	1e5a      	subs	r2, r3, #1
 800a224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a226:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d104      	bne.n	800a23a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800a230:	f001 fae2 	bl	800b7f8 <pvTaskIncrementMutexHeldCount>
 800a234:	4602      	mov	r2, r0
 800a236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a238:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00f      	beq.n	800a262 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a244:	3310      	adds	r3, #16
 800a246:	4618      	mov	r0, r3
 800a248:	f000 ff90 	bl	800b16c <xTaskRemoveFromEventList>
 800a24c:	4603      	mov	r3, r0
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d007      	beq.n	800a262 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a252:	4b54      	ldr	r3, [pc, #336]	; (800a3a4 <xQueueSemaphoreTake+0x214>)
 800a254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a258:	601a      	str	r2, [r3, #0]
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a262:	f002 f983 	bl	800c56c <vPortExitCritical>
				return pdPASS;
 800a266:	2301      	movs	r3, #1
 800a268:	e097      	b.n	800a39a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d111      	bne.n	800a294 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00a      	beq.n	800a28c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a27a:	f383 8811 	msr	BASEPRI, r3
 800a27e:	f3bf 8f6f 	isb	sy
 800a282:	f3bf 8f4f 	dsb	sy
 800a286:	617b      	str	r3, [r7, #20]
}
 800a288:	bf00      	nop
 800a28a:	e7fe      	b.n	800a28a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a28c:	f002 f96e 	bl	800c56c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a290:	2300      	movs	r3, #0
 800a292:	e082      	b.n	800a39a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a296:	2b00      	cmp	r3, #0
 800a298:	d106      	bne.n	800a2a8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a29a:	f107 030c 	add.w	r3, r7, #12
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f000 ffc8 	bl	800b234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a2a8:	f002 f960 	bl	800c56c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a2ac:	f000 fd20 	bl	800acf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a2b0:	f002 f92c 	bl	800c50c <vPortEnterCritical>
 800a2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2ba:	b25b      	sxtb	r3, r3
 800a2bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c0:	d103      	bne.n	800a2ca <xQueueSemaphoreTake+0x13a>
 800a2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2d0:	b25b      	sxtb	r3, r3
 800a2d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d6:	d103      	bne.n	800a2e0 <xQueueSemaphoreTake+0x150>
 800a2d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a2e0:	f002 f944 	bl	800c56c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a2e4:	463a      	mov	r2, r7
 800a2e6:	f107 030c 	add.w	r3, r7, #12
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f000 ffb7 	bl	800b260 <xTaskCheckForTimeOut>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d132      	bne.n	800a35e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a2f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a2fa:	f000 f9f1 	bl	800a6e0 <prvIsQueueEmpty>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d026      	beq.n	800a352 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d109      	bne.n	800a320 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a30c:	f002 f8fe 	bl	800c50c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800a310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	4618      	mov	r0, r3
 800a316:	f001 f90d 	bl	800b534 <xTaskPriorityInherit>
 800a31a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a31c:	f002 f926 	bl	800c56c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a322:	3324      	adds	r3, #36	; 0x24
 800a324:	683a      	ldr	r2, [r7, #0]
 800a326:	4611      	mov	r1, r2
 800a328:	4618      	mov	r0, r3
 800a32a:	f000 fecf 	bl	800b0cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a32e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a330:	f000 f984 	bl	800a63c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a334:	f000 fcea 	bl	800ad0c <xTaskResumeAll>
 800a338:	4603      	mov	r3, r0
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	f47f af68 	bne.w	800a210 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a340:	4b18      	ldr	r3, [pc, #96]	; (800a3a4 <xQueueSemaphoreTake+0x214>)
 800a342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a346:	601a      	str	r2, [r3, #0]
 800a348:	f3bf 8f4f 	dsb	sy
 800a34c:	f3bf 8f6f 	isb	sy
 800a350:	e75e      	b.n	800a210 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a352:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a354:	f000 f972 	bl	800a63c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a358:	f000 fcd8 	bl	800ad0c <xTaskResumeAll>
 800a35c:	e758      	b.n	800a210 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a35e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a360:	f000 f96c 	bl	800a63c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a364:	f000 fcd2 	bl	800ad0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a368:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a36a:	f000 f9b9 	bl	800a6e0 <prvIsQueueEmpty>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b00      	cmp	r3, #0
 800a372:	f43f af4d 	beq.w	800a210 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00d      	beq.n	800a398 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a37c:	f002 f8c6 	bl	800c50c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a380:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a382:	f000 f8b4 	bl	800a4ee <prvGetDisinheritPriorityAfterTimeout>
 800a386:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800a388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a38e:	4618      	mov	r0, r3
 800a390:	f001 f9ac 	bl	800b6ec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a394:	f002 f8ea 	bl	800c56c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a398:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3738      	adds	r7, #56	; 0x38
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	e000ed04 	.word	0xe000ed04

0800a3a8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b08e      	sub	sp, #56	; 0x38
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d10a      	bne.n	800a3d4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a3be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3c2:	f383 8811 	msr	BASEPRI, r3
 800a3c6:	f3bf 8f6f 	isb	sy
 800a3ca:	f3bf 8f4f 	dsb	sy
 800a3ce:	623b      	str	r3, [r7, #32]
}
 800a3d0:	bf00      	nop
 800a3d2:	e7fe      	b.n	800a3d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d103      	bne.n	800a3e2 <xQueueReceiveFromISR+0x3a>
 800a3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d101      	bne.n	800a3e6 <xQueueReceiveFromISR+0x3e>
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e000      	b.n	800a3e8 <xQueueReceiveFromISR+0x40>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10a      	bne.n	800a402 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f0:	f383 8811 	msr	BASEPRI, r3
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	f3bf 8f4f 	dsb	sy
 800a3fc:	61fb      	str	r3, [r7, #28]
}
 800a3fe:	bf00      	nop
 800a400:	e7fe      	b.n	800a400 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a402:	f002 f945 	bl	800c690 <vPortValidateInterruptPriority>
	__asm volatile
 800a406:	f3ef 8211 	mrs	r2, BASEPRI
 800a40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40e:	f383 8811 	msr	BASEPRI, r3
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	61ba      	str	r2, [r7, #24]
 800a41c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a41e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a420:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a426:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d02f      	beq.n	800a48e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a42e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a430:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a434:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a438:	68b9      	ldr	r1, [r7, #8]
 800a43a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a43c:	f000 f8d8 	bl	800a5f0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a442:	1e5a      	subs	r2, r3, #1
 800a444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a446:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a448:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a450:	d112      	bne.n	800a478 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a454:	691b      	ldr	r3, [r3, #16]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d016      	beq.n	800a488 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a45a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a45c:	3310      	adds	r3, #16
 800a45e:	4618      	mov	r0, r3
 800a460:	f000 fe84 	bl	800b16c <xTaskRemoveFromEventList>
 800a464:	4603      	mov	r3, r0
 800a466:	2b00      	cmp	r3, #0
 800a468:	d00e      	beq.n	800a488 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d00b      	beq.n	800a488 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2201      	movs	r2, #1
 800a474:	601a      	str	r2, [r3, #0]
 800a476:	e007      	b.n	800a488 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a47c:	3301      	adds	r3, #1
 800a47e:	b2db      	uxtb	r3, r3
 800a480:	b25a      	sxtb	r2, r3
 800a482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a488:	2301      	movs	r3, #1
 800a48a:	637b      	str	r3, [r7, #52]	; 0x34
 800a48c:	e001      	b.n	800a492 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a48e:	2300      	movs	r3, #0
 800a490:	637b      	str	r3, [r7, #52]	; 0x34
 800a492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a494:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	f383 8811 	msr	BASEPRI, r3
}
 800a49c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a49e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3738      	adds	r7, #56	; 0x38
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d10a      	bne.n	800a4d0 <vQueueDelete+0x28>
	__asm volatile
 800a4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4be:	f383 8811 	msr	BASEPRI, r3
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	60bb      	str	r3, [r7, #8]
}
 800a4cc:	bf00      	nop
 800a4ce:	e7fe      	b.n	800a4ce <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a4d0:	68f8      	ldr	r0, [r7, #12]
 800a4d2:	f000 f95b 	bl	800a78c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d102      	bne.n	800a4e6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a4e0:	68f8      	ldr	r0, [r7, #12]
 800a4e2:	f002 f9d7 	bl	800c894 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a4e6:	bf00      	nop
 800a4e8:	3710      	adds	r7, #16
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}

0800a4ee <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a4ee:	b480      	push	{r7}
 800a4f0:	b085      	sub	sp, #20
 800a4f2:	af00      	add	r7, sp, #0
 800a4f4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d006      	beq.n	800a50c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a508:	60fb      	str	r3, [r7, #12]
 800a50a:	e001      	b.n	800a510 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a50c:	2300      	movs	r3, #0
 800a50e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a510:	68fb      	ldr	r3, [r7, #12]
	}
 800a512:	4618      	mov	r0, r3
 800a514:	3714      	adds	r7, #20
 800a516:	46bd      	mov	sp, r7
 800a518:	bc80      	pop	{r7}
 800a51a:	4770      	bx	lr

0800a51c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b086      	sub	sp, #24
 800a520:	af00      	add	r7, sp, #0
 800a522:	60f8      	str	r0, [r7, #12]
 800a524:	60b9      	str	r1, [r7, #8]
 800a526:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a528:	2300      	movs	r3, #0
 800a52a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a530:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10d      	bne.n	800a556 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d14d      	bne.n	800a5de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	4618      	mov	r0, r3
 800a548:	f001 f862 	bl	800b610 <xTaskPriorityDisinherit>
 800a54c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	2200      	movs	r2, #0
 800a552:	605a      	str	r2, [r3, #4]
 800a554:	e043      	b.n	800a5de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d119      	bne.n	800a590 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	6898      	ldr	r0, [r3, #8]
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a564:	461a      	mov	r2, r3
 800a566:	68b9      	ldr	r1, [r7, #8]
 800a568:	f002 fbcb 	bl	800cd02 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	689a      	ldr	r2, [r3, #8]
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a574:	441a      	add	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	689a      	ldr	r2, [r3, #8]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	429a      	cmp	r2, r3
 800a584:	d32b      	bcc.n	800a5de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	609a      	str	r2, [r3, #8]
 800a58e:	e026      	b.n	800a5de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	68d8      	ldr	r0, [r3, #12]
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a598:	461a      	mov	r2, r3
 800a59a:	68b9      	ldr	r1, [r7, #8]
 800a59c:	f002 fbb1 	bl	800cd02 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	68da      	ldr	r2, [r3, #12]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a8:	425b      	negs	r3, r3
 800a5aa:	441a      	add	r2, r3
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	68da      	ldr	r2, [r3, #12]
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d207      	bcs.n	800a5cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	685a      	ldr	r2, [r3, #4]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c4:	425b      	negs	r3, r3
 800a5c6:	441a      	add	r2, r3
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2b02      	cmp	r3, #2
 800a5d0:	d105      	bne.n	800a5de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d002      	beq.n	800a5de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	1c5a      	adds	r2, r3, #1
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a5e6:	697b      	ldr	r3, [r7, #20]
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3718      	adds	r7, #24
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d018      	beq.n	800a634 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	68da      	ldr	r2, [r3, #12]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a60a:	441a      	add	r2, r3
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	68da      	ldr	r2, [r3, #12]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	429a      	cmp	r2, r3
 800a61a:	d303      	bcc.n	800a624 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	68d9      	ldr	r1, [r3, #12]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a62c:	461a      	mov	r2, r3
 800a62e:	6838      	ldr	r0, [r7, #0]
 800a630:	f002 fb67 	bl	800cd02 <memcpy>
	}
}
 800a634:	bf00      	nop
 800a636:	3708      	adds	r7, #8
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a644:	f001 ff62 	bl	800c50c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a64e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a650:	e011      	b.n	800a676 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a656:	2b00      	cmp	r3, #0
 800a658:	d012      	beq.n	800a680 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	3324      	adds	r3, #36	; 0x24
 800a65e:	4618      	mov	r0, r3
 800a660:	f000 fd84 	bl	800b16c <xTaskRemoveFromEventList>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d001      	beq.n	800a66e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a66a:	f000 fe5b 	bl	800b324 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a66e:	7bfb      	ldrb	r3, [r7, #15]
 800a670:	3b01      	subs	r3, #1
 800a672:	b2db      	uxtb	r3, r3
 800a674:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	dce9      	bgt.n	800a652 <prvUnlockQueue+0x16>
 800a67e:	e000      	b.n	800a682 <prvUnlockQueue+0x46>
					break;
 800a680:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	22ff      	movs	r2, #255	; 0xff
 800a686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a68a:	f001 ff6f 	bl	800c56c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a68e:	f001 ff3d 	bl	800c50c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a698:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a69a:	e011      	b.n	800a6c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	691b      	ldr	r3, [r3, #16]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d012      	beq.n	800a6ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	3310      	adds	r3, #16
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	f000 fd5f 	bl	800b16c <xTaskRemoveFromEventList>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d001      	beq.n	800a6b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a6b4:	f000 fe36 	bl	800b324 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a6b8:	7bbb      	ldrb	r3, [r7, #14]
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	b2db      	uxtb	r3, r3
 800a6be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a6c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	dce9      	bgt.n	800a69c <prvUnlockQueue+0x60>
 800a6c8:	e000      	b.n	800a6cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a6ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	22ff      	movs	r2, #255	; 0xff
 800a6d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a6d4:	f001 ff4a 	bl	800c56c <vPortExitCritical>
}
 800a6d8:	bf00      	nop
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6e8:	f001 ff10 	bl	800c50c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d102      	bne.n	800a6fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	60fb      	str	r3, [r7, #12]
 800a6f8:	e001      	b.n	800a6fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a6fe:	f001 ff35 	bl	800c56c <vPortExitCritical>

	return xReturn;
 800a702:	68fb      	ldr	r3, [r7, #12]
}
 800a704:	4618      	mov	r0, r3
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a714:	f001 fefa 	bl	800c50c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a720:	429a      	cmp	r2, r3
 800a722:	d102      	bne.n	800a72a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a724:	2301      	movs	r3, #1
 800a726:	60fb      	str	r3, [r7, #12]
 800a728:	e001      	b.n	800a72e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a72a:	2300      	movs	r3, #0
 800a72c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a72e:	f001 ff1d 	bl	800c56c <vPortExitCritical>

	return xReturn;
 800a732:	68fb      	ldr	r3, [r7, #12]
}
 800a734:	4618      	mov	r0, r3
 800a736:	3710      	adds	r7, #16
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a73c:	b480      	push	{r7}
 800a73e:	b085      	sub	sp, #20
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a746:	2300      	movs	r3, #0
 800a748:	60fb      	str	r3, [r7, #12]
 800a74a:	e014      	b.n	800a776 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a74c:	4a0e      	ldr	r2, [pc, #56]	; (800a788 <vQueueAddToRegistry+0x4c>)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d10b      	bne.n	800a770 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a758:	490b      	ldr	r1, [pc, #44]	; (800a788 <vQueueAddToRegistry+0x4c>)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	683a      	ldr	r2, [r7, #0]
 800a75e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a762:	4a09      	ldr	r2, [pc, #36]	; (800a788 <vQueueAddToRegistry+0x4c>)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	00db      	lsls	r3, r3, #3
 800a768:	4413      	add	r3, r2
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a76e:	e006      	b.n	800a77e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	3301      	adds	r3, #1
 800a774:	60fb      	str	r3, [r7, #12]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2b07      	cmp	r3, #7
 800a77a:	d9e7      	bls.n	800a74c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a77c:	bf00      	nop
 800a77e:	bf00      	nop
 800a780:	3714      	adds	r7, #20
 800a782:	46bd      	mov	sp, r7
 800a784:	bc80      	pop	{r7}
 800a786:	4770      	bx	lr
 800a788:	20002b90 	.word	0x20002b90

0800a78c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a78c:	b480      	push	{r7}
 800a78e:	b085      	sub	sp, #20
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a794:	2300      	movs	r3, #0
 800a796:	60fb      	str	r3, [r7, #12]
 800a798:	e016      	b.n	800a7c8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a79a:	4a10      	ldr	r2, [pc, #64]	; (800a7dc <vQueueUnregisterQueue+0x50>)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	00db      	lsls	r3, r3, #3
 800a7a0:	4413      	add	r3, r2
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d10b      	bne.n	800a7c2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a7aa:	4a0c      	ldr	r2, [pc, #48]	; (800a7dc <vQueueUnregisterQueue+0x50>)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2100      	movs	r1, #0
 800a7b0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a7b4:	4a09      	ldr	r2, [pc, #36]	; (800a7dc <vQueueUnregisterQueue+0x50>)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	00db      	lsls	r3, r3, #3
 800a7ba:	4413      	add	r3, r2
 800a7bc:	2200      	movs	r2, #0
 800a7be:	605a      	str	r2, [r3, #4]
				break;
 800a7c0:	e006      	b.n	800a7d0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	60fb      	str	r3, [r7, #12]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2b07      	cmp	r3, #7
 800a7cc:	d9e5      	bls.n	800a79a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a7ce:	bf00      	nop
 800a7d0:	bf00      	nop
 800a7d2:	3714      	adds	r7, #20
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bc80      	pop	{r7}
 800a7d8:	4770      	bx	lr
 800a7da:	bf00      	nop
 800a7dc:	20002b90 	.word	0x20002b90

0800a7e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	60b9      	str	r1, [r7, #8]
 800a7ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a7f0:	f001 fe8c 	bl	800c50c <vPortEnterCritical>
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a7fa:	b25b      	sxtb	r3, r3
 800a7fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a800:	d103      	bne.n	800a80a <vQueueWaitForMessageRestricted+0x2a>
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	2200      	movs	r2, #0
 800a806:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a810:	b25b      	sxtb	r3, r3
 800a812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a816:	d103      	bne.n	800a820 <vQueueWaitForMessageRestricted+0x40>
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a820:	f001 fea4 	bl	800c56c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d106      	bne.n	800a83a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	3324      	adds	r3, #36	; 0x24
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	68b9      	ldr	r1, [r7, #8]
 800a834:	4618      	mov	r0, r3
 800a836:	f000 fc6d 	bl	800b114 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a83a:	6978      	ldr	r0, [r7, #20]
 800a83c:	f7ff fefe 	bl	800a63c <prvUnlockQueue>
	}
 800a840:	bf00      	nop
 800a842:	3718      	adds	r7, #24
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b08e      	sub	sp, #56	; 0x38
 800a84c:	af04      	add	r7, sp, #16
 800a84e:	60f8      	str	r0, [r7, #12]
 800a850:	60b9      	str	r1, [r7, #8]
 800a852:	607a      	str	r2, [r7, #4]
 800a854:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10a      	bne.n	800a872 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a860:	f383 8811 	msr	BASEPRI, r3
 800a864:	f3bf 8f6f 	isb	sy
 800a868:	f3bf 8f4f 	dsb	sy
 800a86c:	623b      	str	r3, [r7, #32]
}
 800a86e:	bf00      	nop
 800a870:	e7fe      	b.n	800a870 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a874:	2b00      	cmp	r3, #0
 800a876:	d10a      	bne.n	800a88e <xTaskCreateStatic+0x46>
	__asm volatile
 800a878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a87c:	f383 8811 	msr	BASEPRI, r3
 800a880:	f3bf 8f6f 	isb	sy
 800a884:	f3bf 8f4f 	dsb	sy
 800a888:	61fb      	str	r3, [r7, #28]
}
 800a88a:	bf00      	nop
 800a88c:	e7fe      	b.n	800a88c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a88e:	23bc      	movs	r3, #188	; 0xbc
 800a890:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	2bbc      	cmp	r3, #188	; 0xbc
 800a896:	d00a      	beq.n	800a8ae <xTaskCreateStatic+0x66>
	__asm volatile
 800a898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a89c:	f383 8811 	msr	BASEPRI, r3
 800a8a0:	f3bf 8f6f 	isb	sy
 800a8a4:	f3bf 8f4f 	dsb	sy
 800a8a8:	61bb      	str	r3, [r7, #24]
}
 800a8aa:	bf00      	nop
 800a8ac:	e7fe      	b.n	800a8ac <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a8ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d01e      	beq.n	800a8f2 <xTaskCreateStatic+0xaa>
 800a8b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d01b      	beq.n	800a8f2 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a8ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8bc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a8be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a8c2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	2202      	movs	r2, #2
 800a8c8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	9303      	str	r3, [sp, #12]
 800a8d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d2:	9302      	str	r3, [sp, #8]
 800a8d4:	f107 0314 	add.w	r3, r7, #20
 800a8d8:	9301      	str	r3, [sp, #4]
 800a8da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8dc:	9300      	str	r3, [sp, #0]
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	68b9      	ldr	r1, [r7, #8]
 800a8e4:	68f8      	ldr	r0, [r7, #12]
 800a8e6:	f000 f851 	bl	800a98c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a8ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a8ec:	f000 f8ec 	bl	800aac8 <prvAddNewTaskToReadyList>
 800a8f0:	e001      	b.n	800a8f6 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a8f6:	697b      	ldr	r3, [r7, #20]
	}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3728      	adds	r7, #40	; 0x28
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a900:	b580      	push	{r7, lr}
 800a902:	b08c      	sub	sp, #48	; 0x30
 800a904:	af04      	add	r7, sp, #16
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	60b9      	str	r1, [r7, #8]
 800a90a:	603b      	str	r3, [r7, #0]
 800a90c:	4613      	mov	r3, r2
 800a90e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a910:	88fb      	ldrh	r3, [r7, #6]
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	4618      	mov	r0, r3
 800a916:	f001 fef9 	bl	800c70c <pvPortMalloc>
 800a91a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00e      	beq.n	800a940 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a922:	20bc      	movs	r0, #188	; 0xbc
 800a924:	f001 fef2 	bl	800c70c <pvPortMalloc>
 800a928:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d003      	beq.n	800a938 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a930:	69fb      	ldr	r3, [r7, #28]
 800a932:	697a      	ldr	r2, [r7, #20]
 800a934:	631a      	str	r2, [r3, #48]	; 0x30
 800a936:	e005      	b.n	800a944 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a938:	6978      	ldr	r0, [r7, #20]
 800a93a:	f001 ffab 	bl	800c894 <vPortFree>
 800a93e:	e001      	b.n	800a944 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a940:	2300      	movs	r3, #0
 800a942:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d017      	beq.n	800a97a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	2200      	movs	r2, #0
 800a94e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a952:	88fa      	ldrh	r2, [r7, #6]
 800a954:	2300      	movs	r3, #0
 800a956:	9303      	str	r3, [sp, #12]
 800a958:	69fb      	ldr	r3, [r7, #28]
 800a95a:	9302      	str	r3, [sp, #8]
 800a95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a95e:	9301      	str	r3, [sp, #4]
 800a960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	68b9      	ldr	r1, [r7, #8]
 800a968:	68f8      	ldr	r0, [r7, #12]
 800a96a:	f000 f80f 	bl	800a98c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a96e:	69f8      	ldr	r0, [r7, #28]
 800a970:	f000 f8aa 	bl	800aac8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a974:	2301      	movs	r3, #1
 800a976:	61bb      	str	r3, [r7, #24]
 800a978:	e002      	b.n	800a980 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a97a:	f04f 33ff 	mov.w	r3, #4294967295
 800a97e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a980:	69bb      	ldr	r3, [r7, #24]
	}
 800a982:	4618      	mov	r0, r3
 800a984:	3720      	adds	r7, #32
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
	...

0800a98c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b088      	sub	sp, #32
 800a990:	af00      	add	r7, sp, #0
 800a992:	60f8      	str	r0, [r7, #12]
 800a994:	60b9      	str	r1, [r7, #8]
 800a996:	607a      	str	r2, [r7, #4]
 800a998:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a99c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	21a5      	movs	r1, #165	; 0xa5
 800a9a6:	f002 f9ba 	bl	800cd1e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a9aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4413      	add	r3, r2
 800a9ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a9bc:	69bb      	ldr	r3, [r7, #24]
 800a9be:	f023 0307 	bic.w	r3, r3, #7
 800a9c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a9c4:	69bb      	ldr	r3, [r7, #24]
 800a9c6:	f003 0307 	and.w	r3, r3, #7
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00a      	beq.n	800a9e4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	617b      	str	r3, [r7, #20]
}
 800a9e0:	bf00      	nop
 800a9e2:	e7fe      	b.n	800a9e2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	61fb      	str	r3, [r7, #28]
 800a9e8:	e012      	b.n	800aa10 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a9ea:	68ba      	ldr	r2, [r7, #8]
 800a9ec:	69fb      	ldr	r3, [r7, #28]
 800a9ee:	4413      	add	r3, r2
 800a9f0:	7819      	ldrb	r1, [r3, #0]
 800a9f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9f4:	69fb      	ldr	r3, [r7, #28]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	3334      	adds	r3, #52	; 0x34
 800a9fa:	460a      	mov	r2, r1
 800a9fc:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a9fe:	68ba      	ldr	r2, [r7, #8]
 800aa00:	69fb      	ldr	r3, [r7, #28]
 800aa02:	4413      	add	r3, r2
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d006      	beq.n	800aa18 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aa0a:	69fb      	ldr	r3, [r7, #28]
 800aa0c:	3301      	adds	r3, #1
 800aa0e:	61fb      	str	r3, [r7, #28]
 800aa10:	69fb      	ldr	r3, [r7, #28]
 800aa12:	2b0f      	cmp	r3, #15
 800aa14:	d9e9      	bls.n	800a9ea <prvInitialiseNewTask+0x5e>
 800aa16:	e000      	b.n	800aa1a <prvInitialiseNewTask+0x8e>
		{
			break;
 800aa18:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aa1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aa22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa24:	2b37      	cmp	r3, #55	; 0x37
 800aa26:	d901      	bls.n	800aa2c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aa28:	2337      	movs	r3, #55	; 0x37
 800aa2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aa2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800aa32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800aa38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800aa3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa40:	3304      	adds	r3, #4
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7fe fe65 	bl	8009712 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800aa48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa4a:	3318      	adds	r3, #24
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f7fe fe60 	bl	8009712 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800aa52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aa5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800aa62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aa68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800aa70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa72:	2200      	movs	r2, #0
 800aa74:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800aa78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa7a:	3354      	adds	r3, #84	; 0x54
 800aa7c:	2260      	movs	r2, #96	; 0x60
 800aa7e:	2100      	movs	r1, #0
 800aa80:	4618      	mov	r0, r3
 800aa82:	f002 f94c 	bl	800cd1e <memset>
 800aa86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa88:	4a0c      	ldr	r2, [pc, #48]	; (800aabc <prvInitialiseNewTask+0x130>)
 800aa8a:	659a      	str	r2, [r3, #88]	; 0x58
 800aa8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa8e:	4a0c      	ldr	r2, [pc, #48]	; (800aac0 <prvInitialiseNewTask+0x134>)
 800aa90:	65da      	str	r2, [r3, #92]	; 0x5c
 800aa92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa94:	4a0b      	ldr	r2, [pc, #44]	; (800aac4 <prvInitialiseNewTask+0x138>)
 800aa96:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800aa98:	683a      	ldr	r2, [r7, #0]
 800aa9a:	68f9      	ldr	r1, [r7, #12]
 800aa9c:	69b8      	ldr	r0, [r7, #24]
 800aa9e:	f001 fc41 	bl	800c324 <pxPortInitialiseStack>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800aaa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d002      	beq.n	800aab4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800aaae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aab2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aab4:	bf00      	nop
 800aab6:	3720      	adds	r7, #32
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}
 800aabc:	0800f7cc 	.word	0x0800f7cc
 800aac0:	0800f7ec 	.word	0x0800f7ec
 800aac4:	0800f7ac 	.word	0x0800f7ac

0800aac8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b082      	sub	sp, #8
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800aad0:	f001 fd1c 	bl	800c50c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aad4:	4b2d      	ldr	r3, [pc, #180]	; (800ab8c <prvAddNewTaskToReadyList+0xc4>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	3301      	adds	r3, #1
 800aada:	4a2c      	ldr	r2, [pc, #176]	; (800ab8c <prvAddNewTaskToReadyList+0xc4>)
 800aadc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800aade:	4b2c      	ldr	r3, [pc, #176]	; (800ab90 <prvAddNewTaskToReadyList+0xc8>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d109      	bne.n	800aafa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800aae6:	4a2a      	ldr	r2, [pc, #168]	; (800ab90 <prvAddNewTaskToReadyList+0xc8>)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800aaec:	4b27      	ldr	r3, [pc, #156]	; (800ab8c <prvAddNewTaskToReadyList+0xc4>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d110      	bne.n	800ab16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800aaf4:	f000 fc3a 	bl	800b36c <prvInitialiseTaskLists>
 800aaf8:	e00d      	b.n	800ab16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800aafa:	4b26      	ldr	r3, [pc, #152]	; (800ab94 <prvAddNewTaskToReadyList+0xcc>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d109      	bne.n	800ab16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ab02:	4b23      	ldr	r3, [pc, #140]	; (800ab90 <prvAddNewTaskToReadyList+0xc8>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d802      	bhi.n	800ab16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ab10:	4a1f      	ldr	r2, [pc, #124]	; (800ab90 <prvAddNewTaskToReadyList+0xc8>)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ab16:	4b20      	ldr	r3, [pc, #128]	; (800ab98 <prvAddNewTaskToReadyList+0xd0>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	4a1e      	ldr	r2, [pc, #120]	; (800ab98 <prvAddNewTaskToReadyList+0xd0>)
 800ab1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ab20:	4b1d      	ldr	r3, [pc, #116]	; (800ab98 <prvAddNewTaskToReadyList+0xd0>)
 800ab22:	681a      	ldr	r2, [r3, #0]
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab2c:	4b1b      	ldr	r3, [pc, #108]	; (800ab9c <prvAddNewTaskToReadyList+0xd4>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d903      	bls.n	800ab3c <prvAddNewTaskToReadyList+0x74>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab38:	4a18      	ldr	r2, [pc, #96]	; (800ab9c <prvAddNewTaskToReadyList+0xd4>)
 800ab3a:	6013      	str	r3, [r2, #0]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab40:	4613      	mov	r3, r2
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	4413      	add	r3, r2
 800ab46:	009b      	lsls	r3, r3, #2
 800ab48:	4a15      	ldr	r2, [pc, #84]	; (800aba0 <prvAddNewTaskToReadyList+0xd8>)
 800ab4a:	441a      	add	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	3304      	adds	r3, #4
 800ab50:	4619      	mov	r1, r3
 800ab52:	4610      	mov	r0, r2
 800ab54:	f7fe fde9 	bl	800972a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ab58:	f001 fd08 	bl	800c56c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ab5c:	4b0d      	ldr	r3, [pc, #52]	; (800ab94 <prvAddNewTaskToReadyList+0xcc>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00e      	beq.n	800ab82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ab64:	4b0a      	ldr	r3, [pc, #40]	; (800ab90 <prvAddNewTaskToReadyList+0xc8>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	d207      	bcs.n	800ab82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ab72:	4b0c      	ldr	r3, [pc, #48]	; (800aba4 <prvAddNewTaskToReadyList+0xdc>)
 800ab74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab78:	601a      	str	r2, [r3, #0]
 800ab7a:	f3bf 8f4f 	dsb	sy
 800ab7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab82:	bf00      	nop
 800ab84:	3708      	adds	r7, #8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20000eac 	.word	0x20000eac
 800ab90:	200009d8 	.word	0x200009d8
 800ab94:	20000eb8 	.word	0x20000eb8
 800ab98:	20000ec8 	.word	0x20000ec8
 800ab9c:	20000eb4 	.word	0x20000eb4
 800aba0:	200009dc 	.word	0x200009dc
 800aba4:	e000ed04 	.word	0xe000ed04

0800aba8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800abb0:	2300      	movs	r3, #0
 800abb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d017      	beq.n	800abea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800abba:	4b13      	ldr	r3, [pc, #76]	; (800ac08 <vTaskDelay+0x60>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d00a      	beq.n	800abd8 <vTaskDelay+0x30>
	__asm volatile
 800abc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc6:	f383 8811 	msr	BASEPRI, r3
 800abca:	f3bf 8f6f 	isb	sy
 800abce:	f3bf 8f4f 	dsb	sy
 800abd2:	60bb      	str	r3, [r7, #8]
}
 800abd4:	bf00      	nop
 800abd6:	e7fe      	b.n	800abd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800abd8:	f000 f88a 	bl	800acf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800abdc:	2100      	movs	r1, #0
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 ffe6 	bl	800bbb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800abe4:	f000 f892 	bl	800ad0c <xTaskResumeAll>
 800abe8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d107      	bne.n	800ac00 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800abf0:	4b06      	ldr	r3, [pc, #24]	; (800ac0c <vTaskDelay+0x64>)
 800abf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abf6:	601a      	str	r2, [r3, #0]
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac00:	bf00      	nop
 800ac02:	3710      	adds	r7, #16
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	20000ed4 	.word	0x20000ed4
 800ac0c:	e000ed04 	.word	0xe000ed04

0800ac10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b08a      	sub	sp, #40	; 0x28
 800ac14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ac1e:	463a      	mov	r2, r7
 800ac20:	1d39      	adds	r1, r7, #4
 800ac22:	f107 0308 	add.w	r3, r7, #8
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7fe fd22 	bl	8009670 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ac2c:	6839      	ldr	r1, [r7, #0]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	68ba      	ldr	r2, [r7, #8]
 800ac32:	9202      	str	r2, [sp, #8]
 800ac34:	9301      	str	r3, [sp, #4]
 800ac36:	2300      	movs	r3, #0
 800ac38:	9300      	str	r3, [sp, #0]
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	460a      	mov	r2, r1
 800ac3e:	4924      	ldr	r1, [pc, #144]	; (800acd0 <vTaskStartScheduler+0xc0>)
 800ac40:	4824      	ldr	r0, [pc, #144]	; (800acd4 <vTaskStartScheduler+0xc4>)
 800ac42:	f7ff fe01 	bl	800a848 <xTaskCreateStatic>
 800ac46:	4603      	mov	r3, r0
 800ac48:	4a23      	ldr	r2, [pc, #140]	; (800acd8 <vTaskStartScheduler+0xc8>)
 800ac4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ac4c:	4b22      	ldr	r3, [pc, #136]	; (800acd8 <vTaskStartScheduler+0xc8>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d002      	beq.n	800ac5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ac54:	2301      	movs	r3, #1
 800ac56:	617b      	str	r3, [r7, #20]
 800ac58:	e001      	b.n	800ac5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d102      	bne.n	800ac6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ac64:	f000 fff8 	bl	800bc58 <xTimerCreateTimerTask>
 800ac68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	d11b      	bne.n	800aca8 <vTaskStartScheduler+0x98>
	__asm volatile
 800ac70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac74:	f383 8811 	msr	BASEPRI, r3
 800ac78:	f3bf 8f6f 	isb	sy
 800ac7c:	f3bf 8f4f 	dsb	sy
 800ac80:	613b      	str	r3, [r7, #16]
}
 800ac82:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ac84:	4b15      	ldr	r3, [pc, #84]	; (800acdc <vTaskStartScheduler+0xcc>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	3354      	adds	r3, #84	; 0x54
 800ac8a:	4a15      	ldr	r2, [pc, #84]	; (800ace0 <vTaskStartScheduler+0xd0>)
 800ac8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ac8e:	4b15      	ldr	r3, [pc, #84]	; (800ace4 <vTaskStartScheduler+0xd4>)
 800ac90:	f04f 32ff 	mov.w	r2, #4294967295
 800ac94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ac96:	4b14      	ldr	r3, [pc, #80]	; (800ace8 <vTaskStartScheduler+0xd8>)
 800ac98:	2201      	movs	r2, #1
 800ac9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800ac9c:	4b13      	ldr	r3, [pc, #76]	; (800acec <vTaskStartScheduler+0xdc>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aca2:	f001 fbc1 	bl	800c428 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aca6:	e00e      	b.n	800acc6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acae:	d10a      	bne.n	800acc6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800acb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb4:	f383 8811 	msr	BASEPRI, r3
 800acb8:	f3bf 8f6f 	isb	sy
 800acbc:	f3bf 8f4f 	dsb	sy
 800acc0:	60fb      	str	r3, [r7, #12]
}
 800acc2:	bf00      	nop
 800acc4:	e7fe      	b.n	800acc4 <vTaskStartScheduler+0xb4>
}
 800acc6:	bf00      	nop
 800acc8:	3718      	adds	r7, #24
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	0800f664 	.word	0x0800f664
 800acd4:	0800b33d 	.word	0x0800b33d
 800acd8:	20000ed0 	.word	0x20000ed0
 800acdc:	200009d8 	.word	0x200009d8
 800ace0:	20000010 	.word	0x20000010
 800ace4:	20000ecc 	.word	0x20000ecc
 800ace8:	20000eb8 	.word	0x20000eb8
 800acec:	20000eb0 	.word	0x20000eb0

0800acf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800acf0:	b480      	push	{r7}
 800acf2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800acf4:	4b04      	ldr	r3, [pc, #16]	; (800ad08 <vTaskSuspendAll+0x18>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	3301      	adds	r3, #1
 800acfa:	4a03      	ldr	r2, [pc, #12]	; (800ad08 <vTaskSuspendAll+0x18>)
 800acfc:	6013      	str	r3, [r2, #0]
}
 800acfe:	bf00      	nop
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bc80      	pop	{r7}
 800ad04:	4770      	bx	lr
 800ad06:	bf00      	nop
 800ad08:	20000ed4 	.word	0x20000ed4

0800ad0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b084      	sub	sp, #16
 800ad10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad12:	2300      	movs	r3, #0
 800ad14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad16:	2300      	movs	r3, #0
 800ad18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad1a:	4b42      	ldr	r3, [pc, #264]	; (800ae24 <xTaskResumeAll+0x118>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10a      	bne.n	800ad38 <xTaskResumeAll+0x2c>
	__asm volatile
 800ad22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad26:	f383 8811 	msr	BASEPRI, r3
 800ad2a:	f3bf 8f6f 	isb	sy
 800ad2e:	f3bf 8f4f 	dsb	sy
 800ad32:	603b      	str	r3, [r7, #0]
}
 800ad34:	bf00      	nop
 800ad36:	e7fe      	b.n	800ad36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ad38:	f001 fbe8 	bl	800c50c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ad3c:	4b39      	ldr	r3, [pc, #228]	; (800ae24 <xTaskResumeAll+0x118>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	3b01      	subs	r3, #1
 800ad42:	4a38      	ldr	r2, [pc, #224]	; (800ae24 <xTaskResumeAll+0x118>)
 800ad44:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad46:	4b37      	ldr	r3, [pc, #220]	; (800ae24 <xTaskResumeAll+0x118>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d162      	bne.n	800ae14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ad4e:	4b36      	ldr	r3, [pc, #216]	; (800ae28 <xTaskResumeAll+0x11c>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d05e      	beq.n	800ae14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad56:	e02f      	b.n	800adb8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800ad58:	4b34      	ldr	r3, [pc, #208]	; (800ae2c <xTaskResumeAll+0x120>)
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	68db      	ldr	r3, [r3, #12]
 800ad5e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	3318      	adds	r3, #24
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7fe fd3b 	bl	80097e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	3304      	adds	r3, #4
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7fe fd36 	bl	80097e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad78:	4b2d      	ldr	r3, [pc, #180]	; (800ae30 <xTaskResumeAll+0x124>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d903      	bls.n	800ad88 <xTaskResumeAll+0x7c>
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad84:	4a2a      	ldr	r2, [pc, #168]	; (800ae30 <xTaskResumeAll+0x124>)
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	009b      	lsls	r3, r3, #2
 800ad90:	4413      	add	r3, r2
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	4a27      	ldr	r2, [pc, #156]	; (800ae34 <xTaskResumeAll+0x128>)
 800ad96:	441a      	add	r2, r3
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	3304      	adds	r3, #4
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	4610      	mov	r0, r2
 800ada0:	f7fe fcc3 	bl	800972a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ada8:	4b23      	ldr	r3, [pc, #140]	; (800ae38 <xTaskResumeAll+0x12c>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adae:	429a      	cmp	r2, r3
 800adb0:	d302      	bcc.n	800adb8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800adb2:	4b22      	ldr	r3, [pc, #136]	; (800ae3c <xTaskResumeAll+0x130>)
 800adb4:	2201      	movs	r2, #1
 800adb6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800adb8:	4b1c      	ldr	r3, [pc, #112]	; (800ae2c <xTaskResumeAll+0x120>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d1cb      	bne.n	800ad58 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d001      	beq.n	800adca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800adc6:	f000 fb73 	bl	800b4b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800adca:	4b1d      	ldr	r3, [pc, #116]	; (800ae40 <xTaskResumeAll+0x134>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d010      	beq.n	800adf8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800add6:	f000 f857 	bl	800ae88 <xTaskIncrementTick>
 800adda:	4603      	mov	r3, r0
 800addc:	2b00      	cmp	r3, #0
 800adde:	d002      	beq.n	800ade6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ade0:	4b16      	ldr	r3, [pc, #88]	; (800ae3c <xTaskResumeAll+0x130>)
 800ade2:	2201      	movs	r2, #1
 800ade4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	3b01      	subs	r3, #1
 800adea:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d1f1      	bne.n	800add6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800adf2:	4b13      	ldr	r3, [pc, #76]	; (800ae40 <xTaskResumeAll+0x134>)
 800adf4:	2200      	movs	r2, #0
 800adf6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800adf8:	4b10      	ldr	r3, [pc, #64]	; (800ae3c <xTaskResumeAll+0x130>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d009      	beq.n	800ae14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae00:	2301      	movs	r3, #1
 800ae02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae04:	4b0f      	ldr	r3, [pc, #60]	; (800ae44 <xTaskResumeAll+0x138>)
 800ae06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae0a:	601a      	str	r2, [r3, #0]
 800ae0c:	f3bf 8f4f 	dsb	sy
 800ae10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae14:	f001 fbaa 	bl	800c56c <vPortExitCritical>

	return xAlreadyYielded;
 800ae18:	68bb      	ldr	r3, [r7, #8]
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3710      	adds	r7, #16
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop
 800ae24:	20000ed4 	.word	0x20000ed4
 800ae28:	20000eac 	.word	0x20000eac
 800ae2c:	20000e6c 	.word	0x20000e6c
 800ae30:	20000eb4 	.word	0x20000eb4
 800ae34:	200009dc 	.word	0x200009dc
 800ae38:	200009d8 	.word	0x200009d8
 800ae3c:	20000ec0 	.word	0x20000ec0
 800ae40:	20000ebc 	.word	0x20000ebc
 800ae44:	e000ed04 	.word	0xe000ed04

0800ae48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b083      	sub	sp, #12
 800ae4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ae4e:	4b04      	ldr	r3, [pc, #16]	; (800ae60 <xTaskGetTickCount+0x18>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ae54:	687b      	ldr	r3, [r7, #4]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	370c      	adds	r7, #12
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bc80      	pop	{r7}
 800ae5e:	4770      	bx	lr
 800ae60:	20000eb0 	.word	0x20000eb0

0800ae64 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b082      	sub	sp, #8
 800ae68:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ae6a:	f001 fc11 	bl	800c690 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ae6e:	2300      	movs	r3, #0
 800ae70:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ae72:	4b04      	ldr	r3, [pc, #16]	; (800ae84 <xTaskGetTickCountFromISR+0x20>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae78:	683b      	ldr	r3, [r7, #0]
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3708      	adds	r7, #8
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	20000eb0 	.word	0x20000eb0

0800ae88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae92:	4b51      	ldr	r3, [pc, #324]	; (800afd8 <xTaskIncrementTick+0x150>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	f040 808e 	bne.w	800afb8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ae9c:	4b4f      	ldr	r3, [pc, #316]	; (800afdc <xTaskIncrementTick+0x154>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	3301      	adds	r3, #1
 800aea2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aea4:	4a4d      	ldr	r2, [pc, #308]	; (800afdc <xTaskIncrementTick+0x154>)
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aeaa:	693b      	ldr	r3, [r7, #16]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d120      	bne.n	800aef2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800aeb0:	4b4b      	ldr	r3, [pc, #300]	; (800afe0 <xTaskIncrementTick+0x158>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d00a      	beq.n	800aed0 <xTaskIncrementTick+0x48>
	__asm volatile
 800aeba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aebe:	f383 8811 	msr	BASEPRI, r3
 800aec2:	f3bf 8f6f 	isb	sy
 800aec6:	f3bf 8f4f 	dsb	sy
 800aeca:	603b      	str	r3, [r7, #0]
}
 800aecc:	bf00      	nop
 800aece:	e7fe      	b.n	800aece <xTaskIncrementTick+0x46>
 800aed0:	4b43      	ldr	r3, [pc, #268]	; (800afe0 <xTaskIncrementTick+0x158>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	60fb      	str	r3, [r7, #12]
 800aed6:	4b43      	ldr	r3, [pc, #268]	; (800afe4 <xTaskIncrementTick+0x15c>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a41      	ldr	r2, [pc, #260]	; (800afe0 <xTaskIncrementTick+0x158>)
 800aedc:	6013      	str	r3, [r2, #0]
 800aede:	4a41      	ldr	r2, [pc, #260]	; (800afe4 <xTaskIncrementTick+0x15c>)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	6013      	str	r3, [r2, #0]
 800aee4:	4b40      	ldr	r3, [pc, #256]	; (800afe8 <xTaskIncrementTick+0x160>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	3301      	adds	r3, #1
 800aeea:	4a3f      	ldr	r2, [pc, #252]	; (800afe8 <xTaskIncrementTick+0x160>)
 800aeec:	6013      	str	r3, [r2, #0]
 800aeee:	f000 fadf 	bl	800b4b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aef2:	4b3e      	ldr	r3, [pc, #248]	; (800afec <xTaskIncrementTick+0x164>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	693a      	ldr	r2, [r7, #16]
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d34e      	bcc.n	800af9a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aefc:	4b38      	ldr	r3, [pc, #224]	; (800afe0 <xTaskIncrementTick+0x158>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d101      	bne.n	800af0a <xTaskIncrementTick+0x82>
 800af06:	2301      	movs	r3, #1
 800af08:	e000      	b.n	800af0c <xTaskIncrementTick+0x84>
 800af0a:	2300      	movs	r3, #0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d004      	beq.n	800af1a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af10:	4b36      	ldr	r3, [pc, #216]	; (800afec <xTaskIncrementTick+0x164>)
 800af12:	f04f 32ff 	mov.w	r2, #4294967295
 800af16:	601a      	str	r2, [r3, #0]
					break;
 800af18:	e03f      	b.n	800af9a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800af1a:	4b31      	ldr	r3, [pc, #196]	; (800afe0 <xTaskIncrementTick+0x158>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af2a:	693a      	ldr	r2, [r7, #16]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d203      	bcs.n	800af3a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af32:	4a2e      	ldr	r2, [pc, #184]	; (800afec <xTaskIncrementTick+0x164>)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6013      	str	r3, [r2, #0]
						break;
 800af38:	e02f      	b.n	800af9a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	3304      	adds	r3, #4
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe fc4e 	bl	80097e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d004      	beq.n	800af56 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	3318      	adds	r3, #24
 800af50:	4618      	mov	r0, r3
 800af52:	f7fe fc45 	bl	80097e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af5a:	4b25      	ldr	r3, [pc, #148]	; (800aff0 <xTaskIncrementTick+0x168>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d903      	bls.n	800af6a <xTaskIncrementTick+0xe2>
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af66:	4a22      	ldr	r2, [pc, #136]	; (800aff0 <xTaskIncrementTick+0x168>)
 800af68:	6013      	str	r3, [r2, #0]
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af6e:	4613      	mov	r3, r2
 800af70:	009b      	lsls	r3, r3, #2
 800af72:	4413      	add	r3, r2
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	4a1f      	ldr	r2, [pc, #124]	; (800aff4 <xTaskIncrementTick+0x16c>)
 800af78:	441a      	add	r2, r3
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4619      	mov	r1, r3
 800af80:	4610      	mov	r0, r2
 800af82:	f7fe fbd2 	bl	800972a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af8a:	4b1b      	ldr	r3, [pc, #108]	; (800aff8 <xTaskIncrementTick+0x170>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af90:	429a      	cmp	r2, r3
 800af92:	d3b3      	bcc.n	800aefc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800af94:	2301      	movs	r3, #1
 800af96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af98:	e7b0      	b.n	800aefc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af9a:	4b17      	ldr	r3, [pc, #92]	; (800aff8 <xTaskIncrementTick+0x170>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afa0:	4914      	ldr	r1, [pc, #80]	; (800aff4 <xTaskIncrementTick+0x16c>)
 800afa2:	4613      	mov	r3, r2
 800afa4:	009b      	lsls	r3, r3, #2
 800afa6:	4413      	add	r3, r2
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	440b      	add	r3, r1
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2b01      	cmp	r3, #1
 800afb0:	d907      	bls.n	800afc2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800afb2:	2301      	movs	r3, #1
 800afb4:	617b      	str	r3, [r7, #20]
 800afb6:	e004      	b.n	800afc2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800afb8:	4b10      	ldr	r3, [pc, #64]	; (800affc <xTaskIncrementTick+0x174>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	3301      	adds	r3, #1
 800afbe:	4a0f      	ldr	r2, [pc, #60]	; (800affc <xTaskIncrementTick+0x174>)
 800afc0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800afc2:	4b0f      	ldr	r3, [pc, #60]	; (800b000 <xTaskIncrementTick+0x178>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d001      	beq.n	800afce <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800afca:	2301      	movs	r3, #1
 800afcc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800afce:	697b      	ldr	r3, [r7, #20]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3718      	adds	r7, #24
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}
 800afd8:	20000ed4 	.word	0x20000ed4
 800afdc:	20000eb0 	.word	0x20000eb0
 800afe0:	20000e64 	.word	0x20000e64
 800afe4:	20000e68 	.word	0x20000e68
 800afe8:	20000ec4 	.word	0x20000ec4
 800afec:	20000ecc 	.word	0x20000ecc
 800aff0:	20000eb4 	.word	0x20000eb4
 800aff4:	200009dc 	.word	0x200009dc
 800aff8:	200009d8 	.word	0x200009d8
 800affc:	20000ebc 	.word	0x20000ebc
 800b000:	20000ec0 	.word	0x20000ec0

0800b004 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b004:	b480      	push	{r7}
 800b006:	b085      	sub	sp, #20
 800b008:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b00a:	4b2a      	ldr	r3, [pc, #168]	; (800b0b4 <vTaskSwitchContext+0xb0>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d003      	beq.n	800b01a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b012:	4b29      	ldr	r3, [pc, #164]	; (800b0b8 <vTaskSwitchContext+0xb4>)
 800b014:	2201      	movs	r2, #1
 800b016:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b018:	e046      	b.n	800b0a8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b01a:	4b27      	ldr	r3, [pc, #156]	; (800b0b8 <vTaskSwitchContext+0xb4>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800b020:	4b26      	ldr	r3, [pc, #152]	; (800b0bc <vTaskSwitchContext+0xb8>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	60fb      	str	r3, [r7, #12]
 800b026:	e010      	b.n	800b04a <vTaskSwitchContext+0x46>
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d10a      	bne.n	800b044 <vTaskSwitchContext+0x40>
	__asm volatile
 800b02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b032:	f383 8811 	msr	BASEPRI, r3
 800b036:	f3bf 8f6f 	isb	sy
 800b03a:	f3bf 8f4f 	dsb	sy
 800b03e:	607b      	str	r3, [r7, #4]
}
 800b040:	bf00      	nop
 800b042:	e7fe      	b.n	800b042 <vTaskSwitchContext+0x3e>
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	3b01      	subs	r3, #1
 800b048:	60fb      	str	r3, [r7, #12]
 800b04a:	491d      	ldr	r1, [pc, #116]	; (800b0c0 <vTaskSwitchContext+0xbc>)
 800b04c:	68fa      	ldr	r2, [r7, #12]
 800b04e:	4613      	mov	r3, r2
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	4413      	add	r3, r2
 800b054:	009b      	lsls	r3, r3, #2
 800b056:	440b      	add	r3, r1
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d0e4      	beq.n	800b028 <vTaskSwitchContext+0x24>
 800b05e:	68fa      	ldr	r2, [r7, #12]
 800b060:	4613      	mov	r3, r2
 800b062:	009b      	lsls	r3, r3, #2
 800b064:	4413      	add	r3, r2
 800b066:	009b      	lsls	r3, r3, #2
 800b068:	4a15      	ldr	r2, [pc, #84]	; (800b0c0 <vTaskSwitchContext+0xbc>)
 800b06a:	4413      	add	r3, r2
 800b06c:	60bb      	str	r3, [r7, #8]
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	685b      	ldr	r3, [r3, #4]
 800b072:	685a      	ldr	r2, [r3, #4]
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	605a      	str	r2, [r3, #4]
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	685a      	ldr	r2, [r3, #4]
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	3308      	adds	r3, #8
 800b080:	429a      	cmp	r2, r3
 800b082:	d104      	bne.n	800b08e <vTaskSwitchContext+0x8a>
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	685a      	ldr	r2, [r3, #4]
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	605a      	str	r2, [r3, #4]
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	4a0b      	ldr	r2, [pc, #44]	; (800b0c4 <vTaskSwitchContext+0xc0>)
 800b096:	6013      	str	r3, [r2, #0]
 800b098:	4a08      	ldr	r2, [pc, #32]	; (800b0bc <vTaskSwitchContext+0xb8>)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b09e:	4b09      	ldr	r3, [pc, #36]	; (800b0c4 <vTaskSwitchContext+0xc0>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	3354      	adds	r3, #84	; 0x54
 800b0a4:	4a08      	ldr	r2, [pc, #32]	; (800b0c8 <vTaskSwitchContext+0xc4>)
 800b0a6:	6013      	str	r3, [r2, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	3714      	adds	r7, #20
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bc80      	pop	{r7}
 800b0b0:	4770      	bx	lr
 800b0b2:	bf00      	nop
 800b0b4:	20000ed4 	.word	0x20000ed4
 800b0b8:	20000ec0 	.word	0x20000ec0
 800b0bc:	20000eb4 	.word	0x20000eb4
 800b0c0:	200009dc 	.word	0x200009dc
 800b0c4:	200009d8 	.word	0x200009d8
 800b0c8:	20000010 	.word	0x20000010

0800b0cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d10a      	bne.n	800b0f2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b0dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e0:	f383 8811 	msr	BASEPRI, r3
 800b0e4:	f3bf 8f6f 	isb	sy
 800b0e8:	f3bf 8f4f 	dsb	sy
 800b0ec:	60fb      	str	r3, [r7, #12]
}
 800b0ee:	bf00      	nop
 800b0f0:	e7fe      	b.n	800b0f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b0f2:	4b07      	ldr	r3, [pc, #28]	; (800b110 <vTaskPlaceOnEventList+0x44>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	3318      	adds	r3, #24
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f7fe fb38 	bl	8009770 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b100:	2101      	movs	r1, #1
 800b102:	6838      	ldr	r0, [r7, #0]
 800b104:	f000 fd54 	bl	800bbb0 <prvAddCurrentTaskToDelayedList>
}
 800b108:	bf00      	nop
 800b10a:	3710      	adds	r7, #16
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}
 800b110:	200009d8 	.word	0x200009d8

0800b114 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b114:	b580      	push	{r7, lr}
 800b116:	b086      	sub	sp, #24
 800b118:	af00      	add	r7, sp, #0
 800b11a:	60f8      	str	r0, [r7, #12]
 800b11c:	60b9      	str	r1, [r7, #8]
 800b11e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d10a      	bne.n	800b13c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12a:	f383 8811 	msr	BASEPRI, r3
 800b12e:	f3bf 8f6f 	isb	sy
 800b132:	f3bf 8f4f 	dsb	sy
 800b136:	617b      	str	r3, [r7, #20]
}
 800b138:	bf00      	nop
 800b13a:	e7fe      	b.n	800b13a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b13c:	4b0a      	ldr	r3, [pc, #40]	; (800b168 <vTaskPlaceOnEventListRestricted+0x54>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	3318      	adds	r3, #24
 800b142:	4619      	mov	r1, r3
 800b144:	68f8      	ldr	r0, [r7, #12]
 800b146:	f7fe faf0 	bl	800972a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b150:	f04f 33ff 	mov.w	r3, #4294967295
 800b154:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b156:	6879      	ldr	r1, [r7, #4]
 800b158:	68b8      	ldr	r0, [r7, #8]
 800b15a:	f000 fd29 	bl	800bbb0 <prvAddCurrentTaskToDelayedList>
	}
 800b15e:	bf00      	nop
 800b160:	3718      	adds	r7, #24
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	200009d8 	.word	0x200009d8

0800b16c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	68db      	ldr	r3, [r3, #12]
 800b17a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d10a      	bne.n	800b198 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b182:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b186:	f383 8811 	msr	BASEPRI, r3
 800b18a:	f3bf 8f6f 	isb	sy
 800b18e:	f3bf 8f4f 	dsb	sy
 800b192:	60fb      	str	r3, [r7, #12]
}
 800b194:	bf00      	nop
 800b196:	e7fe      	b.n	800b196 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	3318      	adds	r3, #24
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7fe fb1f 	bl	80097e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1a2:	4b1e      	ldr	r3, [pc, #120]	; (800b21c <xTaskRemoveFromEventList+0xb0>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d11d      	bne.n	800b1e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b1aa:	693b      	ldr	r3, [r7, #16]
 800b1ac:	3304      	adds	r3, #4
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7fe fb16 	bl	80097e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1b8:	4b19      	ldr	r3, [pc, #100]	; (800b220 <xTaskRemoveFromEventList+0xb4>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d903      	bls.n	800b1c8 <xTaskRemoveFromEventList+0x5c>
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c4:	4a16      	ldr	r2, [pc, #88]	; (800b220 <xTaskRemoveFromEventList+0xb4>)
 800b1c6:	6013      	str	r3, [r2, #0]
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1cc:	4613      	mov	r3, r2
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	4413      	add	r3, r2
 800b1d2:	009b      	lsls	r3, r3, #2
 800b1d4:	4a13      	ldr	r2, [pc, #76]	; (800b224 <xTaskRemoveFromEventList+0xb8>)
 800b1d6:	441a      	add	r2, r3
 800b1d8:	693b      	ldr	r3, [r7, #16]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4610      	mov	r0, r2
 800b1e0:	f7fe faa3 	bl	800972a <vListInsertEnd>
 800b1e4:	e005      	b.n	800b1f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	3318      	adds	r3, #24
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	480e      	ldr	r0, [pc, #56]	; (800b228 <xTaskRemoveFromEventList+0xbc>)
 800b1ee:	f7fe fa9c 	bl	800972a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1f6:	4b0d      	ldr	r3, [pc, #52]	; (800b22c <xTaskRemoveFromEventList+0xc0>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d905      	bls.n	800b20c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b200:	2301      	movs	r3, #1
 800b202:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b204:	4b0a      	ldr	r3, [pc, #40]	; (800b230 <xTaskRemoveFromEventList+0xc4>)
 800b206:	2201      	movs	r2, #1
 800b208:	601a      	str	r2, [r3, #0]
 800b20a:	e001      	b.n	800b210 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b20c:	2300      	movs	r3, #0
 800b20e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b210:	697b      	ldr	r3, [r7, #20]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3718      	adds	r7, #24
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
 800b21a:	bf00      	nop
 800b21c:	20000ed4 	.word	0x20000ed4
 800b220:	20000eb4 	.word	0x20000eb4
 800b224:	200009dc 	.word	0x200009dc
 800b228:	20000e6c 	.word	0x20000e6c
 800b22c:	200009d8 	.word	0x200009d8
 800b230:	20000ec0 	.word	0x20000ec0

0800b234 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b234:	b480      	push	{r7}
 800b236:	b083      	sub	sp, #12
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b23c:	4b06      	ldr	r3, [pc, #24]	; (800b258 <vTaskInternalSetTimeOutState+0x24>)
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b244:	4b05      	ldr	r3, [pc, #20]	; (800b25c <vTaskInternalSetTimeOutState+0x28>)
 800b246:	681a      	ldr	r2, [r3, #0]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	605a      	str	r2, [r3, #4]
}
 800b24c:	bf00      	nop
 800b24e:	370c      	adds	r7, #12
 800b250:	46bd      	mov	sp, r7
 800b252:	bc80      	pop	{r7}
 800b254:	4770      	bx	lr
 800b256:	bf00      	nop
 800b258:	20000ec4 	.word	0x20000ec4
 800b25c:	20000eb0 	.word	0x20000eb0

0800b260 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b088      	sub	sp, #32
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d10a      	bne.n	800b286 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b274:	f383 8811 	msr	BASEPRI, r3
 800b278:	f3bf 8f6f 	isb	sy
 800b27c:	f3bf 8f4f 	dsb	sy
 800b280:	613b      	str	r3, [r7, #16]
}
 800b282:	bf00      	nop
 800b284:	e7fe      	b.n	800b284 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d10a      	bne.n	800b2a2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b28c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b290:	f383 8811 	msr	BASEPRI, r3
 800b294:	f3bf 8f6f 	isb	sy
 800b298:	f3bf 8f4f 	dsb	sy
 800b29c:	60fb      	str	r3, [r7, #12]
}
 800b29e:	bf00      	nop
 800b2a0:	e7fe      	b.n	800b2a0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b2a2:	f001 f933 	bl	800c50c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b2a6:	4b1d      	ldr	r3, [pc, #116]	; (800b31c <xTaskCheckForTimeOut+0xbc>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	69ba      	ldr	r2, [r7, #24]
 800b2b2:	1ad3      	subs	r3, r2, r3
 800b2b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2be:	d102      	bne.n	800b2c6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	61fb      	str	r3, [r7, #28]
 800b2c4:	e023      	b.n	800b30e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681a      	ldr	r2, [r3, #0]
 800b2ca:	4b15      	ldr	r3, [pc, #84]	; (800b320 <xTaskCheckForTimeOut+0xc0>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d007      	beq.n	800b2e2 <xTaskCheckForTimeOut+0x82>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	69ba      	ldr	r2, [r7, #24]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d302      	bcc.n	800b2e2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	61fb      	str	r3, [r7, #28]
 800b2e0:	e015      	b.n	800b30e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	d20b      	bcs.n	800b304 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	1ad2      	subs	r2, r2, r3
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f7ff ff9b 	bl	800b234 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b2fe:	2300      	movs	r3, #0
 800b300:	61fb      	str	r3, [r7, #28]
 800b302:	e004      	b.n	800b30e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	2200      	movs	r2, #0
 800b308:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b30a:	2301      	movs	r3, #1
 800b30c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b30e:	f001 f92d 	bl	800c56c <vPortExitCritical>

	return xReturn;
 800b312:	69fb      	ldr	r3, [r7, #28]
}
 800b314:	4618      	mov	r0, r3
 800b316:	3720      	adds	r7, #32
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	20000eb0 	.word	0x20000eb0
 800b320:	20000ec4 	.word	0x20000ec4

0800b324 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b324:	b480      	push	{r7}
 800b326:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b328:	4b03      	ldr	r3, [pc, #12]	; (800b338 <vTaskMissedYield+0x14>)
 800b32a:	2201      	movs	r2, #1
 800b32c:	601a      	str	r2, [r3, #0]
}
 800b32e:	bf00      	nop
 800b330:	46bd      	mov	sp, r7
 800b332:	bc80      	pop	{r7}
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	20000ec0 	.word	0x20000ec0

0800b33c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b082      	sub	sp, #8
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b344:	f000 f852 	bl	800b3ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b348:	4b06      	ldr	r3, [pc, #24]	; (800b364 <prvIdleTask+0x28>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	d9f9      	bls.n	800b344 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b350:	4b05      	ldr	r3, [pc, #20]	; (800b368 <prvIdleTask+0x2c>)
 800b352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b356:	601a      	str	r2, [r3, #0]
 800b358:	f3bf 8f4f 	dsb	sy
 800b35c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b360:	e7f0      	b.n	800b344 <prvIdleTask+0x8>
 800b362:	bf00      	nop
 800b364:	200009dc 	.word	0x200009dc
 800b368:	e000ed04 	.word	0xe000ed04

0800b36c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b372:	2300      	movs	r3, #0
 800b374:	607b      	str	r3, [r7, #4]
 800b376:	e00c      	b.n	800b392 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	4613      	mov	r3, r2
 800b37c:	009b      	lsls	r3, r3, #2
 800b37e:	4413      	add	r3, r2
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4a12      	ldr	r2, [pc, #72]	; (800b3cc <prvInitialiseTaskLists+0x60>)
 800b384:	4413      	add	r3, r2
 800b386:	4618      	mov	r0, r3
 800b388:	f7fe f9a4 	bl	80096d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	3301      	adds	r3, #1
 800b390:	607b      	str	r3, [r7, #4]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2b37      	cmp	r3, #55	; 0x37
 800b396:	d9ef      	bls.n	800b378 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b398:	480d      	ldr	r0, [pc, #52]	; (800b3d0 <prvInitialiseTaskLists+0x64>)
 800b39a:	f7fe f99b 	bl	80096d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b39e:	480d      	ldr	r0, [pc, #52]	; (800b3d4 <prvInitialiseTaskLists+0x68>)
 800b3a0:	f7fe f998 	bl	80096d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b3a4:	480c      	ldr	r0, [pc, #48]	; (800b3d8 <prvInitialiseTaskLists+0x6c>)
 800b3a6:	f7fe f995 	bl	80096d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b3aa:	480c      	ldr	r0, [pc, #48]	; (800b3dc <prvInitialiseTaskLists+0x70>)
 800b3ac:	f7fe f992 	bl	80096d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b3b0:	480b      	ldr	r0, [pc, #44]	; (800b3e0 <prvInitialiseTaskLists+0x74>)
 800b3b2:	f7fe f98f 	bl	80096d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b3b6:	4b0b      	ldr	r3, [pc, #44]	; (800b3e4 <prvInitialiseTaskLists+0x78>)
 800b3b8:	4a05      	ldr	r2, [pc, #20]	; (800b3d0 <prvInitialiseTaskLists+0x64>)
 800b3ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b3bc:	4b0a      	ldr	r3, [pc, #40]	; (800b3e8 <prvInitialiseTaskLists+0x7c>)
 800b3be:	4a05      	ldr	r2, [pc, #20]	; (800b3d4 <prvInitialiseTaskLists+0x68>)
 800b3c0:	601a      	str	r2, [r3, #0]
}
 800b3c2:	bf00      	nop
 800b3c4:	3708      	adds	r7, #8
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}
 800b3ca:	bf00      	nop
 800b3cc:	200009dc 	.word	0x200009dc
 800b3d0:	20000e3c 	.word	0x20000e3c
 800b3d4:	20000e50 	.word	0x20000e50
 800b3d8:	20000e6c 	.word	0x20000e6c
 800b3dc:	20000e80 	.word	0x20000e80
 800b3e0:	20000e98 	.word	0x20000e98
 800b3e4:	20000e64 	.word	0x20000e64
 800b3e8:	20000e68 	.word	0x20000e68

0800b3ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b082      	sub	sp, #8
 800b3f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3f2:	e019      	b.n	800b428 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b3f4:	f001 f88a 	bl	800c50c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b3f8:	4b10      	ldr	r3, [pc, #64]	; (800b43c <prvCheckTasksWaitingTermination+0x50>)
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	68db      	ldr	r3, [r3, #12]
 800b3fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	3304      	adds	r3, #4
 800b404:	4618      	mov	r0, r3
 800b406:	f7fe f9eb 	bl	80097e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b40a:	4b0d      	ldr	r3, [pc, #52]	; (800b440 <prvCheckTasksWaitingTermination+0x54>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	3b01      	subs	r3, #1
 800b410:	4a0b      	ldr	r2, [pc, #44]	; (800b440 <prvCheckTasksWaitingTermination+0x54>)
 800b412:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b414:	4b0b      	ldr	r3, [pc, #44]	; (800b444 <prvCheckTasksWaitingTermination+0x58>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	3b01      	subs	r3, #1
 800b41a:	4a0a      	ldr	r2, [pc, #40]	; (800b444 <prvCheckTasksWaitingTermination+0x58>)
 800b41c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b41e:	f001 f8a5 	bl	800c56c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 f810 	bl	800b448 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b428:	4b06      	ldr	r3, [pc, #24]	; (800b444 <prvCheckTasksWaitingTermination+0x58>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1e1      	bne.n	800b3f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b430:	bf00      	nop
 800b432:	bf00      	nop
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	20000e80 	.word	0x20000e80
 800b440:	20000eac 	.word	0x20000eac
 800b444:	20000e94 	.word	0x20000e94

0800b448 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	3354      	adds	r3, #84	; 0x54
 800b454:	4618      	mov	r0, r3
 800b456:	f002 f933 	bl	800d6c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b460:	2b00      	cmp	r3, #0
 800b462:	d108      	bne.n	800b476 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b468:	4618      	mov	r0, r3
 800b46a:	f001 fa13 	bl	800c894 <vPortFree>
				vPortFree( pxTCB );
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f001 fa10 	bl	800c894 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b474:	e018      	b.n	800b4a8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d103      	bne.n	800b488 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b480:	6878      	ldr	r0, [r7, #4]
 800b482:	f001 fa07 	bl	800c894 <vPortFree>
	}
 800b486:	e00f      	b.n	800b4a8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b48e:	2b02      	cmp	r3, #2
 800b490:	d00a      	beq.n	800b4a8 <prvDeleteTCB+0x60>
	__asm volatile
 800b492:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b496:	f383 8811 	msr	BASEPRI, r3
 800b49a:	f3bf 8f6f 	isb	sy
 800b49e:	f3bf 8f4f 	dsb	sy
 800b4a2:	60fb      	str	r3, [r7, #12]
}
 800b4a4:	bf00      	nop
 800b4a6:	e7fe      	b.n	800b4a6 <prvDeleteTCB+0x5e>
	}
 800b4a8:	bf00      	nop
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4b6:	4b0e      	ldr	r3, [pc, #56]	; (800b4f0 <prvResetNextTaskUnblockTime+0x40>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d101      	bne.n	800b4c4 <prvResetNextTaskUnblockTime+0x14>
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	e000      	b.n	800b4c6 <prvResetNextTaskUnblockTime+0x16>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d004      	beq.n	800b4d4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b4ca:	4b0a      	ldr	r3, [pc, #40]	; (800b4f4 <prvResetNextTaskUnblockTime+0x44>)
 800b4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b4d2:	e008      	b.n	800b4e6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b4d4:	4b06      	ldr	r3, [pc, #24]	; (800b4f0 <prvResetNextTaskUnblockTime+0x40>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	68db      	ldr	r3, [r3, #12]
 800b4da:	68db      	ldr	r3, [r3, #12]
 800b4dc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	685b      	ldr	r3, [r3, #4]
 800b4e2:	4a04      	ldr	r2, [pc, #16]	; (800b4f4 <prvResetNextTaskUnblockTime+0x44>)
 800b4e4:	6013      	str	r3, [r2, #0]
}
 800b4e6:	bf00      	nop
 800b4e8:	370c      	adds	r7, #12
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bc80      	pop	{r7}
 800b4ee:	4770      	bx	lr
 800b4f0:	20000e64 	.word	0x20000e64
 800b4f4:	20000ecc 	.word	0x20000ecc

0800b4f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b083      	sub	sp, #12
 800b4fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b4fe:	4b0b      	ldr	r3, [pc, #44]	; (800b52c <xTaskGetSchedulerState+0x34>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d102      	bne.n	800b50c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b506:	2301      	movs	r3, #1
 800b508:	607b      	str	r3, [r7, #4]
 800b50a:	e008      	b.n	800b51e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b50c:	4b08      	ldr	r3, [pc, #32]	; (800b530 <xTaskGetSchedulerState+0x38>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d102      	bne.n	800b51a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b514:	2302      	movs	r3, #2
 800b516:	607b      	str	r3, [r7, #4]
 800b518:	e001      	b.n	800b51e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b51a:	2300      	movs	r3, #0
 800b51c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b51e:	687b      	ldr	r3, [r7, #4]
	}
 800b520:	4618      	mov	r0, r3
 800b522:	370c      	adds	r7, #12
 800b524:	46bd      	mov	sp, r7
 800b526:	bc80      	pop	{r7}
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	20000eb8 	.word	0x20000eb8
 800b530:	20000ed4 	.word	0x20000ed4

0800b534 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b540:	2300      	movs	r3, #0
 800b542:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d056      	beq.n	800b5f8 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b54e:	4b2d      	ldr	r3, [pc, #180]	; (800b604 <xTaskPriorityInherit+0xd0>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b554:	429a      	cmp	r2, r3
 800b556:	d246      	bcs.n	800b5e6 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	699b      	ldr	r3, [r3, #24]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	db06      	blt.n	800b56e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b560:	4b28      	ldr	r3, [pc, #160]	; (800b604 <xTaskPriorityInherit+0xd0>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b566:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	6959      	ldr	r1, [r3, #20]
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b576:	4613      	mov	r3, r2
 800b578:	009b      	lsls	r3, r3, #2
 800b57a:	4413      	add	r3, r2
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	4a22      	ldr	r2, [pc, #136]	; (800b608 <xTaskPriorityInherit+0xd4>)
 800b580:	4413      	add	r3, r2
 800b582:	4299      	cmp	r1, r3
 800b584:	d101      	bne.n	800b58a <xTaskPriorityInherit+0x56>
 800b586:	2301      	movs	r3, #1
 800b588:	e000      	b.n	800b58c <xTaskPriorityInherit+0x58>
 800b58a:	2300      	movs	r3, #0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d022      	beq.n	800b5d6 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	3304      	adds	r3, #4
 800b594:	4618      	mov	r0, r3
 800b596:	f7fe f923 	bl	80097e0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b59a:	4b1a      	ldr	r3, [pc, #104]	; (800b604 <xTaskPriorityInherit+0xd0>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5a8:	4b18      	ldr	r3, [pc, #96]	; (800b60c <xTaskPriorityInherit+0xd8>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d903      	bls.n	800b5b8 <xTaskPriorityInherit+0x84>
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5b4:	4a15      	ldr	r2, [pc, #84]	; (800b60c <xTaskPriorityInherit+0xd8>)
 800b5b6:	6013      	str	r3, [r2, #0]
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5bc:	4613      	mov	r3, r2
 800b5be:	009b      	lsls	r3, r3, #2
 800b5c0:	4413      	add	r3, r2
 800b5c2:	009b      	lsls	r3, r3, #2
 800b5c4:	4a10      	ldr	r2, [pc, #64]	; (800b608 <xTaskPriorityInherit+0xd4>)
 800b5c6:	441a      	add	r2, r3
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	3304      	adds	r3, #4
 800b5cc:	4619      	mov	r1, r3
 800b5ce:	4610      	mov	r0, r2
 800b5d0:	f7fe f8ab 	bl	800972a <vListInsertEnd>
 800b5d4:	e004      	b.n	800b5e0 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b5d6:	4b0b      	ldr	r3, [pc, #44]	; (800b604 <xTaskPriorityInherit+0xd0>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	60fb      	str	r3, [r7, #12]
 800b5e4:	e008      	b.n	800b5f8 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b5ea:	4b06      	ldr	r3, [pc, #24]	; (800b604 <xTaskPriorityInherit+0xd0>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5f0:	429a      	cmp	r2, r3
 800b5f2:	d201      	bcs.n	800b5f8 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
	}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3710      	adds	r7, #16
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
 800b602:	bf00      	nop
 800b604:	200009d8 	.word	0x200009d8
 800b608:	200009dc 	.word	0x200009dc
 800b60c:	20000eb4 	.word	0x20000eb4

0800b610 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b610:	b580      	push	{r7, lr}
 800b612:	b086      	sub	sp, #24
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b61c:	2300      	movs	r3, #0
 800b61e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d056      	beq.n	800b6d4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b626:	4b2e      	ldr	r3, [pc, #184]	; (800b6e0 <xTaskPriorityDisinherit+0xd0>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	693a      	ldr	r2, [r7, #16]
 800b62c:	429a      	cmp	r2, r3
 800b62e:	d00a      	beq.n	800b646 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b634:	f383 8811 	msr	BASEPRI, r3
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	f3bf 8f4f 	dsb	sy
 800b640:	60fb      	str	r3, [r7, #12]
}
 800b642:	bf00      	nop
 800b644:	e7fe      	b.n	800b644 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b646:	693b      	ldr	r3, [r7, #16]
 800b648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d10a      	bne.n	800b664 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b652:	f383 8811 	msr	BASEPRI, r3
 800b656:	f3bf 8f6f 	isb	sy
 800b65a:	f3bf 8f4f 	dsb	sy
 800b65e:	60bb      	str	r3, [r7, #8]
}
 800b660:	bf00      	nop
 800b662:	e7fe      	b.n	800b662 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b668:	1e5a      	subs	r2, r3, #1
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b676:	429a      	cmp	r2, r3
 800b678:	d02c      	beq.n	800b6d4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d128      	bne.n	800b6d4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	3304      	adds	r3, #4
 800b686:	4618      	mov	r0, r3
 800b688:	f7fe f8aa 	bl	80097e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b68c:	693b      	ldr	r3, [r7, #16]
 800b68e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b690:	693b      	ldr	r3, [r7, #16]
 800b692:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b694:	693b      	ldr	r3, [r7, #16]
 800b696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b698:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6a4:	4b0f      	ldr	r3, [pc, #60]	; (800b6e4 <xTaskPriorityDisinherit+0xd4>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d903      	bls.n	800b6b4 <xTaskPriorityDisinherit+0xa4>
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6b0:	4a0c      	ldr	r2, [pc, #48]	; (800b6e4 <xTaskPriorityDisinherit+0xd4>)
 800b6b2:	6013      	str	r3, [r2, #0]
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	009b      	lsls	r3, r3, #2
 800b6bc:	4413      	add	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4a09      	ldr	r2, [pc, #36]	; (800b6e8 <xTaskPriorityDisinherit+0xd8>)
 800b6c2:	441a      	add	r2, r3
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	3304      	adds	r3, #4
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	4610      	mov	r0, r2
 800b6cc:	f7fe f82d 	bl	800972a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6d4:	697b      	ldr	r3, [r7, #20]
	}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3718      	adds	r7, #24
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	200009d8 	.word	0x200009d8
 800b6e4:	20000eb4 	.word	0x20000eb4
 800b6e8:	200009dc 	.word	0x200009dc

0800b6ec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b088      	sub	sp, #32
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d06f      	beq.n	800b7e4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d10a      	bne.n	800b722 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b710:	f383 8811 	msr	BASEPRI, r3
 800b714:	f3bf 8f6f 	isb	sy
 800b718:	f3bf 8f4f 	dsb	sy
 800b71c:	60fb      	str	r3, [r7, #12]
}
 800b71e:	bf00      	nop
 800b720:	e7fe      	b.n	800b720 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b722:	69bb      	ldr	r3, [r7, #24]
 800b724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b726:	683a      	ldr	r2, [r7, #0]
 800b728:	429a      	cmp	r2, r3
 800b72a:	d902      	bls.n	800b732 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	61fb      	str	r3, [r7, #28]
 800b730:	e002      	b.n	800b738 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b732:	69bb      	ldr	r3, [r7, #24]
 800b734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b736:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b73c:	69fa      	ldr	r2, [r7, #28]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d050      	beq.n	800b7e4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b742:	69bb      	ldr	r3, [r7, #24]
 800b744:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b746:	697a      	ldr	r2, [r7, #20]
 800b748:	429a      	cmp	r2, r3
 800b74a:	d14b      	bne.n	800b7e4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b74c:	4b27      	ldr	r3, [pc, #156]	; (800b7ec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	69ba      	ldr	r2, [r7, #24]
 800b752:	429a      	cmp	r2, r3
 800b754:	d10a      	bne.n	800b76c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75a:	f383 8811 	msr	BASEPRI, r3
 800b75e:	f3bf 8f6f 	isb	sy
 800b762:	f3bf 8f4f 	dsb	sy
 800b766:	60bb      	str	r3, [r7, #8]
}
 800b768:	bf00      	nop
 800b76a:	e7fe      	b.n	800b76a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b770:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b772:	69bb      	ldr	r3, [r7, #24]
 800b774:	69fa      	ldr	r2, [r7, #28]
 800b776:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b778:	69bb      	ldr	r3, [r7, #24]
 800b77a:	699b      	ldr	r3, [r3, #24]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	db04      	blt.n	800b78a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b780:	69fb      	ldr	r3, [r7, #28]
 800b782:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b786:	69bb      	ldr	r3, [r7, #24]
 800b788:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b78a:	69bb      	ldr	r3, [r7, #24]
 800b78c:	6959      	ldr	r1, [r3, #20]
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	4613      	mov	r3, r2
 800b792:	009b      	lsls	r3, r3, #2
 800b794:	4413      	add	r3, r2
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	4a15      	ldr	r2, [pc, #84]	; (800b7f0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b79a:	4413      	add	r3, r2
 800b79c:	4299      	cmp	r1, r3
 800b79e:	d101      	bne.n	800b7a4 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	e000      	b.n	800b7a6 <vTaskPriorityDisinheritAfterTimeout+0xba>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d01c      	beq.n	800b7e4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7fe f816 	bl	80097e0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b7b4:	69bb      	ldr	r3, [r7, #24]
 800b7b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7b8:	4b0e      	ldr	r3, [pc, #56]	; (800b7f4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d903      	bls.n	800b7c8 <vTaskPriorityDisinheritAfterTimeout+0xdc>
 800b7c0:	69bb      	ldr	r3, [r7, #24]
 800b7c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7c4:	4a0b      	ldr	r2, [pc, #44]	; (800b7f4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b7c6:	6013      	str	r3, [r2, #0]
 800b7c8:	69bb      	ldr	r3, [r7, #24]
 800b7ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	4413      	add	r3, r2
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4a06      	ldr	r2, [pc, #24]	; (800b7f0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b7d6:	441a      	add	r2, r3
 800b7d8:	69bb      	ldr	r3, [r7, #24]
 800b7da:	3304      	adds	r3, #4
 800b7dc:	4619      	mov	r1, r3
 800b7de:	4610      	mov	r0, r2
 800b7e0:	f7fd ffa3 	bl	800972a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7e4:	bf00      	nop
 800b7e6:	3720      	adds	r7, #32
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	200009d8 	.word	0x200009d8
 800b7f0:	200009dc 	.word	0x200009dc
 800b7f4:	20000eb4 	.word	0x20000eb4

0800b7f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800b7f8:	b480      	push	{r7}
 800b7fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b7fc:	4b07      	ldr	r3, [pc, #28]	; (800b81c <pvTaskIncrementMutexHeldCount+0x24>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d004      	beq.n	800b80e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b804:	4b05      	ldr	r3, [pc, #20]	; (800b81c <pvTaskIncrementMutexHeldCount+0x24>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b80a:	3201      	adds	r2, #1
 800b80c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b80e:	4b03      	ldr	r3, [pc, #12]	; (800b81c <pvTaskIncrementMutexHeldCount+0x24>)
 800b810:	681b      	ldr	r3, [r3, #0]
	}
 800b812:	4618      	mov	r0, r3
 800b814:	46bd      	mov	sp, r7
 800b816:	bc80      	pop	{r7}
 800b818:	4770      	bx	lr
 800b81a:	bf00      	nop
 800b81c:	200009d8 	.word	0x200009d8

0800b820 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800b82a:	f000 fe6f 	bl	800c50c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800b82e:	4b20      	ldr	r3, [pc, #128]	; (800b8b0 <ulTaskNotifyTake+0x90>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b836:	2b00      	cmp	r3, #0
 800b838:	d113      	bne.n	800b862 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b83a:	4b1d      	ldr	r3, [pc, #116]	; (800b8b0 <ulTaskNotifyTake+0x90>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	2201      	movs	r2, #1
 800b840:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d00b      	beq.n	800b862 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b84a:	2101      	movs	r1, #1
 800b84c:	6838      	ldr	r0, [r7, #0]
 800b84e:	f000 f9af 	bl	800bbb0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b852:	4b18      	ldr	r3, [pc, #96]	; (800b8b4 <ulTaskNotifyTake+0x94>)
 800b854:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b858:	601a      	str	r2, [r3, #0]
 800b85a:	f3bf 8f4f 	dsb	sy
 800b85e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b862:	f000 fe83 	bl	800c56c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b866:	f000 fe51 	bl	800c50c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800b86a:	4b11      	ldr	r3, [pc, #68]	; (800b8b0 <ulTaskNotifyTake+0x90>)
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b872:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d00e      	beq.n	800b898 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d005      	beq.n	800b88c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800b880:	4b0b      	ldr	r3, [pc, #44]	; (800b8b0 <ulTaskNotifyTake+0x90>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	2200      	movs	r2, #0
 800b886:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 800b88a:	e005      	b.n	800b898 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800b88c:	4b08      	ldr	r3, [pc, #32]	; (800b8b0 <ulTaskNotifyTake+0x90>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	68fa      	ldr	r2, [r7, #12]
 800b892:	3a01      	subs	r2, #1
 800b894:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b898:	4b05      	ldr	r3, [pc, #20]	; (800b8b0 <ulTaskNotifyTake+0x90>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2200      	movs	r2, #0
 800b89e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800b8a2:	f000 fe63 	bl	800c56c <vPortExitCritical>

		return ulReturn;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
	}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3710      	adds	r7, #16
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}
 800b8b0:	200009d8 	.word	0x200009d8
 800b8b4:	e000ed04 	.word	0xe000ed04

0800b8b8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b08a      	sub	sp, #40	; 0x28
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	603b      	str	r3, [r7, #0]
 800b8c4:	4613      	mov	r3, r2
 800b8c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d10a      	bne.n	800b8e8 <xTaskGenericNotify+0x30>
	__asm volatile
 800b8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d6:	f383 8811 	msr	BASEPRI, r3
 800b8da:	f3bf 8f6f 	isb	sy
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	61bb      	str	r3, [r7, #24]
}
 800b8e4:	bf00      	nop
 800b8e6:	e7fe      	b.n	800b8e6 <xTaskGenericNotify+0x2e>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b8ec:	f000 fe0e 	bl	800c50c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d004      	beq.n	800b900 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b8f6:	6a3b      	ldr	r3, [r7, #32]
 800b8f8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b900:	6a3b      	ldr	r3, [r7, #32]
 800b902:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b906:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b908:	6a3b      	ldr	r3, [r7, #32]
 800b90a:	2202      	movs	r2, #2
 800b90c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b910:	79fb      	ldrb	r3, [r7, #7]
 800b912:	2b04      	cmp	r3, #4
 800b914:	d82d      	bhi.n	800b972 <xTaskGenericNotify+0xba>
 800b916:	a201      	add	r2, pc, #4	; (adr r2, 800b91c <xTaskGenericNotify+0x64>)
 800b918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b91c:	0800b973 	.word	0x0800b973
 800b920:	0800b931 	.word	0x0800b931
 800b924:	0800b943 	.word	0x0800b943
 800b928:	0800b953 	.word	0x0800b953
 800b92c:	0800b95d 	.word	0x0800b95d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b930:	6a3b      	ldr	r3, [r7, #32]
 800b932:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	431a      	orrs	r2, r3
 800b93a:	6a3b      	ldr	r3, [r7, #32]
 800b93c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b940:	e017      	b.n	800b972 <xTaskGenericNotify+0xba>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b942:	6a3b      	ldr	r3, [r7, #32]
 800b944:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b948:	1c5a      	adds	r2, r3, #1
 800b94a:	6a3b      	ldr	r3, [r7, #32]
 800b94c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b950:	e00f      	b.n	800b972 <xTaskGenericNotify+0xba>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b952:	6a3b      	ldr	r3, [r7, #32]
 800b954:	68ba      	ldr	r2, [r7, #8]
 800b956:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b95a:	e00a      	b.n	800b972 <xTaskGenericNotify+0xba>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b95c:	7ffb      	ldrb	r3, [r7, #31]
 800b95e:	2b02      	cmp	r3, #2
 800b960:	d004      	beq.n	800b96c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b962:	6a3b      	ldr	r3, [r7, #32]
 800b964:	68ba      	ldr	r2, [r7, #8]
 800b966:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b96a:	e001      	b.n	800b970 <xTaskGenericNotify+0xb8>
						xReturn = pdFAIL;
 800b96c:	2300      	movs	r3, #0
 800b96e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800b970:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b972:	7ffb      	ldrb	r3, [r7, #31]
 800b974:	2b01      	cmp	r3, #1
 800b976:	d13a      	bne.n	800b9ee <xTaskGenericNotify+0x136>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b978:	6a3b      	ldr	r3, [r7, #32]
 800b97a:	3304      	adds	r3, #4
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7fd ff2f 	bl	80097e0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b982:	6a3b      	ldr	r3, [r7, #32]
 800b984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b986:	4b1d      	ldr	r3, [pc, #116]	; (800b9fc <xTaskGenericNotify+0x144>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d903      	bls.n	800b996 <xTaskGenericNotify+0xde>
 800b98e:	6a3b      	ldr	r3, [r7, #32]
 800b990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b992:	4a1a      	ldr	r2, [pc, #104]	; (800b9fc <xTaskGenericNotify+0x144>)
 800b994:	6013      	str	r3, [r2, #0]
 800b996:	6a3b      	ldr	r3, [r7, #32]
 800b998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b99a:	4613      	mov	r3, r2
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	4413      	add	r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	4a17      	ldr	r2, [pc, #92]	; (800ba00 <xTaskGenericNotify+0x148>)
 800b9a4:	441a      	add	r2, r3
 800b9a6:	6a3b      	ldr	r3, [r7, #32]
 800b9a8:	3304      	adds	r3, #4
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	4610      	mov	r0, r2
 800b9ae:	f7fd febc 	bl	800972a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b9b2:	6a3b      	ldr	r3, [r7, #32]
 800b9b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d00a      	beq.n	800b9d0 <xTaskGenericNotify+0x118>
	__asm volatile
 800b9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9be:	f383 8811 	msr	BASEPRI, r3
 800b9c2:	f3bf 8f6f 	isb	sy
 800b9c6:	f3bf 8f4f 	dsb	sy
 800b9ca:	617b      	str	r3, [r7, #20]
}
 800b9cc:	bf00      	nop
 800b9ce:	e7fe      	b.n	800b9ce <xTaskGenericNotify+0x116>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b9d0:	6a3b      	ldr	r3, [r7, #32]
 800b9d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9d4:	4b0b      	ldr	r3, [pc, #44]	; (800ba04 <xTaskGenericNotify+0x14c>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d907      	bls.n	800b9ee <xTaskGenericNotify+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b9de:	4b0a      	ldr	r3, [pc, #40]	; (800ba08 <xTaskGenericNotify+0x150>)
 800b9e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9e4:	601a      	str	r2, [r3, #0]
 800b9e6:	f3bf 8f4f 	dsb	sy
 800b9ea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b9ee:	f000 fdbd 	bl	800c56c <vPortExitCritical>

		return xReturn;
 800b9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	3728      	adds	r7, #40	; 0x28
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}
 800b9fc:	20000eb4 	.word	0x20000eb4
 800ba00:	200009dc 	.word	0x200009dc
 800ba04:	200009d8 	.word	0x200009d8
 800ba08:	e000ed04 	.word	0xe000ed04

0800ba0c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b08e      	sub	sp, #56	; 0x38
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	60f8      	str	r0, [r7, #12]
 800ba14:	60b9      	str	r1, [r7, #8]
 800ba16:	603b      	str	r3, [r7, #0]
 800ba18:	4613      	mov	r3, r2
 800ba1a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d10a      	bne.n	800ba3c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800ba26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2a:	f383 8811 	msr	BASEPRI, r3
 800ba2e:	f3bf 8f6f 	isb	sy
 800ba32:	f3bf 8f4f 	dsb	sy
 800ba36:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba38:	bf00      	nop
 800ba3a:	e7fe      	b.n	800ba3a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ba3c:	f000 fe28 	bl	800c690 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800ba44:	f3ef 8211 	mrs	r2, BASEPRI
 800ba48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba4c:	f383 8811 	msr	BASEPRI, r3
 800ba50:	f3bf 8f6f 	isb	sy
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	623a      	str	r2, [r7, #32]
 800ba5a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800ba5c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ba5e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d004      	beq.n	800ba70 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800ba66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba68:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ba70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba72:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ba76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ba7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7c:	2202      	movs	r2, #2
 800ba7e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800ba82:	79fb      	ldrb	r3, [r7, #7]
 800ba84:	2b04      	cmp	r3, #4
 800ba86:	d82f      	bhi.n	800bae8 <xTaskGenericNotifyFromISR+0xdc>
 800ba88:	a201      	add	r2, pc, #4	; (adr r2, 800ba90 <xTaskGenericNotifyFromISR+0x84>)
 800ba8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba8e:	bf00      	nop
 800ba90:	0800bae9 	.word	0x0800bae9
 800ba94:	0800baa5 	.word	0x0800baa5
 800ba98:	0800bab7 	.word	0x0800bab7
 800ba9c:	0800bac7 	.word	0x0800bac7
 800baa0:	0800bad1 	.word	0x0800bad1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800baa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	431a      	orrs	r2, r3
 800baae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800bab4:	e018      	b.n	800bae8 <xTaskGenericNotifyFromISR+0xdc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800babc:	1c5a      	adds	r2, r3, #1
 800babe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800bac4:	e010      	b.n	800bae8 <xTaskGenericNotifyFromISR+0xdc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac8:	68ba      	ldr	r2, [r7, #8]
 800baca:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800bace:	e00b      	b.n	800bae8 <xTaskGenericNotifyFromISR+0xdc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bad0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bad4:	2b02      	cmp	r3, #2
 800bad6:	d004      	beq.n	800bae2 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bada:	68ba      	ldr	r2, [r7, #8]
 800badc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bae0:	e001      	b.n	800bae6 <xTaskGenericNotifyFromISR+0xda>
						xReturn = pdFAIL;
 800bae2:	2300      	movs	r3, #0
 800bae4:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800bae6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bae8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800baec:	2b01      	cmp	r3, #1
 800baee:	d147      	bne.n	800bb80 <xTaskGenericNotifyFromISR+0x174>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800baf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d00a      	beq.n	800bb0e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800baf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bafc:	f383 8811 	msr	BASEPRI, r3
 800bb00:	f3bf 8f6f 	isb	sy
 800bb04:	f3bf 8f4f 	dsb	sy
 800bb08:	61bb      	str	r3, [r7, #24]
}
 800bb0a:	bf00      	nop
 800bb0c:	e7fe      	b.n	800bb0c <xTaskGenericNotifyFromISR+0x100>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb0e:	4b22      	ldr	r3, [pc, #136]	; (800bb98 <xTaskGenericNotifyFromISR+0x18c>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d11d      	bne.n	800bb52 <xTaskGenericNotifyFromISR+0x146>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb18:	3304      	adds	r3, #4
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f7fd fe60 	bl	80097e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb24:	4b1d      	ldr	r3, [pc, #116]	; (800bb9c <xTaskGenericNotifyFromISR+0x190>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d903      	bls.n	800bb34 <xTaskGenericNotifyFromISR+0x128>
 800bb2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb30:	4a1a      	ldr	r2, [pc, #104]	; (800bb9c <xTaskGenericNotifyFromISR+0x190>)
 800bb32:	6013      	str	r3, [r2, #0]
 800bb34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb38:	4613      	mov	r3, r2
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	4413      	add	r3, r2
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	4a17      	ldr	r2, [pc, #92]	; (800bba0 <xTaskGenericNotifyFromISR+0x194>)
 800bb42:	441a      	add	r2, r3
 800bb44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb46:	3304      	adds	r3, #4
 800bb48:	4619      	mov	r1, r3
 800bb4a:	4610      	mov	r0, r2
 800bb4c:	f7fd fded 	bl	800972a <vListInsertEnd>
 800bb50:	e005      	b.n	800bb5e <xTaskGenericNotifyFromISR+0x152>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800bb52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb54:	3318      	adds	r3, #24
 800bb56:	4619      	mov	r1, r3
 800bb58:	4812      	ldr	r0, [pc, #72]	; (800bba4 <xTaskGenericNotifyFromISR+0x198>)
 800bb5a:	f7fd fde6 	bl	800972a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb62:	4b11      	ldr	r3, [pc, #68]	; (800bba8 <xTaskGenericNotifyFromISR+0x19c>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d909      	bls.n	800bb80 <xTaskGenericNotifyFromISR+0x174>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800bb6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d003      	beq.n	800bb7a <xTaskGenericNotifyFromISR+0x16e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800bb72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb74:	2201      	movs	r2, #1
 800bb76:	601a      	str	r2, [r3, #0]
 800bb78:	e002      	b.n	800bb80 <xTaskGenericNotifyFromISR+0x174>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 800bb7a:	4b0c      	ldr	r3, [pc, #48]	; (800bbac <xTaskGenericNotifyFromISR+0x1a0>)
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	601a      	str	r2, [r3, #0]
 800bb80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb82:	617b      	str	r3, [r7, #20]
	__asm volatile
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	f383 8811 	msr	BASEPRI, r3
}
 800bb8a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800bb8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3738      	adds	r7, #56	; 0x38
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	20000ed4 	.word	0x20000ed4
 800bb9c:	20000eb4 	.word	0x20000eb4
 800bba0:	200009dc 	.word	0x200009dc
 800bba4:	20000e6c 	.word	0x20000e6c
 800bba8:	200009d8 	.word	0x200009d8
 800bbac:	20000ec0 	.word	0x20000ec0

0800bbb0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
 800bbb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bbba:	4b21      	ldr	r3, [pc, #132]	; (800bc40 <prvAddCurrentTaskToDelayedList+0x90>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bbc0:	4b20      	ldr	r3, [pc, #128]	; (800bc44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	3304      	adds	r3, #4
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7fd fe0a 	bl	80097e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbd2:	d10a      	bne.n	800bbea <prvAddCurrentTaskToDelayedList+0x3a>
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d007      	beq.n	800bbea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbda:	4b1a      	ldr	r3, [pc, #104]	; (800bc44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	3304      	adds	r3, #4
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	4819      	ldr	r0, [pc, #100]	; (800bc48 <prvAddCurrentTaskToDelayedList+0x98>)
 800bbe4:	f7fd fda1 	bl	800972a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bbe8:	e026      	b.n	800bc38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	4413      	add	r3, r2
 800bbf0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bbf2:	4b14      	ldr	r3, [pc, #80]	; (800bc44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	68ba      	ldr	r2, [r7, #8]
 800bbf8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bbfa:	68ba      	ldr	r2, [r7, #8]
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d209      	bcs.n	800bc16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc02:	4b12      	ldr	r3, [pc, #72]	; (800bc4c <prvAddCurrentTaskToDelayedList+0x9c>)
 800bc04:	681a      	ldr	r2, [r3, #0]
 800bc06:	4b0f      	ldr	r3, [pc, #60]	; (800bc44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3304      	adds	r3, #4
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	4610      	mov	r0, r2
 800bc10:	f7fd fdae 	bl	8009770 <vListInsert>
}
 800bc14:	e010      	b.n	800bc38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc16:	4b0e      	ldr	r3, [pc, #56]	; (800bc50 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	4b0a      	ldr	r3, [pc, #40]	; (800bc44 <prvAddCurrentTaskToDelayedList+0x94>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	3304      	adds	r3, #4
 800bc20:	4619      	mov	r1, r3
 800bc22:	4610      	mov	r0, r2
 800bc24:	f7fd fda4 	bl	8009770 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc28:	4b0a      	ldr	r3, [pc, #40]	; (800bc54 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	68ba      	ldr	r2, [r7, #8]
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	d202      	bcs.n	800bc38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bc32:	4a08      	ldr	r2, [pc, #32]	; (800bc54 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc34:	68bb      	ldr	r3, [r7, #8]
 800bc36:	6013      	str	r3, [r2, #0]
}
 800bc38:	bf00      	nop
 800bc3a:	3710      	adds	r7, #16
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	20000eb0 	.word	0x20000eb0
 800bc44:	200009d8 	.word	0x200009d8
 800bc48:	20000e98 	.word	0x20000e98
 800bc4c:	20000e68 	.word	0x20000e68
 800bc50:	20000e64 	.word	0x20000e64
 800bc54:	20000ecc 	.word	0x20000ecc

0800bc58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b08a      	sub	sp, #40	; 0x28
 800bc5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bc62:	f000 fb1f 	bl	800c2a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bc66:	4b1c      	ldr	r3, [pc, #112]	; (800bcd8 <xTimerCreateTimerTask+0x80>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d021      	beq.n	800bcb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bc72:	2300      	movs	r3, #0
 800bc74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bc76:	1d3a      	adds	r2, r7, #4
 800bc78:	f107 0108 	add.w	r1, r7, #8
 800bc7c:	f107 030c 	add.w	r3, r7, #12
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7fd fd0d 	bl	80096a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bc86:	6879      	ldr	r1, [r7, #4]
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	68fa      	ldr	r2, [r7, #12]
 800bc8c:	9202      	str	r2, [sp, #8]
 800bc8e:	9301      	str	r3, [sp, #4]
 800bc90:	2302      	movs	r3, #2
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	2300      	movs	r3, #0
 800bc96:	460a      	mov	r2, r1
 800bc98:	4910      	ldr	r1, [pc, #64]	; (800bcdc <xTimerCreateTimerTask+0x84>)
 800bc9a:	4811      	ldr	r0, [pc, #68]	; (800bce0 <xTimerCreateTimerTask+0x88>)
 800bc9c:	f7fe fdd4 	bl	800a848 <xTaskCreateStatic>
 800bca0:	4603      	mov	r3, r0
 800bca2:	4a10      	ldr	r2, [pc, #64]	; (800bce4 <xTimerCreateTimerTask+0x8c>)
 800bca4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bca6:	4b0f      	ldr	r3, [pc, #60]	; (800bce4 <xTimerCreateTimerTask+0x8c>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d001      	beq.n	800bcb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d10a      	bne.n	800bcce <xTimerCreateTimerTask+0x76>
	__asm volatile
 800bcb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcbc:	f383 8811 	msr	BASEPRI, r3
 800bcc0:	f3bf 8f6f 	isb	sy
 800bcc4:	f3bf 8f4f 	dsb	sy
 800bcc8:	613b      	str	r3, [r7, #16]
}
 800bcca:	bf00      	nop
 800bccc:	e7fe      	b.n	800bccc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bcce:	697b      	ldr	r3, [r7, #20]
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3718      	adds	r7, #24
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	bd80      	pop	{r7, pc}
 800bcd8:	20000f08 	.word	0x20000f08
 800bcdc:	0800f66c 	.word	0x0800f66c
 800bce0:	0800bead 	.word	0x0800bead
 800bce4:	20000f0c 	.word	0x20000f0c

0800bce8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b088      	sub	sp, #32
 800bcec:	af02      	add	r7, sp, #8
 800bcee:	60f8      	str	r0, [r7, #12]
 800bcf0:	60b9      	str	r1, [r7, #8]
 800bcf2:	607a      	str	r2, [r7, #4]
 800bcf4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800bcf6:	2030      	movs	r0, #48	; 0x30
 800bcf8:	f000 fd08 	bl	800c70c <pvPortMalloc>
 800bcfc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d00d      	beq.n	800bd20 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800bd04:	697b      	ldr	r3, [r7, #20]
 800bd06:	9301      	str	r3, [sp, #4]
 800bd08:	6a3b      	ldr	r3, [r7, #32]
 800bd0a:	9300      	str	r3, [sp, #0]
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	68b9      	ldr	r1, [r7, #8]
 800bd12:	68f8      	ldr	r0, [r7, #12]
 800bd14:	f000 f809 	bl	800bd2a <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800bd20:	697b      	ldr	r3, [r7, #20]
	}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3718      	adds	r7, #24
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}

0800bd2a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800bd2a:	b580      	push	{r7, lr}
 800bd2c:	b086      	sub	sp, #24
 800bd2e:	af00      	add	r7, sp, #0
 800bd30:	60f8      	str	r0, [r7, #12]
 800bd32:	60b9      	str	r1, [r7, #8]
 800bd34:	607a      	str	r2, [r7, #4]
 800bd36:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d10a      	bne.n	800bd54 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800bd3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd42:	f383 8811 	msr	BASEPRI, r3
 800bd46:	f3bf 8f6f 	isb	sy
 800bd4a:	f3bf 8f4f 	dsb	sy
 800bd4e:	617b      	str	r3, [r7, #20]
}
 800bd50:	bf00      	nop
 800bd52:	e7fe      	b.n	800bd52 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800bd54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d015      	beq.n	800bd86 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800bd5a:	f000 faa3 	bl	800c2a4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800bd5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd60:	68fa      	ldr	r2, [r7, #12]
 800bd62:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800bd64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd66:	68ba      	ldr	r2, [r7, #8]
 800bd68:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800bd6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd6c:	687a      	ldr	r2, [r7, #4]
 800bd6e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800bd70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd72:	683a      	ldr	r2, [r7, #0]
 800bd74:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800bd76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd78:	6a3a      	ldr	r2, [r7, #32]
 800bd7a:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7e:	3304      	adds	r3, #4
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7fd fcc6 	bl	8009712 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800bd86:	bf00      	nop
 800bd88:	3718      	adds	r7, #24
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
	...

0800bd90 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b08a      	sub	sp, #40	; 0x28
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	607a      	str	r2, [r7, #4]
 800bd9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d10a      	bne.n	800bdbe <xTimerGenericCommand+0x2e>
	__asm volatile
 800bda8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdac:	f383 8811 	msr	BASEPRI, r3
 800bdb0:	f3bf 8f6f 	isb	sy
 800bdb4:	f3bf 8f4f 	dsb	sy
 800bdb8:	623b      	str	r3, [r7, #32]
}
 800bdba:	bf00      	nop
 800bdbc:	e7fe      	b.n	800bdbc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bdbe:	4b1a      	ldr	r3, [pc, #104]	; (800be28 <xTimerGenericCommand+0x98>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d02a      	beq.n	800be1c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	2b05      	cmp	r3, #5
 800bdd6:	dc18      	bgt.n	800be0a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bdd8:	f7ff fb8e 	bl	800b4f8 <xTaskGetSchedulerState>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b02      	cmp	r3, #2
 800bde0:	d109      	bne.n	800bdf6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bde2:	4b11      	ldr	r3, [pc, #68]	; (800be28 <xTimerGenericCommand+0x98>)
 800bde4:	6818      	ldr	r0, [r3, #0]
 800bde6:	f107 0110 	add.w	r1, r7, #16
 800bdea:	2300      	movs	r3, #0
 800bdec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdee:	f7fd fecb 	bl	8009b88 <xQueueGenericSend>
 800bdf2:	6278      	str	r0, [r7, #36]	; 0x24
 800bdf4:	e012      	b.n	800be1c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bdf6:	4b0c      	ldr	r3, [pc, #48]	; (800be28 <xTimerGenericCommand+0x98>)
 800bdf8:	6818      	ldr	r0, [r3, #0]
 800bdfa:	f107 0110 	add.w	r1, r7, #16
 800bdfe:	2300      	movs	r3, #0
 800be00:	2200      	movs	r2, #0
 800be02:	f7fd fec1 	bl	8009b88 <xQueueGenericSend>
 800be06:	6278      	str	r0, [r7, #36]	; 0x24
 800be08:	e008      	b.n	800be1c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800be0a:	4b07      	ldr	r3, [pc, #28]	; (800be28 <xTimerGenericCommand+0x98>)
 800be0c:	6818      	ldr	r0, [r3, #0]
 800be0e:	f107 0110 	add.w	r1, r7, #16
 800be12:	2300      	movs	r3, #0
 800be14:	683a      	ldr	r2, [r7, #0]
 800be16:	f7fd ffb5 	bl	8009d84 <xQueueGenericSendFromISR>
 800be1a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800be1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3728      	adds	r7, #40	; 0x28
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}
 800be26:	bf00      	nop
 800be28:	20000f08 	.word	0x20000f08

0800be2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b088      	sub	sp, #32
 800be30:	af02      	add	r7, sp, #8
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800be36:	4b1c      	ldr	r3, [pc, #112]	; (800bea8 <prvProcessExpiredTimer+0x7c>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	68db      	ldr	r3, [r3, #12]
 800be3c:	68db      	ldr	r3, [r3, #12]
 800be3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	3304      	adds	r3, #4
 800be44:	4618      	mov	r0, r3
 800be46:	f7fd fccb 	bl	80097e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	69db      	ldr	r3, [r3, #28]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d122      	bne.n	800be98 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800be52:	697b      	ldr	r3, [r7, #20]
 800be54:	699a      	ldr	r2, [r3, #24]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	18d1      	adds	r1, r2, r3
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	683a      	ldr	r2, [r7, #0]
 800be5e:	6978      	ldr	r0, [r7, #20]
 800be60:	f000 f8c8 	bl	800bff4 <prvInsertTimerInActiveList>
 800be64:	4603      	mov	r3, r0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d016      	beq.n	800be98 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800be6a:	2300      	movs	r3, #0
 800be6c:	9300      	str	r3, [sp, #0]
 800be6e:	2300      	movs	r3, #0
 800be70:	687a      	ldr	r2, [r7, #4]
 800be72:	2100      	movs	r1, #0
 800be74:	6978      	ldr	r0, [r7, #20]
 800be76:	f7ff ff8b 	bl	800bd90 <xTimerGenericCommand>
 800be7a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d10a      	bne.n	800be98 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800be82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be86:	f383 8811 	msr	BASEPRI, r3
 800be8a:	f3bf 8f6f 	isb	sy
 800be8e:	f3bf 8f4f 	dsb	sy
 800be92:	60fb      	str	r3, [r7, #12]
}
 800be94:	bf00      	nop
 800be96:	e7fe      	b.n	800be96 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be9c:	6978      	ldr	r0, [r7, #20]
 800be9e:	4798      	blx	r3
}
 800bea0:	bf00      	nop
 800bea2:	3718      	adds	r7, #24
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}
 800bea8:	20000f00 	.word	0x20000f00

0800beac <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b084      	sub	sp, #16
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800beb4:	f107 0308 	add.w	r3, r7, #8
 800beb8:	4618      	mov	r0, r3
 800beba:	f000 f857 	bl	800bf6c <prvGetNextExpireTime>
 800bebe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	4619      	mov	r1, r3
 800bec4:	68f8      	ldr	r0, [r7, #12]
 800bec6:	f000 f803 	bl	800bed0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800beca:	f000 f8d5 	bl	800c078 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bece:	e7f1      	b.n	800beb4 <prvTimerTask+0x8>

0800bed0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b084      	sub	sp, #16
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800beda:	f7fe ff09 	bl	800acf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bede:	f107 0308 	add.w	r3, r7, #8
 800bee2:	4618      	mov	r0, r3
 800bee4:	f000 f866 	bl	800bfb4 <prvSampleTimeNow>
 800bee8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d130      	bne.n	800bf52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10a      	bne.n	800bf0c <prvProcessTimerOrBlockTask+0x3c>
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	429a      	cmp	r2, r3
 800befc:	d806      	bhi.n	800bf0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800befe:	f7fe ff05 	bl	800ad0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bf02:	68f9      	ldr	r1, [r7, #12]
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f7ff ff91 	bl	800be2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bf0a:	e024      	b.n	800bf56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d008      	beq.n	800bf24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bf12:	4b13      	ldr	r3, [pc, #76]	; (800bf60 <prvProcessTimerOrBlockTask+0x90>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	bf0c      	ite	eq
 800bf1c:	2301      	moveq	r3, #1
 800bf1e:	2300      	movne	r3, #0
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bf24:	4b0f      	ldr	r3, [pc, #60]	; (800bf64 <prvProcessTimerOrBlockTask+0x94>)
 800bf26:	6818      	ldr	r0, [r3, #0]
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	1ad3      	subs	r3, r2, r3
 800bf2e:	683a      	ldr	r2, [r7, #0]
 800bf30:	4619      	mov	r1, r3
 800bf32:	f7fe fc55 	bl	800a7e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bf36:	f7fe fee9 	bl	800ad0c <xTaskResumeAll>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d10a      	bne.n	800bf56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bf40:	4b09      	ldr	r3, [pc, #36]	; (800bf68 <prvProcessTimerOrBlockTask+0x98>)
 800bf42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf46:	601a      	str	r2, [r3, #0]
 800bf48:	f3bf 8f4f 	dsb	sy
 800bf4c:	f3bf 8f6f 	isb	sy
}
 800bf50:	e001      	b.n	800bf56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bf52:	f7fe fedb 	bl	800ad0c <xTaskResumeAll>
}
 800bf56:	bf00      	nop
 800bf58:	3710      	adds	r7, #16
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}
 800bf5e:	bf00      	nop
 800bf60:	20000f04 	.word	0x20000f04
 800bf64:	20000f08 	.word	0x20000f08
 800bf68:	e000ed04 	.word	0xe000ed04

0800bf6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b085      	sub	sp, #20
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bf74:	4b0e      	ldr	r3, [pc, #56]	; (800bfb0 <prvGetNextExpireTime+0x44>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	bf0c      	ite	eq
 800bf7e:	2301      	moveq	r3, #1
 800bf80:	2300      	movne	r3, #0
 800bf82:	b2db      	uxtb	r3, r3
 800bf84:	461a      	mov	r2, r3
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d105      	bne.n	800bf9e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf92:	4b07      	ldr	r3, [pc, #28]	; (800bfb0 <prvGetNextExpireTime+0x44>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	60fb      	str	r3, [r7, #12]
 800bf9c:	e001      	b.n	800bfa2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	3714      	adds	r7, #20
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bc80      	pop	{r7}
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	20000f00 	.word	0x20000f00

0800bfb4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b084      	sub	sp, #16
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bfbc:	f7fe ff44 	bl	800ae48 <xTaskGetTickCount>
 800bfc0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bfc2:	4b0b      	ldr	r3, [pc, #44]	; (800bff0 <prvSampleTimeNow+0x3c>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	68fa      	ldr	r2, [r7, #12]
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d205      	bcs.n	800bfd8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bfcc:	f000 f908 	bl	800c1e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2201      	movs	r2, #1
 800bfd4:	601a      	str	r2, [r3, #0]
 800bfd6:	e002      	b.n	800bfde <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bfde:	4a04      	ldr	r2, [pc, #16]	; (800bff0 <prvSampleTimeNow+0x3c>)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	20000f10 	.word	0x20000f10

0800bff4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b086      	sub	sp, #24
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
 800c000:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c002:	2300      	movs	r3, #0
 800c004:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	68ba      	ldr	r2, [r7, #8]
 800c00a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	68fa      	ldr	r2, [r7, #12]
 800c010:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c012:	68ba      	ldr	r2, [r7, #8]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	429a      	cmp	r2, r3
 800c018:	d812      	bhi.n	800c040 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	1ad2      	subs	r2, r2, r3
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	699b      	ldr	r3, [r3, #24]
 800c024:	429a      	cmp	r2, r3
 800c026:	d302      	bcc.n	800c02e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c028:	2301      	movs	r3, #1
 800c02a:	617b      	str	r3, [r7, #20]
 800c02c:	e01b      	b.n	800c066 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c02e:	4b10      	ldr	r3, [pc, #64]	; (800c070 <prvInsertTimerInActiveList+0x7c>)
 800c030:	681a      	ldr	r2, [r3, #0]
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	3304      	adds	r3, #4
 800c036:	4619      	mov	r1, r3
 800c038:	4610      	mov	r0, r2
 800c03a:	f7fd fb99 	bl	8009770 <vListInsert>
 800c03e:	e012      	b.n	800c066 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	429a      	cmp	r2, r3
 800c046:	d206      	bcs.n	800c056 <prvInsertTimerInActiveList+0x62>
 800c048:	68ba      	ldr	r2, [r7, #8]
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d302      	bcc.n	800c056 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c050:	2301      	movs	r3, #1
 800c052:	617b      	str	r3, [r7, #20]
 800c054:	e007      	b.n	800c066 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c056:	4b07      	ldr	r3, [pc, #28]	; (800c074 <prvInsertTimerInActiveList+0x80>)
 800c058:	681a      	ldr	r2, [r3, #0]
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	3304      	adds	r3, #4
 800c05e:	4619      	mov	r1, r3
 800c060:	4610      	mov	r0, r2
 800c062:	f7fd fb85 	bl	8009770 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c066:	697b      	ldr	r3, [r7, #20]
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3718      	adds	r7, #24
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	20000f04 	.word	0x20000f04
 800c074:	20000f00 	.word	0x20000f00

0800c078 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b08e      	sub	sp, #56	; 0x38
 800c07c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c07e:	e09d      	b.n	800c1bc <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2b00      	cmp	r3, #0
 800c084:	da18      	bge.n	800c0b8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c086:	1d3b      	adds	r3, r7, #4
 800c088:	3304      	adds	r3, #4
 800c08a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c08c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d10a      	bne.n	800c0a8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c096:	f383 8811 	msr	BASEPRI, r3
 800c09a:	f3bf 8f6f 	isb	sy
 800c09e:	f3bf 8f4f 	dsb	sy
 800c0a2:	61fb      	str	r3, [r7, #28]
}
 800c0a4:	bf00      	nop
 800c0a6:	e7fe      	b.n	800c0a6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c0a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c0ae:	6850      	ldr	r0, [r2, #4]
 800c0b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c0b2:	6892      	ldr	r2, [r2, #8]
 800c0b4:	4611      	mov	r1, r2
 800c0b6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	db7d      	blt.n	800c1ba <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0c4:	695b      	ldr	r3, [r3, #20]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d004      	beq.n	800c0d4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c0ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0cc:	3304      	adds	r3, #4
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7fd fb86 	bl	80097e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c0d4:	463b      	mov	r3, r7
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f7ff ff6c 	bl	800bfb4 <prvSampleTimeNow>
 800c0dc:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2b09      	cmp	r3, #9
 800c0e2:	d86b      	bhi.n	800c1bc <prvProcessReceivedCommands+0x144>
 800c0e4:	a201      	add	r2, pc, #4	; (adr r2, 800c0ec <prvProcessReceivedCommands+0x74>)
 800c0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0ea:	bf00      	nop
 800c0ec:	0800c115 	.word	0x0800c115
 800c0f0:	0800c115 	.word	0x0800c115
 800c0f4:	0800c115 	.word	0x0800c115
 800c0f8:	0800c1bd 	.word	0x0800c1bd
 800c0fc:	0800c171 	.word	0x0800c171
 800c100:	0800c1a9 	.word	0x0800c1a9
 800c104:	0800c115 	.word	0x0800c115
 800c108:	0800c115 	.word	0x0800c115
 800c10c:	0800c1bd 	.word	0x0800c1bd
 800c110:	0800c171 	.word	0x0800c171
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c114:	68ba      	ldr	r2, [r7, #8]
 800c116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c118:	699b      	ldr	r3, [r3, #24]
 800c11a:	18d1      	adds	r1, r2, r3
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c122:	f7ff ff67 	bl	800bff4 <prvInsertTimerInActiveList>
 800c126:	4603      	mov	r3, r0
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d047      	beq.n	800c1bc <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c12e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c130:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c132:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c136:	69db      	ldr	r3, [r3, #28]
 800c138:	2b01      	cmp	r3, #1
 800c13a:	d13f      	bne.n	800c1bc <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c13c:	68ba      	ldr	r2, [r7, #8]
 800c13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c140:	699b      	ldr	r3, [r3, #24]
 800c142:	441a      	add	r2, r3
 800c144:	2300      	movs	r3, #0
 800c146:	9300      	str	r3, [sp, #0]
 800c148:	2300      	movs	r3, #0
 800c14a:	2100      	movs	r1, #0
 800c14c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c14e:	f7ff fe1f 	bl	800bd90 <xTimerGenericCommand>
 800c152:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c154:	6a3b      	ldr	r3, [r7, #32]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d130      	bne.n	800c1bc <prvProcessReceivedCommands+0x144>
	__asm volatile
 800c15a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c15e:	f383 8811 	msr	BASEPRI, r3
 800c162:	f3bf 8f6f 	isb	sy
 800c166:	f3bf 8f4f 	dsb	sy
 800c16a:	61bb      	str	r3, [r7, #24]
}
 800c16c:	bf00      	nop
 800c16e:	e7fe      	b.n	800c16e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c170:	68ba      	ldr	r2, [r7, #8]
 800c172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c174:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c178:	699b      	ldr	r3, [r3, #24]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d10a      	bne.n	800c194 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800c17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c182:	f383 8811 	msr	BASEPRI, r3
 800c186:	f3bf 8f6f 	isb	sy
 800c18a:	f3bf 8f4f 	dsb	sy
 800c18e:	617b      	str	r3, [r7, #20]
}
 800c190:	bf00      	nop
 800c192:	e7fe      	b.n	800c192 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c196:	699a      	ldr	r2, [r3, #24]
 800c198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19a:	18d1      	adds	r1, r2, r3
 800c19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1a2:	f7ff ff27 	bl	800bff4 <prvInsertTimerInActiveList>
					break;
 800c1a6:	e009      	b.n	800c1bc <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d104      	bne.n	800c1bc <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800c1b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1b4:	f000 fb6e 	bl	800c894 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c1b8:	e000      	b.n	800c1bc <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c1ba:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c1bc:	4b07      	ldr	r3, [pc, #28]	; (800c1dc <prvProcessReceivedCommands+0x164>)
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	1d39      	adds	r1, r7, #4
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f7fd ff03 	bl	8009fd0 <xQueueReceive>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	f47f af57 	bne.w	800c080 <prvProcessReceivedCommands+0x8>
	}
}
 800c1d2:	bf00      	nop
 800c1d4:	bf00      	nop
 800c1d6:	3730      	adds	r7, #48	; 0x30
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}
 800c1dc:	20000f08 	.word	0x20000f08

0800c1e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b088      	sub	sp, #32
 800c1e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1e6:	e045      	b.n	800c274 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1e8:	4b2c      	ldr	r3, [pc, #176]	; (800c29c <prvSwitchTimerLists+0xbc>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1f2:	4b2a      	ldr	r3, [pc, #168]	; (800c29c <prvSwitchTimerLists+0xbc>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	68db      	ldr	r3, [r3, #12]
 800c1f8:	68db      	ldr	r3, [r3, #12]
 800c1fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	3304      	adds	r3, #4
 800c200:	4618      	mov	r0, r3
 800c202:	f7fd faed 	bl	80097e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c20a:	68f8      	ldr	r0, [r7, #12]
 800c20c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	69db      	ldr	r3, [r3, #28]
 800c212:	2b01      	cmp	r3, #1
 800c214:	d12e      	bne.n	800c274 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	699b      	ldr	r3, [r3, #24]
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	4413      	add	r3, r2
 800c21e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	693b      	ldr	r3, [r7, #16]
 800c224:	429a      	cmp	r2, r3
 800c226:	d90e      	bls.n	800c246 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	68ba      	ldr	r2, [r7, #8]
 800c22c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	68fa      	ldr	r2, [r7, #12]
 800c232:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c234:	4b19      	ldr	r3, [pc, #100]	; (800c29c <prvSwitchTimerLists+0xbc>)
 800c236:	681a      	ldr	r2, [r3, #0]
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	3304      	adds	r3, #4
 800c23c:	4619      	mov	r1, r3
 800c23e:	4610      	mov	r0, r2
 800c240:	f7fd fa96 	bl	8009770 <vListInsert>
 800c244:	e016      	b.n	800c274 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c246:	2300      	movs	r3, #0
 800c248:	9300      	str	r3, [sp, #0]
 800c24a:	2300      	movs	r3, #0
 800c24c:	693a      	ldr	r2, [r7, #16]
 800c24e:	2100      	movs	r1, #0
 800c250:	68f8      	ldr	r0, [r7, #12]
 800c252:	f7ff fd9d 	bl	800bd90 <xTimerGenericCommand>
 800c256:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d10a      	bne.n	800c274 <prvSwitchTimerLists+0x94>
	__asm volatile
 800c25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c262:	f383 8811 	msr	BASEPRI, r3
 800c266:	f3bf 8f6f 	isb	sy
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	603b      	str	r3, [r7, #0]
}
 800c270:	bf00      	nop
 800c272:	e7fe      	b.n	800c272 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c274:	4b09      	ldr	r3, [pc, #36]	; (800c29c <prvSwitchTimerLists+0xbc>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1b4      	bne.n	800c1e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c27e:	4b07      	ldr	r3, [pc, #28]	; (800c29c <prvSwitchTimerLists+0xbc>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c284:	4b06      	ldr	r3, [pc, #24]	; (800c2a0 <prvSwitchTimerLists+0xc0>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	4a04      	ldr	r2, [pc, #16]	; (800c29c <prvSwitchTimerLists+0xbc>)
 800c28a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c28c:	4a04      	ldr	r2, [pc, #16]	; (800c2a0 <prvSwitchTimerLists+0xc0>)
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	6013      	str	r3, [r2, #0]
}
 800c292:	bf00      	nop
 800c294:	3718      	adds	r7, #24
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop
 800c29c:	20000f00 	.word	0x20000f00
 800c2a0:	20000f04 	.word	0x20000f04

0800c2a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b082      	sub	sp, #8
 800c2a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c2aa:	f000 f92f 	bl	800c50c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c2ae:	4b15      	ldr	r3, [pc, #84]	; (800c304 <prvCheckForValidListAndQueue+0x60>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d120      	bne.n	800c2f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c2b6:	4814      	ldr	r0, [pc, #80]	; (800c308 <prvCheckForValidListAndQueue+0x64>)
 800c2b8:	f7fd fa0c 	bl	80096d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c2bc:	4813      	ldr	r0, [pc, #76]	; (800c30c <prvCheckForValidListAndQueue+0x68>)
 800c2be:	f7fd fa09 	bl	80096d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c2c2:	4b13      	ldr	r3, [pc, #76]	; (800c310 <prvCheckForValidListAndQueue+0x6c>)
 800c2c4:	4a10      	ldr	r2, [pc, #64]	; (800c308 <prvCheckForValidListAndQueue+0x64>)
 800c2c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c2c8:	4b12      	ldr	r3, [pc, #72]	; (800c314 <prvCheckForValidListAndQueue+0x70>)
 800c2ca:	4a10      	ldr	r2, [pc, #64]	; (800c30c <prvCheckForValidListAndQueue+0x68>)
 800c2cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	9300      	str	r3, [sp, #0]
 800c2d2:	4b11      	ldr	r3, [pc, #68]	; (800c318 <prvCheckForValidListAndQueue+0x74>)
 800c2d4:	4a11      	ldr	r2, [pc, #68]	; (800c31c <prvCheckForValidListAndQueue+0x78>)
 800c2d6:	2110      	movs	r1, #16
 800c2d8:	200a      	movs	r0, #10
 800c2da:	f7fd fb13 	bl	8009904 <xQueueGenericCreateStatic>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	4a08      	ldr	r2, [pc, #32]	; (800c304 <prvCheckForValidListAndQueue+0x60>)
 800c2e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c2e4:	4b07      	ldr	r3, [pc, #28]	; (800c304 <prvCheckForValidListAndQueue+0x60>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d005      	beq.n	800c2f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c2ec:	4b05      	ldr	r3, [pc, #20]	; (800c304 <prvCheckForValidListAndQueue+0x60>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	490b      	ldr	r1, [pc, #44]	; (800c320 <prvCheckForValidListAndQueue+0x7c>)
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7fe fa22 	bl	800a73c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c2f8:	f000 f938 	bl	800c56c <vPortExitCritical>
}
 800c2fc:	bf00      	nop
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	20000f08 	.word	0x20000f08
 800c308:	20000ed8 	.word	0x20000ed8
 800c30c:	20000eec 	.word	0x20000eec
 800c310:	20000f00 	.word	0x20000f00
 800c314:	20000f04 	.word	0x20000f04
 800c318:	20000fb4 	.word	0x20000fb4
 800c31c:	20000f14 	.word	0x20000f14
 800c320:	0800f674 	.word	0x0800f674

0800c324 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c324:	b480      	push	{r7}
 800c326:	b085      	sub	sp, #20
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	3b04      	subs	r3, #4
 800c334:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c33c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	3b04      	subs	r3, #4
 800c342:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	f023 0201 	bic.w	r2, r3, #1
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	3b04      	subs	r3, #4
 800c352:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c354:	4a08      	ldr	r2, [pc, #32]	; (800c378 <pxPortInitialiseStack+0x54>)
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	3b14      	subs	r3, #20
 800c35e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c360:	687a      	ldr	r2, [r7, #4]
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	3b20      	subs	r3, #32
 800c36a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c36c:	68fb      	ldr	r3, [r7, #12]
}
 800c36e:	4618      	mov	r0, r3
 800c370:	3714      	adds	r7, #20
 800c372:	46bd      	mov	sp, r7
 800c374:	bc80      	pop	{r7}
 800c376:	4770      	bx	lr
 800c378:	0800c37d 	.word	0x0800c37d

0800c37c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c37c:	b480      	push	{r7}
 800c37e:	b085      	sub	sp, #20
 800c380:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800c382:	2300      	movs	r3, #0
 800c384:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c386:	4b12      	ldr	r3, [pc, #72]	; (800c3d0 <prvTaskExitError+0x54>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c38e:	d00a      	beq.n	800c3a6 <prvTaskExitError+0x2a>
	__asm volatile
 800c390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c394:	f383 8811 	msr	BASEPRI, r3
 800c398:	f3bf 8f6f 	isb	sy
 800c39c:	f3bf 8f4f 	dsb	sy
 800c3a0:	60fb      	str	r3, [r7, #12]
}
 800c3a2:	bf00      	nop
 800c3a4:	e7fe      	b.n	800c3a4 <prvTaskExitError+0x28>
	__asm volatile
 800c3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3aa:	f383 8811 	msr	BASEPRI, r3
 800c3ae:	f3bf 8f6f 	isb	sy
 800c3b2:	f3bf 8f4f 	dsb	sy
 800c3b6:	60bb      	str	r3, [r7, #8]
}
 800c3b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c3ba:	bf00      	nop
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d0fc      	beq.n	800c3bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c3c2:	bf00      	nop
 800c3c4:	bf00      	nop
 800c3c6:	3714      	adds	r7, #20
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bc80      	pop	{r7}
 800c3cc:	4770      	bx	lr
 800c3ce:	bf00      	nop
 800c3d0:	2000000c 	.word	0x2000000c
	...

0800c3e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c3e0:	4b07      	ldr	r3, [pc, #28]	; (800c400 <pxCurrentTCBConst2>)
 800c3e2:	6819      	ldr	r1, [r3, #0]
 800c3e4:	6808      	ldr	r0, [r1, #0]
 800c3e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c3ea:	f380 8809 	msr	PSP, r0
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f04f 0000 	mov.w	r0, #0
 800c3f6:	f380 8811 	msr	BASEPRI, r0
 800c3fa:	f04e 0e0d 	orr.w	lr, lr, #13
 800c3fe:	4770      	bx	lr

0800c400 <pxCurrentTCBConst2>:
 800c400:	200009d8 	.word	0x200009d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c404:	bf00      	nop
 800c406:	bf00      	nop

0800c408 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800c408:	4806      	ldr	r0, [pc, #24]	; (800c424 <prvPortStartFirstTask+0x1c>)
 800c40a:	6800      	ldr	r0, [r0, #0]
 800c40c:	6800      	ldr	r0, [r0, #0]
 800c40e:	f380 8808 	msr	MSP, r0
 800c412:	b662      	cpsie	i
 800c414:	b661      	cpsie	f
 800c416:	f3bf 8f4f 	dsb	sy
 800c41a:	f3bf 8f6f 	isb	sy
 800c41e:	df00      	svc	0
 800c420:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c422:	bf00      	nop
 800c424:	e000ed08 	.word	0xe000ed08

0800c428 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b084      	sub	sp, #16
 800c42c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c42e:	4b32      	ldr	r3, [pc, #200]	; (800c4f8 <xPortStartScheduler+0xd0>)
 800c430:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	b2db      	uxtb	r3, r3
 800c438:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	22ff      	movs	r2, #255	; 0xff
 800c43e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	b2db      	uxtb	r3, r3
 800c446:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c448:	78fb      	ldrb	r3, [r7, #3]
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c450:	b2da      	uxtb	r2, r3
 800c452:	4b2a      	ldr	r3, [pc, #168]	; (800c4fc <xPortStartScheduler+0xd4>)
 800c454:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c456:	4b2a      	ldr	r3, [pc, #168]	; (800c500 <xPortStartScheduler+0xd8>)
 800c458:	2207      	movs	r2, #7
 800c45a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c45c:	e009      	b.n	800c472 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c45e:	4b28      	ldr	r3, [pc, #160]	; (800c500 <xPortStartScheduler+0xd8>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	3b01      	subs	r3, #1
 800c464:	4a26      	ldr	r2, [pc, #152]	; (800c500 <xPortStartScheduler+0xd8>)
 800c466:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c468:	78fb      	ldrb	r3, [r7, #3]
 800c46a:	b2db      	uxtb	r3, r3
 800c46c:	005b      	lsls	r3, r3, #1
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c472:	78fb      	ldrb	r3, [r7, #3]
 800c474:	b2db      	uxtb	r3, r3
 800c476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c47a:	2b80      	cmp	r3, #128	; 0x80
 800c47c:	d0ef      	beq.n	800c45e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c47e:	4b20      	ldr	r3, [pc, #128]	; (800c500 <xPortStartScheduler+0xd8>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f1c3 0307 	rsb	r3, r3, #7
 800c486:	2b04      	cmp	r3, #4
 800c488:	d00a      	beq.n	800c4a0 <xPortStartScheduler+0x78>
	__asm volatile
 800c48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c48e:	f383 8811 	msr	BASEPRI, r3
 800c492:	f3bf 8f6f 	isb	sy
 800c496:	f3bf 8f4f 	dsb	sy
 800c49a:	60bb      	str	r3, [r7, #8]
}
 800c49c:	bf00      	nop
 800c49e:	e7fe      	b.n	800c49e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c4a0:	4b17      	ldr	r3, [pc, #92]	; (800c500 <xPortStartScheduler+0xd8>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	021b      	lsls	r3, r3, #8
 800c4a6:	4a16      	ldr	r2, [pc, #88]	; (800c500 <xPortStartScheduler+0xd8>)
 800c4a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c4aa:	4b15      	ldr	r3, [pc, #84]	; (800c500 <xPortStartScheduler+0xd8>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c4b2:	4a13      	ldr	r2, [pc, #76]	; (800c500 <xPortStartScheduler+0xd8>)
 800c4b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	b2da      	uxtb	r2, r3
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c4be:	4b11      	ldr	r3, [pc, #68]	; (800c504 <xPortStartScheduler+0xdc>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	4a10      	ldr	r2, [pc, #64]	; (800c504 <xPortStartScheduler+0xdc>)
 800c4c4:	f443 0320 	orr.w	r3, r3, #10485760	; 0xa00000
 800c4c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c4ca:	4b0e      	ldr	r3, [pc, #56]	; (800c504 <xPortStartScheduler+0xdc>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	4a0d      	ldr	r2, [pc, #52]	; (800c504 <xPortStartScheduler+0xdc>)
 800c4d0:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 800c4d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c4d6:	f000 f8b9 	bl	800c64c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c4da:	4b0b      	ldr	r3, [pc, #44]	; (800c508 <xPortStartScheduler+0xe0>)
 800c4dc:	2200      	movs	r2, #0
 800c4de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c4e0:	f7ff ff92 	bl	800c408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c4e4:	f7fe fd8e 	bl	800b004 <vTaskSwitchContext>
	prvTaskExitError();
 800c4e8:	f7ff ff48 	bl	800c37c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c4ec:	2300      	movs	r3, #0
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3710      	adds	r7, #16
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}
 800c4f6:	bf00      	nop
 800c4f8:	e000e400 	.word	0xe000e400
 800c4fc:	20001004 	.word	0x20001004
 800c500:	20001008 	.word	0x20001008
 800c504:	e000ed20 	.word	0xe000ed20
 800c508:	2000000c 	.word	0x2000000c

0800c50c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
	__asm volatile
 800c512:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c516:	f383 8811 	msr	BASEPRI, r3
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	607b      	str	r3, [r7, #4]
}
 800c524:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c526:	4b0f      	ldr	r3, [pc, #60]	; (800c564 <vPortEnterCritical+0x58>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	3301      	adds	r3, #1
 800c52c:	4a0d      	ldr	r2, [pc, #52]	; (800c564 <vPortEnterCritical+0x58>)
 800c52e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c530:	4b0c      	ldr	r3, [pc, #48]	; (800c564 <vPortEnterCritical+0x58>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	2b01      	cmp	r3, #1
 800c536:	d10f      	bne.n	800c558 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c538:	4b0b      	ldr	r3, [pc, #44]	; (800c568 <vPortEnterCritical+0x5c>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	b2db      	uxtb	r3, r3
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00a      	beq.n	800c558 <vPortEnterCritical+0x4c>
	__asm volatile
 800c542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c546:	f383 8811 	msr	BASEPRI, r3
 800c54a:	f3bf 8f6f 	isb	sy
 800c54e:	f3bf 8f4f 	dsb	sy
 800c552:	603b      	str	r3, [r7, #0]
}
 800c554:	bf00      	nop
 800c556:	e7fe      	b.n	800c556 <vPortEnterCritical+0x4a>
	}
}
 800c558:	bf00      	nop
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	bc80      	pop	{r7}
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop
 800c564:	2000000c 	.word	0x2000000c
 800c568:	e000ed04 	.word	0xe000ed04

0800c56c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c56c:	b480      	push	{r7}
 800c56e:	b083      	sub	sp, #12
 800c570:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c572:	4b11      	ldr	r3, [pc, #68]	; (800c5b8 <vPortExitCritical+0x4c>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d10a      	bne.n	800c590 <vPortExitCritical+0x24>
	__asm volatile
 800c57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c57e:	f383 8811 	msr	BASEPRI, r3
 800c582:	f3bf 8f6f 	isb	sy
 800c586:	f3bf 8f4f 	dsb	sy
 800c58a:	607b      	str	r3, [r7, #4]
}
 800c58c:	bf00      	nop
 800c58e:	e7fe      	b.n	800c58e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c590:	4b09      	ldr	r3, [pc, #36]	; (800c5b8 <vPortExitCritical+0x4c>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	3b01      	subs	r3, #1
 800c596:	4a08      	ldr	r2, [pc, #32]	; (800c5b8 <vPortExitCritical+0x4c>)
 800c598:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c59a:	4b07      	ldr	r3, [pc, #28]	; (800c5b8 <vPortExitCritical+0x4c>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d105      	bne.n	800c5ae <vPortExitCritical+0x42>
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	f383 8811 	msr	BASEPRI, r3
}
 800c5ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c5ae:	bf00      	nop
 800c5b0:	370c      	adds	r7, #12
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bc80      	pop	{r7}
 800c5b6:	4770      	bx	lr
 800c5b8:	2000000c 	.word	0x2000000c
 800c5bc:	00000000 	.word	0x00000000

0800c5c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c5c0:	f3ef 8009 	mrs	r0, PSP
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	4b0d      	ldr	r3, [pc, #52]	; (800c600 <pxCurrentTCBConst>)
 800c5ca:	681a      	ldr	r2, [r3, #0]
 800c5cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c5d0:	6010      	str	r0, [r2, #0]
 800c5d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800c5d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c5da:	f380 8811 	msr	BASEPRI, r0
 800c5de:	f7fe fd11 	bl	800b004 <vTaskSwitchContext>
 800c5e2:	f04f 0000 	mov.w	r0, #0
 800c5e6:	f380 8811 	msr	BASEPRI, r0
 800c5ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c5ee:	6819      	ldr	r1, [r3, #0]
 800c5f0:	6808      	ldr	r0, [r1, #0]
 800c5f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c5f6:	f380 8809 	msr	PSP, r0
 800c5fa:	f3bf 8f6f 	isb	sy
 800c5fe:	4770      	bx	lr

0800c600 <pxCurrentTCBConst>:
 800c600:	200009d8 	.word	0x200009d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c604:	bf00      	nop
 800c606:	bf00      	nop

0800c608 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
	__asm volatile
 800c60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c612:	f383 8811 	msr	BASEPRI, r3
 800c616:	f3bf 8f6f 	isb	sy
 800c61a:	f3bf 8f4f 	dsb	sy
 800c61e:	607b      	str	r3, [r7, #4]
}
 800c620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c622:	f7fe fc31 	bl	800ae88 <xTaskIncrementTick>
 800c626:	4603      	mov	r3, r0
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d003      	beq.n	800c634 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c62c:	4b06      	ldr	r3, [pc, #24]	; (800c648 <SysTick_Handler+0x40>)
 800c62e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c632:	601a      	str	r2, [r3, #0]
 800c634:	2300      	movs	r3, #0
 800c636:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	f383 8811 	msr	BASEPRI, r3
}
 800c63e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c640:	bf00      	nop
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}
 800c648:	e000ed04 	.word	0xe000ed04

0800c64c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c64c:	b480      	push	{r7}
 800c64e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c650:	4b0a      	ldr	r3, [pc, #40]	; (800c67c <vPortSetupTimerInterrupt+0x30>)
 800c652:	2200      	movs	r2, #0
 800c654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c656:	4b0a      	ldr	r3, [pc, #40]	; (800c680 <vPortSetupTimerInterrupt+0x34>)
 800c658:	2200      	movs	r2, #0
 800c65a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c65c:	4b09      	ldr	r3, [pc, #36]	; (800c684 <vPortSetupTimerInterrupt+0x38>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4a09      	ldr	r2, [pc, #36]	; (800c688 <vPortSetupTimerInterrupt+0x3c>)
 800c662:	fba2 2303 	umull	r2, r3, r2, r3
 800c666:	099b      	lsrs	r3, r3, #6
 800c668:	4a08      	ldr	r2, [pc, #32]	; (800c68c <vPortSetupTimerInterrupt+0x40>)
 800c66a:	3b01      	subs	r3, #1
 800c66c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c66e:	4b03      	ldr	r3, [pc, #12]	; (800c67c <vPortSetupTimerInterrupt+0x30>)
 800c670:	2207      	movs	r2, #7
 800c672:	601a      	str	r2, [r3, #0]
}
 800c674:	bf00      	nop
 800c676:	46bd      	mov	sp, r7
 800c678:	bc80      	pop	{r7}
 800c67a:	4770      	bx	lr
 800c67c:	e000e010 	.word	0xe000e010
 800c680:	e000e018 	.word	0xe000e018
 800c684:	20000000 	.word	0x20000000
 800c688:	10624dd3 	.word	0x10624dd3
 800c68c:	e000e014 	.word	0xe000e014

0800c690 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c690:	b480      	push	{r7}
 800c692:	b085      	sub	sp, #20
 800c694:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c696:	f3ef 8305 	mrs	r3, IPSR
 800c69a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2b0f      	cmp	r3, #15
 800c6a0:	d914      	bls.n	800c6cc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c6a2:	4a16      	ldr	r2, [pc, #88]	; (800c6fc <vPortValidateInterruptPriority+0x6c>)
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	4413      	add	r3, r2
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c6ac:	4b14      	ldr	r3, [pc, #80]	; (800c700 <vPortValidateInterruptPriority+0x70>)
 800c6ae:	781b      	ldrb	r3, [r3, #0]
 800c6b0:	7afa      	ldrb	r2, [r7, #11]
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	d20a      	bcs.n	800c6cc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ba:	f383 8811 	msr	BASEPRI, r3
 800c6be:	f3bf 8f6f 	isb	sy
 800c6c2:	f3bf 8f4f 	dsb	sy
 800c6c6:	607b      	str	r3, [r7, #4]
}
 800c6c8:	bf00      	nop
 800c6ca:	e7fe      	b.n	800c6ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c6cc:	4b0d      	ldr	r3, [pc, #52]	; (800c704 <vPortValidateInterruptPriority+0x74>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c6d4:	4b0c      	ldr	r3, [pc, #48]	; (800c708 <vPortValidateInterruptPriority+0x78>)
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	d90a      	bls.n	800c6f2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c6dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6e0:	f383 8811 	msr	BASEPRI, r3
 800c6e4:	f3bf 8f6f 	isb	sy
 800c6e8:	f3bf 8f4f 	dsb	sy
 800c6ec:	603b      	str	r3, [r7, #0]
}
 800c6ee:	bf00      	nop
 800c6f0:	e7fe      	b.n	800c6f0 <vPortValidateInterruptPriority+0x60>
	}
 800c6f2:	bf00      	nop
 800c6f4:	3714      	adds	r7, #20
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bc80      	pop	{r7}
 800c6fa:	4770      	bx	lr
 800c6fc:	e000e3f0 	.word	0xe000e3f0
 800c700:	20001004 	.word	0x20001004
 800c704:	e000ed0c 	.word	0xe000ed0c
 800c708:	20001008 	.word	0x20001008

0800c70c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b08a      	sub	sp, #40	; 0x28
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c714:	2300      	movs	r3, #0
 800c716:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c718:	f7fe faea 	bl	800acf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c71c:	4b58      	ldr	r3, [pc, #352]	; (800c880 <pvPortMalloc+0x174>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d101      	bne.n	800c728 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c724:	f000 f910 	bl	800c948 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c728:	4b56      	ldr	r3, [pc, #344]	; (800c884 <pvPortMalloc+0x178>)
 800c72a:	681a      	ldr	r2, [r3, #0]
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	4013      	ands	r3, r2
 800c730:	2b00      	cmp	r3, #0
 800c732:	f040 808e 	bne.w	800c852 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d01d      	beq.n	800c778 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c73c:	2208      	movs	r2, #8
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	4413      	add	r3, r2
 800c742:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f003 0307 	and.w	r3, r3, #7
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d014      	beq.n	800c778 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f023 0307 	bic.w	r3, r3, #7
 800c754:	3308      	adds	r3, #8
 800c756:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f003 0307 	and.w	r3, r3, #7
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d00a      	beq.n	800c778 <pvPortMalloc+0x6c>
	__asm volatile
 800c762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c766:	f383 8811 	msr	BASEPRI, r3
 800c76a:	f3bf 8f6f 	isb	sy
 800c76e:	f3bf 8f4f 	dsb	sy
 800c772:	617b      	str	r3, [r7, #20]
}
 800c774:	bf00      	nop
 800c776:	e7fe      	b.n	800c776 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d069      	beq.n	800c852 <pvPortMalloc+0x146>
 800c77e:	4b42      	ldr	r3, [pc, #264]	; (800c888 <pvPortMalloc+0x17c>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	687a      	ldr	r2, [r7, #4]
 800c784:	429a      	cmp	r2, r3
 800c786:	d864      	bhi.n	800c852 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c788:	4b40      	ldr	r3, [pc, #256]	; (800c88c <pvPortMalloc+0x180>)
 800c78a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c78c:	4b3f      	ldr	r3, [pc, #252]	; (800c88c <pvPortMalloc+0x180>)
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c792:	e004      	b.n	800c79e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c796:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	687a      	ldr	r2, [r7, #4]
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	d903      	bls.n	800c7b0 <pvPortMalloc+0xa4>
 800c7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d1f1      	bne.n	800c794 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c7b0:	4b33      	ldr	r3, [pc, #204]	; (800c880 <pvPortMalloc+0x174>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d04b      	beq.n	800c852 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c7ba:	6a3b      	ldr	r3, [r7, #32]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	2208      	movs	r2, #8
 800c7c0:	4413      	add	r3, r2
 800c7c2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c7c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7c6:	681a      	ldr	r2, [r3, #0]
 800c7c8:	6a3b      	ldr	r3, [r7, #32]
 800c7ca:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7ce:	685a      	ldr	r2, [r3, #4]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	1ad2      	subs	r2, r2, r3
 800c7d4:	2308      	movs	r3, #8
 800c7d6:	005b      	lsls	r3, r3, #1
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d91f      	bls.n	800c81c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c7dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7e4:	69bb      	ldr	r3, [r7, #24]
 800c7e6:	f003 0307 	and.w	r3, r3, #7
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00a      	beq.n	800c804 <pvPortMalloc+0xf8>
	__asm volatile
 800c7ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f2:	f383 8811 	msr	BASEPRI, r3
 800c7f6:	f3bf 8f6f 	isb	sy
 800c7fa:	f3bf 8f4f 	dsb	sy
 800c7fe:	613b      	str	r3, [r7, #16]
}
 800c800:	bf00      	nop
 800c802:	e7fe      	b.n	800c802 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c806:	685a      	ldr	r2, [r3, #4]
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	1ad2      	subs	r2, r2, r3
 800c80c:	69bb      	ldr	r3, [r7, #24]
 800c80e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c812:	687a      	ldr	r2, [r7, #4]
 800c814:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c816:	69b8      	ldr	r0, [r7, #24]
 800c818:	f000 f8f8 	bl	800ca0c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c81c:	4b1a      	ldr	r3, [pc, #104]	; (800c888 <pvPortMalloc+0x17c>)
 800c81e:	681a      	ldr	r2, [r3, #0]
 800c820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	1ad3      	subs	r3, r2, r3
 800c826:	4a18      	ldr	r2, [pc, #96]	; (800c888 <pvPortMalloc+0x17c>)
 800c828:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c82a:	4b17      	ldr	r3, [pc, #92]	; (800c888 <pvPortMalloc+0x17c>)
 800c82c:	681a      	ldr	r2, [r3, #0]
 800c82e:	4b18      	ldr	r3, [pc, #96]	; (800c890 <pvPortMalloc+0x184>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	429a      	cmp	r2, r3
 800c834:	d203      	bcs.n	800c83e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c836:	4b14      	ldr	r3, [pc, #80]	; (800c888 <pvPortMalloc+0x17c>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4a15      	ldr	r2, [pc, #84]	; (800c890 <pvPortMalloc+0x184>)
 800c83c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c83e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c840:	685a      	ldr	r2, [r3, #4]
 800c842:	4b10      	ldr	r3, [pc, #64]	; (800c884 <pvPortMalloc+0x178>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	431a      	orrs	r2, r3
 800c848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c84c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84e:	2200      	movs	r2, #0
 800c850:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c852:	f7fe fa5b 	bl	800ad0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c856:	69fb      	ldr	r3, [r7, #28]
 800c858:	f003 0307 	and.w	r3, r3, #7
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d00a      	beq.n	800c876 <pvPortMalloc+0x16a>
	__asm volatile
 800c860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c864:	f383 8811 	msr	BASEPRI, r3
 800c868:	f3bf 8f6f 	isb	sy
 800c86c:	f3bf 8f4f 	dsb	sy
 800c870:	60fb      	str	r3, [r7, #12]
}
 800c872:	bf00      	nop
 800c874:	e7fe      	b.n	800c874 <pvPortMalloc+0x168>
	return pvReturn;
 800c876:	69fb      	ldr	r3, [r7, #28]
}
 800c878:	4618      	mov	r0, r3
 800c87a:	3728      	adds	r7, #40	; 0x28
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	20002814 	.word	0x20002814
 800c884:	20002820 	.word	0x20002820
 800c888:	20002818 	.word	0x20002818
 800c88c:	2000280c 	.word	0x2000280c
 800c890:	2000281c 	.word	0x2000281c

0800c894 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b086      	sub	sp, #24
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d048      	beq.n	800c938 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c8a6:	2308      	movs	r3, #8
 800c8a8:	425b      	negs	r3, r3
 800c8aa:	697a      	ldr	r2, [r7, #20]
 800c8ac:	4413      	add	r3, r2
 800c8ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	685a      	ldr	r2, [r3, #4]
 800c8b8:	4b21      	ldr	r3, [pc, #132]	; (800c940 <vPortFree+0xac>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	4013      	ands	r3, r2
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d10a      	bne.n	800c8d8 <vPortFree+0x44>
	__asm volatile
 800c8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c6:	f383 8811 	msr	BASEPRI, r3
 800c8ca:	f3bf 8f6f 	isb	sy
 800c8ce:	f3bf 8f4f 	dsb	sy
 800c8d2:	60fb      	str	r3, [r7, #12]
}
 800c8d4:	bf00      	nop
 800c8d6:	e7fe      	b.n	800c8d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c8d8:	693b      	ldr	r3, [r7, #16]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d00a      	beq.n	800c8f6 <vPortFree+0x62>
	__asm volatile
 800c8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8e4:	f383 8811 	msr	BASEPRI, r3
 800c8e8:	f3bf 8f6f 	isb	sy
 800c8ec:	f3bf 8f4f 	dsb	sy
 800c8f0:	60bb      	str	r3, [r7, #8]
}
 800c8f2:	bf00      	nop
 800c8f4:	e7fe      	b.n	800c8f4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	685a      	ldr	r2, [r3, #4]
 800c8fa:	4b11      	ldr	r3, [pc, #68]	; (800c940 <vPortFree+0xac>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4013      	ands	r3, r2
 800c900:	2b00      	cmp	r3, #0
 800c902:	d019      	beq.n	800c938 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d115      	bne.n	800c938 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	685a      	ldr	r2, [r3, #4]
 800c910:	4b0b      	ldr	r3, [pc, #44]	; (800c940 <vPortFree+0xac>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	43db      	mvns	r3, r3
 800c916:	401a      	ands	r2, r3
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c91c:	f7fe f9e8 	bl	800acf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	685a      	ldr	r2, [r3, #4]
 800c924:	4b07      	ldr	r3, [pc, #28]	; (800c944 <vPortFree+0xb0>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	4413      	add	r3, r2
 800c92a:	4a06      	ldr	r2, [pc, #24]	; (800c944 <vPortFree+0xb0>)
 800c92c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c92e:	6938      	ldr	r0, [r7, #16]
 800c930:	f000 f86c 	bl	800ca0c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c934:	f7fe f9ea 	bl	800ad0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c938:	bf00      	nop
 800c93a:	3718      	adds	r7, #24
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}
 800c940:	20002820 	.word	0x20002820
 800c944:	20002818 	.word	0x20002818

0800c948 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c948:	b480      	push	{r7}
 800c94a:	b085      	sub	sp, #20
 800c94c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c94e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c952:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c954:	4b27      	ldr	r3, [pc, #156]	; (800c9f4 <prvHeapInit+0xac>)
 800c956:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f003 0307 	and.w	r3, r3, #7
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d00c      	beq.n	800c97c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	3307      	adds	r3, #7
 800c966:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	f023 0307 	bic.w	r3, r3, #7
 800c96e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c970:	68ba      	ldr	r2, [r7, #8]
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	1ad3      	subs	r3, r2, r3
 800c976:	4a1f      	ldr	r2, [pc, #124]	; (800c9f4 <prvHeapInit+0xac>)
 800c978:	4413      	add	r3, r2
 800c97a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c980:	4a1d      	ldr	r2, [pc, #116]	; (800c9f8 <prvHeapInit+0xb0>)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c986:	4b1c      	ldr	r3, [pc, #112]	; (800c9f8 <prvHeapInit+0xb0>)
 800c988:	2200      	movs	r2, #0
 800c98a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	68ba      	ldr	r2, [r7, #8]
 800c990:	4413      	add	r3, r2
 800c992:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c994:	2208      	movs	r2, #8
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	1a9b      	subs	r3, r3, r2
 800c99a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	f023 0307 	bic.w	r3, r3, #7
 800c9a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	4a15      	ldr	r2, [pc, #84]	; (800c9fc <prvHeapInit+0xb4>)
 800c9a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c9aa:	4b14      	ldr	r3, [pc, #80]	; (800c9fc <prvHeapInit+0xb4>)
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c9b2:	4b12      	ldr	r3, [pc, #72]	; (800c9fc <prvHeapInit+0xb4>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	68fa      	ldr	r2, [r7, #12]
 800c9c2:	1ad2      	subs	r2, r2, r3
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c9c8:	4b0c      	ldr	r3, [pc, #48]	; (800c9fc <prvHeapInit+0xb4>)
 800c9ca:	681a      	ldr	r2, [r3, #0]
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	685b      	ldr	r3, [r3, #4]
 800c9d4:	4a0a      	ldr	r2, [pc, #40]	; (800ca00 <prvHeapInit+0xb8>)
 800c9d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	685b      	ldr	r3, [r3, #4]
 800c9dc:	4a09      	ldr	r2, [pc, #36]	; (800ca04 <prvHeapInit+0xbc>)
 800c9de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c9e0:	4b09      	ldr	r3, [pc, #36]	; (800ca08 <prvHeapInit+0xc0>)
 800c9e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c9e6:	601a      	str	r2, [r3, #0]
}
 800c9e8:	bf00      	nop
 800c9ea:	3714      	adds	r7, #20
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bc80      	pop	{r7}
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	2000100c 	.word	0x2000100c
 800c9f8:	2000280c 	.word	0x2000280c
 800c9fc:	20002814 	.word	0x20002814
 800ca00:	2000281c 	.word	0x2000281c
 800ca04:	20002818 	.word	0x20002818
 800ca08:	20002820 	.word	0x20002820

0800ca0c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b085      	sub	sp, #20
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ca14:	4b27      	ldr	r3, [pc, #156]	; (800cab4 <prvInsertBlockIntoFreeList+0xa8>)
 800ca16:	60fb      	str	r3, [r7, #12]
 800ca18:	e002      	b.n	800ca20 <prvInsertBlockIntoFreeList+0x14>
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	60fb      	str	r3, [r7, #12]
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	687a      	ldr	r2, [r7, #4]
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d8f7      	bhi.n	800ca1a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	685b      	ldr	r3, [r3, #4]
 800ca32:	68ba      	ldr	r2, [r7, #8]
 800ca34:	4413      	add	r3, r2
 800ca36:	687a      	ldr	r2, [r7, #4]
 800ca38:	429a      	cmp	r2, r3
 800ca3a:	d108      	bne.n	800ca4e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	685a      	ldr	r2, [r3, #4]
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	685b      	ldr	r3, [r3, #4]
 800ca44:	441a      	add	r2, r3
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	685b      	ldr	r3, [r3, #4]
 800ca56:	68ba      	ldr	r2, [r7, #8]
 800ca58:	441a      	add	r2, r3
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d118      	bne.n	800ca94 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	4b14      	ldr	r3, [pc, #80]	; (800cab8 <prvInsertBlockIntoFreeList+0xac>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	429a      	cmp	r2, r3
 800ca6c:	d00d      	beq.n	800ca8a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	685a      	ldr	r2, [r3, #4]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	685b      	ldr	r3, [r3, #4]
 800ca78:	441a      	add	r2, r3
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	681a      	ldr	r2, [r3, #0]
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	601a      	str	r2, [r3, #0]
 800ca88:	e008      	b.n	800ca9c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ca8a:	4b0b      	ldr	r3, [pc, #44]	; (800cab8 <prvInsertBlockIntoFreeList+0xac>)
 800ca8c:	681a      	ldr	r2, [r3, #0]
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	601a      	str	r2, [r3, #0]
 800ca92:	e003      	b.n	800ca9c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ca9c:	68fa      	ldr	r2, [r7, #12]
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	429a      	cmp	r2, r3
 800caa2:	d002      	beq.n	800caaa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	687a      	ldr	r2, [r7, #4]
 800caa8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800caaa:	bf00      	nop
 800caac:	3714      	adds	r7, #20
 800caae:	46bd      	mov	sp, r7
 800cab0:	bc80      	pop	{r7}
 800cab2:	4770      	bx	lr
 800cab4:	2000280c 	.word	0x2000280c
 800cab8:	20002814 	.word	0x20002814

0800cabc <__errno>:
 800cabc:	4b01      	ldr	r3, [pc, #4]	; (800cac4 <__errno+0x8>)
 800cabe:	6818      	ldr	r0, [r3, #0]
 800cac0:	4770      	bx	lr
 800cac2:	bf00      	nop
 800cac4:	20000010 	.word	0x20000010

0800cac8 <std>:
 800cac8:	2300      	movs	r3, #0
 800caca:	b510      	push	{r4, lr}
 800cacc:	4604      	mov	r4, r0
 800cace:	e9c0 3300 	strd	r3, r3, [r0]
 800cad2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cad6:	6083      	str	r3, [r0, #8]
 800cad8:	8181      	strh	r1, [r0, #12]
 800cada:	6643      	str	r3, [r0, #100]	; 0x64
 800cadc:	81c2      	strh	r2, [r0, #14]
 800cade:	6183      	str	r3, [r0, #24]
 800cae0:	4619      	mov	r1, r3
 800cae2:	2208      	movs	r2, #8
 800cae4:	305c      	adds	r0, #92	; 0x5c
 800cae6:	f000 f91a 	bl	800cd1e <memset>
 800caea:	4b05      	ldr	r3, [pc, #20]	; (800cb00 <std+0x38>)
 800caec:	6224      	str	r4, [r4, #32]
 800caee:	6263      	str	r3, [r4, #36]	; 0x24
 800caf0:	4b04      	ldr	r3, [pc, #16]	; (800cb04 <std+0x3c>)
 800caf2:	62a3      	str	r3, [r4, #40]	; 0x28
 800caf4:	4b04      	ldr	r3, [pc, #16]	; (800cb08 <std+0x40>)
 800caf6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800caf8:	4b04      	ldr	r3, [pc, #16]	; (800cb0c <std+0x44>)
 800cafa:	6323      	str	r3, [r4, #48]	; 0x30
 800cafc:	bd10      	pop	{r4, pc}
 800cafe:	bf00      	nop
 800cb00:	0800d799 	.word	0x0800d799
 800cb04:	0800d7bb 	.word	0x0800d7bb
 800cb08:	0800d7f3 	.word	0x0800d7f3
 800cb0c:	0800d817 	.word	0x0800d817

0800cb10 <_cleanup_r>:
 800cb10:	4901      	ldr	r1, [pc, #4]	; (800cb18 <_cleanup_r+0x8>)
 800cb12:	f000 b8af 	b.w	800cc74 <_fwalk_reent>
 800cb16:	bf00      	nop
 800cb18:	0800e669 	.word	0x0800e669

0800cb1c <__sfmoreglue>:
 800cb1c:	b570      	push	{r4, r5, r6, lr}
 800cb1e:	2568      	movs	r5, #104	; 0x68
 800cb20:	1e4a      	subs	r2, r1, #1
 800cb22:	4355      	muls	r5, r2
 800cb24:	460e      	mov	r6, r1
 800cb26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cb2a:	f000 f901 	bl	800cd30 <_malloc_r>
 800cb2e:	4604      	mov	r4, r0
 800cb30:	b140      	cbz	r0, 800cb44 <__sfmoreglue+0x28>
 800cb32:	2100      	movs	r1, #0
 800cb34:	e9c0 1600 	strd	r1, r6, [r0]
 800cb38:	300c      	adds	r0, #12
 800cb3a:	60a0      	str	r0, [r4, #8]
 800cb3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cb40:	f000 f8ed 	bl	800cd1e <memset>
 800cb44:	4620      	mov	r0, r4
 800cb46:	bd70      	pop	{r4, r5, r6, pc}

0800cb48 <__sfp_lock_acquire>:
 800cb48:	4801      	ldr	r0, [pc, #4]	; (800cb50 <__sfp_lock_acquire+0x8>)
 800cb4a:	f000 b8d8 	b.w	800ccfe <__retarget_lock_acquire_recursive>
 800cb4e:	bf00      	nop
 800cb50:	20002bd8 	.word	0x20002bd8

0800cb54 <__sfp_lock_release>:
 800cb54:	4801      	ldr	r0, [pc, #4]	; (800cb5c <__sfp_lock_release+0x8>)
 800cb56:	f000 b8d3 	b.w	800cd00 <__retarget_lock_release_recursive>
 800cb5a:	bf00      	nop
 800cb5c:	20002bd8 	.word	0x20002bd8

0800cb60 <__sinit_lock_acquire>:
 800cb60:	4801      	ldr	r0, [pc, #4]	; (800cb68 <__sinit_lock_acquire+0x8>)
 800cb62:	f000 b8cc 	b.w	800ccfe <__retarget_lock_acquire_recursive>
 800cb66:	bf00      	nop
 800cb68:	20002bd3 	.word	0x20002bd3

0800cb6c <__sinit_lock_release>:
 800cb6c:	4801      	ldr	r0, [pc, #4]	; (800cb74 <__sinit_lock_release+0x8>)
 800cb6e:	f000 b8c7 	b.w	800cd00 <__retarget_lock_release_recursive>
 800cb72:	bf00      	nop
 800cb74:	20002bd3 	.word	0x20002bd3

0800cb78 <__sinit>:
 800cb78:	b510      	push	{r4, lr}
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	f7ff fff0 	bl	800cb60 <__sinit_lock_acquire>
 800cb80:	69a3      	ldr	r3, [r4, #24]
 800cb82:	b11b      	cbz	r3, 800cb8c <__sinit+0x14>
 800cb84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb88:	f7ff bff0 	b.w	800cb6c <__sinit_lock_release>
 800cb8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb90:	6523      	str	r3, [r4, #80]	; 0x50
 800cb92:	4b13      	ldr	r3, [pc, #76]	; (800cbe0 <__sinit+0x68>)
 800cb94:	4a13      	ldr	r2, [pc, #76]	; (800cbe4 <__sinit+0x6c>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb9a:	42a3      	cmp	r3, r4
 800cb9c:	bf08      	it	eq
 800cb9e:	2301      	moveq	r3, #1
 800cba0:	4620      	mov	r0, r4
 800cba2:	bf08      	it	eq
 800cba4:	61a3      	streq	r3, [r4, #24]
 800cba6:	f000 f81f 	bl	800cbe8 <__sfp>
 800cbaa:	6060      	str	r0, [r4, #4]
 800cbac:	4620      	mov	r0, r4
 800cbae:	f000 f81b 	bl	800cbe8 <__sfp>
 800cbb2:	60a0      	str	r0, [r4, #8]
 800cbb4:	4620      	mov	r0, r4
 800cbb6:	f000 f817 	bl	800cbe8 <__sfp>
 800cbba:	2200      	movs	r2, #0
 800cbbc:	2104      	movs	r1, #4
 800cbbe:	60e0      	str	r0, [r4, #12]
 800cbc0:	6860      	ldr	r0, [r4, #4]
 800cbc2:	f7ff ff81 	bl	800cac8 <std>
 800cbc6:	2201      	movs	r2, #1
 800cbc8:	2109      	movs	r1, #9
 800cbca:	68a0      	ldr	r0, [r4, #8]
 800cbcc:	f7ff ff7c 	bl	800cac8 <std>
 800cbd0:	2202      	movs	r2, #2
 800cbd2:	2112      	movs	r1, #18
 800cbd4:	68e0      	ldr	r0, [r4, #12]
 800cbd6:	f7ff ff77 	bl	800cac8 <std>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	61a3      	str	r3, [r4, #24]
 800cbde:	e7d1      	b.n	800cb84 <__sinit+0xc>
 800cbe0:	0800f80c 	.word	0x0800f80c
 800cbe4:	0800cb11 	.word	0x0800cb11

0800cbe8 <__sfp>:
 800cbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbea:	4607      	mov	r7, r0
 800cbec:	f7ff ffac 	bl	800cb48 <__sfp_lock_acquire>
 800cbf0:	4b1e      	ldr	r3, [pc, #120]	; (800cc6c <__sfp+0x84>)
 800cbf2:	681e      	ldr	r6, [r3, #0]
 800cbf4:	69b3      	ldr	r3, [r6, #24]
 800cbf6:	b913      	cbnz	r3, 800cbfe <__sfp+0x16>
 800cbf8:	4630      	mov	r0, r6
 800cbfa:	f7ff ffbd 	bl	800cb78 <__sinit>
 800cbfe:	3648      	adds	r6, #72	; 0x48
 800cc00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cc04:	3b01      	subs	r3, #1
 800cc06:	d503      	bpl.n	800cc10 <__sfp+0x28>
 800cc08:	6833      	ldr	r3, [r6, #0]
 800cc0a:	b30b      	cbz	r3, 800cc50 <__sfp+0x68>
 800cc0c:	6836      	ldr	r6, [r6, #0]
 800cc0e:	e7f7      	b.n	800cc00 <__sfp+0x18>
 800cc10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cc14:	b9d5      	cbnz	r5, 800cc4c <__sfp+0x64>
 800cc16:	4b16      	ldr	r3, [pc, #88]	; (800cc70 <__sfp+0x88>)
 800cc18:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cc1c:	60e3      	str	r3, [r4, #12]
 800cc1e:	6665      	str	r5, [r4, #100]	; 0x64
 800cc20:	f000 f86c 	bl	800ccfc <__retarget_lock_init_recursive>
 800cc24:	f7ff ff96 	bl	800cb54 <__sfp_lock_release>
 800cc28:	2208      	movs	r2, #8
 800cc2a:	4629      	mov	r1, r5
 800cc2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cc30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cc34:	6025      	str	r5, [r4, #0]
 800cc36:	61a5      	str	r5, [r4, #24]
 800cc38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cc3c:	f000 f86f 	bl	800cd1e <memset>
 800cc40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cc44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cc48:	4620      	mov	r0, r4
 800cc4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc4c:	3468      	adds	r4, #104	; 0x68
 800cc4e:	e7d9      	b.n	800cc04 <__sfp+0x1c>
 800cc50:	2104      	movs	r1, #4
 800cc52:	4638      	mov	r0, r7
 800cc54:	f7ff ff62 	bl	800cb1c <__sfmoreglue>
 800cc58:	4604      	mov	r4, r0
 800cc5a:	6030      	str	r0, [r6, #0]
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	d1d5      	bne.n	800cc0c <__sfp+0x24>
 800cc60:	f7ff ff78 	bl	800cb54 <__sfp_lock_release>
 800cc64:	230c      	movs	r3, #12
 800cc66:	603b      	str	r3, [r7, #0]
 800cc68:	e7ee      	b.n	800cc48 <__sfp+0x60>
 800cc6a:	bf00      	nop
 800cc6c:	0800f80c 	.word	0x0800f80c
 800cc70:	ffff0001 	.word	0xffff0001

0800cc74 <_fwalk_reent>:
 800cc74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc78:	4606      	mov	r6, r0
 800cc7a:	4688      	mov	r8, r1
 800cc7c:	2700      	movs	r7, #0
 800cc7e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc86:	f1b9 0901 	subs.w	r9, r9, #1
 800cc8a:	d505      	bpl.n	800cc98 <_fwalk_reent+0x24>
 800cc8c:	6824      	ldr	r4, [r4, #0]
 800cc8e:	2c00      	cmp	r4, #0
 800cc90:	d1f7      	bne.n	800cc82 <_fwalk_reent+0xe>
 800cc92:	4638      	mov	r0, r7
 800cc94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc98:	89ab      	ldrh	r3, [r5, #12]
 800cc9a:	2b01      	cmp	r3, #1
 800cc9c:	d907      	bls.n	800ccae <_fwalk_reent+0x3a>
 800cc9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cca2:	3301      	adds	r3, #1
 800cca4:	d003      	beq.n	800ccae <_fwalk_reent+0x3a>
 800cca6:	4629      	mov	r1, r5
 800cca8:	4630      	mov	r0, r6
 800ccaa:	47c0      	blx	r8
 800ccac:	4307      	orrs	r7, r0
 800ccae:	3568      	adds	r5, #104	; 0x68
 800ccb0:	e7e9      	b.n	800cc86 <_fwalk_reent+0x12>
	...

0800ccb4 <__libc_init_array>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	2600      	movs	r6, #0
 800ccb8:	4d0c      	ldr	r5, [pc, #48]	; (800ccec <__libc_init_array+0x38>)
 800ccba:	4c0d      	ldr	r4, [pc, #52]	; (800ccf0 <__libc_init_array+0x3c>)
 800ccbc:	1b64      	subs	r4, r4, r5
 800ccbe:	10a4      	asrs	r4, r4, #2
 800ccc0:	42a6      	cmp	r6, r4
 800ccc2:	d109      	bne.n	800ccd8 <__libc_init_array+0x24>
 800ccc4:	f002 fc6c 	bl	800f5a0 <_init>
 800ccc8:	2600      	movs	r6, #0
 800ccca:	4d0a      	ldr	r5, [pc, #40]	; (800ccf4 <__libc_init_array+0x40>)
 800cccc:	4c0a      	ldr	r4, [pc, #40]	; (800ccf8 <__libc_init_array+0x44>)
 800ccce:	1b64      	subs	r4, r4, r5
 800ccd0:	10a4      	asrs	r4, r4, #2
 800ccd2:	42a6      	cmp	r6, r4
 800ccd4:	d105      	bne.n	800cce2 <__libc_init_array+0x2e>
 800ccd6:	bd70      	pop	{r4, r5, r6, pc}
 800ccd8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ccdc:	4798      	blx	r3
 800ccde:	3601      	adds	r6, #1
 800cce0:	e7ee      	b.n	800ccc0 <__libc_init_array+0xc>
 800cce2:	f855 3b04 	ldr.w	r3, [r5], #4
 800cce6:	4798      	blx	r3
 800cce8:	3601      	adds	r6, #1
 800ccea:	e7f2      	b.n	800ccd2 <__libc_init_array+0x1e>
 800ccec:	0800fb8c 	.word	0x0800fb8c
 800ccf0:	0800fb8c 	.word	0x0800fb8c
 800ccf4:	0800fb8c 	.word	0x0800fb8c
 800ccf8:	0800fb90 	.word	0x0800fb90

0800ccfc <__retarget_lock_init_recursive>:
 800ccfc:	4770      	bx	lr

0800ccfe <__retarget_lock_acquire_recursive>:
 800ccfe:	4770      	bx	lr

0800cd00 <__retarget_lock_release_recursive>:
 800cd00:	4770      	bx	lr

0800cd02 <memcpy>:
 800cd02:	440a      	add	r2, r1
 800cd04:	4291      	cmp	r1, r2
 800cd06:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd0a:	d100      	bne.n	800cd0e <memcpy+0xc>
 800cd0c:	4770      	bx	lr
 800cd0e:	b510      	push	{r4, lr}
 800cd10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd14:	4291      	cmp	r1, r2
 800cd16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd1a:	d1f9      	bne.n	800cd10 <memcpy+0xe>
 800cd1c:	bd10      	pop	{r4, pc}

0800cd1e <memset>:
 800cd1e:	4603      	mov	r3, r0
 800cd20:	4402      	add	r2, r0
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d100      	bne.n	800cd28 <memset+0xa>
 800cd26:	4770      	bx	lr
 800cd28:	f803 1b01 	strb.w	r1, [r3], #1
 800cd2c:	e7f9      	b.n	800cd22 <memset+0x4>
	...

0800cd30 <_malloc_r>:
 800cd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd32:	1ccd      	adds	r5, r1, #3
 800cd34:	f025 0503 	bic.w	r5, r5, #3
 800cd38:	3508      	adds	r5, #8
 800cd3a:	2d0c      	cmp	r5, #12
 800cd3c:	bf38      	it	cc
 800cd3e:	250c      	movcc	r5, #12
 800cd40:	2d00      	cmp	r5, #0
 800cd42:	4606      	mov	r6, r0
 800cd44:	db01      	blt.n	800cd4a <_malloc_r+0x1a>
 800cd46:	42a9      	cmp	r1, r5
 800cd48:	d903      	bls.n	800cd52 <_malloc_r+0x22>
 800cd4a:	230c      	movs	r3, #12
 800cd4c:	6033      	str	r3, [r6, #0]
 800cd4e:	2000      	movs	r0, #0
 800cd50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd52:	f001 fcf1 	bl	800e738 <__malloc_lock>
 800cd56:	4921      	ldr	r1, [pc, #132]	; (800cddc <_malloc_r+0xac>)
 800cd58:	680a      	ldr	r2, [r1, #0]
 800cd5a:	4614      	mov	r4, r2
 800cd5c:	b99c      	cbnz	r4, 800cd86 <_malloc_r+0x56>
 800cd5e:	4f20      	ldr	r7, [pc, #128]	; (800cde0 <_malloc_r+0xb0>)
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	b923      	cbnz	r3, 800cd6e <_malloc_r+0x3e>
 800cd64:	4621      	mov	r1, r4
 800cd66:	4630      	mov	r0, r6
 800cd68:	f000 fd06 	bl	800d778 <_sbrk_r>
 800cd6c:	6038      	str	r0, [r7, #0]
 800cd6e:	4629      	mov	r1, r5
 800cd70:	4630      	mov	r0, r6
 800cd72:	f000 fd01 	bl	800d778 <_sbrk_r>
 800cd76:	1c43      	adds	r3, r0, #1
 800cd78:	d123      	bne.n	800cdc2 <_malloc_r+0x92>
 800cd7a:	230c      	movs	r3, #12
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	6033      	str	r3, [r6, #0]
 800cd80:	f001 fce0 	bl	800e744 <__malloc_unlock>
 800cd84:	e7e3      	b.n	800cd4e <_malloc_r+0x1e>
 800cd86:	6823      	ldr	r3, [r4, #0]
 800cd88:	1b5b      	subs	r3, r3, r5
 800cd8a:	d417      	bmi.n	800cdbc <_malloc_r+0x8c>
 800cd8c:	2b0b      	cmp	r3, #11
 800cd8e:	d903      	bls.n	800cd98 <_malloc_r+0x68>
 800cd90:	6023      	str	r3, [r4, #0]
 800cd92:	441c      	add	r4, r3
 800cd94:	6025      	str	r5, [r4, #0]
 800cd96:	e004      	b.n	800cda2 <_malloc_r+0x72>
 800cd98:	6863      	ldr	r3, [r4, #4]
 800cd9a:	42a2      	cmp	r2, r4
 800cd9c:	bf0c      	ite	eq
 800cd9e:	600b      	streq	r3, [r1, #0]
 800cda0:	6053      	strne	r3, [r2, #4]
 800cda2:	4630      	mov	r0, r6
 800cda4:	f001 fcce 	bl	800e744 <__malloc_unlock>
 800cda8:	f104 000b 	add.w	r0, r4, #11
 800cdac:	1d23      	adds	r3, r4, #4
 800cdae:	f020 0007 	bic.w	r0, r0, #7
 800cdb2:	1ac2      	subs	r2, r0, r3
 800cdb4:	d0cc      	beq.n	800cd50 <_malloc_r+0x20>
 800cdb6:	1a1b      	subs	r3, r3, r0
 800cdb8:	50a3      	str	r3, [r4, r2]
 800cdba:	e7c9      	b.n	800cd50 <_malloc_r+0x20>
 800cdbc:	4622      	mov	r2, r4
 800cdbe:	6864      	ldr	r4, [r4, #4]
 800cdc0:	e7cc      	b.n	800cd5c <_malloc_r+0x2c>
 800cdc2:	1cc4      	adds	r4, r0, #3
 800cdc4:	f024 0403 	bic.w	r4, r4, #3
 800cdc8:	42a0      	cmp	r0, r4
 800cdca:	d0e3      	beq.n	800cd94 <_malloc_r+0x64>
 800cdcc:	1a21      	subs	r1, r4, r0
 800cdce:	4630      	mov	r0, r6
 800cdd0:	f000 fcd2 	bl	800d778 <_sbrk_r>
 800cdd4:	3001      	adds	r0, #1
 800cdd6:	d1dd      	bne.n	800cd94 <_malloc_r+0x64>
 800cdd8:	e7cf      	b.n	800cd7a <_malloc_r+0x4a>
 800cdda:	bf00      	nop
 800cddc:	20002824 	.word	0x20002824
 800cde0:	20002828 	.word	0x20002828

0800cde4 <__cvt>:
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdea:	461f      	mov	r7, r3
 800cdec:	bfbb      	ittet	lt
 800cdee:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800cdf2:	461f      	movlt	r7, r3
 800cdf4:	2300      	movge	r3, #0
 800cdf6:	232d      	movlt	r3, #45	; 0x2d
 800cdf8:	b088      	sub	sp, #32
 800cdfa:	4614      	mov	r4, r2
 800cdfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cdfe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800ce00:	7013      	strb	r3, [r2, #0]
 800ce02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ce04:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800ce08:	f023 0820 	bic.w	r8, r3, #32
 800ce0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ce10:	d005      	beq.n	800ce1e <__cvt+0x3a>
 800ce12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ce16:	d100      	bne.n	800ce1a <__cvt+0x36>
 800ce18:	3501      	adds	r5, #1
 800ce1a:	2302      	movs	r3, #2
 800ce1c:	e000      	b.n	800ce20 <__cvt+0x3c>
 800ce1e:	2303      	movs	r3, #3
 800ce20:	aa07      	add	r2, sp, #28
 800ce22:	9204      	str	r2, [sp, #16]
 800ce24:	aa06      	add	r2, sp, #24
 800ce26:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ce2a:	e9cd 3500 	strd	r3, r5, [sp]
 800ce2e:	4622      	mov	r2, r4
 800ce30:	463b      	mov	r3, r7
 800ce32:	f000 fda5 	bl	800d980 <_dtoa_r>
 800ce36:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ce3a:	4606      	mov	r6, r0
 800ce3c:	d102      	bne.n	800ce44 <__cvt+0x60>
 800ce3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce40:	07db      	lsls	r3, r3, #31
 800ce42:	d522      	bpl.n	800ce8a <__cvt+0xa6>
 800ce44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ce48:	eb06 0905 	add.w	r9, r6, r5
 800ce4c:	d110      	bne.n	800ce70 <__cvt+0x8c>
 800ce4e:	7833      	ldrb	r3, [r6, #0]
 800ce50:	2b30      	cmp	r3, #48	; 0x30
 800ce52:	d10a      	bne.n	800ce6a <__cvt+0x86>
 800ce54:	2200      	movs	r2, #0
 800ce56:	2300      	movs	r3, #0
 800ce58:	4620      	mov	r0, r4
 800ce5a:	4639      	mov	r1, r7
 800ce5c:	f7f3 fda4 	bl	80009a8 <__aeabi_dcmpeq>
 800ce60:	b918      	cbnz	r0, 800ce6a <__cvt+0x86>
 800ce62:	f1c5 0501 	rsb	r5, r5, #1
 800ce66:	f8ca 5000 	str.w	r5, [sl]
 800ce6a:	f8da 3000 	ldr.w	r3, [sl]
 800ce6e:	4499      	add	r9, r3
 800ce70:	2200      	movs	r2, #0
 800ce72:	2300      	movs	r3, #0
 800ce74:	4620      	mov	r0, r4
 800ce76:	4639      	mov	r1, r7
 800ce78:	f7f3 fd96 	bl	80009a8 <__aeabi_dcmpeq>
 800ce7c:	b108      	cbz	r0, 800ce82 <__cvt+0x9e>
 800ce7e:	f8cd 901c 	str.w	r9, [sp, #28]
 800ce82:	2230      	movs	r2, #48	; 0x30
 800ce84:	9b07      	ldr	r3, [sp, #28]
 800ce86:	454b      	cmp	r3, r9
 800ce88:	d307      	bcc.n	800ce9a <__cvt+0xb6>
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	9b07      	ldr	r3, [sp, #28]
 800ce8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ce90:	1b9b      	subs	r3, r3, r6
 800ce92:	6013      	str	r3, [r2, #0]
 800ce94:	b008      	add	sp, #32
 800ce96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce9a:	1c59      	adds	r1, r3, #1
 800ce9c:	9107      	str	r1, [sp, #28]
 800ce9e:	701a      	strb	r2, [r3, #0]
 800cea0:	e7f0      	b.n	800ce84 <__cvt+0xa0>

0800cea2 <__exponent>:
 800cea2:	4603      	mov	r3, r0
 800cea4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cea6:	2900      	cmp	r1, #0
 800cea8:	f803 2b02 	strb.w	r2, [r3], #2
 800ceac:	bfb6      	itet	lt
 800ceae:	222d      	movlt	r2, #45	; 0x2d
 800ceb0:	222b      	movge	r2, #43	; 0x2b
 800ceb2:	4249      	neglt	r1, r1
 800ceb4:	2909      	cmp	r1, #9
 800ceb6:	7042      	strb	r2, [r0, #1]
 800ceb8:	dd2b      	ble.n	800cf12 <__exponent+0x70>
 800ceba:	f10d 0407 	add.w	r4, sp, #7
 800cebe:	46a4      	mov	ip, r4
 800cec0:	270a      	movs	r7, #10
 800cec2:	fb91 f6f7 	sdiv	r6, r1, r7
 800cec6:	460a      	mov	r2, r1
 800cec8:	46a6      	mov	lr, r4
 800ceca:	fb07 1516 	mls	r5, r7, r6, r1
 800cece:	2a63      	cmp	r2, #99	; 0x63
 800ced0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800ced4:	4631      	mov	r1, r6
 800ced6:	f104 34ff 	add.w	r4, r4, #4294967295
 800ceda:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cede:	dcf0      	bgt.n	800cec2 <__exponent+0x20>
 800cee0:	3130      	adds	r1, #48	; 0x30
 800cee2:	f1ae 0502 	sub.w	r5, lr, #2
 800cee6:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ceea:	4629      	mov	r1, r5
 800ceec:	1c44      	adds	r4, r0, #1
 800ceee:	4561      	cmp	r1, ip
 800cef0:	d30a      	bcc.n	800cf08 <__exponent+0x66>
 800cef2:	f10d 0209 	add.w	r2, sp, #9
 800cef6:	eba2 020e 	sub.w	r2, r2, lr
 800cefa:	4565      	cmp	r5, ip
 800cefc:	bf88      	it	hi
 800cefe:	2200      	movhi	r2, #0
 800cf00:	4413      	add	r3, r2
 800cf02:	1a18      	subs	r0, r3, r0
 800cf04:	b003      	add	sp, #12
 800cf06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf08:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf0c:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cf10:	e7ed      	b.n	800ceee <__exponent+0x4c>
 800cf12:	2330      	movs	r3, #48	; 0x30
 800cf14:	3130      	adds	r1, #48	; 0x30
 800cf16:	7083      	strb	r3, [r0, #2]
 800cf18:	70c1      	strb	r1, [r0, #3]
 800cf1a:	1d03      	adds	r3, r0, #4
 800cf1c:	e7f1      	b.n	800cf02 <__exponent+0x60>
	...

0800cf20 <_printf_float>:
 800cf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf24:	b091      	sub	sp, #68	; 0x44
 800cf26:	460c      	mov	r4, r1
 800cf28:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800cf2c:	4616      	mov	r6, r2
 800cf2e:	461f      	mov	r7, r3
 800cf30:	4605      	mov	r5, r0
 800cf32:	f001 fbd5 	bl	800e6e0 <_localeconv_r>
 800cf36:	6803      	ldr	r3, [r0, #0]
 800cf38:	4618      	mov	r0, r3
 800cf3a:	9309      	str	r3, [sp, #36]	; 0x24
 800cf3c:	f7f3 f908 	bl	8000150 <strlen>
 800cf40:	2300      	movs	r3, #0
 800cf42:	930e      	str	r3, [sp, #56]	; 0x38
 800cf44:	f8d8 3000 	ldr.w	r3, [r8]
 800cf48:	900a      	str	r0, [sp, #40]	; 0x28
 800cf4a:	3307      	adds	r3, #7
 800cf4c:	f023 0307 	bic.w	r3, r3, #7
 800cf50:	f103 0208 	add.w	r2, r3, #8
 800cf54:	f894 9018 	ldrb.w	r9, [r4, #24]
 800cf58:	f8d4 b000 	ldr.w	fp, [r4]
 800cf5c:	f8c8 2000 	str.w	r2, [r8]
 800cf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf64:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cf68:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800cf6c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800cf70:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf72:	f04f 32ff 	mov.w	r2, #4294967295
 800cf76:	4640      	mov	r0, r8
 800cf78:	4b9c      	ldr	r3, [pc, #624]	; (800d1ec <_printf_float+0x2cc>)
 800cf7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf7c:	f7f3 fd46 	bl	8000a0c <__aeabi_dcmpun>
 800cf80:	bb70      	cbnz	r0, 800cfe0 <_printf_float+0xc0>
 800cf82:	f04f 32ff 	mov.w	r2, #4294967295
 800cf86:	4640      	mov	r0, r8
 800cf88:	4b98      	ldr	r3, [pc, #608]	; (800d1ec <_printf_float+0x2cc>)
 800cf8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf8c:	f7f3 fd20 	bl	80009d0 <__aeabi_dcmple>
 800cf90:	bb30      	cbnz	r0, 800cfe0 <_printf_float+0xc0>
 800cf92:	2200      	movs	r2, #0
 800cf94:	2300      	movs	r3, #0
 800cf96:	4640      	mov	r0, r8
 800cf98:	4651      	mov	r1, sl
 800cf9a:	f7f3 fd0f 	bl	80009bc <__aeabi_dcmplt>
 800cf9e:	b110      	cbz	r0, 800cfa6 <_printf_float+0x86>
 800cfa0:	232d      	movs	r3, #45	; 0x2d
 800cfa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cfa6:	4b92      	ldr	r3, [pc, #584]	; (800d1f0 <_printf_float+0x2d0>)
 800cfa8:	4892      	ldr	r0, [pc, #584]	; (800d1f4 <_printf_float+0x2d4>)
 800cfaa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800cfae:	bf94      	ite	ls
 800cfb0:	4698      	movls	r8, r3
 800cfb2:	4680      	movhi	r8, r0
 800cfb4:	2303      	movs	r3, #3
 800cfb6:	f04f 0a00 	mov.w	sl, #0
 800cfba:	6123      	str	r3, [r4, #16]
 800cfbc:	f02b 0304 	bic.w	r3, fp, #4
 800cfc0:	6023      	str	r3, [r4, #0]
 800cfc2:	4633      	mov	r3, r6
 800cfc4:	4621      	mov	r1, r4
 800cfc6:	4628      	mov	r0, r5
 800cfc8:	9700      	str	r7, [sp, #0]
 800cfca:	aa0f      	add	r2, sp, #60	; 0x3c
 800cfcc:	f000 f9d4 	bl	800d378 <_printf_common>
 800cfd0:	3001      	adds	r0, #1
 800cfd2:	f040 8090 	bne.w	800d0f6 <_printf_float+0x1d6>
 800cfd6:	f04f 30ff 	mov.w	r0, #4294967295
 800cfda:	b011      	add	sp, #68	; 0x44
 800cfdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfe0:	4642      	mov	r2, r8
 800cfe2:	4653      	mov	r3, sl
 800cfe4:	4640      	mov	r0, r8
 800cfe6:	4651      	mov	r1, sl
 800cfe8:	f7f3 fd10 	bl	8000a0c <__aeabi_dcmpun>
 800cfec:	b148      	cbz	r0, 800d002 <_printf_float+0xe2>
 800cfee:	f1ba 0f00 	cmp.w	sl, #0
 800cff2:	bfb8      	it	lt
 800cff4:	232d      	movlt	r3, #45	; 0x2d
 800cff6:	4880      	ldr	r0, [pc, #512]	; (800d1f8 <_printf_float+0x2d8>)
 800cff8:	bfb8      	it	lt
 800cffa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cffe:	4b7f      	ldr	r3, [pc, #508]	; (800d1fc <_printf_float+0x2dc>)
 800d000:	e7d3      	b.n	800cfaa <_printf_float+0x8a>
 800d002:	6863      	ldr	r3, [r4, #4]
 800d004:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800d008:	1c5a      	adds	r2, r3, #1
 800d00a:	d142      	bne.n	800d092 <_printf_float+0x172>
 800d00c:	2306      	movs	r3, #6
 800d00e:	6063      	str	r3, [r4, #4]
 800d010:	2200      	movs	r2, #0
 800d012:	9206      	str	r2, [sp, #24]
 800d014:	aa0e      	add	r2, sp, #56	; 0x38
 800d016:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800d01a:	aa0d      	add	r2, sp, #52	; 0x34
 800d01c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800d020:	9203      	str	r2, [sp, #12]
 800d022:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800d026:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d02a:	6023      	str	r3, [r4, #0]
 800d02c:	6863      	ldr	r3, [r4, #4]
 800d02e:	4642      	mov	r2, r8
 800d030:	9300      	str	r3, [sp, #0]
 800d032:	4628      	mov	r0, r5
 800d034:	4653      	mov	r3, sl
 800d036:	910b      	str	r1, [sp, #44]	; 0x2c
 800d038:	f7ff fed4 	bl	800cde4 <__cvt>
 800d03c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d03e:	4680      	mov	r8, r0
 800d040:	2947      	cmp	r1, #71	; 0x47
 800d042:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d044:	d108      	bne.n	800d058 <_printf_float+0x138>
 800d046:	1cc8      	adds	r0, r1, #3
 800d048:	db02      	blt.n	800d050 <_printf_float+0x130>
 800d04a:	6863      	ldr	r3, [r4, #4]
 800d04c:	4299      	cmp	r1, r3
 800d04e:	dd40      	ble.n	800d0d2 <_printf_float+0x1b2>
 800d050:	f1a9 0902 	sub.w	r9, r9, #2
 800d054:	fa5f f989 	uxtb.w	r9, r9
 800d058:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d05c:	d81f      	bhi.n	800d09e <_printf_float+0x17e>
 800d05e:	464a      	mov	r2, r9
 800d060:	3901      	subs	r1, #1
 800d062:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d066:	910d      	str	r1, [sp, #52]	; 0x34
 800d068:	f7ff ff1b 	bl	800cea2 <__exponent>
 800d06c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d06e:	4682      	mov	sl, r0
 800d070:	1813      	adds	r3, r2, r0
 800d072:	2a01      	cmp	r2, #1
 800d074:	6123      	str	r3, [r4, #16]
 800d076:	dc02      	bgt.n	800d07e <_printf_float+0x15e>
 800d078:	6822      	ldr	r2, [r4, #0]
 800d07a:	07d2      	lsls	r2, r2, #31
 800d07c:	d501      	bpl.n	800d082 <_printf_float+0x162>
 800d07e:	3301      	adds	r3, #1
 800d080:	6123      	str	r3, [r4, #16]
 800d082:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d086:	2b00      	cmp	r3, #0
 800d088:	d09b      	beq.n	800cfc2 <_printf_float+0xa2>
 800d08a:	232d      	movs	r3, #45	; 0x2d
 800d08c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d090:	e797      	b.n	800cfc2 <_printf_float+0xa2>
 800d092:	2947      	cmp	r1, #71	; 0x47
 800d094:	d1bc      	bne.n	800d010 <_printf_float+0xf0>
 800d096:	2b00      	cmp	r3, #0
 800d098:	d1ba      	bne.n	800d010 <_printf_float+0xf0>
 800d09a:	2301      	movs	r3, #1
 800d09c:	e7b7      	b.n	800d00e <_printf_float+0xee>
 800d09e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800d0a2:	d118      	bne.n	800d0d6 <_printf_float+0x1b6>
 800d0a4:	2900      	cmp	r1, #0
 800d0a6:	6863      	ldr	r3, [r4, #4]
 800d0a8:	dd0b      	ble.n	800d0c2 <_printf_float+0x1a2>
 800d0aa:	6121      	str	r1, [r4, #16]
 800d0ac:	b913      	cbnz	r3, 800d0b4 <_printf_float+0x194>
 800d0ae:	6822      	ldr	r2, [r4, #0]
 800d0b0:	07d0      	lsls	r0, r2, #31
 800d0b2:	d502      	bpl.n	800d0ba <_printf_float+0x19a>
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	440b      	add	r3, r1
 800d0b8:	6123      	str	r3, [r4, #16]
 800d0ba:	f04f 0a00 	mov.w	sl, #0
 800d0be:	65a1      	str	r1, [r4, #88]	; 0x58
 800d0c0:	e7df      	b.n	800d082 <_printf_float+0x162>
 800d0c2:	b913      	cbnz	r3, 800d0ca <_printf_float+0x1aa>
 800d0c4:	6822      	ldr	r2, [r4, #0]
 800d0c6:	07d2      	lsls	r2, r2, #31
 800d0c8:	d501      	bpl.n	800d0ce <_printf_float+0x1ae>
 800d0ca:	3302      	adds	r3, #2
 800d0cc:	e7f4      	b.n	800d0b8 <_printf_float+0x198>
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	e7f2      	b.n	800d0b8 <_printf_float+0x198>
 800d0d2:	f04f 0967 	mov.w	r9, #103	; 0x67
 800d0d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0d8:	4299      	cmp	r1, r3
 800d0da:	db05      	blt.n	800d0e8 <_printf_float+0x1c8>
 800d0dc:	6823      	ldr	r3, [r4, #0]
 800d0de:	6121      	str	r1, [r4, #16]
 800d0e0:	07d8      	lsls	r0, r3, #31
 800d0e2:	d5ea      	bpl.n	800d0ba <_printf_float+0x19a>
 800d0e4:	1c4b      	adds	r3, r1, #1
 800d0e6:	e7e7      	b.n	800d0b8 <_printf_float+0x198>
 800d0e8:	2900      	cmp	r1, #0
 800d0ea:	bfcc      	ite	gt
 800d0ec:	2201      	movgt	r2, #1
 800d0ee:	f1c1 0202 	rsble	r2, r1, #2
 800d0f2:	4413      	add	r3, r2
 800d0f4:	e7e0      	b.n	800d0b8 <_printf_float+0x198>
 800d0f6:	6823      	ldr	r3, [r4, #0]
 800d0f8:	055a      	lsls	r2, r3, #21
 800d0fa:	d407      	bmi.n	800d10c <_printf_float+0x1ec>
 800d0fc:	6923      	ldr	r3, [r4, #16]
 800d0fe:	4642      	mov	r2, r8
 800d100:	4631      	mov	r1, r6
 800d102:	4628      	mov	r0, r5
 800d104:	47b8      	blx	r7
 800d106:	3001      	adds	r0, #1
 800d108:	d12b      	bne.n	800d162 <_printf_float+0x242>
 800d10a:	e764      	b.n	800cfd6 <_printf_float+0xb6>
 800d10c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d110:	f240 80dd 	bls.w	800d2ce <_printf_float+0x3ae>
 800d114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d118:	2200      	movs	r2, #0
 800d11a:	2300      	movs	r3, #0
 800d11c:	f7f3 fc44 	bl	80009a8 <__aeabi_dcmpeq>
 800d120:	2800      	cmp	r0, #0
 800d122:	d033      	beq.n	800d18c <_printf_float+0x26c>
 800d124:	2301      	movs	r3, #1
 800d126:	4631      	mov	r1, r6
 800d128:	4628      	mov	r0, r5
 800d12a:	4a35      	ldr	r2, [pc, #212]	; (800d200 <_printf_float+0x2e0>)
 800d12c:	47b8      	blx	r7
 800d12e:	3001      	adds	r0, #1
 800d130:	f43f af51 	beq.w	800cfd6 <_printf_float+0xb6>
 800d134:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d138:	429a      	cmp	r2, r3
 800d13a:	db02      	blt.n	800d142 <_printf_float+0x222>
 800d13c:	6823      	ldr	r3, [r4, #0]
 800d13e:	07d8      	lsls	r0, r3, #31
 800d140:	d50f      	bpl.n	800d162 <_printf_float+0x242>
 800d142:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d146:	4631      	mov	r1, r6
 800d148:	4628      	mov	r0, r5
 800d14a:	47b8      	blx	r7
 800d14c:	3001      	adds	r0, #1
 800d14e:	f43f af42 	beq.w	800cfd6 <_printf_float+0xb6>
 800d152:	f04f 0800 	mov.w	r8, #0
 800d156:	f104 091a 	add.w	r9, r4, #26
 800d15a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d15c:	3b01      	subs	r3, #1
 800d15e:	4543      	cmp	r3, r8
 800d160:	dc09      	bgt.n	800d176 <_printf_float+0x256>
 800d162:	6823      	ldr	r3, [r4, #0]
 800d164:	079b      	lsls	r3, r3, #30
 800d166:	f100 8102 	bmi.w	800d36e <_printf_float+0x44e>
 800d16a:	68e0      	ldr	r0, [r4, #12]
 800d16c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d16e:	4298      	cmp	r0, r3
 800d170:	bfb8      	it	lt
 800d172:	4618      	movlt	r0, r3
 800d174:	e731      	b.n	800cfda <_printf_float+0xba>
 800d176:	2301      	movs	r3, #1
 800d178:	464a      	mov	r2, r9
 800d17a:	4631      	mov	r1, r6
 800d17c:	4628      	mov	r0, r5
 800d17e:	47b8      	blx	r7
 800d180:	3001      	adds	r0, #1
 800d182:	f43f af28 	beq.w	800cfd6 <_printf_float+0xb6>
 800d186:	f108 0801 	add.w	r8, r8, #1
 800d18a:	e7e6      	b.n	800d15a <_printf_float+0x23a>
 800d18c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d18e:	2b00      	cmp	r3, #0
 800d190:	dc38      	bgt.n	800d204 <_printf_float+0x2e4>
 800d192:	2301      	movs	r3, #1
 800d194:	4631      	mov	r1, r6
 800d196:	4628      	mov	r0, r5
 800d198:	4a19      	ldr	r2, [pc, #100]	; (800d200 <_printf_float+0x2e0>)
 800d19a:	47b8      	blx	r7
 800d19c:	3001      	adds	r0, #1
 800d19e:	f43f af1a 	beq.w	800cfd6 <_printf_float+0xb6>
 800d1a2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d1a6:	4313      	orrs	r3, r2
 800d1a8:	d102      	bne.n	800d1b0 <_printf_float+0x290>
 800d1aa:	6823      	ldr	r3, [r4, #0]
 800d1ac:	07d9      	lsls	r1, r3, #31
 800d1ae:	d5d8      	bpl.n	800d162 <_printf_float+0x242>
 800d1b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d1b4:	4631      	mov	r1, r6
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	47b8      	blx	r7
 800d1ba:	3001      	adds	r0, #1
 800d1bc:	f43f af0b 	beq.w	800cfd6 <_printf_float+0xb6>
 800d1c0:	f04f 0900 	mov.w	r9, #0
 800d1c4:	f104 0a1a 	add.w	sl, r4, #26
 800d1c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1ca:	425b      	negs	r3, r3
 800d1cc:	454b      	cmp	r3, r9
 800d1ce:	dc01      	bgt.n	800d1d4 <_printf_float+0x2b4>
 800d1d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d1d2:	e794      	b.n	800d0fe <_printf_float+0x1de>
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	4652      	mov	r2, sl
 800d1d8:	4631      	mov	r1, r6
 800d1da:	4628      	mov	r0, r5
 800d1dc:	47b8      	blx	r7
 800d1de:	3001      	adds	r0, #1
 800d1e0:	f43f aef9 	beq.w	800cfd6 <_printf_float+0xb6>
 800d1e4:	f109 0901 	add.w	r9, r9, #1
 800d1e8:	e7ee      	b.n	800d1c8 <_printf_float+0x2a8>
 800d1ea:	bf00      	nop
 800d1ec:	7fefffff 	.word	0x7fefffff
 800d1f0:	0800f810 	.word	0x0800f810
 800d1f4:	0800f814 	.word	0x0800f814
 800d1f8:	0800f81c 	.word	0x0800f81c
 800d1fc:	0800f818 	.word	0x0800f818
 800d200:	0800f820 	.word	0x0800f820
 800d204:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d206:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d208:	429a      	cmp	r2, r3
 800d20a:	bfa8      	it	ge
 800d20c:	461a      	movge	r2, r3
 800d20e:	2a00      	cmp	r2, #0
 800d210:	4691      	mov	r9, r2
 800d212:	dc37      	bgt.n	800d284 <_printf_float+0x364>
 800d214:	f04f 0b00 	mov.w	fp, #0
 800d218:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d21c:	f104 021a 	add.w	r2, r4, #26
 800d220:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d224:	ebaa 0309 	sub.w	r3, sl, r9
 800d228:	455b      	cmp	r3, fp
 800d22a:	dc33      	bgt.n	800d294 <_printf_float+0x374>
 800d22c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d230:	429a      	cmp	r2, r3
 800d232:	db3b      	blt.n	800d2ac <_printf_float+0x38c>
 800d234:	6823      	ldr	r3, [r4, #0]
 800d236:	07da      	lsls	r2, r3, #31
 800d238:	d438      	bmi.n	800d2ac <_printf_float+0x38c>
 800d23a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d23c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d23e:	eba2 030a 	sub.w	r3, r2, sl
 800d242:	eba2 0901 	sub.w	r9, r2, r1
 800d246:	4599      	cmp	r9, r3
 800d248:	bfa8      	it	ge
 800d24a:	4699      	movge	r9, r3
 800d24c:	f1b9 0f00 	cmp.w	r9, #0
 800d250:	dc34      	bgt.n	800d2bc <_printf_float+0x39c>
 800d252:	f04f 0800 	mov.w	r8, #0
 800d256:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d25a:	f104 0a1a 	add.w	sl, r4, #26
 800d25e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d262:	1a9b      	subs	r3, r3, r2
 800d264:	eba3 0309 	sub.w	r3, r3, r9
 800d268:	4543      	cmp	r3, r8
 800d26a:	f77f af7a 	ble.w	800d162 <_printf_float+0x242>
 800d26e:	2301      	movs	r3, #1
 800d270:	4652      	mov	r2, sl
 800d272:	4631      	mov	r1, r6
 800d274:	4628      	mov	r0, r5
 800d276:	47b8      	blx	r7
 800d278:	3001      	adds	r0, #1
 800d27a:	f43f aeac 	beq.w	800cfd6 <_printf_float+0xb6>
 800d27e:	f108 0801 	add.w	r8, r8, #1
 800d282:	e7ec      	b.n	800d25e <_printf_float+0x33e>
 800d284:	4613      	mov	r3, r2
 800d286:	4631      	mov	r1, r6
 800d288:	4642      	mov	r2, r8
 800d28a:	4628      	mov	r0, r5
 800d28c:	47b8      	blx	r7
 800d28e:	3001      	adds	r0, #1
 800d290:	d1c0      	bne.n	800d214 <_printf_float+0x2f4>
 800d292:	e6a0      	b.n	800cfd6 <_printf_float+0xb6>
 800d294:	2301      	movs	r3, #1
 800d296:	4631      	mov	r1, r6
 800d298:	4628      	mov	r0, r5
 800d29a:	920b      	str	r2, [sp, #44]	; 0x2c
 800d29c:	47b8      	blx	r7
 800d29e:	3001      	adds	r0, #1
 800d2a0:	f43f ae99 	beq.w	800cfd6 <_printf_float+0xb6>
 800d2a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d2a6:	f10b 0b01 	add.w	fp, fp, #1
 800d2aa:	e7b9      	b.n	800d220 <_printf_float+0x300>
 800d2ac:	4631      	mov	r1, r6
 800d2ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d2b2:	4628      	mov	r0, r5
 800d2b4:	47b8      	blx	r7
 800d2b6:	3001      	adds	r0, #1
 800d2b8:	d1bf      	bne.n	800d23a <_printf_float+0x31a>
 800d2ba:	e68c      	b.n	800cfd6 <_printf_float+0xb6>
 800d2bc:	464b      	mov	r3, r9
 800d2be:	4631      	mov	r1, r6
 800d2c0:	4628      	mov	r0, r5
 800d2c2:	eb08 020a 	add.w	r2, r8, sl
 800d2c6:	47b8      	blx	r7
 800d2c8:	3001      	adds	r0, #1
 800d2ca:	d1c2      	bne.n	800d252 <_printf_float+0x332>
 800d2cc:	e683      	b.n	800cfd6 <_printf_float+0xb6>
 800d2ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d2d0:	2a01      	cmp	r2, #1
 800d2d2:	dc01      	bgt.n	800d2d8 <_printf_float+0x3b8>
 800d2d4:	07db      	lsls	r3, r3, #31
 800d2d6:	d537      	bpl.n	800d348 <_printf_float+0x428>
 800d2d8:	2301      	movs	r3, #1
 800d2da:	4642      	mov	r2, r8
 800d2dc:	4631      	mov	r1, r6
 800d2de:	4628      	mov	r0, r5
 800d2e0:	47b8      	blx	r7
 800d2e2:	3001      	adds	r0, #1
 800d2e4:	f43f ae77 	beq.w	800cfd6 <_printf_float+0xb6>
 800d2e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d2ec:	4631      	mov	r1, r6
 800d2ee:	4628      	mov	r0, r5
 800d2f0:	47b8      	blx	r7
 800d2f2:	3001      	adds	r0, #1
 800d2f4:	f43f ae6f 	beq.w	800cfd6 <_printf_float+0xb6>
 800d2f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	2300      	movs	r3, #0
 800d300:	f7f3 fb52 	bl	80009a8 <__aeabi_dcmpeq>
 800d304:	b9d8      	cbnz	r0, 800d33e <_printf_float+0x41e>
 800d306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d308:	f108 0201 	add.w	r2, r8, #1
 800d30c:	3b01      	subs	r3, #1
 800d30e:	4631      	mov	r1, r6
 800d310:	4628      	mov	r0, r5
 800d312:	47b8      	blx	r7
 800d314:	3001      	adds	r0, #1
 800d316:	d10e      	bne.n	800d336 <_printf_float+0x416>
 800d318:	e65d      	b.n	800cfd6 <_printf_float+0xb6>
 800d31a:	2301      	movs	r3, #1
 800d31c:	464a      	mov	r2, r9
 800d31e:	4631      	mov	r1, r6
 800d320:	4628      	mov	r0, r5
 800d322:	47b8      	blx	r7
 800d324:	3001      	adds	r0, #1
 800d326:	f43f ae56 	beq.w	800cfd6 <_printf_float+0xb6>
 800d32a:	f108 0801 	add.w	r8, r8, #1
 800d32e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d330:	3b01      	subs	r3, #1
 800d332:	4543      	cmp	r3, r8
 800d334:	dcf1      	bgt.n	800d31a <_printf_float+0x3fa>
 800d336:	4653      	mov	r3, sl
 800d338:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d33c:	e6e0      	b.n	800d100 <_printf_float+0x1e0>
 800d33e:	f04f 0800 	mov.w	r8, #0
 800d342:	f104 091a 	add.w	r9, r4, #26
 800d346:	e7f2      	b.n	800d32e <_printf_float+0x40e>
 800d348:	2301      	movs	r3, #1
 800d34a:	4642      	mov	r2, r8
 800d34c:	e7df      	b.n	800d30e <_printf_float+0x3ee>
 800d34e:	2301      	movs	r3, #1
 800d350:	464a      	mov	r2, r9
 800d352:	4631      	mov	r1, r6
 800d354:	4628      	mov	r0, r5
 800d356:	47b8      	blx	r7
 800d358:	3001      	adds	r0, #1
 800d35a:	f43f ae3c 	beq.w	800cfd6 <_printf_float+0xb6>
 800d35e:	f108 0801 	add.w	r8, r8, #1
 800d362:	68e3      	ldr	r3, [r4, #12]
 800d364:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d366:	1a5b      	subs	r3, r3, r1
 800d368:	4543      	cmp	r3, r8
 800d36a:	dcf0      	bgt.n	800d34e <_printf_float+0x42e>
 800d36c:	e6fd      	b.n	800d16a <_printf_float+0x24a>
 800d36e:	f04f 0800 	mov.w	r8, #0
 800d372:	f104 0919 	add.w	r9, r4, #25
 800d376:	e7f4      	b.n	800d362 <_printf_float+0x442>

0800d378 <_printf_common>:
 800d378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d37c:	4616      	mov	r6, r2
 800d37e:	4699      	mov	r9, r3
 800d380:	688a      	ldr	r2, [r1, #8]
 800d382:	690b      	ldr	r3, [r1, #16]
 800d384:	4607      	mov	r7, r0
 800d386:	4293      	cmp	r3, r2
 800d388:	bfb8      	it	lt
 800d38a:	4613      	movlt	r3, r2
 800d38c:	6033      	str	r3, [r6, #0]
 800d38e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d392:	460c      	mov	r4, r1
 800d394:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d398:	b10a      	cbz	r2, 800d39e <_printf_common+0x26>
 800d39a:	3301      	adds	r3, #1
 800d39c:	6033      	str	r3, [r6, #0]
 800d39e:	6823      	ldr	r3, [r4, #0]
 800d3a0:	0699      	lsls	r1, r3, #26
 800d3a2:	bf42      	ittt	mi
 800d3a4:	6833      	ldrmi	r3, [r6, #0]
 800d3a6:	3302      	addmi	r3, #2
 800d3a8:	6033      	strmi	r3, [r6, #0]
 800d3aa:	6825      	ldr	r5, [r4, #0]
 800d3ac:	f015 0506 	ands.w	r5, r5, #6
 800d3b0:	d106      	bne.n	800d3c0 <_printf_common+0x48>
 800d3b2:	f104 0a19 	add.w	sl, r4, #25
 800d3b6:	68e3      	ldr	r3, [r4, #12]
 800d3b8:	6832      	ldr	r2, [r6, #0]
 800d3ba:	1a9b      	subs	r3, r3, r2
 800d3bc:	42ab      	cmp	r3, r5
 800d3be:	dc28      	bgt.n	800d412 <_printf_common+0x9a>
 800d3c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d3c4:	1e13      	subs	r3, r2, #0
 800d3c6:	6822      	ldr	r2, [r4, #0]
 800d3c8:	bf18      	it	ne
 800d3ca:	2301      	movne	r3, #1
 800d3cc:	0692      	lsls	r2, r2, #26
 800d3ce:	d42d      	bmi.n	800d42c <_printf_common+0xb4>
 800d3d0:	4649      	mov	r1, r9
 800d3d2:	4638      	mov	r0, r7
 800d3d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d3d8:	47c0      	blx	r8
 800d3da:	3001      	adds	r0, #1
 800d3dc:	d020      	beq.n	800d420 <_printf_common+0xa8>
 800d3de:	6823      	ldr	r3, [r4, #0]
 800d3e0:	68e5      	ldr	r5, [r4, #12]
 800d3e2:	f003 0306 	and.w	r3, r3, #6
 800d3e6:	2b04      	cmp	r3, #4
 800d3e8:	bf18      	it	ne
 800d3ea:	2500      	movne	r5, #0
 800d3ec:	6832      	ldr	r2, [r6, #0]
 800d3ee:	f04f 0600 	mov.w	r6, #0
 800d3f2:	68a3      	ldr	r3, [r4, #8]
 800d3f4:	bf08      	it	eq
 800d3f6:	1aad      	subeq	r5, r5, r2
 800d3f8:	6922      	ldr	r2, [r4, #16]
 800d3fa:	bf08      	it	eq
 800d3fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d400:	4293      	cmp	r3, r2
 800d402:	bfc4      	itt	gt
 800d404:	1a9b      	subgt	r3, r3, r2
 800d406:	18ed      	addgt	r5, r5, r3
 800d408:	341a      	adds	r4, #26
 800d40a:	42b5      	cmp	r5, r6
 800d40c:	d11a      	bne.n	800d444 <_printf_common+0xcc>
 800d40e:	2000      	movs	r0, #0
 800d410:	e008      	b.n	800d424 <_printf_common+0xac>
 800d412:	2301      	movs	r3, #1
 800d414:	4652      	mov	r2, sl
 800d416:	4649      	mov	r1, r9
 800d418:	4638      	mov	r0, r7
 800d41a:	47c0      	blx	r8
 800d41c:	3001      	adds	r0, #1
 800d41e:	d103      	bne.n	800d428 <_printf_common+0xb0>
 800d420:	f04f 30ff 	mov.w	r0, #4294967295
 800d424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d428:	3501      	adds	r5, #1
 800d42a:	e7c4      	b.n	800d3b6 <_printf_common+0x3e>
 800d42c:	2030      	movs	r0, #48	; 0x30
 800d42e:	18e1      	adds	r1, r4, r3
 800d430:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d434:	1c5a      	adds	r2, r3, #1
 800d436:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d43a:	4422      	add	r2, r4
 800d43c:	3302      	adds	r3, #2
 800d43e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d442:	e7c5      	b.n	800d3d0 <_printf_common+0x58>
 800d444:	2301      	movs	r3, #1
 800d446:	4622      	mov	r2, r4
 800d448:	4649      	mov	r1, r9
 800d44a:	4638      	mov	r0, r7
 800d44c:	47c0      	blx	r8
 800d44e:	3001      	adds	r0, #1
 800d450:	d0e6      	beq.n	800d420 <_printf_common+0xa8>
 800d452:	3601      	adds	r6, #1
 800d454:	e7d9      	b.n	800d40a <_printf_common+0x92>
	...

0800d458 <_printf_i>:
 800d458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d45c:	460c      	mov	r4, r1
 800d45e:	7e27      	ldrb	r7, [r4, #24]
 800d460:	4691      	mov	r9, r2
 800d462:	2f78      	cmp	r7, #120	; 0x78
 800d464:	4680      	mov	r8, r0
 800d466:	469a      	mov	sl, r3
 800d468:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d46a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d46e:	d807      	bhi.n	800d480 <_printf_i+0x28>
 800d470:	2f62      	cmp	r7, #98	; 0x62
 800d472:	d80a      	bhi.n	800d48a <_printf_i+0x32>
 800d474:	2f00      	cmp	r7, #0
 800d476:	f000 80d9 	beq.w	800d62c <_printf_i+0x1d4>
 800d47a:	2f58      	cmp	r7, #88	; 0x58
 800d47c:	f000 80a4 	beq.w	800d5c8 <_printf_i+0x170>
 800d480:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d484:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d488:	e03a      	b.n	800d500 <_printf_i+0xa8>
 800d48a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d48e:	2b15      	cmp	r3, #21
 800d490:	d8f6      	bhi.n	800d480 <_printf_i+0x28>
 800d492:	a001      	add	r0, pc, #4	; (adr r0, 800d498 <_printf_i+0x40>)
 800d494:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d498:	0800d4f1 	.word	0x0800d4f1
 800d49c:	0800d505 	.word	0x0800d505
 800d4a0:	0800d481 	.word	0x0800d481
 800d4a4:	0800d481 	.word	0x0800d481
 800d4a8:	0800d481 	.word	0x0800d481
 800d4ac:	0800d481 	.word	0x0800d481
 800d4b0:	0800d505 	.word	0x0800d505
 800d4b4:	0800d481 	.word	0x0800d481
 800d4b8:	0800d481 	.word	0x0800d481
 800d4bc:	0800d481 	.word	0x0800d481
 800d4c0:	0800d481 	.word	0x0800d481
 800d4c4:	0800d613 	.word	0x0800d613
 800d4c8:	0800d535 	.word	0x0800d535
 800d4cc:	0800d5f5 	.word	0x0800d5f5
 800d4d0:	0800d481 	.word	0x0800d481
 800d4d4:	0800d481 	.word	0x0800d481
 800d4d8:	0800d635 	.word	0x0800d635
 800d4dc:	0800d481 	.word	0x0800d481
 800d4e0:	0800d535 	.word	0x0800d535
 800d4e4:	0800d481 	.word	0x0800d481
 800d4e8:	0800d481 	.word	0x0800d481
 800d4ec:	0800d5fd 	.word	0x0800d5fd
 800d4f0:	680b      	ldr	r3, [r1, #0]
 800d4f2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d4f6:	1d1a      	adds	r2, r3, #4
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	600a      	str	r2, [r1, #0]
 800d4fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d500:	2301      	movs	r3, #1
 800d502:	e0a4      	b.n	800d64e <_printf_i+0x1f6>
 800d504:	6825      	ldr	r5, [r4, #0]
 800d506:	6808      	ldr	r0, [r1, #0]
 800d508:	062e      	lsls	r6, r5, #24
 800d50a:	f100 0304 	add.w	r3, r0, #4
 800d50e:	d50a      	bpl.n	800d526 <_printf_i+0xce>
 800d510:	6805      	ldr	r5, [r0, #0]
 800d512:	600b      	str	r3, [r1, #0]
 800d514:	2d00      	cmp	r5, #0
 800d516:	da03      	bge.n	800d520 <_printf_i+0xc8>
 800d518:	232d      	movs	r3, #45	; 0x2d
 800d51a:	426d      	negs	r5, r5
 800d51c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d520:	230a      	movs	r3, #10
 800d522:	485e      	ldr	r0, [pc, #376]	; (800d69c <_printf_i+0x244>)
 800d524:	e019      	b.n	800d55a <_printf_i+0x102>
 800d526:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d52a:	6805      	ldr	r5, [r0, #0]
 800d52c:	600b      	str	r3, [r1, #0]
 800d52e:	bf18      	it	ne
 800d530:	b22d      	sxthne	r5, r5
 800d532:	e7ef      	b.n	800d514 <_printf_i+0xbc>
 800d534:	680b      	ldr	r3, [r1, #0]
 800d536:	6825      	ldr	r5, [r4, #0]
 800d538:	1d18      	adds	r0, r3, #4
 800d53a:	6008      	str	r0, [r1, #0]
 800d53c:	0628      	lsls	r0, r5, #24
 800d53e:	d501      	bpl.n	800d544 <_printf_i+0xec>
 800d540:	681d      	ldr	r5, [r3, #0]
 800d542:	e002      	b.n	800d54a <_printf_i+0xf2>
 800d544:	0669      	lsls	r1, r5, #25
 800d546:	d5fb      	bpl.n	800d540 <_printf_i+0xe8>
 800d548:	881d      	ldrh	r5, [r3, #0]
 800d54a:	2f6f      	cmp	r7, #111	; 0x6f
 800d54c:	bf0c      	ite	eq
 800d54e:	2308      	moveq	r3, #8
 800d550:	230a      	movne	r3, #10
 800d552:	4852      	ldr	r0, [pc, #328]	; (800d69c <_printf_i+0x244>)
 800d554:	2100      	movs	r1, #0
 800d556:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d55a:	6866      	ldr	r6, [r4, #4]
 800d55c:	2e00      	cmp	r6, #0
 800d55e:	bfa8      	it	ge
 800d560:	6821      	ldrge	r1, [r4, #0]
 800d562:	60a6      	str	r6, [r4, #8]
 800d564:	bfa4      	itt	ge
 800d566:	f021 0104 	bicge.w	r1, r1, #4
 800d56a:	6021      	strge	r1, [r4, #0]
 800d56c:	b90d      	cbnz	r5, 800d572 <_printf_i+0x11a>
 800d56e:	2e00      	cmp	r6, #0
 800d570:	d04d      	beq.n	800d60e <_printf_i+0x1b6>
 800d572:	4616      	mov	r6, r2
 800d574:	fbb5 f1f3 	udiv	r1, r5, r3
 800d578:	fb03 5711 	mls	r7, r3, r1, r5
 800d57c:	5dc7      	ldrb	r7, [r0, r7]
 800d57e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d582:	462f      	mov	r7, r5
 800d584:	42bb      	cmp	r3, r7
 800d586:	460d      	mov	r5, r1
 800d588:	d9f4      	bls.n	800d574 <_printf_i+0x11c>
 800d58a:	2b08      	cmp	r3, #8
 800d58c:	d10b      	bne.n	800d5a6 <_printf_i+0x14e>
 800d58e:	6823      	ldr	r3, [r4, #0]
 800d590:	07df      	lsls	r7, r3, #31
 800d592:	d508      	bpl.n	800d5a6 <_printf_i+0x14e>
 800d594:	6923      	ldr	r3, [r4, #16]
 800d596:	6861      	ldr	r1, [r4, #4]
 800d598:	4299      	cmp	r1, r3
 800d59a:	bfde      	ittt	le
 800d59c:	2330      	movle	r3, #48	; 0x30
 800d59e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d5a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d5a6:	1b92      	subs	r2, r2, r6
 800d5a8:	6122      	str	r2, [r4, #16]
 800d5aa:	464b      	mov	r3, r9
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	4640      	mov	r0, r8
 800d5b0:	f8cd a000 	str.w	sl, [sp]
 800d5b4:	aa03      	add	r2, sp, #12
 800d5b6:	f7ff fedf 	bl	800d378 <_printf_common>
 800d5ba:	3001      	adds	r0, #1
 800d5bc:	d14c      	bne.n	800d658 <_printf_i+0x200>
 800d5be:	f04f 30ff 	mov.w	r0, #4294967295
 800d5c2:	b004      	add	sp, #16
 800d5c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5c8:	4834      	ldr	r0, [pc, #208]	; (800d69c <_printf_i+0x244>)
 800d5ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d5ce:	680e      	ldr	r6, [r1, #0]
 800d5d0:	6823      	ldr	r3, [r4, #0]
 800d5d2:	f856 5b04 	ldr.w	r5, [r6], #4
 800d5d6:	061f      	lsls	r7, r3, #24
 800d5d8:	600e      	str	r6, [r1, #0]
 800d5da:	d514      	bpl.n	800d606 <_printf_i+0x1ae>
 800d5dc:	07d9      	lsls	r1, r3, #31
 800d5de:	bf44      	itt	mi
 800d5e0:	f043 0320 	orrmi.w	r3, r3, #32
 800d5e4:	6023      	strmi	r3, [r4, #0]
 800d5e6:	b91d      	cbnz	r5, 800d5f0 <_printf_i+0x198>
 800d5e8:	6823      	ldr	r3, [r4, #0]
 800d5ea:	f023 0320 	bic.w	r3, r3, #32
 800d5ee:	6023      	str	r3, [r4, #0]
 800d5f0:	2310      	movs	r3, #16
 800d5f2:	e7af      	b.n	800d554 <_printf_i+0xfc>
 800d5f4:	6823      	ldr	r3, [r4, #0]
 800d5f6:	f043 0320 	orr.w	r3, r3, #32
 800d5fa:	6023      	str	r3, [r4, #0]
 800d5fc:	2378      	movs	r3, #120	; 0x78
 800d5fe:	4828      	ldr	r0, [pc, #160]	; (800d6a0 <_printf_i+0x248>)
 800d600:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d604:	e7e3      	b.n	800d5ce <_printf_i+0x176>
 800d606:	065e      	lsls	r6, r3, #25
 800d608:	bf48      	it	mi
 800d60a:	b2ad      	uxthmi	r5, r5
 800d60c:	e7e6      	b.n	800d5dc <_printf_i+0x184>
 800d60e:	4616      	mov	r6, r2
 800d610:	e7bb      	b.n	800d58a <_printf_i+0x132>
 800d612:	680b      	ldr	r3, [r1, #0]
 800d614:	6826      	ldr	r6, [r4, #0]
 800d616:	1d1d      	adds	r5, r3, #4
 800d618:	6960      	ldr	r0, [r4, #20]
 800d61a:	600d      	str	r5, [r1, #0]
 800d61c:	0635      	lsls	r5, r6, #24
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	d501      	bpl.n	800d626 <_printf_i+0x1ce>
 800d622:	6018      	str	r0, [r3, #0]
 800d624:	e002      	b.n	800d62c <_printf_i+0x1d4>
 800d626:	0671      	lsls	r1, r6, #25
 800d628:	d5fb      	bpl.n	800d622 <_printf_i+0x1ca>
 800d62a:	8018      	strh	r0, [r3, #0]
 800d62c:	2300      	movs	r3, #0
 800d62e:	4616      	mov	r6, r2
 800d630:	6123      	str	r3, [r4, #16]
 800d632:	e7ba      	b.n	800d5aa <_printf_i+0x152>
 800d634:	680b      	ldr	r3, [r1, #0]
 800d636:	1d1a      	adds	r2, r3, #4
 800d638:	600a      	str	r2, [r1, #0]
 800d63a:	681e      	ldr	r6, [r3, #0]
 800d63c:	2100      	movs	r1, #0
 800d63e:	4630      	mov	r0, r6
 800d640:	6862      	ldr	r2, [r4, #4]
 800d642:	f001 f86b 	bl	800e71c <memchr>
 800d646:	b108      	cbz	r0, 800d64c <_printf_i+0x1f4>
 800d648:	1b80      	subs	r0, r0, r6
 800d64a:	6060      	str	r0, [r4, #4]
 800d64c:	6863      	ldr	r3, [r4, #4]
 800d64e:	6123      	str	r3, [r4, #16]
 800d650:	2300      	movs	r3, #0
 800d652:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d656:	e7a8      	b.n	800d5aa <_printf_i+0x152>
 800d658:	4632      	mov	r2, r6
 800d65a:	4649      	mov	r1, r9
 800d65c:	4640      	mov	r0, r8
 800d65e:	6923      	ldr	r3, [r4, #16]
 800d660:	47d0      	blx	sl
 800d662:	3001      	adds	r0, #1
 800d664:	d0ab      	beq.n	800d5be <_printf_i+0x166>
 800d666:	6823      	ldr	r3, [r4, #0]
 800d668:	079b      	lsls	r3, r3, #30
 800d66a:	d413      	bmi.n	800d694 <_printf_i+0x23c>
 800d66c:	68e0      	ldr	r0, [r4, #12]
 800d66e:	9b03      	ldr	r3, [sp, #12]
 800d670:	4298      	cmp	r0, r3
 800d672:	bfb8      	it	lt
 800d674:	4618      	movlt	r0, r3
 800d676:	e7a4      	b.n	800d5c2 <_printf_i+0x16a>
 800d678:	2301      	movs	r3, #1
 800d67a:	4632      	mov	r2, r6
 800d67c:	4649      	mov	r1, r9
 800d67e:	4640      	mov	r0, r8
 800d680:	47d0      	blx	sl
 800d682:	3001      	adds	r0, #1
 800d684:	d09b      	beq.n	800d5be <_printf_i+0x166>
 800d686:	3501      	adds	r5, #1
 800d688:	68e3      	ldr	r3, [r4, #12]
 800d68a:	9903      	ldr	r1, [sp, #12]
 800d68c:	1a5b      	subs	r3, r3, r1
 800d68e:	42ab      	cmp	r3, r5
 800d690:	dcf2      	bgt.n	800d678 <_printf_i+0x220>
 800d692:	e7eb      	b.n	800d66c <_printf_i+0x214>
 800d694:	2500      	movs	r5, #0
 800d696:	f104 0619 	add.w	r6, r4, #25
 800d69a:	e7f5      	b.n	800d688 <_printf_i+0x230>
 800d69c:	0800f822 	.word	0x0800f822
 800d6a0:	0800f833 	.word	0x0800f833

0800d6a4 <cleanup_glue>:
 800d6a4:	b538      	push	{r3, r4, r5, lr}
 800d6a6:	460c      	mov	r4, r1
 800d6a8:	6809      	ldr	r1, [r1, #0]
 800d6aa:	4605      	mov	r5, r0
 800d6ac:	b109      	cbz	r1, 800d6b2 <cleanup_glue+0xe>
 800d6ae:	f7ff fff9 	bl	800d6a4 <cleanup_glue>
 800d6b2:	4621      	mov	r1, r4
 800d6b4:	4628      	mov	r0, r5
 800d6b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6ba:	f001 bbd9 	b.w	800ee70 <_free_r>
	...

0800d6c0 <_reclaim_reent>:
 800d6c0:	4b2c      	ldr	r3, [pc, #176]	; (800d774 <_reclaim_reent+0xb4>)
 800d6c2:	b570      	push	{r4, r5, r6, lr}
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	4604      	mov	r4, r0
 800d6c8:	4283      	cmp	r3, r0
 800d6ca:	d051      	beq.n	800d770 <_reclaim_reent+0xb0>
 800d6cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d6ce:	b143      	cbz	r3, 800d6e2 <_reclaim_reent+0x22>
 800d6d0:	68db      	ldr	r3, [r3, #12]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d14a      	bne.n	800d76c <_reclaim_reent+0xac>
 800d6d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d6d8:	6819      	ldr	r1, [r3, #0]
 800d6da:	b111      	cbz	r1, 800d6e2 <_reclaim_reent+0x22>
 800d6dc:	4620      	mov	r0, r4
 800d6de:	f001 fbc7 	bl	800ee70 <_free_r>
 800d6e2:	6961      	ldr	r1, [r4, #20]
 800d6e4:	b111      	cbz	r1, 800d6ec <_reclaim_reent+0x2c>
 800d6e6:	4620      	mov	r0, r4
 800d6e8:	f001 fbc2 	bl	800ee70 <_free_r>
 800d6ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d6ee:	b111      	cbz	r1, 800d6f6 <_reclaim_reent+0x36>
 800d6f0:	4620      	mov	r0, r4
 800d6f2:	f001 fbbd 	bl	800ee70 <_free_r>
 800d6f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d6f8:	b111      	cbz	r1, 800d700 <_reclaim_reent+0x40>
 800d6fa:	4620      	mov	r0, r4
 800d6fc:	f001 fbb8 	bl	800ee70 <_free_r>
 800d700:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d702:	b111      	cbz	r1, 800d70a <_reclaim_reent+0x4a>
 800d704:	4620      	mov	r0, r4
 800d706:	f001 fbb3 	bl	800ee70 <_free_r>
 800d70a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d70c:	b111      	cbz	r1, 800d714 <_reclaim_reent+0x54>
 800d70e:	4620      	mov	r0, r4
 800d710:	f001 fbae 	bl	800ee70 <_free_r>
 800d714:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d716:	b111      	cbz	r1, 800d71e <_reclaim_reent+0x5e>
 800d718:	4620      	mov	r0, r4
 800d71a:	f001 fba9 	bl	800ee70 <_free_r>
 800d71e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d720:	b111      	cbz	r1, 800d728 <_reclaim_reent+0x68>
 800d722:	4620      	mov	r0, r4
 800d724:	f001 fba4 	bl	800ee70 <_free_r>
 800d728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d72a:	b111      	cbz	r1, 800d732 <_reclaim_reent+0x72>
 800d72c:	4620      	mov	r0, r4
 800d72e:	f001 fb9f 	bl	800ee70 <_free_r>
 800d732:	69a3      	ldr	r3, [r4, #24]
 800d734:	b1e3      	cbz	r3, 800d770 <_reclaim_reent+0xb0>
 800d736:	4620      	mov	r0, r4
 800d738:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d73a:	4798      	blx	r3
 800d73c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d73e:	b1b9      	cbz	r1, 800d770 <_reclaim_reent+0xb0>
 800d740:	4620      	mov	r0, r4
 800d742:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d746:	f7ff bfad 	b.w	800d6a4 <cleanup_glue>
 800d74a:	5949      	ldr	r1, [r1, r5]
 800d74c:	b941      	cbnz	r1, 800d760 <_reclaim_reent+0xa0>
 800d74e:	3504      	adds	r5, #4
 800d750:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d752:	2d80      	cmp	r5, #128	; 0x80
 800d754:	68d9      	ldr	r1, [r3, #12]
 800d756:	d1f8      	bne.n	800d74a <_reclaim_reent+0x8a>
 800d758:	4620      	mov	r0, r4
 800d75a:	f001 fb89 	bl	800ee70 <_free_r>
 800d75e:	e7ba      	b.n	800d6d6 <_reclaim_reent+0x16>
 800d760:	680e      	ldr	r6, [r1, #0]
 800d762:	4620      	mov	r0, r4
 800d764:	f001 fb84 	bl	800ee70 <_free_r>
 800d768:	4631      	mov	r1, r6
 800d76a:	e7ef      	b.n	800d74c <_reclaim_reent+0x8c>
 800d76c:	2500      	movs	r5, #0
 800d76e:	e7ef      	b.n	800d750 <_reclaim_reent+0x90>
 800d770:	bd70      	pop	{r4, r5, r6, pc}
 800d772:	bf00      	nop
 800d774:	20000010 	.word	0x20000010

0800d778 <_sbrk_r>:
 800d778:	b538      	push	{r3, r4, r5, lr}
 800d77a:	2300      	movs	r3, #0
 800d77c:	4d05      	ldr	r5, [pc, #20]	; (800d794 <_sbrk_r+0x1c>)
 800d77e:	4604      	mov	r4, r0
 800d780:	4608      	mov	r0, r1
 800d782:	602b      	str	r3, [r5, #0]
 800d784:	f7f6 f9cc 	bl	8003b20 <_sbrk>
 800d788:	1c43      	adds	r3, r0, #1
 800d78a:	d102      	bne.n	800d792 <_sbrk_r+0x1a>
 800d78c:	682b      	ldr	r3, [r5, #0]
 800d78e:	b103      	cbz	r3, 800d792 <_sbrk_r+0x1a>
 800d790:	6023      	str	r3, [r4, #0]
 800d792:	bd38      	pop	{r3, r4, r5, pc}
 800d794:	20002bdc 	.word	0x20002bdc

0800d798 <__sread>:
 800d798:	b510      	push	{r4, lr}
 800d79a:	460c      	mov	r4, r1
 800d79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a0:	f001 fbb2 	bl	800ef08 <_read_r>
 800d7a4:	2800      	cmp	r0, #0
 800d7a6:	bfab      	itete	ge
 800d7a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d7aa:	89a3      	ldrhlt	r3, [r4, #12]
 800d7ac:	181b      	addge	r3, r3, r0
 800d7ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d7b2:	bfac      	ite	ge
 800d7b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800d7b6:	81a3      	strhlt	r3, [r4, #12]
 800d7b8:	bd10      	pop	{r4, pc}

0800d7ba <__swrite>:
 800d7ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7be:	461f      	mov	r7, r3
 800d7c0:	898b      	ldrh	r3, [r1, #12]
 800d7c2:	4605      	mov	r5, r0
 800d7c4:	05db      	lsls	r3, r3, #23
 800d7c6:	460c      	mov	r4, r1
 800d7c8:	4616      	mov	r6, r2
 800d7ca:	d505      	bpl.n	800d7d8 <__swrite+0x1e>
 800d7cc:	2302      	movs	r3, #2
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7d4:	f000 ff88 	bl	800e6e8 <_lseek_r>
 800d7d8:	89a3      	ldrh	r3, [r4, #12]
 800d7da:	4632      	mov	r2, r6
 800d7dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d7e0:	81a3      	strh	r3, [r4, #12]
 800d7e2:	4628      	mov	r0, r5
 800d7e4:	463b      	mov	r3, r7
 800d7e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ee:	f000 b817 	b.w	800d820 <_write_r>

0800d7f2 <__sseek>:
 800d7f2:	b510      	push	{r4, lr}
 800d7f4:	460c      	mov	r4, r1
 800d7f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7fa:	f000 ff75 	bl	800e6e8 <_lseek_r>
 800d7fe:	1c43      	adds	r3, r0, #1
 800d800:	89a3      	ldrh	r3, [r4, #12]
 800d802:	bf15      	itete	ne
 800d804:	6560      	strne	r0, [r4, #84]	; 0x54
 800d806:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d80a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d80e:	81a3      	strheq	r3, [r4, #12]
 800d810:	bf18      	it	ne
 800d812:	81a3      	strhne	r3, [r4, #12]
 800d814:	bd10      	pop	{r4, pc}

0800d816 <__sclose>:
 800d816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d81a:	f000 b813 	b.w	800d844 <_close_r>
	...

0800d820 <_write_r>:
 800d820:	b538      	push	{r3, r4, r5, lr}
 800d822:	4604      	mov	r4, r0
 800d824:	4608      	mov	r0, r1
 800d826:	4611      	mov	r1, r2
 800d828:	2200      	movs	r2, #0
 800d82a:	4d05      	ldr	r5, [pc, #20]	; (800d840 <_write_r+0x20>)
 800d82c:	602a      	str	r2, [r5, #0]
 800d82e:	461a      	mov	r2, r3
 800d830:	f7f6 f92a 	bl	8003a88 <_write>
 800d834:	1c43      	adds	r3, r0, #1
 800d836:	d102      	bne.n	800d83e <_write_r+0x1e>
 800d838:	682b      	ldr	r3, [r5, #0]
 800d83a:	b103      	cbz	r3, 800d83e <_write_r+0x1e>
 800d83c:	6023      	str	r3, [r4, #0]
 800d83e:	bd38      	pop	{r3, r4, r5, pc}
 800d840:	20002bdc 	.word	0x20002bdc

0800d844 <_close_r>:
 800d844:	b538      	push	{r3, r4, r5, lr}
 800d846:	2300      	movs	r3, #0
 800d848:	4d05      	ldr	r5, [pc, #20]	; (800d860 <_close_r+0x1c>)
 800d84a:	4604      	mov	r4, r0
 800d84c:	4608      	mov	r0, r1
 800d84e:	602b      	str	r3, [r5, #0]
 800d850:	f7f6 f936 	bl	8003ac0 <_close>
 800d854:	1c43      	adds	r3, r0, #1
 800d856:	d102      	bne.n	800d85e <_close_r+0x1a>
 800d858:	682b      	ldr	r3, [r5, #0]
 800d85a:	b103      	cbz	r3, 800d85e <_close_r+0x1a>
 800d85c:	6023      	str	r3, [r4, #0]
 800d85e:	bd38      	pop	{r3, r4, r5, pc}
 800d860:	20002bdc 	.word	0x20002bdc

0800d864 <quorem>:
 800d864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d868:	6903      	ldr	r3, [r0, #16]
 800d86a:	690c      	ldr	r4, [r1, #16]
 800d86c:	4607      	mov	r7, r0
 800d86e:	42a3      	cmp	r3, r4
 800d870:	f2c0 8083 	blt.w	800d97a <quorem+0x116>
 800d874:	3c01      	subs	r4, #1
 800d876:	f100 0514 	add.w	r5, r0, #20
 800d87a:	f101 0814 	add.w	r8, r1, #20
 800d87e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d882:	9301      	str	r3, [sp, #4]
 800d884:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d888:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d88c:	3301      	adds	r3, #1
 800d88e:	429a      	cmp	r2, r3
 800d890:	fbb2 f6f3 	udiv	r6, r2, r3
 800d894:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d898:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d89c:	d332      	bcc.n	800d904 <quorem+0xa0>
 800d89e:	f04f 0e00 	mov.w	lr, #0
 800d8a2:	4640      	mov	r0, r8
 800d8a4:	46ac      	mov	ip, r5
 800d8a6:	46f2      	mov	sl, lr
 800d8a8:	f850 2b04 	ldr.w	r2, [r0], #4
 800d8ac:	b293      	uxth	r3, r2
 800d8ae:	fb06 e303 	mla	r3, r6, r3, lr
 800d8b2:	0c12      	lsrs	r2, r2, #16
 800d8b4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d8b8:	fb06 e202 	mla	r2, r6, r2, lr
 800d8bc:	b29b      	uxth	r3, r3
 800d8be:	ebaa 0303 	sub.w	r3, sl, r3
 800d8c2:	f8dc a000 	ldr.w	sl, [ip]
 800d8c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d8ca:	fa1f fa8a 	uxth.w	sl, sl
 800d8ce:	4453      	add	r3, sl
 800d8d0:	fa1f fa82 	uxth.w	sl, r2
 800d8d4:	f8dc 2000 	ldr.w	r2, [ip]
 800d8d8:	4581      	cmp	r9, r0
 800d8da:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d8de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d8e2:	b29b      	uxth	r3, r3
 800d8e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8e8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d8ec:	f84c 3b04 	str.w	r3, [ip], #4
 800d8f0:	d2da      	bcs.n	800d8a8 <quorem+0x44>
 800d8f2:	f855 300b 	ldr.w	r3, [r5, fp]
 800d8f6:	b92b      	cbnz	r3, 800d904 <quorem+0xa0>
 800d8f8:	9b01      	ldr	r3, [sp, #4]
 800d8fa:	3b04      	subs	r3, #4
 800d8fc:	429d      	cmp	r5, r3
 800d8fe:	461a      	mov	r2, r3
 800d900:	d32f      	bcc.n	800d962 <quorem+0xfe>
 800d902:	613c      	str	r4, [r7, #16]
 800d904:	4638      	mov	r0, r7
 800d906:	f001 f99d 	bl	800ec44 <__mcmp>
 800d90a:	2800      	cmp	r0, #0
 800d90c:	db25      	blt.n	800d95a <quorem+0xf6>
 800d90e:	4628      	mov	r0, r5
 800d910:	f04f 0c00 	mov.w	ip, #0
 800d914:	3601      	adds	r6, #1
 800d916:	f858 1b04 	ldr.w	r1, [r8], #4
 800d91a:	f8d0 e000 	ldr.w	lr, [r0]
 800d91e:	b28b      	uxth	r3, r1
 800d920:	ebac 0303 	sub.w	r3, ip, r3
 800d924:	fa1f f28e 	uxth.w	r2, lr
 800d928:	4413      	add	r3, r2
 800d92a:	0c0a      	lsrs	r2, r1, #16
 800d92c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d930:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d934:	b29b      	uxth	r3, r3
 800d936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d93a:	45c1      	cmp	r9, r8
 800d93c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d940:	f840 3b04 	str.w	r3, [r0], #4
 800d944:	d2e7      	bcs.n	800d916 <quorem+0xb2>
 800d946:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d94a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d94e:	b922      	cbnz	r2, 800d95a <quorem+0xf6>
 800d950:	3b04      	subs	r3, #4
 800d952:	429d      	cmp	r5, r3
 800d954:	461a      	mov	r2, r3
 800d956:	d30a      	bcc.n	800d96e <quorem+0x10a>
 800d958:	613c      	str	r4, [r7, #16]
 800d95a:	4630      	mov	r0, r6
 800d95c:	b003      	add	sp, #12
 800d95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d962:	6812      	ldr	r2, [r2, #0]
 800d964:	3b04      	subs	r3, #4
 800d966:	2a00      	cmp	r2, #0
 800d968:	d1cb      	bne.n	800d902 <quorem+0x9e>
 800d96a:	3c01      	subs	r4, #1
 800d96c:	e7c6      	b.n	800d8fc <quorem+0x98>
 800d96e:	6812      	ldr	r2, [r2, #0]
 800d970:	3b04      	subs	r3, #4
 800d972:	2a00      	cmp	r2, #0
 800d974:	d1f0      	bne.n	800d958 <quorem+0xf4>
 800d976:	3c01      	subs	r4, #1
 800d978:	e7eb      	b.n	800d952 <quorem+0xee>
 800d97a:	2000      	movs	r0, #0
 800d97c:	e7ee      	b.n	800d95c <quorem+0xf8>
	...

0800d980 <_dtoa_r>:
 800d980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d984:	4616      	mov	r6, r2
 800d986:	461f      	mov	r7, r3
 800d988:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d98a:	b099      	sub	sp, #100	; 0x64
 800d98c:	4605      	mov	r5, r0
 800d98e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d992:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d996:	b974      	cbnz	r4, 800d9b6 <_dtoa_r+0x36>
 800d998:	2010      	movs	r0, #16
 800d99a:	f000 feb7 	bl	800e70c <malloc>
 800d99e:	4602      	mov	r2, r0
 800d9a0:	6268      	str	r0, [r5, #36]	; 0x24
 800d9a2:	b920      	cbnz	r0, 800d9ae <_dtoa_r+0x2e>
 800d9a4:	21ea      	movs	r1, #234	; 0xea
 800d9a6:	4bae      	ldr	r3, [pc, #696]	; (800dc60 <_dtoa_r+0x2e0>)
 800d9a8:	48ae      	ldr	r0, [pc, #696]	; (800dc64 <_dtoa_r+0x2e4>)
 800d9aa:	f001 fabf 	bl	800ef2c <__assert_func>
 800d9ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9b2:	6004      	str	r4, [r0, #0]
 800d9b4:	60c4      	str	r4, [r0, #12]
 800d9b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d9b8:	6819      	ldr	r1, [r3, #0]
 800d9ba:	b151      	cbz	r1, 800d9d2 <_dtoa_r+0x52>
 800d9bc:	685a      	ldr	r2, [r3, #4]
 800d9be:	2301      	movs	r3, #1
 800d9c0:	4093      	lsls	r3, r2
 800d9c2:	604a      	str	r2, [r1, #4]
 800d9c4:	608b      	str	r3, [r1, #8]
 800d9c6:	4628      	mov	r0, r5
 800d9c8:	f000 ff02 	bl	800e7d0 <_Bfree>
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d9d0:	601a      	str	r2, [r3, #0]
 800d9d2:	1e3b      	subs	r3, r7, #0
 800d9d4:	bfaf      	iteee	ge
 800d9d6:	2300      	movge	r3, #0
 800d9d8:	2201      	movlt	r2, #1
 800d9da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d9de:	9305      	strlt	r3, [sp, #20]
 800d9e0:	bfa8      	it	ge
 800d9e2:	f8c8 3000 	strge.w	r3, [r8]
 800d9e6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d9ea:	4b9f      	ldr	r3, [pc, #636]	; (800dc68 <_dtoa_r+0x2e8>)
 800d9ec:	bfb8      	it	lt
 800d9ee:	f8c8 2000 	strlt.w	r2, [r8]
 800d9f2:	ea33 0309 	bics.w	r3, r3, r9
 800d9f6:	d119      	bne.n	800da2c <_dtoa_r+0xac>
 800d9f8:	f242 730f 	movw	r3, #9999	; 0x270f
 800d9fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d9fe:	6013      	str	r3, [r2, #0]
 800da00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800da04:	4333      	orrs	r3, r6
 800da06:	f000 8580 	beq.w	800e50a <_dtoa_r+0xb8a>
 800da0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800da0c:	b953      	cbnz	r3, 800da24 <_dtoa_r+0xa4>
 800da0e:	4b97      	ldr	r3, [pc, #604]	; (800dc6c <_dtoa_r+0x2ec>)
 800da10:	e022      	b.n	800da58 <_dtoa_r+0xd8>
 800da12:	4b97      	ldr	r3, [pc, #604]	; (800dc70 <_dtoa_r+0x2f0>)
 800da14:	9308      	str	r3, [sp, #32]
 800da16:	3308      	adds	r3, #8
 800da18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800da1a:	6013      	str	r3, [r2, #0]
 800da1c:	9808      	ldr	r0, [sp, #32]
 800da1e:	b019      	add	sp, #100	; 0x64
 800da20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da24:	4b91      	ldr	r3, [pc, #580]	; (800dc6c <_dtoa_r+0x2ec>)
 800da26:	9308      	str	r3, [sp, #32]
 800da28:	3303      	adds	r3, #3
 800da2a:	e7f5      	b.n	800da18 <_dtoa_r+0x98>
 800da2c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800da30:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800da34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800da38:	2200      	movs	r2, #0
 800da3a:	2300      	movs	r3, #0
 800da3c:	f7f2 ffb4 	bl	80009a8 <__aeabi_dcmpeq>
 800da40:	4680      	mov	r8, r0
 800da42:	b158      	cbz	r0, 800da5c <_dtoa_r+0xdc>
 800da44:	2301      	movs	r3, #1
 800da46:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800da48:	6013      	str	r3, [r2, #0]
 800da4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	f000 8559 	beq.w	800e504 <_dtoa_r+0xb84>
 800da52:	4888      	ldr	r0, [pc, #544]	; (800dc74 <_dtoa_r+0x2f4>)
 800da54:	6018      	str	r0, [r3, #0]
 800da56:	1e43      	subs	r3, r0, #1
 800da58:	9308      	str	r3, [sp, #32]
 800da5a:	e7df      	b.n	800da1c <_dtoa_r+0x9c>
 800da5c:	ab16      	add	r3, sp, #88	; 0x58
 800da5e:	9301      	str	r3, [sp, #4]
 800da60:	ab17      	add	r3, sp, #92	; 0x5c
 800da62:	9300      	str	r3, [sp, #0]
 800da64:	4628      	mov	r0, r5
 800da66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800da6a:	f001 f997 	bl	800ed9c <__d2b>
 800da6e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800da72:	4682      	mov	sl, r0
 800da74:	2c00      	cmp	r4, #0
 800da76:	d07e      	beq.n	800db76 <_dtoa_r+0x1f6>
 800da78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800da7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da7e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800da82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da86:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800da8a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800da8e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800da92:	2200      	movs	r2, #0
 800da94:	4b78      	ldr	r3, [pc, #480]	; (800dc78 <_dtoa_r+0x2f8>)
 800da96:	f7f2 fb67 	bl	8000168 <__aeabi_dsub>
 800da9a:	a36b      	add	r3, pc, #428	; (adr r3, 800dc48 <_dtoa_r+0x2c8>)
 800da9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daa0:	f7f2 fd1a 	bl	80004d8 <__aeabi_dmul>
 800daa4:	a36a      	add	r3, pc, #424	; (adr r3, 800dc50 <_dtoa_r+0x2d0>)
 800daa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daaa:	f7f2 fb5f 	bl	800016c <__adddf3>
 800daae:	4606      	mov	r6, r0
 800dab0:	4620      	mov	r0, r4
 800dab2:	460f      	mov	r7, r1
 800dab4:	f7f2 fca6 	bl	8000404 <__aeabi_i2d>
 800dab8:	a367      	add	r3, pc, #412	; (adr r3, 800dc58 <_dtoa_r+0x2d8>)
 800daba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dabe:	f7f2 fd0b 	bl	80004d8 <__aeabi_dmul>
 800dac2:	4602      	mov	r2, r0
 800dac4:	460b      	mov	r3, r1
 800dac6:	4630      	mov	r0, r6
 800dac8:	4639      	mov	r1, r7
 800daca:	f7f2 fb4f 	bl	800016c <__adddf3>
 800dace:	4606      	mov	r6, r0
 800dad0:	460f      	mov	r7, r1
 800dad2:	f7f2 ffb1 	bl	8000a38 <__aeabi_d2iz>
 800dad6:	2200      	movs	r2, #0
 800dad8:	4681      	mov	r9, r0
 800dada:	2300      	movs	r3, #0
 800dadc:	4630      	mov	r0, r6
 800dade:	4639      	mov	r1, r7
 800dae0:	f7f2 ff6c 	bl	80009bc <__aeabi_dcmplt>
 800dae4:	b148      	cbz	r0, 800dafa <_dtoa_r+0x17a>
 800dae6:	4648      	mov	r0, r9
 800dae8:	f7f2 fc8c 	bl	8000404 <__aeabi_i2d>
 800daec:	4632      	mov	r2, r6
 800daee:	463b      	mov	r3, r7
 800daf0:	f7f2 ff5a 	bl	80009a8 <__aeabi_dcmpeq>
 800daf4:	b908      	cbnz	r0, 800dafa <_dtoa_r+0x17a>
 800daf6:	f109 39ff 	add.w	r9, r9, #4294967295
 800dafa:	f1b9 0f16 	cmp.w	r9, #22
 800dafe:	d857      	bhi.n	800dbb0 <_dtoa_r+0x230>
 800db00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800db04:	4b5d      	ldr	r3, [pc, #372]	; (800dc7c <_dtoa_r+0x2fc>)
 800db06:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800db0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db0e:	f7f2 ff55 	bl	80009bc <__aeabi_dcmplt>
 800db12:	2800      	cmp	r0, #0
 800db14:	d04e      	beq.n	800dbb4 <_dtoa_r+0x234>
 800db16:	2300      	movs	r3, #0
 800db18:	f109 39ff 	add.w	r9, r9, #4294967295
 800db1c:	930f      	str	r3, [sp, #60]	; 0x3c
 800db1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800db20:	1b1c      	subs	r4, r3, r4
 800db22:	1e63      	subs	r3, r4, #1
 800db24:	9309      	str	r3, [sp, #36]	; 0x24
 800db26:	bf49      	itett	mi
 800db28:	f1c4 0301 	rsbmi	r3, r4, #1
 800db2c:	2300      	movpl	r3, #0
 800db2e:	9306      	strmi	r3, [sp, #24]
 800db30:	2300      	movmi	r3, #0
 800db32:	bf54      	ite	pl
 800db34:	9306      	strpl	r3, [sp, #24]
 800db36:	9309      	strmi	r3, [sp, #36]	; 0x24
 800db38:	f1b9 0f00 	cmp.w	r9, #0
 800db3c:	db3c      	blt.n	800dbb8 <_dtoa_r+0x238>
 800db3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db40:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800db44:	444b      	add	r3, r9
 800db46:	9309      	str	r3, [sp, #36]	; 0x24
 800db48:	2300      	movs	r3, #0
 800db4a:	930a      	str	r3, [sp, #40]	; 0x28
 800db4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db4e:	2b09      	cmp	r3, #9
 800db50:	d86c      	bhi.n	800dc2c <_dtoa_r+0x2ac>
 800db52:	2b05      	cmp	r3, #5
 800db54:	bfc4      	itt	gt
 800db56:	3b04      	subgt	r3, #4
 800db58:	9322      	strgt	r3, [sp, #136]	; 0x88
 800db5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db5c:	bfc8      	it	gt
 800db5e:	2400      	movgt	r4, #0
 800db60:	f1a3 0302 	sub.w	r3, r3, #2
 800db64:	bfd8      	it	le
 800db66:	2401      	movle	r4, #1
 800db68:	2b03      	cmp	r3, #3
 800db6a:	f200 808b 	bhi.w	800dc84 <_dtoa_r+0x304>
 800db6e:	e8df f003 	tbb	[pc, r3]
 800db72:	4f2d      	.short	0x4f2d
 800db74:	5b4d      	.short	0x5b4d
 800db76:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800db7a:	441c      	add	r4, r3
 800db7c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800db80:	2b20      	cmp	r3, #32
 800db82:	bfc3      	ittte	gt
 800db84:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800db88:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800db8c:	fa09 f303 	lslgt.w	r3, r9, r3
 800db90:	f1c3 0320 	rsble	r3, r3, #32
 800db94:	bfc6      	itte	gt
 800db96:	fa26 f000 	lsrgt.w	r0, r6, r0
 800db9a:	4318      	orrgt	r0, r3
 800db9c:	fa06 f003 	lslle.w	r0, r6, r3
 800dba0:	f7f2 fc20 	bl	80003e4 <__aeabi_ui2d>
 800dba4:	2301      	movs	r3, #1
 800dba6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800dbaa:	3c01      	subs	r4, #1
 800dbac:	9313      	str	r3, [sp, #76]	; 0x4c
 800dbae:	e770      	b.n	800da92 <_dtoa_r+0x112>
 800dbb0:	2301      	movs	r3, #1
 800dbb2:	e7b3      	b.n	800db1c <_dtoa_r+0x19c>
 800dbb4:	900f      	str	r0, [sp, #60]	; 0x3c
 800dbb6:	e7b2      	b.n	800db1e <_dtoa_r+0x19e>
 800dbb8:	9b06      	ldr	r3, [sp, #24]
 800dbba:	eba3 0309 	sub.w	r3, r3, r9
 800dbbe:	9306      	str	r3, [sp, #24]
 800dbc0:	f1c9 0300 	rsb	r3, r9, #0
 800dbc4:	930a      	str	r3, [sp, #40]	; 0x28
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	930e      	str	r3, [sp, #56]	; 0x38
 800dbca:	e7bf      	b.n	800db4c <_dtoa_r+0x1cc>
 800dbcc:	2300      	movs	r3, #0
 800dbce:	930b      	str	r3, [sp, #44]	; 0x2c
 800dbd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	dc59      	bgt.n	800dc8a <_dtoa_r+0x30a>
 800dbd6:	f04f 0b01 	mov.w	fp, #1
 800dbda:	465b      	mov	r3, fp
 800dbdc:	f8cd b008 	str.w	fp, [sp, #8]
 800dbe0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800dbe8:	6042      	str	r2, [r0, #4]
 800dbea:	2204      	movs	r2, #4
 800dbec:	f102 0614 	add.w	r6, r2, #20
 800dbf0:	429e      	cmp	r6, r3
 800dbf2:	6841      	ldr	r1, [r0, #4]
 800dbf4:	d94f      	bls.n	800dc96 <_dtoa_r+0x316>
 800dbf6:	4628      	mov	r0, r5
 800dbf8:	f000 fdaa 	bl	800e750 <_Balloc>
 800dbfc:	9008      	str	r0, [sp, #32]
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	d14d      	bne.n	800dc9e <_dtoa_r+0x31e>
 800dc02:	4602      	mov	r2, r0
 800dc04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dc08:	4b1d      	ldr	r3, [pc, #116]	; (800dc80 <_dtoa_r+0x300>)
 800dc0a:	e6cd      	b.n	800d9a8 <_dtoa_r+0x28>
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e7de      	b.n	800dbce <_dtoa_r+0x24e>
 800dc10:	2300      	movs	r3, #0
 800dc12:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dc16:	eb09 0b03 	add.w	fp, r9, r3
 800dc1a:	f10b 0301 	add.w	r3, fp, #1
 800dc1e:	2b01      	cmp	r3, #1
 800dc20:	9302      	str	r3, [sp, #8]
 800dc22:	bfb8      	it	lt
 800dc24:	2301      	movlt	r3, #1
 800dc26:	e7dd      	b.n	800dbe4 <_dtoa_r+0x264>
 800dc28:	2301      	movs	r3, #1
 800dc2a:	e7f2      	b.n	800dc12 <_dtoa_r+0x292>
 800dc2c:	2401      	movs	r4, #1
 800dc2e:	2300      	movs	r3, #0
 800dc30:	940b      	str	r4, [sp, #44]	; 0x2c
 800dc32:	9322      	str	r3, [sp, #136]	; 0x88
 800dc34:	f04f 3bff 	mov.w	fp, #4294967295
 800dc38:	2200      	movs	r2, #0
 800dc3a:	2312      	movs	r3, #18
 800dc3c:	f8cd b008 	str.w	fp, [sp, #8]
 800dc40:	9223      	str	r2, [sp, #140]	; 0x8c
 800dc42:	e7cf      	b.n	800dbe4 <_dtoa_r+0x264>
 800dc44:	f3af 8000 	nop.w
 800dc48:	636f4361 	.word	0x636f4361
 800dc4c:	3fd287a7 	.word	0x3fd287a7
 800dc50:	8b60c8b3 	.word	0x8b60c8b3
 800dc54:	3fc68a28 	.word	0x3fc68a28
 800dc58:	509f79fb 	.word	0x509f79fb
 800dc5c:	3fd34413 	.word	0x3fd34413
 800dc60:	0800f851 	.word	0x0800f851
 800dc64:	0800f868 	.word	0x0800f868
 800dc68:	7ff00000 	.word	0x7ff00000
 800dc6c:	0800f84d 	.word	0x0800f84d
 800dc70:	0800f844 	.word	0x0800f844
 800dc74:	0800f821 	.word	0x0800f821
 800dc78:	3ff80000 	.word	0x3ff80000
 800dc7c:	0800f960 	.word	0x0800f960
 800dc80:	0800f8c7 	.word	0x0800f8c7
 800dc84:	2301      	movs	r3, #1
 800dc86:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc88:	e7d4      	b.n	800dc34 <_dtoa_r+0x2b4>
 800dc8a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800dc8e:	465b      	mov	r3, fp
 800dc90:	f8cd b008 	str.w	fp, [sp, #8]
 800dc94:	e7a6      	b.n	800dbe4 <_dtoa_r+0x264>
 800dc96:	3101      	adds	r1, #1
 800dc98:	6041      	str	r1, [r0, #4]
 800dc9a:	0052      	lsls	r2, r2, #1
 800dc9c:	e7a6      	b.n	800dbec <_dtoa_r+0x26c>
 800dc9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dca0:	9a08      	ldr	r2, [sp, #32]
 800dca2:	601a      	str	r2, [r3, #0]
 800dca4:	9b02      	ldr	r3, [sp, #8]
 800dca6:	2b0e      	cmp	r3, #14
 800dca8:	f200 80a8 	bhi.w	800ddfc <_dtoa_r+0x47c>
 800dcac:	2c00      	cmp	r4, #0
 800dcae:	f000 80a5 	beq.w	800ddfc <_dtoa_r+0x47c>
 800dcb2:	f1b9 0f00 	cmp.w	r9, #0
 800dcb6:	dd34      	ble.n	800dd22 <_dtoa_r+0x3a2>
 800dcb8:	4a9a      	ldr	r2, [pc, #616]	; (800df24 <_dtoa_r+0x5a4>)
 800dcba:	f009 030f 	and.w	r3, r9, #15
 800dcbe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dcc2:	f419 7f80 	tst.w	r9, #256	; 0x100
 800dcc6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dcca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dcce:	ea4f 1429 	mov.w	r4, r9, asr #4
 800dcd2:	d016      	beq.n	800dd02 <_dtoa_r+0x382>
 800dcd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dcd8:	4b93      	ldr	r3, [pc, #588]	; (800df28 <_dtoa_r+0x5a8>)
 800dcda:	2703      	movs	r7, #3
 800dcdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dce0:	f7f2 fd24 	bl	800072c <__aeabi_ddiv>
 800dce4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dce8:	f004 040f 	and.w	r4, r4, #15
 800dcec:	4e8e      	ldr	r6, [pc, #568]	; (800df28 <_dtoa_r+0x5a8>)
 800dcee:	b954      	cbnz	r4, 800dd06 <_dtoa_r+0x386>
 800dcf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dcf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcf8:	f7f2 fd18 	bl	800072c <__aeabi_ddiv>
 800dcfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd00:	e029      	b.n	800dd56 <_dtoa_r+0x3d6>
 800dd02:	2702      	movs	r7, #2
 800dd04:	e7f2      	b.n	800dcec <_dtoa_r+0x36c>
 800dd06:	07e1      	lsls	r1, r4, #31
 800dd08:	d508      	bpl.n	800dd1c <_dtoa_r+0x39c>
 800dd0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dd12:	f7f2 fbe1 	bl	80004d8 <__aeabi_dmul>
 800dd16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dd1a:	3701      	adds	r7, #1
 800dd1c:	1064      	asrs	r4, r4, #1
 800dd1e:	3608      	adds	r6, #8
 800dd20:	e7e5      	b.n	800dcee <_dtoa_r+0x36e>
 800dd22:	f000 80a5 	beq.w	800de70 <_dtoa_r+0x4f0>
 800dd26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dd2a:	f1c9 0400 	rsb	r4, r9, #0
 800dd2e:	4b7d      	ldr	r3, [pc, #500]	; (800df24 <_dtoa_r+0x5a4>)
 800dd30:	f004 020f 	and.w	r2, r4, #15
 800dd34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3c:	f7f2 fbcc 	bl	80004d8 <__aeabi_dmul>
 800dd40:	2702      	movs	r7, #2
 800dd42:	2300      	movs	r3, #0
 800dd44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd48:	4e77      	ldr	r6, [pc, #476]	; (800df28 <_dtoa_r+0x5a8>)
 800dd4a:	1124      	asrs	r4, r4, #4
 800dd4c:	2c00      	cmp	r4, #0
 800dd4e:	f040 8084 	bne.w	800de5a <_dtoa_r+0x4da>
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d1d2      	bne.n	800dcfc <_dtoa_r+0x37c>
 800dd56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	f000 808b 	beq.w	800de74 <_dtoa_r+0x4f4>
 800dd5e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800dd62:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dd66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	4b6f      	ldr	r3, [pc, #444]	; (800df2c <_dtoa_r+0x5ac>)
 800dd6e:	f7f2 fe25 	bl	80009bc <__aeabi_dcmplt>
 800dd72:	2800      	cmp	r0, #0
 800dd74:	d07e      	beq.n	800de74 <_dtoa_r+0x4f4>
 800dd76:	9b02      	ldr	r3, [sp, #8]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d07b      	beq.n	800de74 <_dtoa_r+0x4f4>
 800dd7c:	f1bb 0f00 	cmp.w	fp, #0
 800dd80:	dd38      	ble.n	800ddf4 <_dtoa_r+0x474>
 800dd82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd86:	2200      	movs	r2, #0
 800dd88:	4b69      	ldr	r3, [pc, #420]	; (800df30 <_dtoa_r+0x5b0>)
 800dd8a:	f7f2 fba5 	bl	80004d8 <__aeabi_dmul>
 800dd8e:	465c      	mov	r4, fp
 800dd90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd94:	f109 38ff 	add.w	r8, r9, #4294967295
 800dd98:	3701      	adds	r7, #1
 800dd9a:	4638      	mov	r0, r7
 800dd9c:	f7f2 fb32 	bl	8000404 <__aeabi_i2d>
 800dda0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dda4:	f7f2 fb98 	bl	80004d8 <__aeabi_dmul>
 800dda8:	2200      	movs	r2, #0
 800ddaa:	4b62      	ldr	r3, [pc, #392]	; (800df34 <_dtoa_r+0x5b4>)
 800ddac:	f7f2 f9de 	bl	800016c <__adddf3>
 800ddb0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ddb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ddb8:	9611      	str	r6, [sp, #68]	; 0x44
 800ddba:	2c00      	cmp	r4, #0
 800ddbc:	d15d      	bne.n	800de7a <_dtoa_r+0x4fa>
 800ddbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	4b5c      	ldr	r3, [pc, #368]	; (800df38 <_dtoa_r+0x5b8>)
 800ddc6:	f7f2 f9cf 	bl	8000168 <__aeabi_dsub>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	460b      	mov	r3, r1
 800ddce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ddd2:	4633      	mov	r3, r6
 800ddd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ddd6:	f7f2 fe0f 	bl	80009f8 <__aeabi_dcmpgt>
 800ddda:	2800      	cmp	r0, #0
 800dddc:	f040 829e 	bne.w	800e31c <_dtoa_r+0x99c>
 800dde0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dde4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dde6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ddea:	f7f2 fde7 	bl	80009bc <__aeabi_dcmplt>
 800ddee:	2800      	cmp	r0, #0
 800ddf0:	f040 8292 	bne.w	800e318 <_dtoa_r+0x998>
 800ddf4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ddf8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ddfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	f2c0 8153 	blt.w	800e0aa <_dtoa_r+0x72a>
 800de04:	f1b9 0f0e 	cmp.w	r9, #14
 800de08:	f300 814f 	bgt.w	800e0aa <_dtoa_r+0x72a>
 800de0c:	4b45      	ldr	r3, [pc, #276]	; (800df24 <_dtoa_r+0x5a4>)
 800de0e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800de12:	e9d3 3400 	ldrd	r3, r4, [r3]
 800de16:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800de1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	f280 80db 	bge.w	800dfd8 <_dtoa_r+0x658>
 800de22:	9b02      	ldr	r3, [sp, #8]
 800de24:	2b00      	cmp	r3, #0
 800de26:	f300 80d7 	bgt.w	800dfd8 <_dtoa_r+0x658>
 800de2a:	f040 8274 	bne.w	800e316 <_dtoa_r+0x996>
 800de2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de32:	2200      	movs	r2, #0
 800de34:	4b40      	ldr	r3, [pc, #256]	; (800df38 <_dtoa_r+0x5b8>)
 800de36:	f7f2 fb4f 	bl	80004d8 <__aeabi_dmul>
 800de3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de3e:	f7f2 fdd1 	bl	80009e4 <__aeabi_dcmpge>
 800de42:	9c02      	ldr	r4, [sp, #8]
 800de44:	4626      	mov	r6, r4
 800de46:	2800      	cmp	r0, #0
 800de48:	f040 824a 	bne.w	800e2e0 <_dtoa_r+0x960>
 800de4c:	2331      	movs	r3, #49	; 0x31
 800de4e:	9f08      	ldr	r7, [sp, #32]
 800de50:	f109 0901 	add.w	r9, r9, #1
 800de54:	f807 3b01 	strb.w	r3, [r7], #1
 800de58:	e246      	b.n	800e2e8 <_dtoa_r+0x968>
 800de5a:	07e2      	lsls	r2, r4, #31
 800de5c:	d505      	bpl.n	800de6a <_dtoa_r+0x4ea>
 800de5e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800de62:	f7f2 fb39 	bl	80004d8 <__aeabi_dmul>
 800de66:	2301      	movs	r3, #1
 800de68:	3701      	adds	r7, #1
 800de6a:	1064      	asrs	r4, r4, #1
 800de6c:	3608      	adds	r6, #8
 800de6e:	e76d      	b.n	800dd4c <_dtoa_r+0x3cc>
 800de70:	2702      	movs	r7, #2
 800de72:	e770      	b.n	800dd56 <_dtoa_r+0x3d6>
 800de74:	46c8      	mov	r8, r9
 800de76:	9c02      	ldr	r4, [sp, #8]
 800de78:	e78f      	b.n	800dd9a <_dtoa_r+0x41a>
 800de7a:	9908      	ldr	r1, [sp, #32]
 800de7c:	4b29      	ldr	r3, [pc, #164]	; (800df24 <_dtoa_r+0x5a4>)
 800de7e:	4421      	add	r1, r4
 800de80:	9112      	str	r1, [sp, #72]	; 0x48
 800de82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800de88:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800de8c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de90:	2900      	cmp	r1, #0
 800de92:	d055      	beq.n	800df40 <_dtoa_r+0x5c0>
 800de94:	2000      	movs	r0, #0
 800de96:	4929      	ldr	r1, [pc, #164]	; (800df3c <_dtoa_r+0x5bc>)
 800de98:	f7f2 fc48 	bl	800072c <__aeabi_ddiv>
 800de9c:	463b      	mov	r3, r7
 800de9e:	4632      	mov	r2, r6
 800dea0:	f7f2 f962 	bl	8000168 <__aeabi_dsub>
 800dea4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dea8:	9f08      	ldr	r7, [sp, #32]
 800deaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800deae:	f7f2 fdc3 	bl	8000a38 <__aeabi_d2iz>
 800deb2:	4604      	mov	r4, r0
 800deb4:	f7f2 faa6 	bl	8000404 <__aeabi_i2d>
 800deb8:	4602      	mov	r2, r0
 800deba:	460b      	mov	r3, r1
 800debc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dec0:	f7f2 f952 	bl	8000168 <__aeabi_dsub>
 800dec4:	4602      	mov	r2, r0
 800dec6:	460b      	mov	r3, r1
 800dec8:	3430      	adds	r4, #48	; 0x30
 800deca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dece:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ded2:	f807 4b01 	strb.w	r4, [r7], #1
 800ded6:	f7f2 fd71 	bl	80009bc <__aeabi_dcmplt>
 800deda:	2800      	cmp	r0, #0
 800dedc:	d174      	bne.n	800dfc8 <_dtoa_r+0x648>
 800dede:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dee2:	2000      	movs	r0, #0
 800dee4:	4911      	ldr	r1, [pc, #68]	; (800df2c <_dtoa_r+0x5ac>)
 800dee6:	f7f2 f93f 	bl	8000168 <__aeabi_dsub>
 800deea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800deee:	f7f2 fd65 	bl	80009bc <__aeabi_dcmplt>
 800def2:	2800      	cmp	r0, #0
 800def4:	f040 80b6 	bne.w	800e064 <_dtoa_r+0x6e4>
 800def8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800defa:	429f      	cmp	r7, r3
 800defc:	f43f af7a 	beq.w	800ddf4 <_dtoa_r+0x474>
 800df00:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800df04:	2200      	movs	r2, #0
 800df06:	4b0a      	ldr	r3, [pc, #40]	; (800df30 <_dtoa_r+0x5b0>)
 800df08:	f7f2 fae6 	bl	80004d8 <__aeabi_dmul>
 800df0c:	2200      	movs	r2, #0
 800df0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800df12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df16:	4b06      	ldr	r3, [pc, #24]	; (800df30 <_dtoa_r+0x5b0>)
 800df18:	f7f2 fade 	bl	80004d8 <__aeabi_dmul>
 800df1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df20:	e7c3      	b.n	800deaa <_dtoa_r+0x52a>
 800df22:	bf00      	nop
 800df24:	0800f960 	.word	0x0800f960
 800df28:	0800f938 	.word	0x0800f938
 800df2c:	3ff00000 	.word	0x3ff00000
 800df30:	40240000 	.word	0x40240000
 800df34:	401c0000 	.word	0x401c0000
 800df38:	40140000 	.word	0x40140000
 800df3c:	3fe00000 	.word	0x3fe00000
 800df40:	4630      	mov	r0, r6
 800df42:	4639      	mov	r1, r7
 800df44:	f7f2 fac8 	bl	80004d8 <__aeabi_dmul>
 800df48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800df4e:	9c08      	ldr	r4, [sp, #32]
 800df50:	9314      	str	r3, [sp, #80]	; 0x50
 800df52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df56:	f7f2 fd6f 	bl	8000a38 <__aeabi_d2iz>
 800df5a:	9015      	str	r0, [sp, #84]	; 0x54
 800df5c:	f7f2 fa52 	bl	8000404 <__aeabi_i2d>
 800df60:	4602      	mov	r2, r0
 800df62:	460b      	mov	r3, r1
 800df64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df68:	f7f2 f8fe 	bl	8000168 <__aeabi_dsub>
 800df6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df6e:	4606      	mov	r6, r0
 800df70:	3330      	adds	r3, #48	; 0x30
 800df72:	f804 3b01 	strb.w	r3, [r4], #1
 800df76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df78:	460f      	mov	r7, r1
 800df7a:	429c      	cmp	r4, r3
 800df7c:	f04f 0200 	mov.w	r2, #0
 800df80:	d124      	bne.n	800dfcc <_dtoa_r+0x64c>
 800df82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800df86:	4bb3      	ldr	r3, [pc, #716]	; (800e254 <_dtoa_r+0x8d4>)
 800df88:	f7f2 f8f0 	bl	800016c <__adddf3>
 800df8c:	4602      	mov	r2, r0
 800df8e:	460b      	mov	r3, r1
 800df90:	4630      	mov	r0, r6
 800df92:	4639      	mov	r1, r7
 800df94:	f7f2 fd30 	bl	80009f8 <__aeabi_dcmpgt>
 800df98:	2800      	cmp	r0, #0
 800df9a:	d162      	bne.n	800e062 <_dtoa_r+0x6e2>
 800df9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dfa0:	2000      	movs	r0, #0
 800dfa2:	49ac      	ldr	r1, [pc, #688]	; (800e254 <_dtoa_r+0x8d4>)
 800dfa4:	f7f2 f8e0 	bl	8000168 <__aeabi_dsub>
 800dfa8:	4602      	mov	r2, r0
 800dfaa:	460b      	mov	r3, r1
 800dfac:	4630      	mov	r0, r6
 800dfae:	4639      	mov	r1, r7
 800dfb0:	f7f2 fd04 	bl	80009bc <__aeabi_dcmplt>
 800dfb4:	2800      	cmp	r0, #0
 800dfb6:	f43f af1d 	beq.w	800ddf4 <_dtoa_r+0x474>
 800dfba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dfbc:	1e7b      	subs	r3, r7, #1
 800dfbe:	9314      	str	r3, [sp, #80]	; 0x50
 800dfc0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800dfc4:	2b30      	cmp	r3, #48	; 0x30
 800dfc6:	d0f8      	beq.n	800dfba <_dtoa_r+0x63a>
 800dfc8:	46c1      	mov	r9, r8
 800dfca:	e03a      	b.n	800e042 <_dtoa_r+0x6c2>
 800dfcc:	4ba2      	ldr	r3, [pc, #648]	; (800e258 <_dtoa_r+0x8d8>)
 800dfce:	f7f2 fa83 	bl	80004d8 <__aeabi_dmul>
 800dfd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dfd6:	e7bc      	b.n	800df52 <_dtoa_r+0x5d2>
 800dfd8:	9f08      	ldr	r7, [sp, #32]
 800dfda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dfde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfe2:	f7f2 fba3 	bl	800072c <__aeabi_ddiv>
 800dfe6:	f7f2 fd27 	bl	8000a38 <__aeabi_d2iz>
 800dfea:	4604      	mov	r4, r0
 800dfec:	f7f2 fa0a 	bl	8000404 <__aeabi_i2d>
 800dff0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dff4:	f7f2 fa70 	bl	80004d8 <__aeabi_dmul>
 800dff8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800dffc:	460b      	mov	r3, r1
 800dffe:	4602      	mov	r2, r0
 800e000:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e004:	f7f2 f8b0 	bl	8000168 <__aeabi_dsub>
 800e008:	f807 6b01 	strb.w	r6, [r7], #1
 800e00c:	9e08      	ldr	r6, [sp, #32]
 800e00e:	9b02      	ldr	r3, [sp, #8]
 800e010:	1bbe      	subs	r6, r7, r6
 800e012:	42b3      	cmp	r3, r6
 800e014:	d13a      	bne.n	800e08c <_dtoa_r+0x70c>
 800e016:	4602      	mov	r2, r0
 800e018:	460b      	mov	r3, r1
 800e01a:	f7f2 f8a7 	bl	800016c <__adddf3>
 800e01e:	4602      	mov	r2, r0
 800e020:	460b      	mov	r3, r1
 800e022:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e026:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e02a:	f7f2 fce5 	bl	80009f8 <__aeabi_dcmpgt>
 800e02e:	bb58      	cbnz	r0, 800e088 <_dtoa_r+0x708>
 800e030:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e038:	f7f2 fcb6 	bl	80009a8 <__aeabi_dcmpeq>
 800e03c:	b108      	cbz	r0, 800e042 <_dtoa_r+0x6c2>
 800e03e:	07e1      	lsls	r1, r4, #31
 800e040:	d422      	bmi.n	800e088 <_dtoa_r+0x708>
 800e042:	4628      	mov	r0, r5
 800e044:	4651      	mov	r1, sl
 800e046:	f000 fbc3 	bl	800e7d0 <_Bfree>
 800e04a:	2300      	movs	r3, #0
 800e04c:	703b      	strb	r3, [r7, #0]
 800e04e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e050:	f109 0001 	add.w	r0, r9, #1
 800e054:	6018      	str	r0, [r3, #0]
 800e056:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e058:	2b00      	cmp	r3, #0
 800e05a:	f43f acdf 	beq.w	800da1c <_dtoa_r+0x9c>
 800e05e:	601f      	str	r7, [r3, #0]
 800e060:	e4dc      	b.n	800da1c <_dtoa_r+0x9c>
 800e062:	4627      	mov	r7, r4
 800e064:	463b      	mov	r3, r7
 800e066:	461f      	mov	r7, r3
 800e068:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e06c:	2a39      	cmp	r2, #57	; 0x39
 800e06e:	d107      	bne.n	800e080 <_dtoa_r+0x700>
 800e070:	9a08      	ldr	r2, [sp, #32]
 800e072:	429a      	cmp	r2, r3
 800e074:	d1f7      	bne.n	800e066 <_dtoa_r+0x6e6>
 800e076:	2230      	movs	r2, #48	; 0x30
 800e078:	9908      	ldr	r1, [sp, #32]
 800e07a:	f108 0801 	add.w	r8, r8, #1
 800e07e:	700a      	strb	r2, [r1, #0]
 800e080:	781a      	ldrb	r2, [r3, #0]
 800e082:	3201      	adds	r2, #1
 800e084:	701a      	strb	r2, [r3, #0]
 800e086:	e79f      	b.n	800dfc8 <_dtoa_r+0x648>
 800e088:	46c8      	mov	r8, r9
 800e08a:	e7eb      	b.n	800e064 <_dtoa_r+0x6e4>
 800e08c:	2200      	movs	r2, #0
 800e08e:	4b72      	ldr	r3, [pc, #456]	; (800e258 <_dtoa_r+0x8d8>)
 800e090:	f7f2 fa22 	bl	80004d8 <__aeabi_dmul>
 800e094:	4602      	mov	r2, r0
 800e096:	460b      	mov	r3, r1
 800e098:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e09c:	2200      	movs	r2, #0
 800e09e:	2300      	movs	r3, #0
 800e0a0:	f7f2 fc82 	bl	80009a8 <__aeabi_dcmpeq>
 800e0a4:	2800      	cmp	r0, #0
 800e0a6:	d098      	beq.n	800dfda <_dtoa_r+0x65a>
 800e0a8:	e7cb      	b.n	800e042 <_dtoa_r+0x6c2>
 800e0aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e0ac:	2a00      	cmp	r2, #0
 800e0ae:	f000 80cd 	beq.w	800e24c <_dtoa_r+0x8cc>
 800e0b2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e0b4:	2a01      	cmp	r2, #1
 800e0b6:	f300 80af 	bgt.w	800e218 <_dtoa_r+0x898>
 800e0ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e0bc:	2a00      	cmp	r2, #0
 800e0be:	f000 80a7 	beq.w	800e210 <_dtoa_r+0x890>
 800e0c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e0c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e0c8:	9f06      	ldr	r7, [sp, #24]
 800e0ca:	9a06      	ldr	r2, [sp, #24]
 800e0cc:	2101      	movs	r1, #1
 800e0ce:	441a      	add	r2, r3
 800e0d0:	9206      	str	r2, [sp, #24]
 800e0d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0d4:	4628      	mov	r0, r5
 800e0d6:	441a      	add	r2, r3
 800e0d8:	9209      	str	r2, [sp, #36]	; 0x24
 800e0da:	f000 fc33 	bl	800e944 <__i2b>
 800e0de:	4606      	mov	r6, r0
 800e0e0:	2f00      	cmp	r7, #0
 800e0e2:	dd0c      	ble.n	800e0fe <_dtoa_r+0x77e>
 800e0e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	dd09      	ble.n	800e0fe <_dtoa_r+0x77e>
 800e0ea:	42bb      	cmp	r3, r7
 800e0ec:	bfa8      	it	ge
 800e0ee:	463b      	movge	r3, r7
 800e0f0:	9a06      	ldr	r2, [sp, #24]
 800e0f2:	1aff      	subs	r7, r7, r3
 800e0f4:	1ad2      	subs	r2, r2, r3
 800e0f6:	9206      	str	r2, [sp, #24]
 800e0f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0fa:	1ad3      	subs	r3, r2, r3
 800e0fc:	9309      	str	r3, [sp, #36]	; 0x24
 800e0fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e100:	b1f3      	cbz	r3, 800e140 <_dtoa_r+0x7c0>
 800e102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e104:	2b00      	cmp	r3, #0
 800e106:	f000 80a9 	beq.w	800e25c <_dtoa_r+0x8dc>
 800e10a:	2c00      	cmp	r4, #0
 800e10c:	dd10      	ble.n	800e130 <_dtoa_r+0x7b0>
 800e10e:	4631      	mov	r1, r6
 800e110:	4622      	mov	r2, r4
 800e112:	4628      	mov	r0, r5
 800e114:	f000 fcd0 	bl	800eab8 <__pow5mult>
 800e118:	4652      	mov	r2, sl
 800e11a:	4601      	mov	r1, r0
 800e11c:	4606      	mov	r6, r0
 800e11e:	4628      	mov	r0, r5
 800e120:	f000 fc26 	bl	800e970 <__multiply>
 800e124:	4680      	mov	r8, r0
 800e126:	4651      	mov	r1, sl
 800e128:	4628      	mov	r0, r5
 800e12a:	f000 fb51 	bl	800e7d0 <_Bfree>
 800e12e:	46c2      	mov	sl, r8
 800e130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e132:	1b1a      	subs	r2, r3, r4
 800e134:	d004      	beq.n	800e140 <_dtoa_r+0x7c0>
 800e136:	4651      	mov	r1, sl
 800e138:	4628      	mov	r0, r5
 800e13a:	f000 fcbd 	bl	800eab8 <__pow5mult>
 800e13e:	4682      	mov	sl, r0
 800e140:	2101      	movs	r1, #1
 800e142:	4628      	mov	r0, r5
 800e144:	f000 fbfe 	bl	800e944 <__i2b>
 800e148:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e14a:	4604      	mov	r4, r0
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	f340 8087 	ble.w	800e260 <_dtoa_r+0x8e0>
 800e152:	461a      	mov	r2, r3
 800e154:	4601      	mov	r1, r0
 800e156:	4628      	mov	r0, r5
 800e158:	f000 fcae 	bl	800eab8 <__pow5mult>
 800e15c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e15e:	4604      	mov	r4, r0
 800e160:	2b01      	cmp	r3, #1
 800e162:	f340 8080 	ble.w	800e266 <_dtoa_r+0x8e6>
 800e166:	f04f 0800 	mov.w	r8, #0
 800e16a:	6923      	ldr	r3, [r4, #16]
 800e16c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e170:	6918      	ldr	r0, [r3, #16]
 800e172:	f000 fb99 	bl	800e8a8 <__hi0bits>
 800e176:	f1c0 0020 	rsb	r0, r0, #32
 800e17a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e17c:	4418      	add	r0, r3
 800e17e:	f010 001f 	ands.w	r0, r0, #31
 800e182:	f000 8092 	beq.w	800e2aa <_dtoa_r+0x92a>
 800e186:	f1c0 0320 	rsb	r3, r0, #32
 800e18a:	2b04      	cmp	r3, #4
 800e18c:	f340 808a 	ble.w	800e2a4 <_dtoa_r+0x924>
 800e190:	f1c0 001c 	rsb	r0, r0, #28
 800e194:	9b06      	ldr	r3, [sp, #24]
 800e196:	4407      	add	r7, r0
 800e198:	4403      	add	r3, r0
 800e19a:	9306      	str	r3, [sp, #24]
 800e19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e19e:	4403      	add	r3, r0
 800e1a0:	9309      	str	r3, [sp, #36]	; 0x24
 800e1a2:	9b06      	ldr	r3, [sp, #24]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	dd05      	ble.n	800e1b4 <_dtoa_r+0x834>
 800e1a8:	4651      	mov	r1, sl
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	4628      	mov	r0, r5
 800e1ae:	f000 fcdd 	bl	800eb6c <__lshift>
 800e1b2:	4682      	mov	sl, r0
 800e1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	dd05      	ble.n	800e1c6 <_dtoa_r+0x846>
 800e1ba:	4621      	mov	r1, r4
 800e1bc:	461a      	mov	r2, r3
 800e1be:	4628      	mov	r0, r5
 800e1c0:	f000 fcd4 	bl	800eb6c <__lshift>
 800e1c4:	4604      	mov	r4, r0
 800e1c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d070      	beq.n	800e2ae <_dtoa_r+0x92e>
 800e1cc:	4621      	mov	r1, r4
 800e1ce:	4650      	mov	r0, sl
 800e1d0:	f000 fd38 	bl	800ec44 <__mcmp>
 800e1d4:	2800      	cmp	r0, #0
 800e1d6:	da6a      	bge.n	800e2ae <_dtoa_r+0x92e>
 800e1d8:	2300      	movs	r3, #0
 800e1da:	4651      	mov	r1, sl
 800e1dc:	220a      	movs	r2, #10
 800e1de:	4628      	mov	r0, r5
 800e1e0:	f000 fb18 	bl	800e814 <__multadd>
 800e1e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e1e6:	4682      	mov	sl, r0
 800e1e8:	f109 39ff 	add.w	r9, r9, #4294967295
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	f000 8193 	beq.w	800e518 <_dtoa_r+0xb98>
 800e1f2:	4631      	mov	r1, r6
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	220a      	movs	r2, #10
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	f000 fb0b 	bl	800e814 <__multadd>
 800e1fe:	f1bb 0f00 	cmp.w	fp, #0
 800e202:	4606      	mov	r6, r0
 800e204:	f300 8093 	bgt.w	800e32e <_dtoa_r+0x9ae>
 800e208:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e20a:	2b02      	cmp	r3, #2
 800e20c:	dc57      	bgt.n	800e2be <_dtoa_r+0x93e>
 800e20e:	e08e      	b.n	800e32e <_dtoa_r+0x9ae>
 800e210:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e212:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e216:	e756      	b.n	800e0c6 <_dtoa_r+0x746>
 800e218:	9b02      	ldr	r3, [sp, #8]
 800e21a:	1e5c      	subs	r4, r3, #1
 800e21c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e21e:	42a3      	cmp	r3, r4
 800e220:	bfb7      	itett	lt
 800e222:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e224:	1b1c      	subge	r4, r3, r4
 800e226:	1ae2      	sublt	r2, r4, r3
 800e228:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e22a:	bfbe      	ittt	lt
 800e22c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800e22e:	189b      	addlt	r3, r3, r2
 800e230:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e232:	9b02      	ldr	r3, [sp, #8]
 800e234:	bfb8      	it	lt
 800e236:	2400      	movlt	r4, #0
 800e238:	2b00      	cmp	r3, #0
 800e23a:	bfbb      	ittet	lt
 800e23c:	9b06      	ldrlt	r3, [sp, #24]
 800e23e:	9a02      	ldrlt	r2, [sp, #8]
 800e240:	9f06      	ldrge	r7, [sp, #24]
 800e242:	1a9f      	sublt	r7, r3, r2
 800e244:	bfac      	ite	ge
 800e246:	9b02      	ldrge	r3, [sp, #8]
 800e248:	2300      	movlt	r3, #0
 800e24a:	e73e      	b.n	800e0ca <_dtoa_r+0x74a>
 800e24c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e24e:	9f06      	ldr	r7, [sp, #24]
 800e250:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800e252:	e745      	b.n	800e0e0 <_dtoa_r+0x760>
 800e254:	3fe00000 	.word	0x3fe00000
 800e258:	40240000 	.word	0x40240000
 800e25c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e25e:	e76a      	b.n	800e136 <_dtoa_r+0x7b6>
 800e260:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e262:	2b01      	cmp	r3, #1
 800e264:	dc19      	bgt.n	800e29a <_dtoa_r+0x91a>
 800e266:	9b04      	ldr	r3, [sp, #16]
 800e268:	b9bb      	cbnz	r3, 800e29a <_dtoa_r+0x91a>
 800e26a:	9b05      	ldr	r3, [sp, #20]
 800e26c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e270:	b99b      	cbnz	r3, 800e29a <_dtoa_r+0x91a>
 800e272:	9b05      	ldr	r3, [sp, #20]
 800e274:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e278:	0d1b      	lsrs	r3, r3, #20
 800e27a:	051b      	lsls	r3, r3, #20
 800e27c:	b183      	cbz	r3, 800e2a0 <_dtoa_r+0x920>
 800e27e:	f04f 0801 	mov.w	r8, #1
 800e282:	9b06      	ldr	r3, [sp, #24]
 800e284:	3301      	adds	r3, #1
 800e286:	9306      	str	r3, [sp, #24]
 800e288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e28a:	3301      	adds	r3, #1
 800e28c:	9309      	str	r3, [sp, #36]	; 0x24
 800e28e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e290:	2b00      	cmp	r3, #0
 800e292:	f47f af6a 	bne.w	800e16a <_dtoa_r+0x7ea>
 800e296:	2001      	movs	r0, #1
 800e298:	e76f      	b.n	800e17a <_dtoa_r+0x7fa>
 800e29a:	f04f 0800 	mov.w	r8, #0
 800e29e:	e7f6      	b.n	800e28e <_dtoa_r+0x90e>
 800e2a0:	4698      	mov	r8, r3
 800e2a2:	e7f4      	b.n	800e28e <_dtoa_r+0x90e>
 800e2a4:	f43f af7d 	beq.w	800e1a2 <_dtoa_r+0x822>
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	301c      	adds	r0, #28
 800e2ac:	e772      	b.n	800e194 <_dtoa_r+0x814>
 800e2ae:	9b02      	ldr	r3, [sp, #8]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	dc36      	bgt.n	800e322 <_dtoa_r+0x9a2>
 800e2b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e2b6:	2b02      	cmp	r3, #2
 800e2b8:	dd33      	ble.n	800e322 <_dtoa_r+0x9a2>
 800e2ba:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e2be:	f1bb 0f00 	cmp.w	fp, #0
 800e2c2:	d10d      	bne.n	800e2e0 <_dtoa_r+0x960>
 800e2c4:	4621      	mov	r1, r4
 800e2c6:	465b      	mov	r3, fp
 800e2c8:	2205      	movs	r2, #5
 800e2ca:	4628      	mov	r0, r5
 800e2cc:	f000 faa2 	bl	800e814 <__multadd>
 800e2d0:	4601      	mov	r1, r0
 800e2d2:	4604      	mov	r4, r0
 800e2d4:	4650      	mov	r0, sl
 800e2d6:	f000 fcb5 	bl	800ec44 <__mcmp>
 800e2da:	2800      	cmp	r0, #0
 800e2dc:	f73f adb6 	bgt.w	800de4c <_dtoa_r+0x4cc>
 800e2e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e2e2:	9f08      	ldr	r7, [sp, #32]
 800e2e4:	ea6f 0903 	mvn.w	r9, r3
 800e2e8:	f04f 0800 	mov.w	r8, #0
 800e2ec:	4621      	mov	r1, r4
 800e2ee:	4628      	mov	r0, r5
 800e2f0:	f000 fa6e 	bl	800e7d0 <_Bfree>
 800e2f4:	2e00      	cmp	r6, #0
 800e2f6:	f43f aea4 	beq.w	800e042 <_dtoa_r+0x6c2>
 800e2fa:	f1b8 0f00 	cmp.w	r8, #0
 800e2fe:	d005      	beq.n	800e30c <_dtoa_r+0x98c>
 800e300:	45b0      	cmp	r8, r6
 800e302:	d003      	beq.n	800e30c <_dtoa_r+0x98c>
 800e304:	4641      	mov	r1, r8
 800e306:	4628      	mov	r0, r5
 800e308:	f000 fa62 	bl	800e7d0 <_Bfree>
 800e30c:	4631      	mov	r1, r6
 800e30e:	4628      	mov	r0, r5
 800e310:	f000 fa5e 	bl	800e7d0 <_Bfree>
 800e314:	e695      	b.n	800e042 <_dtoa_r+0x6c2>
 800e316:	2400      	movs	r4, #0
 800e318:	4626      	mov	r6, r4
 800e31a:	e7e1      	b.n	800e2e0 <_dtoa_r+0x960>
 800e31c:	46c1      	mov	r9, r8
 800e31e:	4626      	mov	r6, r4
 800e320:	e594      	b.n	800de4c <_dtoa_r+0x4cc>
 800e322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e324:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	f000 80fc 	beq.w	800e526 <_dtoa_r+0xba6>
 800e32e:	2f00      	cmp	r7, #0
 800e330:	dd05      	ble.n	800e33e <_dtoa_r+0x9be>
 800e332:	4631      	mov	r1, r6
 800e334:	463a      	mov	r2, r7
 800e336:	4628      	mov	r0, r5
 800e338:	f000 fc18 	bl	800eb6c <__lshift>
 800e33c:	4606      	mov	r6, r0
 800e33e:	f1b8 0f00 	cmp.w	r8, #0
 800e342:	d05c      	beq.n	800e3fe <_dtoa_r+0xa7e>
 800e344:	4628      	mov	r0, r5
 800e346:	6871      	ldr	r1, [r6, #4]
 800e348:	f000 fa02 	bl	800e750 <_Balloc>
 800e34c:	4607      	mov	r7, r0
 800e34e:	b928      	cbnz	r0, 800e35c <_dtoa_r+0x9dc>
 800e350:	4602      	mov	r2, r0
 800e352:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e356:	4b7e      	ldr	r3, [pc, #504]	; (800e550 <_dtoa_r+0xbd0>)
 800e358:	f7ff bb26 	b.w	800d9a8 <_dtoa_r+0x28>
 800e35c:	6932      	ldr	r2, [r6, #16]
 800e35e:	f106 010c 	add.w	r1, r6, #12
 800e362:	3202      	adds	r2, #2
 800e364:	0092      	lsls	r2, r2, #2
 800e366:	300c      	adds	r0, #12
 800e368:	f7fe fccb 	bl	800cd02 <memcpy>
 800e36c:	2201      	movs	r2, #1
 800e36e:	4639      	mov	r1, r7
 800e370:	4628      	mov	r0, r5
 800e372:	f000 fbfb 	bl	800eb6c <__lshift>
 800e376:	46b0      	mov	r8, r6
 800e378:	4606      	mov	r6, r0
 800e37a:	9b08      	ldr	r3, [sp, #32]
 800e37c:	3301      	adds	r3, #1
 800e37e:	9302      	str	r3, [sp, #8]
 800e380:	9b08      	ldr	r3, [sp, #32]
 800e382:	445b      	add	r3, fp
 800e384:	930a      	str	r3, [sp, #40]	; 0x28
 800e386:	9b04      	ldr	r3, [sp, #16]
 800e388:	f003 0301 	and.w	r3, r3, #1
 800e38c:	9309      	str	r3, [sp, #36]	; 0x24
 800e38e:	9b02      	ldr	r3, [sp, #8]
 800e390:	4621      	mov	r1, r4
 800e392:	4650      	mov	r0, sl
 800e394:	f103 3bff 	add.w	fp, r3, #4294967295
 800e398:	f7ff fa64 	bl	800d864 <quorem>
 800e39c:	4603      	mov	r3, r0
 800e39e:	4641      	mov	r1, r8
 800e3a0:	3330      	adds	r3, #48	; 0x30
 800e3a2:	9004      	str	r0, [sp, #16]
 800e3a4:	4650      	mov	r0, sl
 800e3a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e3a8:	f000 fc4c 	bl	800ec44 <__mcmp>
 800e3ac:	4632      	mov	r2, r6
 800e3ae:	9006      	str	r0, [sp, #24]
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	f000 fc62 	bl	800ec7c <__mdiff>
 800e3b8:	68c2      	ldr	r2, [r0, #12]
 800e3ba:	4607      	mov	r7, r0
 800e3bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3be:	bb02      	cbnz	r2, 800e402 <_dtoa_r+0xa82>
 800e3c0:	4601      	mov	r1, r0
 800e3c2:	4650      	mov	r0, sl
 800e3c4:	f000 fc3e 	bl	800ec44 <__mcmp>
 800e3c8:	4602      	mov	r2, r0
 800e3ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3cc:	4639      	mov	r1, r7
 800e3ce:	4628      	mov	r0, r5
 800e3d0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800e3d4:	f000 f9fc 	bl	800e7d0 <_Bfree>
 800e3d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e3da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e3dc:	9f02      	ldr	r7, [sp, #8]
 800e3de:	ea43 0102 	orr.w	r1, r3, r2
 800e3e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3e4:	430b      	orrs	r3, r1
 800e3e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3e8:	d10d      	bne.n	800e406 <_dtoa_r+0xa86>
 800e3ea:	2b39      	cmp	r3, #57	; 0x39
 800e3ec:	d027      	beq.n	800e43e <_dtoa_r+0xabe>
 800e3ee:	9a06      	ldr	r2, [sp, #24]
 800e3f0:	2a00      	cmp	r2, #0
 800e3f2:	dd01      	ble.n	800e3f8 <_dtoa_r+0xa78>
 800e3f4:	9b04      	ldr	r3, [sp, #16]
 800e3f6:	3331      	adds	r3, #49	; 0x31
 800e3f8:	f88b 3000 	strb.w	r3, [fp]
 800e3fc:	e776      	b.n	800e2ec <_dtoa_r+0x96c>
 800e3fe:	4630      	mov	r0, r6
 800e400:	e7b9      	b.n	800e376 <_dtoa_r+0x9f6>
 800e402:	2201      	movs	r2, #1
 800e404:	e7e2      	b.n	800e3cc <_dtoa_r+0xa4c>
 800e406:	9906      	ldr	r1, [sp, #24]
 800e408:	2900      	cmp	r1, #0
 800e40a:	db04      	blt.n	800e416 <_dtoa_r+0xa96>
 800e40c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800e40e:	4301      	orrs	r1, r0
 800e410:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e412:	4301      	orrs	r1, r0
 800e414:	d120      	bne.n	800e458 <_dtoa_r+0xad8>
 800e416:	2a00      	cmp	r2, #0
 800e418:	ddee      	ble.n	800e3f8 <_dtoa_r+0xa78>
 800e41a:	4651      	mov	r1, sl
 800e41c:	2201      	movs	r2, #1
 800e41e:	4628      	mov	r0, r5
 800e420:	9302      	str	r3, [sp, #8]
 800e422:	f000 fba3 	bl	800eb6c <__lshift>
 800e426:	4621      	mov	r1, r4
 800e428:	4682      	mov	sl, r0
 800e42a:	f000 fc0b 	bl	800ec44 <__mcmp>
 800e42e:	2800      	cmp	r0, #0
 800e430:	9b02      	ldr	r3, [sp, #8]
 800e432:	dc02      	bgt.n	800e43a <_dtoa_r+0xaba>
 800e434:	d1e0      	bne.n	800e3f8 <_dtoa_r+0xa78>
 800e436:	07da      	lsls	r2, r3, #31
 800e438:	d5de      	bpl.n	800e3f8 <_dtoa_r+0xa78>
 800e43a:	2b39      	cmp	r3, #57	; 0x39
 800e43c:	d1da      	bne.n	800e3f4 <_dtoa_r+0xa74>
 800e43e:	2339      	movs	r3, #57	; 0x39
 800e440:	f88b 3000 	strb.w	r3, [fp]
 800e444:	463b      	mov	r3, r7
 800e446:	461f      	mov	r7, r3
 800e448:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800e44c:	3b01      	subs	r3, #1
 800e44e:	2a39      	cmp	r2, #57	; 0x39
 800e450:	d050      	beq.n	800e4f4 <_dtoa_r+0xb74>
 800e452:	3201      	adds	r2, #1
 800e454:	701a      	strb	r2, [r3, #0]
 800e456:	e749      	b.n	800e2ec <_dtoa_r+0x96c>
 800e458:	2a00      	cmp	r2, #0
 800e45a:	dd03      	ble.n	800e464 <_dtoa_r+0xae4>
 800e45c:	2b39      	cmp	r3, #57	; 0x39
 800e45e:	d0ee      	beq.n	800e43e <_dtoa_r+0xabe>
 800e460:	3301      	adds	r3, #1
 800e462:	e7c9      	b.n	800e3f8 <_dtoa_r+0xa78>
 800e464:	9a02      	ldr	r2, [sp, #8]
 800e466:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e468:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e46c:	428a      	cmp	r2, r1
 800e46e:	d02a      	beq.n	800e4c6 <_dtoa_r+0xb46>
 800e470:	4651      	mov	r1, sl
 800e472:	2300      	movs	r3, #0
 800e474:	220a      	movs	r2, #10
 800e476:	4628      	mov	r0, r5
 800e478:	f000 f9cc 	bl	800e814 <__multadd>
 800e47c:	45b0      	cmp	r8, r6
 800e47e:	4682      	mov	sl, r0
 800e480:	f04f 0300 	mov.w	r3, #0
 800e484:	f04f 020a 	mov.w	r2, #10
 800e488:	4641      	mov	r1, r8
 800e48a:	4628      	mov	r0, r5
 800e48c:	d107      	bne.n	800e49e <_dtoa_r+0xb1e>
 800e48e:	f000 f9c1 	bl	800e814 <__multadd>
 800e492:	4680      	mov	r8, r0
 800e494:	4606      	mov	r6, r0
 800e496:	9b02      	ldr	r3, [sp, #8]
 800e498:	3301      	adds	r3, #1
 800e49a:	9302      	str	r3, [sp, #8]
 800e49c:	e777      	b.n	800e38e <_dtoa_r+0xa0e>
 800e49e:	f000 f9b9 	bl	800e814 <__multadd>
 800e4a2:	4631      	mov	r1, r6
 800e4a4:	4680      	mov	r8, r0
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	220a      	movs	r2, #10
 800e4aa:	4628      	mov	r0, r5
 800e4ac:	f000 f9b2 	bl	800e814 <__multadd>
 800e4b0:	4606      	mov	r6, r0
 800e4b2:	e7f0      	b.n	800e496 <_dtoa_r+0xb16>
 800e4b4:	f1bb 0f00 	cmp.w	fp, #0
 800e4b8:	bfcc      	ite	gt
 800e4ba:	465f      	movgt	r7, fp
 800e4bc:	2701      	movle	r7, #1
 800e4be:	f04f 0800 	mov.w	r8, #0
 800e4c2:	9a08      	ldr	r2, [sp, #32]
 800e4c4:	4417      	add	r7, r2
 800e4c6:	4651      	mov	r1, sl
 800e4c8:	2201      	movs	r2, #1
 800e4ca:	4628      	mov	r0, r5
 800e4cc:	9302      	str	r3, [sp, #8]
 800e4ce:	f000 fb4d 	bl	800eb6c <__lshift>
 800e4d2:	4621      	mov	r1, r4
 800e4d4:	4682      	mov	sl, r0
 800e4d6:	f000 fbb5 	bl	800ec44 <__mcmp>
 800e4da:	2800      	cmp	r0, #0
 800e4dc:	dcb2      	bgt.n	800e444 <_dtoa_r+0xac4>
 800e4de:	d102      	bne.n	800e4e6 <_dtoa_r+0xb66>
 800e4e0:	9b02      	ldr	r3, [sp, #8]
 800e4e2:	07db      	lsls	r3, r3, #31
 800e4e4:	d4ae      	bmi.n	800e444 <_dtoa_r+0xac4>
 800e4e6:	463b      	mov	r3, r7
 800e4e8:	461f      	mov	r7, r3
 800e4ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4ee:	2a30      	cmp	r2, #48	; 0x30
 800e4f0:	d0fa      	beq.n	800e4e8 <_dtoa_r+0xb68>
 800e4f2:	e6fb      	b.n	800e2ec <_dtoa_r+0x96c>
 800e4f4:	9a08      	ldr	r2, [sp, #32]
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d1a5      	bne.n	800e446 <_dtoa_r+0xac6>
 800e4fa:	2331      	movs	r3, #49	; 0x31
 800e4fc:	f109 0901 	add.w	r9, r9, #1
 800e500:	7013      	strb	r3, [r2, #0]
 800e502:	e6f3      	b.n	800e2ec <_dtoa_r+0x96c>
 800e504:	4b13      	ldr	r3, [pc, #76]	; (800e554 <_dtoa_r+0xbd4>)
 800e506:	f7ff baa7 	b.w	800da58 <_dtoa_r+0xd8>
 800e50a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	f47f aa80 	bne.w	800da12 <_dtoa_r+0x92>
 800e512:	4b11      	ldr	r3, [pc, #68]	; (800e558 <_dtoa_r+0xbd8>)
 800e514:	f7ff baa0 	b.w	800da58 <_dtoa_r+0xd8>
 800e518:	f1bb 0f00 	cmp.w	fp, #0
 800e51c:	dc03      	bgt.n	800e526 <_dtoa_r+0xba6>
 800e51e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e520:	2b02      	cmp	r3, #2
 800e522:	f73f aecc 	bgt.w	800e2be <_dtoa_r+0x93e>
 800e526:	9f08      	ldr	r7, [sp, #32]
 800e528:	4621      	mov	r1, r4
 800e52a:	4650      	mov	r0, sl
 800e52c:	f7ff f99a 	bl	800d864 <quorem>
 800e530:	9a08      	ldr	r2, [sp, #32]
 800e532:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e536:	f807 3b01 	strb.w	r3, [r7], #1
 800e53a:	1aba      	subs	r2, r7, r2
 800e53c:	4593      	cmp	fp, r2
 800e53e:	ddb9      	ble.n	800e4b4 <_dtoa_r+0xb34>
 800e540:	4651      	mov	r1, sl
 800e542:	2300      	movs	r3, #0
 800e544:	220a      	movs	r2, #10
 800e546:	4628      	mov	r0, r5
 800e548:	f000 f964 	bl	800e814 <__multadd>
 800e54c:	4682      	mov	sl, r0
 800e54e:	e7eb      	b.n	800e528 <_dtoa_r+0xba8>
 800e550:	0800f8c7 	.word	0x0800f8c7
 800e554:	0800f820 	.word	0x0800f820
 800e558:	0800f844 	.word	0x0800f844

0800e55c <__sflush_r>:
 800e55c:	898a      	ldrh	r2, [r1, #12]
 800e55e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e562:	4605      	mov	r5, r0
 800e564:	0710      	lsls	r0, r2, #28
 800e566:	460c      	mov	r4, r1
 800e568:	d458      	bmi.n	800e61c <__sflush_r+0xc0>
 800e56a:	684b      	ldr	r3, [r1, #4]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	dc05      	bgt.n	800e57c <__sflush_r+0x20>
 800e570:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e572:	2b00      	cmp	r3, #0
 800e574:	dc02      	bgt.n	800e57c <__sflush_r+0x20>
 800e576:	2000      	movs	r0, #0
 800e578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e57c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e57e:	2e00      	cmp	r6, #0
 800e580:	d0f9      	beq.n	800e576 <__sflush_r+0x1a>
 800e582:	2300      	movs	r3, #0
 800e584:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e588:	682f      	ldr	r7, [r5, #0]
 800e58a:	602b      	str	r3, [r5, #0]
 800e58c:	d032      	beq.n	800e5f4 <__sflush_r+0x98>
 800e58e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e590:	89a3      	ldrh	r3, [r4, #12]
 800e592:	075a      	lsls	r2, r3, #29
 800e594:	d505      	bpl.n	800e5a2 <__sflush_r+0x46>
 800e596:	6863      	ldr	r3, [r4, #4]
 800e598:	1ac0      	subs	r0, r0, r3
 800e59a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e59c:	b10b      	cbz	r3, 800e5a2 <__sflush_r+0x46>
 800e59e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e5a0:	1ac0      	subs	r0, r0, r3
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	4602      	mov	r2, r0
 800e5a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e5a8:	4628      	mov	r0, r5
 800e5aa:	6a21      	ldr	r1, [r4, #32]
 800e5ac:	47b0      	blx	r6
 800e5ae:	1c43      	adds	r3, r0, #1
 800e5b0:	89a3      	ldrh	r3, [r4, #12]
 800e5b2:	d106      	bne.n	800e5c2 <__sflush_r+0x66>
 800e5b4:	6829      	ldr	r1, [r5, #0]
 800e5b6:	291d      	cmp	r1, #29
 800e5b8:	d82c      	bhi.n	800e614 <__sflush_r+0xb8>
 800e5ba:	4a2a      	ldr	r2, [pc, #168]	; (800e664 <__sflush_r+0x108>)
 800e5bc:	40ca      	lsrs	r2, r1
 800e5be:	07d6      	lsls	r6, r2, #31
 800e5c0:	d528      	bpl.n	800e614 <__sflush_r+0xb8>
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	6062      	str	r2, [r4, #4]
 800e5c6:	6922      	ldr	r2, [r4, #16]
 800e5c8:	04d9      	lsls	r1, r3, #19
 800e5ca:	6022      	str	r2, [r4, #0]
 800e5cc:	d504      	bpl.n	800e5d8 <__sflush_r+0x7c>
 800e5ce:	1c42      	adds	r2, r0, #1
 800e5d0:	d101      	bne.n	800e5d6 <__sflush_r+0x7a>
 800e5d2:	682b      	ldr	r3, [r5, #0]
 800e5d4:	b903      	cbnz	r3, 800e5d8 <__sflush_r+0x7c>
 800e5d6:	6560      	str	r0, [r4, #84]	; 0x54
 800e5d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e5da:	602f      	str	r7, [r5, #0]
 800e5dc:	2900      	cmp	r1, #0
 800e5de:	d0ca      	beq.n	800e576 <__sflush_r+0x1a>
 800e5e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e5e4:	4299      	cmp	r1, r3
 800e5e6:	d002      	beq.n	800e5ee <__sflush_r+0x92>
 800e5e8:	4628      	mov	r0, r5
 800e5ea:	f000 fc41 	bl	800ee70 <_free_r>
 800e5ee:	2000      	movs	r0, #0
 800e5f0:	6360      	str	r0, [r4, #52]	; 0x34
 800e5f2:	e7c1      	b.n	800e578 <__sflush_r+0x1c>
 800e5f4:	6a21      	ldr	r1, [r4, #32]
 800e5f6:	2301      	movs	r3, #1
 800e5f8:	4628      	mov	r0, r5
 800e5fa:	47b0      	blx	r6
 800e5fc:	1c41      	adds	r1, r0, #1
 800e5fe:	d1c7      	bne.n	800e590 <__sflush_r+0x34>
 800e600:	682b      	ldr	r3, [r5, #0]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d0c4      	beq.n	800e590 <__sflush_r+0x34>
 800e606:	2b1d      	cmp	r3, #29
 800e608:	d001      	beq.n	800e60e <__sflush_r+0xb2>
 800e60a:	2b16      	cmp	r3, #22
 800e60c:	d101      	bne.n	800e612 <__sflush_r+0xb6>
 800e60e:	602f      	str	r7, [r5, #0]
 800e610:	e7b1      	b.n	800e576 <__sflush_r+0x1a>
 800e612:	89a3      	ldrh	r3, [r4, #12]
 800e614:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e618:	81a3      	strh	r3, [r4, #12]
 800e61a:	e7ad      	b.n	800e578 <__sflush_r+0x1c>
 800e61c:	690f      	ldr	r7, [r1, #16]
 800e61e:	2f00      	cmp	r7, #0
 800e620:	d0a9      	beq.n	800e576 <__sflush_r+0x1a>
 800e622:	0793      	lsls	r3, r2, #30
 800e624:	bf18      	it	ne
 800e626:	2300      	movne	r3, #0
 800e628:	680e      	ldr	r6, [r1, #0]
 800e62a:	bf08      	it	eq
 800e62c:	694b      	ldreq	r3, [r1, #20]
 800e62e:	eba6 0807 	sub.w	r8, r6, r7
 800e632:	600f      	str	r7, [r1, #0]
 800e634:	608b      	str	r3, [r1, #8]
 800e636:	f1b8 0f00 	cmp.w	r8, #0
 800e63a:	dd9c      	ble.n	800e576 <__sflush_r+0x1a>
 800e63c:	4643      	mov	r3, r8
 800e63e:	463a      	mov	r2, r7
 800e640:	4628      	mov	r0, r5
 800e642:	6a21      	ldr	r1, [r4, #32]
 800e644:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e646:	47b0      	blx	r6
 800e648:	2800      	cmp	r0, #0
 800e64a:	dc06      	bgt.n	800e65a <__sflush_r+0xfe>
 800e64c:	89a3      	ldrh	r3, [r4, #12]
 800e64e:	f04f 30ff 	mov.w	r0, #4294967295
 800e652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e656:	81a3      	strh	r3, [r4, #12]
 800e658:	e78e      	b.n	800e578 <__sflush_r+0x1c>
 800e65a:	4407      	add	r7, r0
 800e65c:	eba8 0800 	sub.w	r8, r8, r0
 800e660:	e7e9      	b.n	800e636 <__sflush_r+0xda>
 800e662:	bf00      	nop
 800e664:	20400001 	.word	0x20400001

0800e668 <_fflush_r>:
 800e668:	b538      	push	{r3, r4, r5, lr}
 800e66a:	690b      	ldr	r3, [r1, #16]
 800e66c:	4605      	mov	r5, r0
 800e66e:	460c      	mov	r4, r1
 800e670:	b913      	cbnz	r3, 800e678 <_fflush_r+0x10>
 800e672:	2500      	movs	r5, #0
 800e674:	4628      	mov	r0, r5
 800e676:	bd38      	pop	{r3, r4, r5, pc}
 800e678:	b118      	cbz	r0, 800e682 <_fflush_r+0x1a>
 800e67a:	6983      	ldr	r3, [r0, #24]
 800e67c:	b90b      	cbnz	r3, 800e682 <_fflush_r+0x1a>
 800e67e:	f7fe fa7b 	bl	800cb78 <__sinit>
 800e682:	4b14      	ldr	r3, [pc, #80]	; (800e6d4 <_fflush_r+0x6c>)
 800e684:	429c      	cmp	r4, r3
 800e686:	d11b      	bne.n	800e6c0 <_fflush_r+0x58>
 800e688:	686c      	ldr	r4, [r5, #4]
 800e68a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d0ef      	beq.n	800e672 <_fflush_r+0xa>
 800e692:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e694:	07d0      	lsls	r0, r2, #31
 800e696:	d404      	bmi.n	800e6a2 <_fflush_r+0x3a>
 800e698:	0599      	lsls	r1, r3, #22
 800e69a:	d402      	bmi.n	800e6a2 <_fflush_r+0x3a>
 800e69c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e69e:	f7fe fb2e 	bl	800ccfe <__retarget_lock_acquire_recursive>
 800e6a2:	4628      	mov	r0, r5
 800e6a4:	4621      	mov	r1, r4
 800e6a6:	f7ff ff59 	bl	800e55c <__sflush_r>
 800e6aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e6ac:	4605      	mov	r5, r0
 800e6ae:	07da      	lsls	r2, r3, #31
 800e6b0:	d4e0      	bmi.n	800e674 <_fflush_r+0xc>
 800e6b2:	89a3      	ldrh	r3, [r4, #12]
 800e6b4:	059b      	lsls	r3, r3, #22
 800e6b6:	d4dd      	bmi.n	800e674 <_fflush_r+0xc>
 800e6b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e6ba:	f7fe fb21 	bl	800cd00 <__retarget_lock_release_recursive>
 800e6be:	e7d9      	b.n	800e674 <_fflush_r+0xc>
 800e6c0:	4b05      	ldr	r3, [pc, #20]	; (800e6d8 <_fflush_r+0x70>)
 800e6c2:	429c      	cmp	r4, r3
 800e6c4:	d101      	bne.n	800e6ca <_fflush_r+0x62>
 800e6c6:	68ac      	ldr	r4, [r5, #8]
 800e6c8:	e7df      	b.n	800e68a <_fflush_r+0x22>
 800e6ca:	4b04      	ldr	r3, [pc, #16]	; (800e6dc <_fflush_r+0x74>)
 800e6cc:	429c      	cmp	r4, r3
 800e6ce:	bf08      	it	eq
 800e6d0:	68ec      	ldreq	r4, [r5, #12]
 800e6d2:	e7da      	b.n	800e68a <_fflush_r+0x22>
 800e6d4:	0800f7cc 	.word	0x0800f7cc
 800e6d8:	0800f7ec 	.word	0x0800f7ec
 800e6dc:	0800f7ac 	.word	0x0800f7ac

0800e6e0 <_localeconv_r>:
 800e6e0:	4800      	ldr	r0, [pc, #0]	; (800e6e4 <_localeconv_r+0x4>)
 800e6e2:	4770      	bx	lr
 800e6e4:	20000164 	.word	0x20000164

0800e6e8 <_lseek_r>:
 800e6e8:	b538      	push	{r3, r4, r5, lr}
 800e6ea:	4604      	mov	r4, r0
 800e6ec:	4608      	mov	r0, r1
 800e6ee:	4611      	mov	r1, r2
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	4d05      	ldr	r5, [pc, #20]	; (800e708 <_lseek_r+0x20>)
 800e6f4:	602a      	str	r2, [r5, #0]
 800e6f6:	461a      	mov	r2, r3
 800e6f8:	f7f5 fa06 	bl	8003b08 <_lseek>
 800e6fc:	1c43      	adds	r3, r0, #1
 800e6fe:	d102      	bne.n	800e706 <_lseek_r+0x1e>
 800e700:	682b      	ldr	r3, [r5, #0]
 800e702:	b103      	cbz	r3, 800e706 <_lseek_r+0x1e>
 800e704:	6023      	str	r3, [r4, #0]
 800e706:	bd38      	pop	{r3, r4, r5, pc}
 800e708:	20002bdc 	.word	0x20002bdc

0800e70c <malloc>:
 800e70c:	4b02      	ldr	r3, [pc, #8]	; (800e718 <malloc+0xc>)
 800e70e:	4601      	mov	r1, r0
 800e710:	6818      	ldr	r0, [r3, #0]
 800e712:	f7fe bb0d 	b.w	800cd30 <_malloc_r>
 800e716:	bf00      	nop
 800e718:	20000010 	.word	0x20000010

0800e71c <memchr>:
 800e71c:	4603      	mov	r3, r0
 800e71e:	b510      	push	{r4, lr}
 800e720:	b2c9      	uxtb	r1, r1
 800e722:	4402      	add	r2, r0
 800e724:	4293      	cmp	r3, r2
 800e726:	4618      	mov	r0, r3
 800e728:	d101      	bne.n	800e72e <memchr+0x12>
 800e72a:	2000      	movs	r0, #0
 800e72c:	e003      	b.n	800e736 <memchr+0x1a>
 800e72e:	7804      	ldrb	r4, [r0, #0]
 800e730:	3301      	adds	r3, #1
 800e732:	428c      	cmp	r4, r1
 800e734:	d1f6      	bne.n	800e724 <memchr+0x8>
 800e736:	bd10      	pop	{r4, pc}

0800e738 <__malloc_lock>:
 800e738:	4801      	ldr	r0, [pc, #4]	; (800e740 <__malloc_lock+0x8>)
 800e73a:	f7fe bae0 	b.w	800ccfe <__retarget_lock_acquire_recursive>
 800e73e:	bf00      	nop
 800e740:	20002bd4 	.word	0x20002bd4

0800e744 <__malloc_unlock>:
 800e744:	4801      	ldr	r0, [pc, #4]	; (800e74c <__malloc_unlock+0x8>)
 800e746:	f7fe badb 	b.w	800cd00 <__retarget_lock_release_recursive>
 800e74a:	bf00      	nop
 800e74c:	20002bd4 	.word	0x20002bd4

0800e750 <_Balloc>:
 800e750:	b570      	push	{r4, r5, r6, lr}
 800e752:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e754:	4604      	mov	r4, r0
 800e756:	460d      	mov	r5, r1
 800e758:	b976      	cbnz	r6, 800e778 <_Balloc+0x28>
 800e75a:	2010      	movs	r0, #16
 800e75c:	f7ff ffd6 	bl	800e70c <malloc>
 800e760:	4602      	mov	r2, r0
 800e762:	6260      	str	r0, [r4, #36]	; 0x24
 800e764:	b920      	cbnz	r0, 800e770 <_Balloc+0x20>
 800e766:	2166      	movs	r1, #102	; 0x66
 800e768:	4b17      	ldr	r3, [pc, #92]	; (800e7c8 <_Balloc+0x78>)
 800e76a:	4818      	ldr	r0, [pc, #96]	; (800e7cc <_Balloc+0x7c>)
 800e76c:	f000 fbde 	bl	800ef2c <__assert_func>
 800e770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e774:	6006      	str	r6, [r0, #0]
 800e776:	60c6      	str	r6, [r0, #12]
 800e778:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e77a:	68f3      	ldr	r3, [r6, #12]
 800e77c:	b183      	cbz	r3, 800e7a0 <_Balloc+0x50>
 800e77e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e786:	b9b8      	cbnz	r0, 800e7b8 <_Balloc+0x68>
 800e788:	2101      	movs	r1, #1
 800e78a:	fa01 f605 	lsl.w	r6, r1, r5
 800e78e:	1d72      	adds	r2, r6, #5
 800e790:	4620      	mov	r0, r4
 800e792:	0092      	lsls	r2, r2, #2
 800e794:	f000 fb5e 	bl	800ee54 <_calloc_r>
 800e798:	b160      	cbz	r0, 800e7b4 <_Balloc+0x64>
 800e79a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e79e:	e00e      	b.n	800e7be <_Balloc+0x6e>
 800e7a0:	2221      	movs	r2, #33	; 0x21
 800e7a2:	2104      	movs	r1, #4
 800e7a4:	4620      	mov	r0, r4
 800e7a6:	f000 fb55 	bl	800ee54 <_calloc_r>
 800e7aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7ac:	60f0      	str	r0, [r6, #12]
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d1e4      	bne.n	800e77e <_Balloc+0x2e>
 800e7b4:	2000      	movs	r0, #0
 800e7b6:	bd70      	pop	{r4, r5, r6, pc}
 800e7b8:	6802      	ldr	r2, [r0, #0]
 800e7ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e7be:	2300      	movs	r3, #0
 800e7c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e7c4:	e7f7      	b.n	800e7b6 <_Balloc+0x66>
 800e7c6:	bf00      	nop
 800e7c8:	0800f851 	.word	0x0800f851
 800e7cc:	0800f8d8 	.word	0x0800f8d8

0800e7d0 <_Bfree>:
 800e7d0:	b570      	push	{r4, r5, r6, lr}
 800e7d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e7d4:	4605      	mov	r5, r0
 800e7d6:	460c      	mov	r4, r1
 800e7d8:	b976      	cbnz	r6, 800e7f8 <_Bfree+0x28>
 800e7da:	2010      	movs	r0, #16
 800e7dc:	f7ff ff96 	bl	800e70c <malloc>
 800e7e0:	4602      	mov	r2, r0
 800e7e2:	6268      	str	r0, [r5, #36]	; 0x24
 800e7e4:	b920      	cbnz	r0, 800e7f0 <_Bfree+0x20>
 800e7e6:	218a      	movs	r1, #138	; 0x8a
 800e7e8:	4b08      	ldr	r3, [pc, #32]	; (800e80c <_Bfree+0x3c>)
 800e7ea:	4809      	ldr	r0, [pc, #36]	; (800e810 <_Bfree+0x40>)
 800e7ec:	f000 fb9e 	bl	800ef2c <__assert_func>
 800e7f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7f4:	6006      	str	r6, [r0, #0]
 800e7f6:	60c6      	str	r6, [r0, #12]
 800e7f8:	b13c      	cbz	r4, 800e80a <_Bfree+0x3a>
 800e7fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e7fc:	6862      	ldr	r2, [r4, #4]
 800e7fe:	68db      	ldr	r3, [r3, #12]
 800e800:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e804:	6021      	str	r1, [r4, #0]
 800e806:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e80a:	bd70      	pop	{r4, r5, r6, pc}
 800e80c:	0800f851 	.word	0x0800f851
 800e810:	0800f8d8 	.word	0x0800f8d8

0800e814 <__multadd>:
 800e814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e818:	4698      	mov	r8, r3
 800e81a:	460c      	mov	r4, r1
 800e81c:	2300      	movs	r3, #0
 800e81e:	690e      	ldr	r6, [r1, #16]
 800e820:	4607      	mov	r7, r0
 800e822:	f101 0014 	add.w	r0, r1, #20
 800e826:	6805      	ldr	r5, [r0, #0]
 800e828:	3301      	adds	r3, #1
 800e82a:	b2a9      	uxth	r1, r5
 800e82c:	fb02 8101 	mla	r1, r2, r1, r8
 800e830:	0c2d      	lsrs	r5, r5, #16
 800e832:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e836:	fb02 c505 	mla	r5, r2, r5, ip
 800e83a:	b289      	uxth	r1, r1
 800e83c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e840:	429e      	cmp	r6, r3
 800e842:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e846:	f840 1b04 	str.w	r1, [r0], #4
 800e84a:	dcec      	bgt.n	800e826 <__multadd+0x12>
 800e84c:	f1b8 0f00 	cmp.w	r8, #0
 800e850:	d022      	beq.n	800e898 <__multadd+0x84>
 800e852:	68a3      	ldr	r3, [r4, #8]
 800e854:	42b3      	cmp	r3, r6
 800e856:	dc19      	bgt.n	800e88c <__multadd+0x78>
 800e858:	6861      	ldr	r1, [r4, #4]
 800e85a:	4638      	mov	r0, r7
 800e85c:	3101      	adds	r1, #1
 800e85e:	f7ff ff77 	bl	800e750 <_Balloc>
 800e862:	4605      	mov	r5, r0
 800e864:	b928      	cbnz	r0, 800e872 <__multadd+0x5e>
 800e866:	4602      	mov	r2, r0
 800e868:	21b5      	movs	r1, #181	; 0xb5
 800e86a:	4b0d      	ldr	r3, [pc, #52]	; (800e8a0 <__multadd+0x8c>)
 800e86c:	480d      	ldr	r0, [pc, #52]	; (800e8a4 <__multadd+0x90>)
 800e86e:	f000 fb5d 	bl	800ef2c <__assert_func>
 800e872:	6922      	ldr	r2, [r4, #16]
 800e874:	f104 010c 	add.w	r1, r4, #12
 800e878:	3202      	adds	r2, #2
 800e87a:	0092      	lsls	r2, r2, #2
 800e87c:	300c      	adds	r0, #12
 800e87e:	f7fe fa40 	bl	800cd02 <memcpy>
 800e882:	4621      	mov	r1, r4
 800e884:	4638      	mov	r0, r7
 800e886:	f7ff ffa3 	bl	800e7d0 <_Bfree>
 800e88a:	462c      	mov	r4, r5
 800e88c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e890:	3601      	adds	r6, #1
 800e892:	f8c3 8014 	str.w	r8, [r3, #20]
 800e896:	6126      	str	r6, [r4, #16]
 800e898:	4620      	mov	r0, r4
 800e89a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e89e:	bf00      	nop
 800e8a0:	0800f8c7 	.word	0x0800f8c7
 800e8a4:	0800f8d8 	.word	0x0800f8d8

0800e8a8 <__hi0bits>:
 800e8a8:	0c02      	lsrs	r2, r0, #16
 800e8aa:	0412      	lsls	r2, r2, #16
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	b9ca      	cbnz	r2, 800e8e4 <__hi0bits+0x3c>
 800e8b0:	0403      	lsls	r3, r0, #16
 800e8b2:	2010      	movs	r0, #16
 800e8b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e8b8:	bf04      	itt	eq
 800e8ba:	021b      	lsleq	r3, r3, #8
 800e8bc:	3008      	addeq	r0, #8
 800e8be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e8c2:	bf04      	itt	eq
 800e8c4:	011b      	lsleq	r3, r3, #4
 800e8c6:	3004      	addeq	r0, #4
 800e8c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e8cc:	bf04      	itt	eq
 800e8ce:	009b      	lsleq	r3, r3, #2
 800e8d0:	3002      	addeq	r0, #2
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	db05      	blt.n	800e8e2 <__hi0bits+0x3a>
 800e8d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e8da:	f100 0001 	add.w	r0, r0, #1
 800e8de:	bf08      	it	eq
 800e8e0:	2020      	moveq	r0, #32
 800e8e2:	4770      	bx	lr
 800e8e4:	2000      	movs	r0, #0
 800e8e6:	e7e5      	b.n	800e8b4 <__hi0bits+0xc>

0800e8e8 <__lo0bits>:
 800e8e8:	6803      	ldr	r3, [r0, #0]
 800e8ea:	4602      	mov	r2, r0
 800e8ec:	f013 0007 	ands.w	r0, r3, #7
 800e8f0:	d00b      	beq.n	800e90a <__lo0bits+0x22>
 800e8f2:	07d9      	lsls	r1, r3, #31
 800e8f4:	d422      	bmi.n	800e93c <__lo0bits+0x54>
 800e8f6:	0798      	lsls	r0, r3, #30
 800e8f8:	bf49      	itett	mi
 800e8fa:	085b      	lsrmi	r3, r3, #1
 800e8fc:	089b      	lsrpl	r3, r3, #2
 800e8fe:	2001      	movmi	r0, #1
 800e900:	6013      	strmi	r3, [r2, #0]
 800e902:	bf5c      	itt	pl
 800e904:	2002      	movpl	r0, #2
 800e906:	6013      	strpl	r3, [r2, #0]
 800e908:	4770      	bx	lr
 800e90a:	b299      	uxth	r1, r3
 800e90c:	b909      	cbnz	r1, 800e912 <__lo0bits+0x2a>
 800e90e:	2010      	movs	r0, #16
 800e910:	0c1b      	lsrs	r3, r3, #16
 800e912:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e916:	bf04      	itt	eq
 800e918:	0a1b      	lsreq	r3, r3, #8
 800e91a:	3008      	addeq	r0, #8
 800e91c:	0719      	lsls	r1, r3, #28
 800e91e:	bf04      	itt	eq
 800e920:	091b      	lsreq	r3, r3, #4
 800e922:	3004      	addeq	r0, #4
 800e924:	0799      	lsls	r1, r3, #30
 800e926:	bf04      	itt	eq
 800e928:	089b      	lsreq	r3, r3, #2
 800e92a:	3002      	addeq	r0, #2
 800e92c:	07d9      	lsls	r1, r3, #31
 800e92e:	d403      	bmi.n	800e938 <__lo0bits+0x50>
 800e930:	085b      	lsrs	r3, r3, #1
 800e932:	f100 0001 	add.w	r0, r0, #1
 800e936:	d003      	beq.n	800e940 <__lo0bits+0x58>
 800e938:	6013      	str	r3, [r2, #0]
 800e93a:	4770      	bx	lr
 800e93c:	2000      	movs	r0, #0
 800e93e:	4770      	bx	lr
 800e940:	2020      	movs	r0, #32
 800e942:	4770      	bx	lr

0800e944 <__i2b>:
 800e944:	b510      	push	{r4, lr}
 800e946:	460c      	mov	r4, r1
 800e948:	2101      	movs	r1, #1
 800e94a:	f7ff ff01 	bl	800e750 <_Balloc>
 800e94e:	4602      	mov	r2, r0
 800e950:	b928      	cbnz	r0, 800e95e <__i2b+0x1a>
 800e952:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e956:	4b04      	ldr	r3, [pc, #16]	; (800e968 <__i2b+0x24>)
 800e958:	4804      	ldr	r0, [pc, #16]	; (800e96c <__i2b+0x28>)
 800e95a:	f000 fae7 	bl	800ef2c <__assert_func>
 800e95e:	2301      	movs	r3, #1
 800e960:	6144      	str	r4, [r0, #20]
 800e962:	6103      	str	r3, [r0, #16]
 800e964:	bd10      	pop	{r4, pc}
 800e966:	bf00      	nop
 800e968:	0800f8c7 	.word	0x0800f8c7
 800e96c:	0800f8d8 	.word	0x0800f8d8

0800e970 <__multiply>:
 800e970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e974:	4614      	mov	r4, r2
 800e976:	690a      	ldr	r2, [r1, #16]
 800e978:	6923      	ldr	r3, [r4, #16]
 800e97a:	460d      	mov	r5, r1
 800e97c:	429a      	cmp	r2, r3
 800e97e:	bfbe      	ittt	lt
 800e980:	460b      	movlt	r3, r1
 800e982:	4625      	movlt	r5, r4
 800e984:	461c      	movlt	r4, r3
 800e986:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e98a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e98e:	68ab      	ldr	r3, [r5, #8]
 800e990:	6869      	ldr	r1, [r5, #4]
 800e992:	eb0a 0709 	add.w	r7, sl, r9
 800e996:	42bb      	cmp	r3, r7
 800e998:	b085      	sub	sp, #20
 800e99a:	bfb8      	it	lt
 800e99c:	3101      	addlt	r1, #1
 800e99e:	f7ff fed7 	bl	800e750 <_Balloc>
 800e9a2:	b930      	cbnz	r0, 800e9b2 <__multiply+0x42>
 800e9a4:	4602      	mov	r2, r0
 800e9a6:	f240 115d 	movw	r1, #349	; 0x15d
 800e9aa:	4b41      	ldr	r3, [pc, #260]	; (800eab0 <__multiply+0x140>)
 800e9ac:	4841      	ldr	r0, [pc, #260]	; (800eab4 <__multiply+0x144>)
 800e9ae:	f000 fabd 	bl	800ef2c <__assert_func>
 800e9b2:	f100 0614 	add.w	r6, r0, #20
 800e9b6:	4633      	mov	r3, r6
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e9be:	4543      	cmp	r3, r8
 800e9c0:	d31e      	bcc.n	800ea00 <__multiply+0x90>
 800e9c2:	f105 0c14 	add.w	ip, r5, #20
 800e9c6:	f104 0314 	add.w	r3, r4, #20
 800e9ca:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e9ce:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e9d2:	9202      	str	r2, [sp, #8]
 800e9d4:	ebac 0205 	sub.w	r2, ip, r5
 800e9d8:	3a15      	subs	r2, #21
 800e9da:	f022 0203 	bic.w	r2, r2, #3
 800e9de:	3204      	adds	r2, #4
 800e9e0:	f105 0115 	add.w	r1, r5, #21
 800e9e4:	458c      	cmp	ip, r1
 800e9e6:	bf38      	it	cc
 800e9e8:	2204      	movcc	r2, #4
 800e9ea:	9201      	str	r2, [sp, #4]
 800e9ec:	9a02      	ldr	r2, [sp, #8]
 800e9ee:	9303      	str	r3, [sp, #12]
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	d808      	bhi.n	800ea06 <__multiply+0x96>
 800e9f4:	2f00      	cmp	r7, #0
 800e9f6:	dc55      	bgt.n	800eaa4 <__multiply+0x134>
 800e9f8:	6107      	str	r7, [r0, #16]
 800e9fa:	b005      	add	sp, #20
 800e9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea00:	f843 2b04 	str.w	r2, [r3], #4
 800ea04:	e7db      	b.n	800e9be <__multiply+0x4e>
 800ea06:	f8b3 a000 	ldrh.w	sl, [r3]
 800ea0a:	f1ba 0f00 	cmp.w	sl, #0
 800ea0e:	d020      	beq.n	800ea52 <__multiply+0xe2>
 800ea10:	46b1      	mov	r9, r6
 800ea12:	2200      	movs	r2, #0
 800ea14:	f105 0e14 	add.w	lr, r5, #20
 800ea18:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ea1c:	f8d9 b000 	ldr.w	fp, [r9]
 800ea20:	b2a1      	uxth	r1, r4
 800ea22:	fa1f fb8b 	uxth.w	fp, fp
 800ea26:	fb0a b101 	mla	r1, sl, r1, fp
 800ea2a:	4411      	add	r1, r2
 800ea2c:	f8d9 2000 	ldr.w	r2, [r9]
 800ea30:	0c24      	lsrs	r4, r4, #16
 800ea32:	0c12      	lsrs	r2, r2, #16
 800ea34:	fb0a 2404 	mla	r4, sl, r4, r2
 800ea38:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ea3c:	b289      	uxth	r1, r1
 800ea3e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ea42:	45f4      	cmp	ip, lr
 800ea44:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ea48:	f849 1b04 	str.w	r1, [r9], #4
 800ea4c:	d8e4      	bhi.n	800ea18 <__multiply+0xa8>
 800ea4e:	9901      	ldr	r1, [sp, #4]
 800ea50:	5072      	str	r2, [r6, r1]
 800ea52:	9a03      	ldr	r2, [sp, #12]
 800ea54:	3304      	adds	r3, #4
 800ea56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ea5a:	f1b9 0f00 	cmp.w	r9, #0
 800ea5e:	d01f      	beq.n	800eaa0 <__multiply+0x130>
 800ea60:	46b6      	mov	lr, r6
 800ea62:	f04f 0a00 	mov.w	sl, #0
 800ea66:	6834      	ldr	r4, [r6, #0]
 800ea68:	f105 0114 	add.w	r1, r5, #20
 800ea6c:	880a      	ldrh	r2, [r1, #0]
 800ea6e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ea72:	b2a4      	uxth	r4, r4
 800ea74:	fb09 b202 	mla	r2, r9, r2, fp
 800ea78:	4492      	add	sl, r2
 800ea7a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ea7e:	f84e 4b04 	str.w	r4, [lr], #4
 800ea82:	f851 4b04 	ldr.w	r4, [r1], #4
 800ea86:	f8be 2000 	ldrh.w	r2, [lr]
 800ea8a:	0c24      	lsrs	r4, r4, #16
 800ea8c:	fb09 2404 	mla	r4, r9, r4, r2
 800ea90:	458c      	cmp	ip, r1
 800ea92:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ea96:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ea9a:	d8e7      	bhi.n	800ea6c <__multiply+0xfc>
 800ea9c:	9a01      	ldr	r2, [sp, #4]
 800ea9e:	50b4      	str	r4, [r6, r2]
 800eaa0:	3604      	adds	r6, #4
 800eaa2:	e7a3      	b.n	800e9ec <__multiply+0x7c>
 800eaa4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d1a5      	bne.n	800e9f8 <__multiply+0x88>
 800eaac:	3f01      	subs	r7, #1
 800eaae:	e7a1      	b.n	800e9f4 <__multiply+0x84>
 800eab0:	0800f8c7 	.word	0x0800f8c7
 800eab4:	0800f8d8 	.word	0x0800f8d8

0800eab8 <__pow5mult>:
 800eab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eabc:	4615      	mov	r5, r2
 800eabe:	f012 0203 	ands.w	r2, r2, #3
 800eac2:	4606      	mov	r6, r0
 800eac4:	460f      	mov	r7, r1
 800eac6:	d007      	beq.n	800ead8 <__pow5mult+0x20>
 800eac8:	4c25      	ldr	r4, [pc, #148]	; (800eb60 <__pow5mult+0xa8>)
 800eaca:	3a01      	subs	r2, #1
 800eacc:	2300      	movs	r3, #0
 800eace:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ead2:	f7ff fe9f 	bl	800e814 <__multadd>
 800ead6:	4607      	mov	r7, r0
 800ead8:	10ad      	asrs	r5, r5, #2
 800eada:	d03d      	beq.n	800eb58 <__pow5mult+0xa0>
 800eadc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eade:	b97c      	cbnz	r4, 800eb00 <__pow5mult+0x48>
 800eae0:	2010      	movs	r0, #16
 800eae2:	f7ff fe13 	bl	800e70c <malloc>
 800eae6:	4602      	mov	r2, r0
 800eae8:	6270      	str	r0, [r6, #36]	; 0x24
 800eaea:	b928      	cbnz	r0, 800eaf8 <__pow5mult+0x40>
 800eaec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800eaf0:	4b1c      	ldr	r3, [pc, #112]	; (800eb64 <__pow5mult+0xac>)
 800eaf2:	481d      	ldr	r0, [pc, #116]	; (800eb68 <__pow5mult+0xb0>)
 800eaf4:	f000 fa1a 	bl	800ef2c <__assert_func>
 800eaf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eafc:	6004      	str	r4, [r0, #0]
 800eafe:	60c4      	str	r4, [r0, #12]
 800eb00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eb04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb08:	b94c      	cbnz	r4, 800eb1e <__pow5mult+0x66>
 800eb0a:	f240 2171 	movw	r1, #625	; 0x271
 800eb0e:	4630      	mov	r0, r6
 800eb10:	f7ff ff18 	bl	800e944 <__i2b>
 800eb14:	2300      	movs	r3, #0
 800eb16:	4604      	mov	r4, r0
 800eb18:	f8c8 0008 	str.w	r0, [r8, #8]
 800eb1c:	6003      	str	r3, [r0, #0]
 800eb1e:	f04f 0900 	mov.w	r9, #0
 800eb22:	07eb      	lsls	r3, r5, #31
 800eb24:	d50a      	bpl.n	800eb3c <__pow5mult+0x84>
 800eb26:	4639      	mov	r1, r7
 800eb28:	4622      	mov	r2, r4
 800eb2a:	4630      	mov	r0, r6
 800eb2c:	f7ff ff20 	bl	800e970 <__multiply>
 800eb30:	4680      	mov	r8, r0
 800eb32:	4639      	mov	r1, r7
 800eb34:	4630      	mov	r0, r6
 800eb36:	f7ff fe4b 	bl	800e7d0 <_Bfree>
 800eb3a:	4647      	mov	r7, r8
 800eb3c:	106d      	asrs	r5, r5, #1
 800eb3e:	d00b      	beq.n	800eb58 <__pow5mult+0xa0>
 800eb40:	6820      	ldr	r0, [r4, #0]
 800eb42:	b938      	cbnz	r0, 800eb54 <__pow5mult+0x9c>
 800eb44:	4622      	mov	r2, r4
 800eb46:	4621      	mov	r1, r4
 800eb48:	4630      	mov	r0, r6
 800eb4a:	f7ff ff11 	bl	800e970 <__multiply>
 800eb4e:	6020      	str	r0, [r4, #0]
 800eb50:	f8c0 9000 	str.w	r9, [r0]
 800eb54:	4604      	mov	r4, r0
 800eb56:	e7e4      	b.n	800eb22 <__pow5mult+0x6a>
 800eb58:	4638      	mov	r0, r7
 800eb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb5e:	bf00      	nop
 800eb60:	0800fa28 	.word	0x0800fa28
 800eb64:	0800f851 	.word	0x0800f851
 800eb68:	0800f8d8 	.word	0x0800f8d8

0800eb6c <__lshift>:
 800eb6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb70:	460c      	mov	r4, r1
 800eb72:	4607      	mov	r7, r0
 800eb74:	4691      	mov	r9, r2
 800eb76:	6923      	ldr	r3, [r4, #16]
 800eb78:	6849      	ldr	r1, [r1, #4]
 800eb7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb7e:	68a3      	ldr	r3, [r4, #8]
 800eb80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb84:	f108 0601 	add.w	r6, r8, #1
 800eb88:	42b3      	cmp	r3, r6
 800eb8a:	db0b      	blt.n	800eba4 <__lshift+0x38>
 800eb8c:	4638      	mov	r0, r7
 800eb8e:	f7ff fddf 	bl	800e750 <_Balloc>
 800eb92:	4605      	mov	r5, r0
 800eb94:	b948      	cbnz	r0, 800ebaa <__lshift+0x3e>
 800eb96:	4602      	mov	r2, r0
 800eb98:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eb9c:	4b27      	ldr	r3, [pc, #156]	; (800ec3c <__lshift+0xd0>)
 800eb9e:	4828      	ldr	r0, [pc, #160]	; (800ec40 <__lshift+0xd4>)
 800eba0:	f000 f9c4 	bl	800ef2c <__assert_func>
 800eba4:	3101      	adds	r1, #1
 800eba6:	005b      	lsls	r3, r3, #1
 800eba8:	e7ee      	b.n	800eb88 <__lshift+0x1c>
 800ebaa:	2300      	movs	r3, #0
 800ebac:	f100 0114 	add.w	r1, r0, #20
 800ebb0:	f100 0210 	add.w	r2, r0, #16
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	4553      	cmp	r3, sl
 800ebb8:	db33      	blt.n	800ec22 <__lshift+0xb6>
 800ebba:	6920      	ldr	r0, [r4, #16]
 800ebbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ebc0:	f104 0314 	add.w	r3, r4, #20
 800ebc4:	f019 091f 	ands.w	r9, r9, #31
 800ebc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ebcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ebd0:	d02b      	beq.n	800ec2a <__lshift+0xbe>
 800ebd2:	468a      	mov	sl, r1
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	f1c9 0e20 	rsb	lr, r9, #32
 800ebda:	6818      	ldr	r0, [r3, #0]
 800ebdc:	fa00 f009 	lsl.w	r0, r0, r9
 800ebe0:	4302      	orrs	r2, r0
 800ebe2:	f84a 2b04 	str.w	r2, [sl], #4
 800ebe6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebea:	459c      	cmp	ip, r3
 800ebec:	fa22 f20e 	lsr.w	r2, r2, lr
 800ebf0:	d8f3      	bhi.n	800ebda <__lshift+0x6e>
 800ebf2:	ebac 0304 	sub.w	r3, ip, r4
 800ebf6:	3b15      	subs	r3, #21
 800ebf8:	f023 0303 	bic.w	r3, r3, #3
 800ebfc:	3304      	adds	r3, #4
 800ebfe:	f104 0015 	add.w	r0, r4, #21
 800ec02:	4584      	cmp	ip, r0
 800ec04:	bf38      	it	cc
 800ec06:	2304      	movcc	r3, #4
 800ec08:	50ca      	str	r2, [r1, r3]
 800ec0a:	b10a      	cbz	r2, 800ec10 <__lshift+0xa4>
 800ec0c:	f108 0602 	add.w	r6, r8, #2
 800ec10:	3e01      	subs	r6, #1
 800ec12:	4638      	mov	r0, r7
 800ec14:	4621      	mov	r1, r4
 800ec16:	612e      	str	r6, [r5, #16]
 800ec18:	f7ff fdda 	bl	800e7d0 <_Bfree>
 800ec1c:	4628      	mov	r0, r5
 800ec1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec22:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec26:	3301      	adds	r3, #1
 800ec28:	e7c5      	b.n	800ebb6 <__lshift+0x4a>
 800ec2a:	3904      	subs	r1, #4
 800ec2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec30:	459c      	cmp	ip, r3
 800ec32:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec36:	d8f9      	bhi.n	800ec2c <__lshift+0xc0>
 800ec38:	e7ea      	b.n	800ec10 <__lshift+0xa4>
 800ec3a:	bf00      	nop
 800ec3c:	0800f8c7 	.word	0x0800f8c7
 800ec40:	0800f8d8 	.word	0x0800f8d8

0800ec44 <__mcmp>:
 800ec44:	4603      	mov	r3, r0
 800ec46:	690a      	ldr	r2, [r1, #16]
 800ec48:	6900      	ldr	r0, [r0, #16]
 800ec4a:	b530      	push	{r4, r5, lr}
 800ec4c:	1a80      	subs	r0, r0, r2
 800ec4e:	d10d      	bne.n	800ec6c <__mcmp+0x28>
 800ec50:	3314      	adds	r3, #20
 800ec52:	3114      	adds	r1, #20
 800ec54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ec58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ec5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec64:	4295      	cmp	r5, r2
 800ec66:	d002      	beq.n	800ec6e <__mcmp+0x2a>
 800ec68:	d304      	bcc.n	800ec74 <__mcmp+0x30>
 800ec6a:	2001      	movs	r0, #1
 800ec6c:	bd30      	pop	{r4, r5, pc}
 800ec6e:	42a3      	cmp	r3, r4
 800ec70:	d3f4      	bcc.n	800ec5c <__mcmp+0x18>
 800ec72:	e7fb      	b.n	800ec6c <__mcmp+0x28>
 800ec74:	f04f 30ff 	mov.w	r0, #4294967295
 800ec78:	e7f8      	b.n	800ec6c <__mcmp+0x28>
	...

0800ec7c <__mdiff>:
 800ec7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec80:	460c      	mov	r4, r1
 800ec82:	4606      	mov	r6, r0
 800ec84:	4611      	mov	r1, r2
 800ec86:	4620      	mov	r0, r4
 800ec88:	4692      	mov	sl, r2
 800ec8a:	f7ff ffdb 	bl	800ec44 <__mcmp>
 800ec8e:	1e05      	subs	r5, r0, #0
 800ec90:	d111      	bne.n	800ecb6 <__mdiff+0x3a>
 800ec92:	4629      	mov	r1, r5
 800ec94:	4630      	mov	r0, r6
 800ec96:	f7ff fd5b 	bl	800e750 <_Balloc>
 800ec9a:	4602      	mov	r2, r0
 800ec9c:	b928      	cbnz	r0, 800ecaa <__mdiff+0x2e>
 800ec9e:	f240 2132 	movw	r1, #562	; 0x232
 800eca2:	4b3c      	ldr	r3, [pc, #240]	; (800ed94 <__mdiff+0x118>)
 800eca4:	483c      	ldr	r0, [pc, #240]	; (800ed98 <__mdiff+0x11c>)
 800eca6:	f000 f941 	bl	800ef2c <__assert_func>
 800ecaa:	2301      	movs	r3, #1
 800ecac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ecb0:	4610      	mov	r0, r2
 800ecb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecb6:	bfa4      	itt	ge
 800ecb8:	4653      	movge	r3, sl
 800ecba:	46a2      	movge	sl, r4
 800ecbc:	4630      	mov	r0, r6
 800ecbe:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ecc2:	bfa6      	itte	ge
 800ecc4:	461c      	movge	r4, r3
 800ecc6:	2500      	movge	r5, #0
 800ecc8:	2501      	movlt	r5, #1
 800ecca:	f7ff fd41 	bl	800e750 <_Balloc>
 800ecce:	4602      	mov	r2, r0
 800ecd0:	b918      	cbnz	r0, 800ecda <__mdiff+0x5e>
 800ecd2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ecd6:	4b2f      	ldr	r3, [pc, #188]	; (800ed94 <__mdiff+0x118>)
 800ecd8:	e7e4      	b.n	800eca4 <__mdiff+0x28>
 800ecda:	f100 0814 	add.w	r8, r0, #20
 800ecde:	f8da 7010 	ldr.w	r7, [sl, #16]
 800ece2:	60c5      	str	r5, [r0, #12]
 800ece4:	f04f 0c00 	mov.w	ip, #0
 800ece8:	f10a 0514 	add.w	r5, sl, #20
 800ecec:	f10a 0010 	add.w	r0, sl, #16
 800ecf0:	46c2      	mov	sl, r8
 800ecf2:	6926      	ldr	r6, [r4, #16]
 800ecf4:	f104 0914 	add.w	r9, r4, #20
 800ecf8:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800ecfc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ed00:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800ed04:	f859 3b04 	ldr.w	r3, [r9], #4
 800ed08:	fa1f f18b 	uxth.w	r1, fp
 800ed0c:	4461      	add	r1, ip
 800ed0e:	fa1f fc83 	uxth.w	ip, r3
 800ed12:	0c1b      	lsrs	r3, r3, #16
 800ed14:	eba1 010c 	sub.w	r1, r1, ip
 800ed18:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ed1c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ed20:	b289      	uxth	r1, r1
 800ed22:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ed26:	454e      	cmp	r6, r9
 800ed28:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ed2c:	f84a 3b04 	str.w	r3, [sl], #4
 800ed30:	d8e6      	bhi.n	800ed00 <__mdiff+0x84>
 800ed32:	1b33      	subs	r3, r6, r4
 800ed34:	3b15      	subs	r3, #21
 800ed36:	f023 0303 	bic.w	r3, r3, #3
 800ed3a:	3415      	adds	r4, #21
 800ed3c:	3304      	adds	r3, #4
 800ed3e:	42a6      	cmp	r6, r4
 800ed40:	bf38      	it	cc
 800ed42:	2304      	movcc	r3, #4
 800ed44:	441d      	add	r5, r3
 800ed46:	4443      	add	r3, r8
 800ed48:	461e      	mov	r6, r3
 800ed4a:	462c      	mov	r4, r5
 800ed4c:	4574      	cmp	r4, lr
 800ed4e:	d30e      	bcc.n	800ed6e <__mdiff+0xf2>
 800ed50:	f10e 0103 	add.w	r1, lr, #3
 800ed54:	1b49      	subs	r1, r1, r5
 800ed56:	f021 0103 	bic.w	r1, r1, #3
 800ed5a:	3d03      	subs	r5, #3
 800ed5c:	45ae      	cmp	lr, r5
 800ed5e:	bf38      	it	cc
 800ed60:	2100      	movcc	r1, #0
 800ed62:	4419      	add	r1, r3
 800ed64:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ed68:	b18b      	cbz	r3, 800ed8e <__mdiff+0x112>
 800ed6a:	6117      	str	r7, [r2, #16]
 800ed6c:	e7a0      	b.n	800ecb0 <__mdiff+0x34>
 800ed6e:	f854 8b04 	ldr.w	r8, [r4], #4
 800ed72:	fa1f f188 	uxth.w	r1, r8
 800ed76:	4461      	add	r1, ip
 800ed78:	1408      	asrs	r0, r1, #16
 800ed7a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800ed7e:	b289      	uxth	r1, r1
 800ed80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ed84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed88:	f846 1b04 	str.w	r1, [r6], #4
 800ed8c:	e7de      	b.n	800ed4c <__mdiff+0xd0>
 800ed8e:	3f01      	subs	r7, #1
 800ed90:	e7e8      	b.n	800ed64 <__mdiff+0xe8>
 800ed92:	bf00      	nop
 800ed94:	0800f8c7 	.word	0x0800f8c7
 800ed98:	0800f8d8 	.word	0x0800f8d8

0800ed9c <__d2b>:
 800ed9c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800eda0:	2101      	movs	r1, #1
 800eda2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800eda6:	4690      	mov	r8, r2
 800eda8:	461d      	mov	r5, r3
 800edaa:	f7ff fcd1 	bl	800e750 <_Balloc>
 800edae:	4604      	mov	r4, r0
 800edb0:	b930      	cbnz	r0, 800edc0 <__d2b+0x24>
 800edb2:	4602      	mov	r2, r0
 800edb4:	f240 310a 	movw	r1, #778	; 0x30a
 800edb8:	4b24      	ldr	r3, [pc, #144]	; (800ee4c <__d2b+0xb0>)
 800edba:	4825      	ldr	r0, [pc, #148]	; (800ee50 <__d2b+0xb4>)
 800edbc:	f000 f8b6 	bl	800ef2c <__assert_func>
 800edc0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800edc4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800edc8:	bb2d      	cbnz	r5, 800ee16 <__d2b+0x7a>
 800edca:	9301      	str	r3, [sp, #4]
 800edcc:	f1b8 0300 	subs.w	r3, r8, #0
 800edd0:	d026      	beq.n	800ee20 <__d2b+0x84>
 800edd2:	4668      	mov	r0, sp
 800edd4:	9300      	str	r3, [sp, #0]
 800edd6:	f7ff fd87 	bl	800e8e8 <__lo0bits>
 800edda:	9900      	ldr	r1, [sp, #0]
 800eddc:	b1f0      	cbz	r0, 800ee1c <__d2b+0x80>
 800edde:	9a01      	ldr	r2, [sp, #4]
 800ede0:	f1c0 0320 	rsb	r3, r0, #32
 800ede4:	fa02 f303 	lsl.w	r3, r2, r3
 800ede8:	430b      	orrs	r3, r1
 800edea:	40c2      	lsrs	r2, r0
 800edec:	6163      	str	r3, [r4, #20]
 800edee:	9201      	str	r2, [sp, #4]
 800edf0:	9b01      	ldr	r3, [sp, #4]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	bf14      	ite	ne
 800edf6:	2102      	movne	r1, #2
 800edf8:	2101      	moveq	r1, #1
 800edfa:	61a3      	str	r3, [r4, #24]
 800edfc:	6121      	str	r1, [r4, #16]
 800edfe:	b1c5      	cbz	r5, 800ee32 <__d2b+0x96>
 800ee00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ee04:	4405      	add	r5, r0
 800ee06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ee0a:	603d      	str	r5, [r7, #0]
 800ee0c:	6030      	str	r0, [r6, #0]
 800ee0e:	4620      	mov	r0, r4
 800ee10:	b002      	add	sp, #8
 800ee12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ee1a:	e7d6      	b.n	800edca <__d2b+0x2e>
 800ee1c:	6161      	str	r1, [r4, #20]
 800ee1e:	e7e7      	b.n	800edf0 <__d2b+0x54>
 800ee20:	a801      	add	r0, sp, #4
 800ee22:	f7ff fd61 	bl	800e8e8 <__lo0bits>
 800ee26:	2101      	movs	r1, #1
 800ee28:	9b01      	ldr	r3, [sp, #4]
 800ee2a:	6121      	str	r1, [r4, #16]
 800ee2c:	6163      	str	r3, [r4, #20]
 800ee2e:	3020      	adds	r0, #32
 800ee30:	e7e5      	b.n	800edfe <__d2b+0x62>
 800ee32:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800ee36:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ee3a:	6038      	str	r0, [r7, #0]
 800ee3c:	6918      	ldr	r0, [r3, #16]
 800ee3e:	f7ff fd33 	bl	800e8a8 <__hi0bits>
 800ee42:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800ee46:	6031      	str	r1, [r6, #0]
 800ee48:	e7e1      	b.n	800ee0e <__d2b+0x72>
 800ee4a:	bf00      	nop
 800ee4c:	0800f8c7 	.word	0x0800f8c7
 800ee50:	0800f8d8 	.word	0x0800f8d8

0800ee54 <_calloc_r>:
 800ee54:	b538      	push	{r3, r4, r5, lr}
 800ee56:	fb02 f501 	mul.w	r5, r2, r1
 800ee5a:	4629      	mov	r1, r5
 800ee5c:	f7fd ff68 	bl	800cd30 <_malloc_r>
 800ee60:	4604      	mov	r4, r0
 800ee62:	b118      	cbz	r0, 800ee6c <_calloc_r+0x18>
 800ee64:	462a      	mov	r2, r5
 800ee66:	2100      	movs	r1, #0
 800ee68:	f7fd ff59 	bl	800cd1e <memset>
 800ee6c:	4620      	mov	r0, r4
 800ee6e:	bd38      	pop	{r3, r4, r5, pc}

0800ee70 <_free_r>:
 800ee70:	b538      	push	{r3, r4, r5, lr}
 800ee72:	4605      	mov	r5, r0
 800ee74:	2900      	cmp	r1, #0
 800ee76:	d043      	beq.n	800ef00 <_free_r+0x90>
 800ee78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee7c:	1f0c      	subs	r4, r1, #4
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	bfb8      	it	lt
 800ee82:	18e4      	addlt	r4, r4, r3
 800ee84:	f7ff fc58 	bl	800e738 <__malloc_lock>
 800ee88:	4a1e      	ldr	r2, [pc, #120]	; (800ef04 <_free_r+0x94>)
 800ee8a:	6813      	ldr	r3, [r2, #0]
 800ee8c:	4610      	mov	r0, r2
 800ee8e:	b933      	cbnz	r3, 800ee9e <_free_r+0x2e>
 800ee90:	6063      	str	r3, [r4, #4]
 800ee92:	6014      	str	r4, [r2, #0]
 800ee94:	4628      	mov	r0, r5
 800ee96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee9a:	f7ff bc53 	b.w	800e744 <__malloc_unlock>
 800ee9e:	42a3      	cmp	r3, r4
 800eea0:	d90a      	bls.n	800eeb8 <_free_r+0x48>
 800eea2:	6821      	ldr	r1, [r4, #0]
 800eea4:	1862      	adds	r2, r4, r1
 800eea6:	4293      	cmp	r3, r2
 800eea8:	bf01      	itttt	eq
 800eeaa:	681a      	ldreq	r2, [r3, #0]
 800eeac:	685b      	ldreq	r3, [r3, #4]
 800eeae:	1852      	addeq	r2, r2, r1
 800eeb0:	6022      	streq	r2, [r4, #0]
 800eeb2:	6063      	str	r3, [r4, #4]
 800eeb4:	6004      	str	r4, [r0, #0]
 800eeb6:	e7ed      	b.n	800ee94 <_free_r+0x24>
 800eeb8:	461a      	mov	r2, r3
 800eeba:	685b      	ldr	r3, [r3, #4]
 800eebc:	b10b      	cbz	r3, 800eec2 <_free_r+0x52>
 800eebe:	42a3      	cmp	r3, r4
 800eec0:	d9fa      	bls.n	800eeb8 <_free_r+0x48>
 800eec2:	6811      	ldr	r1, [r2, #0]
 800eec4:	1850      	adds	r0, r2, r1
 800eec6:	42a0      	cmp	r0, r4
 800eec8:	d10b      	bne.n	800eee2 <_free_r+0x72>
 800eeca:	6820      	ldr	r0, [r4, #0]
 800eecc:	4401      	add	r1, r0
 800eece:	1850      	adds	r0, r2, r1
 800eed0:	4283      	cmp	r3, r0
 800eed2:	6011      	str	r1, [r2, #0]
 800eed4:	d1de      	bne.n	800ee94 <_free_r+0x24>
 800eed6:	6818      	ldr	r0, [r3, #0]
 800eed8:	685b      	ldr	r3, [r3, #4]
 800eeda:	4401      	add	r1, r0
 800eedc:	6011      	str	r1, [r2, #0]
 800eede:	6053      	str	r3, [r2, #4]
 800eee0:	e7d8      	b.n	800ee94 <_free_r+0x24>
 800eee2:	d902      	bls.n	800eeea <_free_r+0x7a>
 800eee4:	230c      	movs	r3, #12
 800eee6:	602b      	str	r3, [r5, #0]
 800eee8:	e7d4      	b.n	800ee94 <_free_r+0x24>
 800eeea:	6820      	ldr	r0, [r4, #0]
 800eeec:	1821      	adds	r1, r4, r0
 800eeee:	428b      	cmp	r3, r1
 800eef0:	bf01      	itttt	eq
 800eef2:	6819      	ldreq	r1, [r3, #0]
 800eef4:	685b      	ldreq	r3, [r3, #4]
 800eef6:	1809      	addeq	r1, r1, r0
 800eef8:	6021      	streq	r1, [r4, #0]
 800eefa:	6063      	str	r3, [r4, #4]
 800eefc:	6054      	str	r4, [r2, #4]
 800eefe:	e7c9      	b.n	800ee94 <_free_r+0x24>
 800ef00:	bd38      	pop	{r3, r4, r5, pc}
 800ef02:	bf00      	nop
 800ef04:	20002824 	.word	0x20002824

0800ef08 <_read_r>:
 800ef08:	b538      	push	{r3, r4, r5, lr}
 800ef0a:	4604      	mov	r4, r0
 800ef0c:	4608      	mov	r0, r1
 800ef0e:	4611      	mov	r1, r2
 800ef10:	2200      	movs	r2, #0
 800ef12:	4d05      	ldr	r5, [pc, #20]	; (800ef28 <_read_r+0x20>)
 800ef14:	602a      	str	r2, [r5, #0]
 800ef16:	461a      	mov	r2, r3
 800ef18:	f7f4 fd99 	bl	8003a4e <_read>
 800ef1c:	1c43      	adds	r3, r0, #1
 800ef1e:	d102      	bne.n	800ef26 <_read_r+0x1e>
 800ef20:	682b      	ldr	r3, [r5, #0]
 800ef22:	b103      	cbz	r3, 800ef26 <_read_r+0x1e>
 800ef24:	6023      	str	r3, [r4, #0]
 800ef26:	bd38      	pop	{r3, r4, r5, pc}
 800ef28:	20002bdc 	.word	0x20002bdc

0800ef2c <__assert_func>:
 800ef2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef2e:	4614      	mov	r4, r2
 800ef30:	461a      	mov	r2, r3
 800ef32:	4b09      	ldr	r3, [pc, #36]	; (800ef58 <__assert_func+0x2c>)
 800ef34:	4605      	mov	r5, r0
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	68d8      	ldr	r0, [r3, #12]
 800ef3a:	b14c      	cbz	r4, 800ef50 <__assert_func+0x24>
 800ef3c:	4b07      	ldr	r3, [pc, #28]	; (800ef5c <__assert_func+0x30>)
 800ef3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef42:	9100      	str	r1, [sp, #0]
 800ef44:	462b      	mov	r3, r5
 800ef46:	4906      	ldr	r1, [pc, #24]	; (800ef60 <__assert_func+0x34>)
 800ef48:	f000 f80e 	bl	800ef68 <fiprintf>
 800ef4c:	f000 fa56 	bl	800f3fc <abort>
 800ef50:	4b04      	ldr	r3, [pc, #16]	; (800ef64 <__assert_func+0x38>)
 800ef52:	461c      	mov	r4, r3
 800ef54:	e7f3      	b.n	800ef3e <__assert_func+0x12>
 800ef56:	bf00      	nop
 800ef58:	20000010 	.word	0x20000010
 800ef5c:	0800fa34 	.word	0x0800fa34
 800ef60:	0800fa41 	.word	0x0800fa41
 800ef64:	0800fa6f 	.word	0x0800fa6f

0800ef68 <fiprintf>:
 800ef68:	b40e      	push	{r1, r2, r3}
 800ef6a:	b503      	push	{r0, r1, lr}
 800ef6c:	4601      	mov	r1, r0
 800ef6e:	ab03      	add	r3, sp, #12
 800ef70:	4805      	ldr	r0, [pc, #20]	; (800ef88 <fiprintf+0x20>)
 800ef72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef76:	6800      	ldr	r0, [r0, #0]
 800ef78:	9301      	str	r3, [sp, #4]
 800ef7a:	f000 f841 	bl	800f000 <_vfiprintf_r>
 800ef7e:	b002      	add	sp, #8
 800ef80:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef84:	b003      	add	sp, #12
 800ef86:	4770      	bx	lr
 800ef88:	20000010 	.word	0x20000010

0800ef8c <__ascii_mbtowc>:
 800ef8c:	b082      	sub	sp, #8
 800ef8e:	b901      	cbnz	r1, 800ef92 <__ascii_mbtowc+0x6>
 800ef90:	a901      	add	r1, sp, #4
 800ef92:	b142      	cbz	r2, 800efa6 <__ascii_mbtowc+0x1a>
 800ef94:	b14b      	cbz	r3, 800efaa <__ascii_mbtowc+0x1e>
 800ef96:	7813      	ldrb	r3, [r2, #0]
 800ef98:	600b      	str	r3, [r1, #0]
 800ef9a:	7812      	ldrb	r2, [r2, #0]
 800ef9c:	1e10      	subs	r0, r2, #0
 800ef9e:	bf18      	it	ne
 800efa0:	2001      	movne	r0, #1
 800efa2:	b002      	add	sp, #8
 800efa4:	4770      	bx	lr
 800efa6:	4610      	mov	r0, r2
 800efa8:	e7fb      	b.n	800efa2 <__ascii_mbtowc+0x16>
 800efaa:	f06f 0001 	mvn.w	r0, #1
 800efae:	e7f8      	b.n	800efa2 <__ascii_mbtowc+0x16>

0800efb0 <__sfputc_r>:
 800efb0:	6893      	ldr	r3, [r2, #8]
 800efb2:	b410      	push	{r4}
 800efb4:	3b01      	subs	r3, #1
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	6093      	str	r3, [r2, #8]
 800efba:	da07      	bge.n	800efcc <__sfputc_r+0x1c>
 800efbc:	6994      	ldr	r4, [r2, #24]
 800efbe:	42a3      	cmp	r3, r4
 800efc0:	db01      	blt.n	800efc6 <__sfputc_r+0x16>
 800efc2:	290a      	cmp	r1, #10
 800efc4:	d102      	bne.n	800efcc <__sfputc_r+0x1c>
 800efc6:	bc10      	pop	{r4}
 800efc8:	f000 b94a 	b.w	800f260 <__swbuf_r>
 800efcc:	6813      	ldr	r3, [r2, #0]
 800efce:	1c58      	adds	r0, r3, #1
 800efd0:	6010      	str	r0, [r2, #0]
 800efd2:	7019      	strb	r1, [r3, #0]
 800efd4:	4608      	mov	r0, r1
 800efd6:	bc10      	pop	{r4}
 800efd8:	4770      	bx	lr

0800efda <__sfputs_r>:
 800efda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efdc:	4606      	mov	r6, r0
 800efde:	460f      	mov	r7, r1
 800efe0:	4614      	mov	r4, r2
 800efe2:	18d5      	adds	r5, r2, r3
 800efe4:	42ac      	cmp	r4, r5
 800efe6:	d101      	bne.n	800efec <__sfputs_r+0x12>
 800efe8:	2000      	movs	r0, #0
 800efea:	e007      	b.n	800effc <__sfputs_r+0x22>
 800efec:	463a      	mov	r2, r7
 800efee:	4630      	mov	r0, r6
 800eff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eff4:	f7ff ffdc 	bl	800efb0 <__sfputc_r>
 800eff8:	1c43      	adds	r3, r0, #1
 800effa:	d1f3      	bne.n	800efe4 <__sfputs_r+0xa>
 800effc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f000 <_vfiprintf_r>:
 800f000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f004:	460d      	mov	r5, r1
 800f006:	4614      	mov	r4, r2
 800f008:	4698      	mov	r8, r3
 800f00a:	4606      	mov	r6, r0
 800f00c:	b09d      	sub	sp, #116	; 0x74
 800f00e:	b118      	cbz	r0, 800f018 <_vfiprintf_r+0x18>
 800f010:	6983      	ldr	r3, [r0, #24]
 800f012:	b90b      	cbnz	r3, 800f018 <_vfiprintf_r+0x18>
 800f014:	f7fd fdb0 	bl	800cb78 <__sinit>
 800f018:	4b89      	ldr	r3, [pc, #548]	; (800f240 <_vfiprintf_r+0x240>)
 800f01a:	429d      	cmp	r5, r3
 800f01c:	d11b      	bne.n	800f056 <_vfiprintf_r+0x56>
 800f01e:	6875      	ldr	r5, [r6, #4]
 800f020:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f022:	07d9      	lsls	r1, r3, #31
 800f024:	d405      	bmi.n	800f032 <_vfiprintf_r+0x32>
 800f026:	89ab      	ldrh	r3, [r5, #12]
 800f028:	059a      	lsls	r2, r3, #22
 800f02a:	d402      	bmi.n	800f032 <_vfiprintf_r+0x32>
 800f02c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f02e:	f7fd fe66 	bl	800ccfe <__retarget_lock_acquire_recursive>
 800f032:	89ab      	ldrh	r3, [r5, #12]
 800f034:	071b      	lsls	r3, r3, #28
 800f036:	d501      	bpl.n	800f03c <_vfiprintf_r+0x3c>
 800f038:	692b      	ldr	r3, [r5, #16]
 800f03a:	b9eb      	cbnz	r3, 800f078 <_vfiprintf_r+0x78>
 800f03c:	4629      	mov	r1, r5
 800f03e:	4630      	mov	r0, r6
 800f040:	f000 f96e 	bl	800f320 <__swsetup_r>
 800f044:	b1c0      	cbz	r0, 800f078 <_vfiprintf_r+0x78>
 800f046:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f048:	07dc      	lsls	r4, r3, #31
 800f04a:	d50e      	bpl.n	800f06a <_vfiprintf_r+0x6a>
 800f04c:	f04f 30ff 	mov.w	r0, #4294967295
 800f050:	b01d      	add	sp, #116	; 0x74
 800f052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f056:	4b7b      	ldr	r3, [pc, #492]	; (800f244 <_vfiprintf_r+0x244>)
 800f058:	429d      	cmp	r5, r3
 800f05a:	d101      	bne.n	800f060 <_vfiprintf_r+0x60>
 800f05c:	68b5      	ldr	r5, [r6, #8]
 800f05e:	e7df      	b.n	800f020 <_vfiprintf_r+0x20>
 800f060:	4b79      	ldr	r3, [pc, #484]	; (800f248 <_vfiprintf_r+0x248>)
 800f062:	429d      	cmp	r5, r3
 800f064:	bf08      	it	eq
 800f066:	68f5      	ldreq	r5, [r6, #12]
 800f068:	e7da      	b.n	800f020 <_vfiprintf_r+0x20>
 800f06a:	89ab      	ldrh	r3, [r5, #12]
 800f06c:	0598      	lsls	r0, r3, #22
 800f06e:	d4ed      	bmi.n	800f04c <_vfiprintf_r+0x4c>
 800f070:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f072:	f7fd fe45 	bl	800cd00 <__retarget_lock_release_recursive>
 800f076:	e7e9      	b.n	800f04c <_vfiprintf_r+0x4c>
 800f078:	2300      	movs	r3, #0
 800f07a:	9309      	str	r3, [sp, #36]	; 0x24
 800f07c:	2320      	movs	r3, #32
 800f07e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f082:	2330      	movs	r3, #48	; 0x30
 800f084:	f04f 0901 	mov.w	r9, #1
 800f088:	f8cd 800c 	str.w	r8, [sp, #12]
 800f08c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f24c <_vfiprintf_r+0x24c>
 800f090:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f094:	4623      	mov	r3, r4
 800f096:	469a      	mov	sl, r3
 800f098:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f09c:	b10a      	cbz	r2, 800f0a2 <_vfiprintf_r+0xa2>
 800f09e:	2a25      	cmp	r2, #37	; 0x25
 800f0a0:	d1f9      	bne.n	800f096 <_vfiprintf_r+0x96>
 800f0a2:	ebba 0b04 	subs.w	fp, sl, r4
 800f0a6:	d00b      	beq.n	800f0c0 <_vfiprintf_r+0xc0>
 800f0a8:	465b      	mov	r3, fp
 800f0aa:	4622      	mov	r2, r4
 800f0ac:	4629      	mov	r1, r5
 800f0ae:	4630      	mov	r0, r6
 800f0b0:	f7ff ff93 	bl	800efda <__sfputs_r>
 800f0b4:	3001      	adds	r0, #1
 800f0b6:	f000 80aa 	beq.w	800f20e <_vfiprintf_r+0x20e>
 800f0ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f0bc:	445a      	add	r2, fp
 800f0be:	9209      	str	r2, [sp, #36]	; 0x24
 800f0c0:	f89a 3000 	ldrb.w	r3, [sl]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	f000 80a2 	beq.w	800f20e <_vfiprintf_r+0x20e>
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f0d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f0d4:	f10a 0a01 	add.w	sl, sl, #1
 800f0d8:	9304      	str	r3, [sp, #16]
 800f0da:	9307      	str	r3, [sp, #28]
 800f0dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f0e0:	931a      	str	r3, [sp, #104]	; 0x68
 800f0e2:	4654      	mov	r4, sl
 800f0e4:	2205      	movs	r2, #5
 800f0e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0ea:	4858      	ldr	r0, [pc, #352]	; (800f24c <_vfiprintf_r+0x24c>)
 800f0ec:	f7ff fb16 	bl	800e71c <memchr>
 800f0f0:	9a04      	ldr	r2, [sp, #16]
 800f0f2:	b9d8      	cbnz	r0, 800f12c <_vfiprintf_r+0x12c>
 800f0f4:	06d1      	lsls	r1, r2, #27
 800f0f6:	bf44      	itt	mi
 800f0f8:	2320      	movmi	r3, #32
 800f0fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f0fe:	0713      	lsls	r3, r2, #28
 800f100:	bf44      	itt	mi
 800f102:	232b      	movmi	r3, #43	; 0x2b
 800f104:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f108:	f89a 3000 	ldrb.w	r3, [sl]
 800f10c:	2b2a      	cmp	r3, #42	; 0x2a
 800f10e:	d015      	beq.n	800f13c <_vfiprintf_r+0x13c>
 800f110:	4654      	mov	r4, sl
 800f112:	2000      	movs	r0, #0
 800f114:	f04f 0c0a 	mov.w	ip, #10
 800f118:	9a07      	ldr	r2, [sp, #28]
 800f11a:	4621      	mov	r1, r4
 800f11c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f120:	3b30      	subs	r3, #48	; 0x30
 800f122:	2b09      	cmp	r3, #9
 800f124:	d94e      	bls.n	800f1c4 <_vfiprintf_r+0x1c4>
 800f126:	b1b0      	cbz	r0, 800f156 <_vfiprintf_r+0x156>
 800f128:	9207      	str	r2, [sp, #28]
 800f12a:	e014      	b.n	800f156 <_vfiprintf_r+0x156>
 800f12c:	eba0 0308 	sub.w	r3, r0, r8
 800f130:	fa09 f303 	lsl.w	r3, r9, r3
 800f134:	4313      	orrs	r3, r2
 800f136:	46a2      	mov	sl, r4
 800f138:	9304      	str	r3, [sp, #16]
 800f13a:	e7d2      	b.n	800f0e2 <_vfiprintf_r+0xe2>
 800f13c:	9b03      	ldr	r3, [sp, #12]
 800f13e:	1d19      	adds	r1, r3, #4
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	9103      	str	r1, [sp, #12]
 800f144:	2b00      	cmp	r3, #0
 800f146:	bfbb      	ittet	lt
 800f148:	425b      	neglt	r3, r3
 800f14a:	f042 0202 	orrlt.w	r2, r2, #2
 800f14e:	9307      	strge	r3, [sp, #28]
 800f150:	9307      	strlt	r3, [sp, #28]
 800f152:	bfb8      	it	lt
 800f154:	9204      	strlt	r2, [sp, #16]
 800f156:	7823      	ldrb	r3, [r4, #0]
 800f158:	2b2e      	cmp	r3, #46	; 0x2e
 800f15a:	d10c      	bne.n	800f176 <_vfiprintf_r+0x176>
 800f15c:	7863      	ldrb	r3, [r4, #1]
 800f15e:	2b2a      	cmp	r3, #42	; 0x2a
 800f160:	d135      	bne.n	800f1ce <_vfiprintf_r+0x1ce>
 800f162:	9b03      	ldr	r3, [sp, #12]
 800f164:	3402      	adds	r4, #2
 800f166:	1d1a      	adds	r2, r3, #4
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	9203      	str	r2, [sp, #12]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	bfb8      	it	lt
 800f170:	f04f 33ff 	movlt.w	r3, #4294967295
 800f174:	9305      	str	r3, [sp, #20]
 800f176:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f25c <_vfiprintf_r+0x25c>
 800f17a:	2203      	movs	r2, #3
 800f17c:	4650      	mov	r0, sl
 800f17e:	7821      	ldrb	r1, [r4, #0]
 800f180:	f7ff facc 	bl	800e71c <memchr>
 800f184:	b140      	cbz	r0, 800f198 <_vfiprintf_r+0x198>
 800f186:	2340      	movs	r3, #64	; 0x40
 800f188:	eba0 000a 	sub.w	r0, r0, sl
 800f18c:	fa03 f000 	lsl.w	r0, r3, r0
 800f190:	9b04      	ldr	r3, [sp, #16]
 800f192:	3401      	adds	r4, #1
 800f194:	4303      	orrs	r3, r0
 800f196:	9304      	str	r3, [sp, #16]
 800f198:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f19c:	2206      	movs	r2, #6
 800f19e:	482c      	ldr	r0, [pc, #176]	; (800f250 <_vfiprintf_r+0x250>)
 800f1a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f1a4:	f7ff faba 	bl	800e71c <memchr>
 800f1a8:	2800      	cmp	r0, #0
 800f1aa:	d03f      	beq.n	800f22c <_vfiprintf_r+0x22c>
 800f1ac:	4b29      	ldr	r3, [pc, #164]	; (800f254 <_vfiprintf_r+0x254>)
 800f1ae:	bb1b      	cbnz	r3, 800f1f8 <_vfiprintf_r+0x1f8>
 800f1b0:	9b03      	ldr	r3, [sp, #12]
 800f1b2:	3307      	adds	r3, #7
 800f1b4:	f023 0307 	bic.w	r3, r3, #7
 800f1b8:	3308      	adds	r3, #8
 800f1ba:	9303      	str	r3, [sp, #12]
 800f1bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1be:	443b      	add	r3, r7
 800f1c0:	9309      	str	r3, [sp, #36]	; 0x24
 800f1c2:	e767      	b.n	800f094 <_vfiprintf_r+0x94>
 800f1c4:	460c      	mov	r4, r1
 800f1c6:	2001      	movs	r0, #1
 800f1c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f1cc:	e7a5      	b.n	800f11a <_vfiprintf_r+0x11a>
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	f04f 0c0a 	mov.w	ip, #10
 800f1d4:	4619      	mov	r1, r3
 800f1d6:	3401      	adds	r4, #1
 800f1d8:	9305      	str	r3, [sp, #20]
 800f1da:	4620      	mov	r0, r4
 800f1dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1e0:	3a30      	subs	r2, #48	; 0x30
 800f1e2:	2a09      	cmp	r2, #9
 800f1e4:	d903      	bls.n	800f1ee <_vfiprintf_r+0x1ee>
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d0c5      	beq.n	800f176 <_vfiprintf_r+0x176>
 800f1ea:	9105      	str	r1, [sp, #20]
 800f1ec:	e7c3      	b.n	800f176 <_vfiprintf_r+0x176>
 800f1ee:	4604      	mov	r4, r0
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800f1f6:	e7f0      	b.n	800f1da <_vfiprintf_r+0x1da>
 800f1f8:	ab03      	add	r3, sp, #12
 800f1fa:	9300      	str	r3, [sp, #0]
 800f1fc:	462a      	mov	r2, r5
 800f1fe:	4630      	mov	r0, r6
 800f200:	4b15      	ldr	r3, [pc, #84]	; (800f258 <_vfiprintf_r+0x258>)
 800f202:	a904      	add	r1, sp, #16
 800f204:	f7fd fe8c 	bl	800cf20 <_printf_float>
 800f208:	4607      	mov	r7, r0
 800f20a:	1c78      	adds	r0, r7, #1
 800f20c:	d1d6      	bne.n	800f1bc <_vfiprintf_r+0x1bc>
 800f20e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f210:	07d9      	lsls	r1, r3, #31
 800f212:	d405      	bmi.n	800f220 <_vfiprintf_r+0x220>
 800f214:	89ab      	ldrh	r3, [r5, #12]
 800f216:	059a      	lsls	r2, r3, #22
 800f218:	d402      	bmi.n	800f220 <_vfiprintf_r+0x220>
 800f21a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f21c:	f7fd fd70 	bl	800cd00 <__retarget_lock_release_recursive>
 800f220:	89ab      	ldrh	r3, [r5, #12]
 800f222:	065b      	lsls	r3, r3, #25
 800f224:	f53f af12 	bmi.w	800f04c <_vfiprintf_r+0x4c>
 800f228:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f22a:	e711      	b.n	800f050 <_vfiprintf_r+0x50>
 800f22c:	ab03      	add	r3, sp, #12
 800f22e:	9300      	str	r3, [sp, #0]
 800f230:	462a      	mov	r2, r5
 800f232:	4630      	mov	r0, r6
 800f234:	4b08      	ldr	r3, [pc, #32]	; (800f258 <_vfiprintf_r+0x258>)
 800f236:	a904      	add	r1, sp, #16
 800f238:	f7fe f90e 	bl	800d458 <_printf_i>
 800f23c:	e7e4      	b.n	800f208 <_vfiprintf_r+0x208>
 800f23e:	bf00      	nop
 800f240:	0800f7cc 	.word	0x0800f7cc
 800f244:	0800f7ec 	.word	0x0800f7ec
 800f248:	0800f7ac 	.word	0x0800f7ac
 800f24c:	0800fa7a 	.word	0x0800fa7a
 800f250:	0800fa84 	.word	0x0800fa84
 800f254:	0800cf21 	.word	0x0800cf21
 800f258:	0800efdb 	.word	0x0800efdb
 800f25c:	0800fa80 	.word	0x0800fa80

0800f260 <__swbuf_r>:
 800f260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f262:	460e      	mov	r6, r1
 800f264:	4614      	mov	r4, r2
 800f266:	4605      	mov	r5, r0
 800f268:	b118      	cbz	r0, 800f272 <__swbuf_r+0x12>
 800f26a:	6983      	ldr	r3, [r0, #24]
 800f26c:	b90b      	cbnz	r3, 800f272 <__swbuf_r+0x12>
 800f26e:	f7fd fc83 	bl	800cb78 <__sinit>
 800f272:	4b21      	ldr	r3, [pc, #132]	; (800f2f8 <__swbuf_r+0x98>)
 800f274:	429c      	cmp	r4, r3
 800f276:	d12b      	bne.n	800f2d0 <__swbuf_r+0x70>
 800f278:	686c      	ldr	r4, [r5, #4]
 800f27a:	69a3      	ldr	r3, [r4, #24]
 800f27c:	60a3      	str	r3, [r4, #8]
 800f27e:	89a3      	ldrh	r3, [r4, #12]
 800f280:	071a      	lsls	r2, r3, #28
 800f282:	d52f      	bpl.n	800f2e4 <__swbuf_r+0x84>
 800f284:	6923      	ldr	r3, [r4, #16]
 800f286:	b36b      	cbz	r3, 800f2e4 <__swbuf_r+0x84>
 800f288:	6923      	ldr	r3, [r4, #16]
 800f28a:	6820      	ldr	r0, [r4, #0]
 800f28c:	b2f6      	uxtb	r6, r6
 800f28e:	1ac0      	subs	r0, r0, r3
 800f290:	6963      	ldr	r3, [r4, #20]
 800f292:	4637      	mov	r7, r6
 800f294:	4283      	cmp	r3, r0
 800f296:	dc04      	bgt.n	800f2a2 <__swbuf_r+0x42>
 800f298:	4621      	mov	r1, r4
 800f29a:	4628      	mov	r0, r5
 800f29c:	f7ff f9e4 	bl	800e668 <_fflush_r>
 800f2a0:	bb30      	cbnz	r0, 800f2f0 <__swbuf_r+0x90>
 800f2a2:	68a3      	ldr	r3, [r4, #8]
 800f2a4:	3001      	adds	r0, #1
 800f2a6:	3b01      	subs	r3, #1
 800f2a8:	60a3      	str	r3, [r4, #8]
 800f2aa:	6823      	ldr	r3, [r4, #0]
 800f2ac:	1c5a      	adds	r2, r3, #1
 800f2ae:	6022      	str	r2, [r4, #0]
 800f2b0:	701e      	strb	r6, [r3, #0]
 800f2b2:	6963      	ldr	r3, [r4, #20]
 800f2b4:	4283      	cmp	r3, r0
 800f2b6:	d004      	beq.n	800f2c2 <__swbuf_r+0x62>
 800f2b8:	89a3      	ldrh	r3, [r4, #12]
 800f2ba:	07db      	lsls	r3, r3, #31
 800f2bc:	d506      	bpl.n	800f2cc <__swbuf_r+0x6c>
 800f2be:	2e0a      	cmp	r6, #10
 800f2c0:	d104      	bne.n	800f2cc <__swbuf_r+0x6c>
 800f2c2:	4621      	mov	r1, r4
 800f2c4:	4628      	mov	r0, r5
 800f2c6:	f7ff f9cf 	bl	800e668 <_fflush_r>
 800f2ca:	b988      	cbnz	r0, 800f2f0 <__swbuf_r+0x90>
 800f2cc:	4638      	mov	r0, r7
 800f2ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2d0:	4b0a      	ldr	r3, [pc, #40]	; (800f2fc <__swbuf_r+0x9c>)
 800f2d2:	429c      	cmp	r4, r3
 800f2d4:	d101      	bne.n	800f2da <__swbuf_r+0x7a>
 800f2d6:	68ac      	ldr	r4, [r5, #8]
 800f2d8:	e7cf      	b.n	800f27a <__swbuf_r+0x1a>
 800f2da:	4b09      	ldr	r3, [pc, #36]	; (800f300 <__swbuf_r+0xa0>)
 800f2dc:	429c      	cmp	r4, r3
 800f2de:	bf08      	it	eq
 800f2e0:	68ec      	ldreq	r4, [r5, #12]
 800f2e2:	e7ca      	b.n	800f27a <__swbuf_r+0x1a>
 800f2e4:	4621      	mov	r1, r4
 800f2e6:	4628      	mov	r0, r5
 800f2e8:	f000 f81a 	bl	800f320 <__swsetup_r>
 800f2ec:	2800      	cmp	r0, #0
 800f2ee:	d0cb      	beq.n	800f288 <__swbuf_r+0x28>
 800f2f0:	f04f 37ff 	mov.w	r7, #4294967295
 800f2f4:	e7ea      	b.n	800f2cc <__swbuf_r+0x6c>
 800f2f6:	bf00      	nop
 800f2f8:	0800f7cc 	.word	0x0800f7cc
 800f2fc:	0800f7ec 	.word	0x0800f7ec
 800f300:	0800f7ac 	.word	0x0800f7ac

0800f304 <__ascii_wctomb>:
 800f304:	4603      	mov	r3, r0
 800f306:	4608      	mov	r0, r1
 800f308:	b141      	cbz	r1, 800f31c <__ascii_wctomb+0x18>
 800f30a:	2aff      	cmp	r2, #255	; 0xff
 800f30c:	d904      	bls.n	800f318 <__ascii_wctomb+0x14>
 800f30e:	228a      	movs	r2, #138	; 0x8a
 800f310:	f04f 30ff 	mov.w	r0, #4294967295
 800f314:	601a      	str	r2, [r3, #0]
 800f316:	4770      	bx	lr
 800f318:	2001      	movs	r0, #1
 800f31a:	700a      	strb	r2, [r1, #0]
 800f31c:	4770      	bx	lr
	...

0800f320 <__swsetup_r>:
 800f320:	4b32      	ldr	r3, [pc, #200]	; (800f3ec <__swsetup_r+0xcc>)
 800f322:	b570      	push	{r4, r5, r6, lr}
 800f324:	681d      	ldr	r5, [r3, #0]
 800f326:	4606      	mov	r6, r0
 800f328:	460c      	mov	r4, r1
 800f32a:	b125      	cbz	r5, 800f336 <__swsetup_r+0x16>
 800f32c:	69ab      	ldr	r3, [r5, #24]
 800f32e:	b913      	cbnz	r3, 800f336 <__swsetup_r+0x16>
 800f330:	4628      	mov	r0, r5
 800f332:	f7fd fc21 	bl	800cb78 <__sinit>
 800f336:	4b2e      	ldr	r3, [pc, #184]	; (800f3f0 <__swsetup_r+0xd0>)
 800f338:	429c      	cmp	r4, r3
 800f33a:	d10f      	bne.n	800f35c <__swsetup_r+0x3c>
 800f33c:	686c      	ldr	r4, [r5, #4]
 800f33e:	89a3      	ldrh	r3, [r4, #12]
 800f340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f344:	0719      	lsls	r1, r3, #28
 800f346:	d42c      	bmi.n	800f3a2 <__swsetup_r+0x82>
 800f348:	06dd      	lsls	r5, r3, #27
 800f34a:	d411      	bmi.n	800f370 <__swsetup_r+0x50>
 800f34c:	2309      	movs	r3, #9
 800f34e:	6033      	str	r3, [r6, #0]
 800f350:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f354:	f04f 30ff 	mov.w	r0, #4294967295
 800f358:	81a3      	strh	r3, [r4, #12]
 800f35a:	e03e      	b.n	800f3da <__swsetup_r+0xba>
 800f35c:	4b25      	ldr	r3, [pc, #148]	; (800f3f4 <__swsetup_r+0xd4>)
 800f35e:	429c      	cmp	r4, r3
 800f360:	d101      	bne.n	800f366 <__swsetup_r+0x46>
 800f362:	68ac      	ldr	r4, [r5, #8]
 800f364:	e7eb      	b.n	800f33e <__swsetup_r+0x1e>
 800f366:	4b24      	ldr	r3, [pc, #144]	; (800f3f8 <__swsetup_r+0xd8>)
 800f368:	429c      	cmp	r4, r3
 800f36a:	bf08      	it	eq
 800f36c:	68ec      	ldreq	r4, [r5, #12]
 800f36e:	e7e6      	b.n	800f33e <__swsetup_r+0x1e>
 800f370:	0758      	lsls	r0, r3, #29
 800f372:	d512      	bpl.n	800f39a <__swsetup_r+0x7a>
 800f374:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f376:	b141      	cbz	r1, 800f38a <__swsetup_r+0x6a>
 800f378:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f37c:	4299      	cmp	r1, r3
 800f37e:	d002      	beq.n	800f386 <__swsetup_r+0x66>
 800f380:	4630      	mov	r0, r6
 800f382:	f7ff fd75 	bl	800ee70 <_free_r>
 800f386:	2300      	movs	r3, #0
 800f388:	6363      	str	r3, [r4, #52]	; 0x34
 800f38a:	89a3      	ldrh	r3, [r4, #12]
 800f38c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f390:	81a3      	strh	r3, [r4, #12]
 800f392:	2300      	movs	r3, #0
 800f394:	6063      	str	r3, [r4, #4]
 800f396:	6923      	ldr	r3, [r4, #16]
 800f398:	6023      	str	r3, [r4, #0]
 800f39a:	89a3      	ldrh	r3, [r4, #12]
 800f39c:	f043 0308 	orr.w	r3, r3, #8
 800f3a0:	81a3      	strh	r3, [r4, #12]
 800f3a2:	6923      	ldr	r3, [r4, #16]
 800f3a4:	b94b      	cbnz	r3, 800f3ba <__swsetup_r+0x9a>
 800f3a6:	89a3      	ldrh	r3, [r4, #12]
 800f3a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f3ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3b0:	d003      	beq.n	800f3ba <__swsetup_r+0x9a>
 800f3b2:	4621      	mov	r1, r4
 800f3b4:	4630      	mov	r0, r6
 800f3b6:	f000 f84d 	bl	800f454 <__smakebuf_r>
 800f3ba:	89a0      	ldrh	r0, [r4, #12]
 800f3bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f3c0:	f010 0301 	ands.w	r3, r0, #1
 800f3c4:	d00a      	beq.n	800f3dc <__swsetup_r+0xbc>
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	60a3      	str	r3, [r4, #8]
 800f3ca:	6963      	ldr	r3, [r4, #20]
 800f3cc:	425b      	negs	r3, r3
 800f3ce:	61a3      	str	r3, [r4, #24]
 800f3d0:	6923      	ldr	r3, [r4, #16]
 800f3d2:	b943      	cbnz	r3, 800f3e6 <__swsetup_r+0xc6>
 800f3d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f3d8:	d1ba      	bne.n	800f350 <__swsetup_r+0x30>
 800f3da:	bd70      	pop	{r4, r5, r6, pc}
 800f3dc:	0781      	lsls	r1, r0, #30
 800f3de:	bf58      	it	pl
 800f3e0:	6963      	ldrpl	r3, [r4, #20]
 800f3e2:	60a3      	str	r3, [r4, #8]
 800f3e4:	e7f4      	b.n	800f3d0 <__swsetup_r+0xb0>
 800f3e6:	2000      	movs	r0, #0
 800f3e8:	e7f7      	b.n	800f3da <__swsetup_r+0xba>
 800f3ea:	bf00      	nop
 800f3ec:	20000010 	.word	0x20000010
 800f3f0:	0800f7cc 	.word	0x0800f7cc
 800f3f4:	0800f7ec 	.word	0x0800f7ec
 800f3f8:	0800f7ac 	.word	0x0800f7ac

0800f3fc <abort>:
 800f3fc:	2006      	movs	r0, #6
 800f3fe:	b508      	push	{r3, lr}
 800f400:	f000 f890 	bl	800f524 <raise>
 800f404:	2001      	movs	r0, #1
 800f406:	f7f4 fb18 	bl	8003a3a <_exit>

0800f40a <__swhatbuf_r>:
 800f40a:	b570      	push	{r4, r5, r6, lr}
 800f40c:	460e      	mov	r6, r1
 800f40e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f412:	4614      	mov	r4, r2
 800f414:	2900      	cmp	r1, #0
 800f416:	461d      	mov	r5, r3
 800f418:	b096      	sub	sp, #88	; 0x58
 800f41a:	da07      	bge.n	800f42c <__swhatbuf_r+0x22>
 800f41c:	2300      	movs	r3, #0
 800f41e:	602b      	str	r3, [r5, #0]
 800f420:	89b3      	ldrh	r3, [r6, #12]
 800f422:	061a      	lsls	r2, r3, #24
 800f424:	d410      	bmi.n	800f448 <__swhatbuf_r+0x3e>
 800f426:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f42a:	e00e      	b.n	800f44a <__swhatbuf_r+0x40>
 800f42c:	466a      	mov	r2, sp
 800f42e:	f000 f895 	bl	800f55c <_fstat_r>
 800f432:	2800      	cmp	r0, #0
 800f434:	dbf2      	blt.n	800f41c <__swhatbuf_r+0x12>
 800f436:	9a01      	ldr	r2, [sp, #4]
 800f438:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f43c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f440:	425a      	negs	r2, r3
 800f442:	415a      	adcs	r2, r3
 800f444:	602a      	str	r2, [r5, #0]
 800f446:	e7ee      	b.n	800f426 <__swhatbuf_r+0x1c>
 800f448:	2340      	movs	r3, #64	; 0x40
 800f44a:	2000      	movs	r0, #0
 800f44c:	6023      	str	r3, [r4, #0]
 800f44e:	b016      	add	sp, #88	; 0x58
 800f450:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f454 <__smakebuf_r>:
 800f454:	898b      	ldrh	r3, [r1, #12]
 800f456:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f458:	079d      	lsls	r5, r3, #30
 800f45a:	4606      	mov	r6, r0
 800f45c:	460c      	mov	r4, r1
 800f45e:	d507      	bpl.n	800f470 <__smakebuf_r+0x1c>
 800f460:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f464:	6023      	str	r3, [r4, #0]
 800f466:	6123      	str	r3, [r4, #16]
 800f468:	2301      	movs	r3, #1
 800f46a:	6163      	str	r3, [r4, #20]
 800f46c:	b002      	add	sp, #8
 800f46e:	bd70      	pop	{r4, r5, r6, pc}
 800f470:	466a      	mov	r2, sp
 800f472:	ab01      	add	r3, sp, #4
 800f474:	f7ff ffc9 	bl	800f40a <__swhatbuf_r>
 800f478:	9900      	ldr	r1, [sp, #0]
 800f47a:	4605      	mov	r5, r0
 800f47c:	4630      	mov	r0, r6
 800f47e:	f7fd fc57 	bl	800cd30 <_malloc_r>
 800f482:	b948      	cbnz	r0, 800f498 <__smakebuf_r+0x44>
 800f484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f488:	059a      	lsls	r2, r3, #22
 800f48a:	d4ef      	bmi.n	800f46c <__smakebuf_r+0x18>
 800f48c:	f023 0303 	bic.w	r3, r3, #3
 800f490:	f043 0302 	orr.w	r3, r3, #2
 800f494:	81a3      	strh	r3, [r4, #12]
 800f496:	e7e3      	b.n	800f460 <__smakebuf_r+0xc>
 800f498:	4b0d      	ldr	r3, [pc, #52]	; (800f4d0 <__smakebuf_r+0x7c>)
 800f49a:	62b3      	str	r3, [r6, #40]	; 0x28
 800f49c:	89a3      	ldrh	r3, [r4, #12]
 800f49e:	6020      	str	r0, [r4, #0]
 800f4a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4a4:	81a3      	strh	r3, [r4, #12]
 800f4a6:	9b00      	ldr	r3, [sp, #0]
 800f4a8:	6120      	str	r0, [r4, #16]
 800f4aa:	6163      	str	r3, [r4, #20]
 800f4ac:	9b01      	ldr	r3, [sp, #4]
 800f4ae:	b15b      	cbz	r3, 800f4c8 <__smakebuf_r+0x74>
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4b6:	f000 f863 	bl	800f580 <_isatty_r>
 800f4ba:	b128      	cbz	r0, 800f4c8 <__smakebuf_r+0x74>
 800f4bc:	89a3      	ldrh	r3, [r4, #12]
 800f4be:	f023 0303 	bic.w	r3, r3, #3
 800f4c2:	f043 0301 	orr.w	r3, r3, #1
 800f4c6:	81a3      	strh	r3, [r4, #12]
 800f4c8:	89a0      	ldrh	r0, [r4, #12]
 800f4ca:	4305      	orrs	r5, r0
 800f4cc:	81a5      	strh	r5, [r4, #12]
 800f4ce:	e7cd      	b.n	800f46c <__smakebuf_r+0x18>
 800f4d0:	0800cb11 	.word	0x0800cb11

0800f4d4 <_raise_r>:
 800f4d4:	291f      	cmp	r1, #31
 800f4d6:	b538      	push	{r3, r4, r5, lr}
 800f4d8:	4604      	mov	r4, r0
 800f4da:	460d      	mov	r5, r1
 800f4dc:	d904      	bls.n	800f4e8 <_raise_r+0x14>
 800f4de:	2316      	movs	r3, #22
 800f4e0:	6003      	str	r3, [r0, #0]
 800f4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800f4e6:	bd38      	pop	{r3, r4, r5, pc}
 800f4e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f4ea:	b112      	cbz	r2, 800f4f2 <_raise_r+0x1e>
 800f4ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f4f0:	b94b      	cbnz	r3, 800f506 <_raise_r+0x32>
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	f000 f830 	bl	800f558 <_getpid_r>
 800f4f8:	462a      	mov	r2, r5
 800f4fa:	4601      	mov	r1, r0
 800f4fc:	4620      	mov	r0, r4
 800f4fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f502:	f000 b817 	b.w	800f534 <_kill_r>
 800f506:	2b01      	cmp	r3, #1
 800f508:	d00a      	beq.n	800f520 <_raise_r+0x4c>
 800f50a:	1c59      	adds	r1, r3, #1
 800f50c:	d103      	bne.n	800f516 <_raise_r+0x42>
 800f50e:	2316      	movs	r3, #22
 800f510:	6003      	str	r3, [r0, #0]
 800f512:	2001      	movs	r0, #1
 800f514:	e7e7      	b.n	800f4e6 <_raise_r+0x12>
 800f516:	2400      	movs	r4, #0
 800f518:	4628      	mov	r0, r5
 800f51a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f51e:	4798      	blx	r3
 800f520:	2000      	movs	r0, #0
 800f522:	e7e0      	b.n	800f4e6 <_raise_r+0x12>

0800f524 <raise>:
 800f524:	4b02      	ldr	r3, [pc, #8]	; (800f530 <raise+0xc>)
 800f526:	4601      	mov	r1, r0
 800f528:	6818      	ldr	r0, [r3, #0]
 800f52a:	f7ff bfd3 	b.w	800f4d4 <_raise_r>
 800f52e:	bf00      	nop
 800f530:	20000010 	.word	0x20000010

0800f534 <_kill_r>:
 800f534:	b538      	push	{r3, r4, r5, lr}
 800f536:	2300      	movs	r3, #0
 800f538:	4d06      	ldr	r5, [pc, #24]	; (800f554 <_kill_r+0x20>)
 800f53a:	4604      	mov	r4, r0
 800f53c:	4608      	mov	r0, r1
 800f53e:	4611      	mov	r1, r2
 800f540:	602b      	str	r3, [r5, #0]
 800f542:	f7f4 fa6a 	bl	8003a1a <_kill>
 800f546:	1c43      	adds	r3, r0, #1
 800f548:	d102      	bne.n	800f550 <_kill_r+0x1c>
 800f54a:	682b      	ldr	r3, [r5, #0]
 800f54c:	b103      	cbz	r3, 800f550 <_kill_r+0x1c>
 800f54e:	6023      	str	r3, [r4, #0]
 800f550:	bd38      	pop	{r3, r4, r5, pc}
 800f552:	bf00      	nop
 800f554:	20002bdc 	.word	0x20002bdc

0800f558 <_getpid_r>:
 800f558:	f7f4 ba58 	b.w	8003a0c <_getpid>

0800f55c <_fstat_r>:
 800f55c:	b538      	push	{r3, r4, r5, lr}
 800f55e:	2300      	movs	r3, #0
 800f560:	4d06      	ldr	r5, [pc, #24]	; (800f57c <_fstat_r+0x20>)
 800f562:	4604      	mov	r4, r0
 800f564:	4608      	mov	r0, r1
 800f566:	4611      	mov	r1, r2
 800f568:	602b      	str	r3, [r5, #0]
 800f56a:	f7f4 fab4 	bl	8003ad6 <_fstat>
 800f56e:	1c43      	adds	r3, r0, #1
 800f570:	d102      	bne.n	800f578 <_fstat_r+0x1c>
 800f572:	682b      	ldr	r3, [r5, #0]
 800f574:	b103      	cbz	r3, 800f578 <_fstat_r+0x1c>
 800f576:	6023      	str	r3, [r4, #0]
 800f578:	bd38      	pop	{r3, r4, r5, pc}
 800f57a:	bf00      	nop
 800f57c:	20002bdc 	.word	0x20002bdc

0800f580 <_isatty_r>:
 800f580:	b538      	push	{r3, r4, r5, lr}
 800f582:	2300      	movs	r3, #0
 800f584:	4d05      	ldr	r5, [pc, #20]	; (800f59c <_isatty_r+0x1c>)
 800f586:	4604      	mov	r4, r0
 800f588:	4608      	mov	r0, r1
 800f58a:	602b      	str	r3, [r5, #0]
 800f58c:	f7f4 fab2 	bl	8003af4 <_isatty>
 800f590:	1c43      	adds	r3, r0, #1
 800f592:	d102      	bne.n	800f59a <_isatty_r+0x1a>
 800f594:	682b      	ldr	r3, [r5, #0]
 800f596:	b103      	cbz	r3, 800f59a <_isatty_r+0x1a>
 800f598:	6023      	str	r3, [r4, #0]
 800f59a:	bd38      	pop	{r3, r4, r5, pc}
 800f59c:	20002bdc 	.word	0x20002bdc

0800f5a0 <_init>:
 800f5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5a2:	bf00      	nop
 800f5a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5a6:	bc08      	pop	{r3}
 800f5a8:	469e      	mov	lr, r3
 800f5aa:	4770      	bx	lr

0800f5ac <_fini>:
 800f5ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ae:	bf00      	nop
 800f5b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5b2:	bc08      	pop	{r3}
 800f5b4:	469e      	mov	lr, r3
 800f5b6:	4770      	bx	lr
