-- VHDL for IBM SMS ALD page 16.30.04.1
-- Title: BODY LATCHES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/4/2020 11:05:11 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_30_04_1_BODY_LATCHES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_SET_BODY_CTRL_LATCH:	 in STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		PS_RGEN_UNITS_DOT_BODY_CTRL:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_5:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		MS_BODY_CTRL_LATCH:	 out STD_LOGIC;
		PS_BODY_CTRL_LATCH:	 out STD_LOGIC;
		MS_BODY_LATCH:	 out STD_LOGIC;
		PS_BODY_LATCH:	 out STD_LOGIC;
		LAMP_15A1H08:	 out STD_LOGIC);
end ALD_16_30_04_1_BODY_LATCHES_ACC;

architecture behavioral of ALD_16_30_04_1_BODY_LATCHES_ACC is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_5B_D_Latch: STD_LOGIC;
	signal OUT_5C_P: STD_LOGIC;
	signal OUT_5C_P_Latch: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4C_NoPin_Latch: STD_LOGIC;
	signal OUT_3C_B: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4D_C_Latch: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_3G_NoPin_Latch: STD_LOGIC;
	signal OUT_2G_K: STD_LOGIC;
	signal OUT_3H_D: STD_LOGIC;
	signal OUT_3H_D_Latch: STD_LOGIC;
	signal OUT_2H_G: STD_LOGIC;
	signal OUT_2H_G_Latch: STD_LOGIC;
	signal OUT_1H_R: STD_LOGIC;
	signal OUT_2I_A: STD_LOGIC;
	signal OUT_2I_A_Latch: STD_LOGIC;

begin

	OUT_5A_G <= NOT(PS_SET_BODY_CTRL_LATCH AND PS_NEXT_TO_LAST_LOGIC_GATE );
	OUT_5B_D_Latch <= NOT(PS_NEXT_TO_LAST_LOGIC_GATE AND OUT_2I_A AND PS_RGEN_UNITS_DOT_BODY_CTRL );
	OUT_5C_P_Latch <= NOT(MS_LOGIC_GATE_D_1 AND MS_PROGRAM_RESET_5 AND OUT_4C_NoPin );
	OUT_4C_NoPin_Latch <= NOT(OUT_5A_G AND OUT_5B_D AND OUT_5C_P );
	OUT_3C_B <= NOT OUT_4C_NoPin;
	OUT_4D_C_Latch <= NOT OUT_5C_P;
	OUT_3G_NoPin_Latch <= NOT(OUT_4D_C AND PS_LOGIC_GATE_C_1 );
	OUT_2G_K <= NOT OUT_1H_R;
	LAMP_15A1H08 <= OUT_2G_K;
	OUT_3H_D_Latch <= NOT(MS_LOGIC_GATE_B_1 AND MS_PROGRAM_RESET_5 AND OUT_2H_G );
	OUT_2H_G_Latch <= NOT(OUT_3G_NoPin AND OUT_3H_D );
	OUT_1H_R <= NOT OUT_2H_G;

	SMS_AEK_2I: entity SMS_AEK
	    port map (
		IN1 => OUT_3H_D,	-- Pin F
		OUT1 => OUT_2I_A_Latch,
		IN2 => OPEN );


	MS_BODY_CTRL_LATCH <= OUT_3C_B;
	PS_BODY_CTRL_LATCH <= OUT_4D_C;
	MS_BODY_LATCH <= OUT_1H_R;
	PS_BODY_LATCH <= OUT_2I_A;

	Latch_5B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5B_D_Latch,
		Q => OUT_5B_D,
		QBar => OPEN );

	Latch_5C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5C_P_Latch,
		Q => OUT_5C_P,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_NoPin_Latch,
		Q => OUT_4C_NoPin,
		QBar => OPEN );

	Latch_4D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4D_C_Latch,
		Q => OUT_4D_C,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_NoPin_Latch,
		Q => OUT_3G_NoPin,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_D_Latch,
		Q => OUT_3H_D,
		QBar => OPEN );

	Latch_2H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2H_G_Latch,
		Q => OUT_2H_G,
		QBar => OPEN );

	Latch_2I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2I_A_Latch,
		Q => OUT_2I_A,
		QBar => OPEN );


end;
