// Seed: 1498814463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wor id_1;
  assign module_1.id_11 = 0;
  always @(-1'b0);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd46,
    parameter id_16 = 32'd29,
    parameter id_5  = 32'd13,
    parameter id_7  = 32'd57,
    parameter id_9  = 32'd24
) (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    output wire id_3,
    output wor id_4,
    input tri0 _id_5,
    input supply1 id_6,
    input wor _id_7,
    output supply1 id_8,
    input wand _id_9,
    input wor id_10,
    input wor _id_11
    , id_13
);
  logic [-1 : !  -1] id_14;
  ;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13
  );
  uwire id_15 = -1'h0;
  logic _id_16;
  parameter id_17 = 1;
  always #1;
  int [1 'd0 : id_5] id_18;
  logic [id_7  &  id_9 : id_16  ^  id_11] id_19;
endmodule
