#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 27 15:10:44 2022
# Process ID: 8372
# Current directory: C:/Users/assis/PDI/PDI.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/assis/PDI/PDI.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/assis/PDI/PDI.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.961 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:36]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_pdi_0_0' declared at 'C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_pdi_0_0_stub.vhdl:5' bound to instance 'pdi_0' of component 'design_1_pdi_0_0' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:147]
INFO: [Synth 8-638] synthesizing module 'design_1_pdi_0_0' [C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_pdi_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_rom_0_0' declared at 'C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_rom_0_0_stub.vhdl:5' bound to instance 'rom_0' of component 'design_1_rom_0_0' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:159]
INFO: [Synth 8-638] synthesizing module 'design_1_rom_0_0' [C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_rom_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_video_out_0_0' declared at 'C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_video_out_0_0_stub.vhdl:5' bound to instance 'video_out_0' of component 'design_1_video_out_0_0' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:165]
INFO: [Synth 8-638] synthesizing module 'design_1_video_out_0_0' [C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_video_out_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_video_source_0_0' declared at 'C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_video_source_0_0_stub.vhdl:5' bound to instance 'video_source_0' of component 'design_1_video_source_0_0' [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:183]
INFO: [Synth 8-638] synthesizing module 'design_1_video_source_0_0' [C:/Users/assis/PDI/PDI.runs/synth_1/.Xil/Vivado-8372-DESKTOP-MLS39H4/realtime/design_1_video_source_0_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/synth/design_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1020.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc] for cell 'design_1_i/video_out_0'
Finished Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc] for cell 'design_1_i/video_out_0'
Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_pdi_0_0/design_1_pdi_0_0/design_1_pdi_0_0_in_context.xdc] for cell 'design_1_i/pdi_0'
Finished Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_pdi_0_0/design_1_pdi_0_0/design_1_pdi_0_0_in_context.xdc] for cell 'design_1_i/pdi_0'
Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_source_0_0/design_1_video_source_0_0/design_1_video_source_0_0_in_context.xdc] for cell 'design_1_i/video_source_0'
Finished Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_source_0_0/design_1_video_source_0_0/design_1_video_source_0_0_in_context.xdc] for cell 'design_1_i/video_source_0'
Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/design_1_rom_0_0/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Finished Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/design_1_rom_0_0/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc:31]
Finished Parsing XDC File [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/assis/OneDrive/Documentos/MEGA/MEGAsync/Curso/Semestre 5/Sistemas Digitais/Praticas_VHDL/Code_Vivado/exemplo_fsm/exemplo_fsm.srcs/constrs_1/new/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/assis/PDI/PDI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/assis/PDI/PDI.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_clk_n. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_clk_n. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_clk_p. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_clk_p. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_Data_n[0]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_Data_n[0]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_Data_n[1]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_Data_n[1]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_Data_n[2]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_Data_n[2]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_Data_p[0]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_Data_p[0]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_Data_p[1]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_Data_p[1]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_Data_p[2]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_Data_p[2]. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/design_1_video_out_0_0/design_1_video_out_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pdi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_source_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rom_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1020.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_clk_wiz_0_0      |         1|
|2     |design_1_pdi_0_0          |         1|
|3     |design_1_rom_0_0          |         1|
|4     |design_1_video_out_0_0    |         1|
|5     |design_1_video_source_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_clk_wiz_0_0_bbox      |     1|
|2     |design_1_pdi_0_0_bbox          |     1|
|3     |design_1_rom_0_0_bbox          |     1|
|4     |design_1_video_out_0_0_bbox    |     1|
|5     |design_1_video_source_0_0_bbox |     1|
|6     |IBUF                           |     6|
|7     |OBUF                           |    18|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1022.047 ; gain = 1.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1022.047 ; gain = 1.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1034.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1034.105 ; gain = 13.145
INFO: [Common 17-1381] The checkpoint 'C:/Users/assis/PDI/PDI.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 27 15:12:14 2022...
