--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X27Y64.COUT  SLICE_X27Y65.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X23Y68.COUT  SLICE_X23Y69.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X25Y68.COUT  SLICE_X25Y69.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X29Y78.COUT  SLICE_X29Y79.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X31Y77.COUT  SLICE_X31Y78.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X28Y76.COUT  SLICE_X28Y77.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X27Y73.COUT  SLICE_X27Y74.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421146 paths analyzed, 5965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.475ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X26Y70.F2), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.085ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X25Y69.G1      net (fanout=1)        0.661   ethernet/mpr/ipsum1r(9)
    SLICE_X25Y69.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X27Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X27Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X26Y70.F2      net (fanout=1)        0.281   ethernet/mpr/ipsum7r(9)
    SLICE_X26Y70.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9373_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.085ns (10.837ns logic, 6.248ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.045ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.X       Tcinx                 0.402   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X25Y69.F2      net (fanout=1)        0.835   ethernet/mpr/ipsum1r(8)
    SLICE_X25Y69.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X27Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X27Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X26Y70.F2      net (fanout=1)        0.281   ethernet/mpr/ipsum7r(9)
    SLICE_X26Y70.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9373_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.045ns (10.623ns logic, 6.422ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.987ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X25Y69.G1      net (fanout=1)        0.661   ethernet/mpr/ipsum1r(9)
    SLICE_X25Y69.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X27Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X27Y74.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X26Y70.F2      net (fanout=1)        0.281   ethernet/mpr/ipsum7r(9)
    SLICE_X26Y70.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9373_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     16.987ns (10.739ns logic, 6.248ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X26Y74.F4), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.005ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X25Y69.G1      net (fanout=1)        0.661   ethernet/mpr/ipsum1r(9)
    SLICE_X25Y69.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X27Y73.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X26Y74.F4      net (fanout=1)        0.304   ethernet/mpr/ipsum7r(7)
    SLICE_X26Y74.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9359_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.005ns (10.734ns logic, 6.271ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.965ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.X       Tcinx                 0.402   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X25Y69.F2      net (fanout=1)        0.835   ethernet/mpr/ipsum1r(8)
    SLICE_X25Y69.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X27Y73.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X26Y74.F4      net (fanout=1)        0.304   ethernet/mpr/ipsum7r(7)
    SLICE_X26Y74.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9359_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.965ns (10.520ns logic, 6.445ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.907ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X25Y69.G1      net (fanout=1)        0.661   ethernet/mpr/ipsum1r(9)
    SLICE_X25Y69.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X27Y73.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X26Y74.F4      net (fanout=1)        0.304   ethernet/mpr/ipsum7r(7)
    SLICE_X26Y74.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9359_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.907ns (10.636ns logic, 6.271ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X26Y75.F3), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.871ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X25Y69.G1      net (fanout=1)        0.661   ethernet/mpr/ipsum1r(9)
    SLICE_X25Y69.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X26Y75.F3      net (fanout=1)        0.273   ethernet/mpr/ipsum7r(5)
    SLICE_X26Y75.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9361_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.871ns (10.631ns logic, 6.240ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.831ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.X       Tcinx                 0.402   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000e
    SLICE_X25Y69.F2      net (fanout=1)        0.835   ethernet/mpr/ipsum1r(8)
    SLICE_X25Y69.COUT    Topcyf                1.011   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X26Y75.F3      net (fanout=1)        0.273   ethernet/mpr/ipsum7r(5)
    SLICE_X26Y75.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9361_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.831ns (10.417ns logic, 6.414ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.773ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X29Y70.G3      net (fanout=11)       0.620   ethernet/mpr/anti_loop
    SLICE_X29Y70.Y       Tilo                  0.612   ethernet/mpr/ipp3_anti_loop_AND_335_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_333_o1
    SLICE_X27Y61.BX      net (fanout=1)        0.903   ethernet/mpr/ipp1_anti_loop_AND_333_o
    SLICE_X27Y61.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r(0)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X27Y62.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(2)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X27Y63.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(4)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X27Y64.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r(6)
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X27Y65.Y       Tciny                 0.756   ethernet/mpr/ipsum1r(8)
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X25Y69.G1      net (fanout=1)        0.661   ethernet/mpr/ipsum1r(9)
    SLICE_X25Y69.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X25Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X25Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X25Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X25Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X25Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X25Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X26Y73.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X26Y73.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_337_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_337_o1
    SLICE_X25Y65.BX      net (fanout=1)        0.813   ethernet/mpr/ipp5_anti_loop_AND_337_o
    SLICE_X25Y65.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X25Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X25Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X25Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X25Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X25Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X25Y68.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X25Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X25Y69.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X27Y74.G1      net (fanout=1)        0.906   ethernet/mpr/ipsum5r(9)
    SLICE_X27Y74.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X27Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X27Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y74.F2      net (fanout=1)        0.736   ethernet/mpr/ipp7
    SLICE_X30Y74.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_339_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_339_o1
    SLICE_X27Y70.BX      net (fanout=1)        0.818   ethernet/mpr/ipp7_anti_loop_AND_339_o
    SLICE_X27Y70.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X27Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X27Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X26Y75.F3      net (fanout=1)        0.273   ethernet/mpr/ipsum7r(5)
    SLICE_X26Y75.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9361_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.773ns (10.533ns logic, 6.240ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_121 (SLICE_X44Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_4 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_4 to ethernet/aa/Mshreg_Shift_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y29.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_4
    SLICE_X44Y30.BX      net (fanout=1)        0.329   ethernet/aa/Shift(22)_4
    SLICE_X44Y30.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_121
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.279ns logic, 0.329ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_14 (SLICE_X40Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(18)_2 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.029 - 0.023)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(18)_2 to ethernet/aa/Mshreg_Shift_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y28.XQ      Tcko                  0.412   ethernet/aa/Shift(18)_2
                                                       ethernet/aa/Shift(18)_2
    SLICE_X40Y31.BY      net (fanout=1)        0.329   ethernet/aa/Shift(18)_2
    SLICE_X40Y31.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_14
                                                       ethernet/aa/Mshreg_Shift_14
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X44Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.019 - 0.025)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y31.XQ      Tcko                  0.412   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_7
    SLICE_X44Y30.BY      net (fanout=1)        0.329   ethernet/aa/Shift(22)_7
    SLICE_X44Y30.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65964 paths analyzed, 2850 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[0].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT (MULT18X18_X0Y6.B11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/GEN_N_BLOCKS[0].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT (MULT)
  Requirement:          40.000ns
  Data Path Delay:      9.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/GEN_N_BLOCKS[0].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB19    Tbcko                 2.446   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    MULT18X18_X0Y6.B11   net (fanout=2)        3.627   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/Q_RAM_D(11)
    MULT18X18_X0Y6.CLK   Tmsdck_P              3.538   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.611ns (5.984ns logic, 3.627ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[1].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT (MULT18X18_X0Y7.B0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/GEN_N_BLOCKS[1].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT (MULT)
  Requirement:          40.000ns
  Data Path Delay:      9.566ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/GEN_N_BLOCKS[1].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOB0     Tbcko                 2.446   convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    MULT18X18_X0Y7.B0    net (fanout=2)        3.582   convolution_top/GEN_N_BLOCKS[1].CONV_CORE/Q_RAM_D(0)
    MULT18X18_X0Y7.CLK   Tmsdck_P              3.538   convolution_top/GEN_N_BLOCKS[1].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
                                                       convolution_top/GEN_N_BLOCKS[1].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.566ns (5.984ns logic, 3.582ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT (MULT18X18_X0Y4.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT (MULT)
  Requirement:          40.000ns
  Data Path Delay:      9.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOB1     Tbcko                 2.446   convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[3].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    MULT18X18_X0Y4.B1    net (fanout=2)        3.579   convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Q_RAM_D(1)
    MULT18X18_X0Y4.CLK   Tmsdck_P              3.538   convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
                                                       convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.563ns (5.984ns logic, 3.579ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_07 (SLICE_X30Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_7 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_07 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.035 - 0.033)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_7 to convolution_top/Mshreg_DATA_REG_0_07
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.XQ      Tcko                  0.411   convolution_top/DATA_REG(0)_0(7)
                                                       convolution_top/DATA_REG(0)_0_7
    SLICE_X30Y61.BY      net (fanout=3)        0.331   convolution_top/DATA_REG(0)_0(7)
    SLICE_X30Y61.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_07
                                                       convolution_top/Mshreg_DATA_REG_0_07
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.301ns logic, 0.331ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_0117 (SLICE_X14Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_2517 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_0117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_2517 to convolution_top/Mshreg_DATA_REG_0_0117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.XQ      Tcko                  0.411   convolution_top/DATA_REG(0)_0(2517)
                                                       convolution_top/DATA_REG(0)_0_2517
    SLICE_X14Y24.BY      net (fanout=2)        0.333   convolution_top/DATA_REG(0)_0(2517)
    SLICE_X14Y24.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_0117
                                                       convolution_top/Mshreg_DATA_REG_0_0117
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.301ns logic, 0.333ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_027 (SLICE_X14Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG(0)_0_27 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_027 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG(0)_0_27 to convolution_top/Mshreg_DATA_REG_0_027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y64.XQ      Tcko                  0.412   convolution_top/DATA_REG(0)_0(27)
                                                       convolution_top/DATA_REG(0)_0_27
    SLICE_X14Y65.BY      net (fanout=3)        0.335   convolution_top/DATA_REG(0)_0(27)
    SLICE_X14Y65.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_027
                                                       convolution_top/Mshreg_DATA_REG_0_027
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.302ns logic, 0.335ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLK90_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   duty cycle corrected to 40 nS  HIGH 20 
nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.572ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_3 (SLICE_X19Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.103 - 0.142)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.XQ      Tcko                  0.514   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X18Y36.F2      net (fanout=3)        2.642   adc_02_cs_OBUF
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.SR      net (fanout=3)        0.994   adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.968ns logic, 3.636ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_1 (FF)
  Destination:          adc_02/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.055 - 0.056)
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_1 to adc_02/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.XQ      Tcko                  0.514   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    SLICE_X18Y36.G4      net (fanout=7)        1.403   adc_02/cnt_reg(1)
    SLICE_X18Y36.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X18Y36.F4      net (fanout=1)        0.020   adc_02/N14
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.SR      net (fanout=3)        0.994   adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (2.628ns logic, 2.417ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_2 (FF)
  Destination:          adc_02/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_2 to adc_02/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.YQ      Tcko                  0.511   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    SLICE_X18Y36.G1      net (fanout=6)        0.601   adc_02/cnt_reg(2)
    SLICE_X18Y36.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X18Y36.F4      net (fanout=1)        0.020   adc_02/N14
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.SR      net (fanout=3)        0.994   adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (2.625ns logic, 1.615ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_2 (SLICE_X19Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.103 - 0.142)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.XQ      Tcko                  0.514   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X18Y36.F2      net (fanout=3)        2.642   adc_02_cs_OBUF
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.SR      net (fanout=3)        0.994   adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.968ns logic, 3.636ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_1 (FF)
  Destination:          adc_02/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.055 - 0.056)
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_1 to adc_02/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.XQ      Tcko                  0.514   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    SLICE_X18Y36.G4      net (fanout=7)        1.403   adc_02/cnt_reg(1)
    SLICE_X18Y36.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X18Y36.F4      net (fanout=1)        0.020   adc_02/N14
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.SR      net (fanout=3)        0.994   adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (2.628ns logic, 2.417ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_2 (FF)
  Destination:          adc_02/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_2 to adc_02/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.YQ      Tcko                  0.511   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    SLICE_X18Y36.G1      net (fanout=6)        0.601   adc_02/cnt_reg(2)
    SLICE_X18Y36.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X18Y36.F4      net (fanout=1)        0.020   adc_02/N14
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.SR      net (fanout=3)        0.994   adc_02/Mcount_cnt_reg_val
    SLICE_X19Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (2.625ns logic, 1.615ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_1 (SLICE_X17Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.126ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.104 - 0.142)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.XQ      Tcko                  0.514   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X18Y36.F2      net (fanout=3)        2.642   adc_02_cs_OBUF
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X17Y37.SR      net (fanout=3)        0.516   adc_02/Mcount_cnt_reg_val
    SLICE_X17Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.126ns (1.968ns logic, 3.158ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_1 (FF)
  Destination:          adc_02/cnt_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_1 to adc_02/cnt_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.XQ      Tcko                  0.514   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    SLICE_X18Y36.G4      net (fanout=7)        1.403   adc_02/cnt_reg(1)
    SLICE_X18Y36.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X18Y36.F4      net (fanout=1)        0.020   adc_02/N14
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X17Y37.SR      net (fanout=3)        0.516   adc_02/Mcount_cnt_reg_val
    SLICE_X17Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (2.628ns logic, 1.939ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_2 (FF)
  Destination:          adc_02/cnt_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_2 to adc_02/cnt_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.YQ      Tcko                  0.511   adc_02/cnt_reg(3)
                                                       adc_02/cnt_reg_2
    SLICE_X18Y36.G1      net (fanout=6)        0.601   adc_02/cnt_reg(2)
    SLICE_X18Y36.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X18Y36.F4      net (fanout=1)        0.020   adc_02/N14
    SLICE_X18Y36.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X17Y37.SR      net (fanout=3)        0.516   adc_02/Mcount_cnt_reg_val
    SLICE_X17Y37.CLK     Tsrck                 0.794   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (2.625ns logic, 1.137ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_7 (SLICE_X13Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_data_reg_6 (FF)
  Destination:          adc_02/adc_data_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_data_reg_6 to adc_02/adc_data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.YQ      Tcko                  0.409   adc_02_data(7)
                                                       adc_02/adc_data_reg_6
    SLICE_X13Y36.BX      net (fanout=5)        0.353   adc_02_data(6)
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.080   adc_02_data(7)
                                                       adc_02/adc_data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_9 (SLICE_X13Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_data_reg_8 (FF)
  Destination:          adc_01/adc_data_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_data_reg_8 to adc_01/adc_data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.YQ      Tcko                  0.409   adc_01_data(9)
                                                       adc_01/adc_data_reg_8
    SLICE_X13Y35.BX      net (fanout=4)        0.353   adc_01_data(8)
    SLICE_X13Y35.CLK     Tckdi       (-Th)    -0.080   adc_01_data(9)
                                                       adc_01/adc_data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_1 (SLICE_X13Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_data_reg_0 (FF)
  Destination:          adc_02/adc_data_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_data_reg_0 to adc_02/adc_data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.YQ      Tcko                  0.409   adc_02_data(1)
                                                       adc_02/adc_data_reg_0
    SLICE_X13Y55.BX      net (fanout=5)        0.359   adc_02_data(0)
    SLICE_X13Y55.CLK     Tckdi       (-Th)    -0.080   adc_02_data(1)
                                                       adc_02/adc_data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.489ns logic, 0.359ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.365ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_2/DCM_SP_INST/CLK90
  Logical resource: pll_2/DCM_SP_INST/CLK90
  Location pin: DCM_X0Y0.CLK90
  Clock network: pll_2/CLK90_BUF
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: adc_02_data(3)/CLK
  Logical resource: adc_02/adc_data_reg_3/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: adc_02_data(3)/CLK
  Logical resource: adc_02/adc_data_reg_3/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   multiplied by 2.00 to 80 nS and duty 
cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11272 paths analyzed, 2564 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.836ns.
--------------------------------------------------------------------------------

Paths for end point convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y8.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_9 (FF)
  Destination:          convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_9 to convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.XQ      Tcko                  0.514   adc_01_data(9)
                                                       adc_01/adc_data_reg_9
    RAMB16_X0Y8.DIA25    net (fanout=4)        3.098   adc_01_data(9)
    RAMB16_X0Y8.CLKA     Tbdck                 0.227   convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.741ns logic, 3.098ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_eth_in_data_1_6 (SLICE_X1Y20.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_6 (FF)
  Destination:          fifo_eth_in_data_1_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_6 to fifo_eth_in_data_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.YQ      Tcko                  0.511   adc_02_data(7)
                                                       adc_02/adc_data_reg_6
    SLICE_X1Y20.G3       net (fanout=5)        2.151   adc_02_data(6)
    SLICE_X1Y20.CLK      Tgck                  1.006   fifo_eth_in_data_1(6)
                                                       Mmux_CONTROL_MULT[15]_acp_data1[15]_select_26_OUT132
                                                       Mmux_CONTROL_MULT[15]_acp_data1[15]_select_26_OUT13_f5
                                                       fifo_eth_in_data_1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.517ns logic, 2.151ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_eth_in_data_2_6 (SLICE_X2Y21.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_6 (FF)
  Destination:          fifo_eth_in_data_2_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_6 to fifo_eth_in_data_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.YQ      Tcko                  0.511   adc_02_data(7)
                                                       adc_02/adc_data_reg_6
    SLICE_X2Y21.G1       net (fanout=5)        1.961   adc_02_data(6)
    SLICE_X2Y21.CLK      Tgck                  1.116   fifo_eth_in_data_2(6)
                                                       Mmux_CONTROL_MULT[15]_acp_data2[15]_select_27_OUT132
                                                       Mmux_CONTROL_MULT[15]_acp_data2[15]_select_27_OUT13_f5
                                                       fifo_eth_in_data_2_6
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.627ns logic, 1.961ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y2.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_eth_in_data_2_2 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.048 - 0.052)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_eth_in_data_2_2 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.XQ       Tcko                  0.411   fifo_eth_in_data_2(2)
                                                       fifo_eth_in_data_2_2
    RAMB16_X0Y2.DIA2     net (fanout=1)        0.212   fifo_eth_in_data_2(2)
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.110   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.301ns logic, 0.212ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y2.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_eth_in_data_2_3 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.048 - 0.051)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_eth_in_data_2_3 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.XQ       Tcko                  0.411   fifo_eth_in_data_2(3)
                                                       fifo_eth_in_data_2_3
    RAMB16_X0Y2.DIA3     net (fanout=1)        0.231   fifo_eth_in_data_2(3)
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.110   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.301ns logic, 0.231ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y1.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_eth_in_data_1_7 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.046 - 0.051)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_eth_in_data_1_7 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y19.XQ       Tcko                  0.412   fifo_eth_in_data_1(7)
                                                       fifo_eth_in_data_1_7
    RAMB16_X0Y1.DIA11    net (fanout=1)        0.231   fifo_eth_in_data_1(7)
    RAMB16_X0Y1.CLKA     Tbckd       (-Th)     0.110   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.302ns logic, 0.231ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.292ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X48Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.078 - 0.087)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X48Y48.SR      net (fanout=7)        3.203   ethernet/fte/ena_posedge
    SLICE_X48Y48.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.305ns logic, 3.203ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_2 (SLICE_X48Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.078 - 0.087)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X48Y48.SR      net (fanout=7)        3.203   ethernet/fte/ena_posedge
    SLICE_X48Y48.CLK     Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_2
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.305ns logic, 3.203ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_1 (SLICE_X49Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.078 - 0.087)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.YQ      Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X49Y48.SR      net (fanout=7)        2.511   ethernet/fte/ena_posedge
    SLICE_X49Y48.CLK     Tsrck                 0.794   ethernet/fte/datastorage(1)
                                                       ethernet/fte/datastorage_1
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (1.305ns logic, 2.511ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y9.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.031 - 0.022)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y80.XQ      Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1
    RAMB16_X1Y9.ADDRA6   net (fanout=3)        0.471   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
    RAMB16_X1Y9.CLKA     Tbcka       (-Th)     0.114   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.297ns logic, 0.471ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y9.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.031 - 0.025)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.YQ      Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_4
    RAMB16_X1Y9.ADDRA9   net (fanout=3)        0.482   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
    RAMB16_X1Y9.CLKA     Tbcka       (-Th)     0.114   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.295ns logic, 0.482ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y9.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.031 - 0.025)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.XQ      Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_5
    RAMB16_X1Y9.ADDRA10  net (fanout=3)        0.488   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
    RAMB16_X1Y9.CLKA     Tbcka       (-Th)     0.114   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.297ns logic, 0.488ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/SR
  Location pin: SLICE_X29Y15.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/SR
  Location pin: SLICE_X29Y15.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/SR
  Location pin: SLICE_X22Y7.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ethernet/BOARD_IP(1)/SR
  Logical resource: ethernet/dh/BOARD_MAC/SR
  Location pin: SLICE_X37Y48.SR
  Clock network: ethernet/global_reset_summary
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ethernet/BOARD_IP(1)/SR
  Logical resource: ethernet/dh/BOARD_MAC/SR
  Location pin: SLICE_X37Y48.SR
  Clock network: ethernet/global_reset_summary
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ethernet/BOARD_PORT(11)/SR
  Logical resource: ethernet/dh/BOARD_PORT_11/SR
  Location pin: SLICE_X37Y70.SR
  Clock network: ethernet/global_reset_summary
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     11.286ns|            0|            0|            0|        77452|
| pll_1/CLKDV_BUF               |     40.000ns|     10.000ns|     22.572ns|            0|            0|        65964|        11488|
|  pll_2/CLK90_BUF              |     40.000ns|     22.572ns|          N/A|            0|            0|          216|            0|
|  pll_2/CLKDV_BUF              |     80.000ns|     17.836ns|          N/A|            0|            0|        11272|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.451|    8.918|    4.196|    3.323|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    4.517|    6.084|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.495|   17.085|    5.919|    5.018|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 498941 paths, 0 nets, and 14421 connections

Design statistics:
   Minimum period:  28.475ns{1}   (Maximum frequency:  35.119MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 25 14:37:47 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4600 MB



