
AI_Project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008074  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ac  08008220  08008220  00009220  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008acc  08008acc  0000a904  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008acc  08008acc  00009acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ad4  08008ad4  0000a904  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ad4  08008ad4  00009ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ad8  08008ad8  00009ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000904  20000000  08008adc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a904  2**0
                  CONTENTS
 10 .bss          00000314  20000904  20000904  0000a904  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  20000c18  20000c18  0000a904  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a904  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000eea6  00000000  00000000  0000a934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002258  00000000  00000000  000197da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d80  00000000  00000000  0001ba38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a66  00000000  00000000  0001c7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024068  00000000  00000000  0001d21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ffcb  00000000  00000000  00041286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da4eb  00000000  00000000  00051251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  0012b73c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049e0  00000000  00000000  0012b7c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  001301a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000904 	.word	0x20000904
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080081ec 	.word	0x080081ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000908 	.word	0x20000908
 80001cc:	080081ec 	.word	0x080081ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b0ae      	sub	sp, #184	@ 0xb8
 8000ed8:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	// Pointer to our model
	ai_handle temp_classifier = AI_HANDLE_NULL; //update network name from report
 8000eda:	2300      	movs	r3, #0
 8000edc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	//char buf[50];
	//int buf_len = 0;
	ai_i32 nbatch;
	uint32_t timestamp;
	float y_val;
	float temp_c = 15.0; //dht22_read_temperature();
 8000ee0:	4b74      	ldr	r3, [pc, #464]	@ (80010b4 <main+0x1e0>)
 8000ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
	float temp_norm = temp_c / 50.0f;
 8000ee6:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 8000eea:	eddf 6a73 	vldr	s13, [pc, #460]	@ 80010b8 <main+0x1e4>
 8000eee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ef2:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef6:	f000 fc4d 	bl	8001794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efa:	f000 f901 	bl	8001100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efe:	f000 f9f3 	bl	80012e8 <MX_GPIO_Init>
  MX_CRC_Init();
 8000f02:	f000 f967 	bl	80011d4 <MX_CRC_Init>
  MX_TIM2_Init();
 8000f06:	f000 f979 	bl	80011fc <MX_TIM2_Init>
  MX_UART4_Init();
 8000f0a:	f000 f9c3 	bl	8001294 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  // Greetings!
     printf("\r\n\r\nSTM32 X-Cube-AI test\r\n");
 8000f0e:	486b      	ldr	r0, [pc, #428]	@ (80010bc <main+0x1e8>)
 8000f10:	f005 f946 	bl	80061a0 <puts>

  /** @brief Initialize network */
      const ai_handle acts[] = { activations };
 8000f14:	4b6a      	ldr	r3, [pc, #424]	@ (80010c0 <main+0x1ec>)
 8000f16:	607b      	str	r3, [r7, #4]
      err = ai_temp_classifier_create_and_init(&temp_classifier, acts, NULL);
 8000f18:	1d39      	adds	r1, r7, #4
 8000f1a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000f1e:	2200      	movs	r2, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 fb65 	bl	80035f0 <ai_temp_classifier_create_and_init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      if (err.type != AI_ERROR_NONE) {
 8000f2c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d005      	beq.n	8000f40 <main+0x6c>
          printf("ai init_and_create error\n");
 8000f34:	4863      	ldr	r0, [pc, #396]	@ (80010c4 <main+0x1f0>)
 8000f36:	f005 f933 	bl	80061a0 <puts>
          return -1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	e0b5      	b.n	80010ac <main+0x1d8>
      }

  /** @brief {optional} for debug/log purpose */
	  if (ai_temp_classifier_get_report(temp_classifier, &report) != true) {
 8000f40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f44:	f107 0208 	add.w	r2, r7, #8
 8000f48:	4611      	mov	r1, r2
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f002 fac0 	bl	80034d0 <ai_temp_classifier_get_report>
 8000f50:	4603      	mov	r3, r0
 8000f52:	f083 0301 	eor.w	r3, r3, #1
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d005      	beq.n	8000f68 <main+0x94>
		  printf("ai get report error\n");
 8000f5c:	485a      	ldr	r0, [pc, #360]	@ (80010c8 <main+0x1f4>)
 8000f5e:	f005 f91f 	bl	80061a0 <puts>
		  return -1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	e0a1      	b.n	80010ac <main+0x1d8>
	  }

	  printf("Model name      : %s\n", report.model_name);
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4857      	ldr	r0, [pc, #348]	@ (80010cc <main+0x1f8>)
 8000f6e:	f005 f8a7 	bl	80060c0 <iprintf>
	  printf("Model signature : %s\n", report.model_signature);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	4619      	mov	r1, r3
 8000f76:	4856      	ldr	r0, [pc, #344]	@ (80010d0 <main+0x1fc>)
 8000f78:	f005 f8a2 	bl	80060c0 <iprintf>

	  ai_input = &report.inputs[0];
 8000f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f7e:	4a55      	ldr	r2, [pc, #340]	@ (80010d4 <main+0x200>)
 8000f80:	6013      	str	r3, [r2, #0]
	  ai_output = &report.outputs[0];
 8000f82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f84:	4a54      	ldr	r2, [pc, #336]	@ (80010d8 <main+0x204>)
 8000f86:	6013      	str	r3, [r2, #0]
	  printf("input[0] : (%ld, %ld, %ld)\n", AI_BUFFER_SHAPE_ELEM(ai_input, AI_SHAPE_HEIGHT),
 8000f88:	4b52      	ldr	r3, [pc, #328]	@ (80010d4 <main+0x200>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	699b      	ldr	r3, [r3, #24]
 8000f8e:	330c      	adds	r3, #12
 8000f90:	6819      	ldr	r1, [r3, #0]
										  AI_BUFFER_SHAPE_ELEM(ai_input, AI_SHAPE_WIDTH),
 8000f92:	4b50      	ldr	r3, [pc, #320]	@ (80010d4 <main+0x200>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	3308      	adds	r3, #8
	  printf("input[0] : (%ld, %ld, %ld)\n", AI_BUFFER_SHAPE_ELEM(ai_input, AI_SHAPE_HEIGHT),
 8000f9a:	681a      	ldr	r2, [r3, #0]
										  AI_BUFFER_SHAPE_ELEM(ai_input, AI_SHAPE_CHANNEL));
 8000f9c:	4b4d      	ldr	r3, [pc, #308]	@ (80010d4 <main+0x200>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	3304      	adds	r3, #4
	  printf("input[0] : (%ld, %ld, %ld)\n", AI_BUFFER_SHAPE_ELEM(ai_input, AI_SHAPE_HEIGHT),
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	484d      	ldr	r0, [pc, #308]	@ (80010dc <main+0x208>)
 8000fa8:	f005 f88a 	bl	80060c0 <iprintf>
	  printf("output[0] : (%ld, %ld, %ld)\n", AI_BUFFER_SHAPE_ELEM(ai_output, AI_SHAPE_HEIGHT),
 8000fac:	4b4a      	ldr	r3, [pc, #296]	@ (80010d8 <main+0x204>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	330c      	adds	r3, #12
 8000fb4:	6819      	ldr	r1, [r3, #0]
										   AI_BUFFER_SHAPE_ELEM(ai_output, AI_SHAPE_WIDTH),
 8000fb6:	4b48      	ldr	r3, [pc, #288]	@ (80010d8 <main+0x204>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	3308      	adds	r3, #8
	  printf("output[0] : (%ld, %ld, %ld)\n", AI_BUFFER_SHAPE_ELEM(ai_output, AI_SHAPE_HEIGHT),
 8000fbe:	681a      	ldr	r2, [r3, #0]
										   AI_BUFFER_SHAPE_ELEM(ai_output, AI_SHAPE_CHANNEL));
 8000fc0:	4b45      	ldr	r3, [pc, #276]	@ (80010d8 <main+0x204>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	3304      	adds	r3, #4
	  printf("output[0] : (%ld, %ld, %ld)\n", AI_BUFFER_SHAPE_ELEM(ai_output, AI_SHAPE_HEIGHT),
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4845      	ldr	r0, [pc, #276]	@ (80010e0 <main+0x20c>)
 8000fcc:	f005 f878 	bl	80060c0 <iprintf>

	  // Set pointers wrapper structs to our data buffers
	  //ai_input[0].n_batches = 1; //n_batches = number of input samples processed in one inference call
	  //if >1    Process multiple samples together
	  ai_input[0].data = AI_HANDLE_PTR(in_data);
 8000fd0:	4b40      	ldr	r3, [pc, #256]	@ (80010d4 <main+0x200>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a43      	ldr	r2, [pc, #268]	@ (80010e4 <main+0x210>)
 8000fd6:	605a      	str	r2, [r3, #4]
	  //ai_output[0].n_batches = 1;
	  ai_output[0].data = AI_HANDLE_PTR(out_data);
 8000fd8:	4b3f      	ldr	r3, [pc, #252]	@ (80010d8 <main+0x204>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a42      	ldr	r2, [pc, #264]	@ (80010e8 <main+0x214>)
 8000fde:	605a      	str	r2, [r3, #4]

	  // Start timer/counter
	    HAL_TIM_Base_Start(&htim2);
 8000fe0:	4842      	ldr	r0, [pc, #264]	@ (80010ec <main+0x218>)
 8000fe2:	f001 fbcd 	bl	8002780 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	/* Copy normalized value to AI input buffer */
	((ai_float *)in_data)[0] = (ai_float)temp_norm;
 8000fe6:	4a3f      	ldr	r2, [pc, #252]	@ (80010e4 <main+0x210>)
 8000fe8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000fec:	6013      	str	r3, [r2, #0]

	// Get current timestamp
	 timestamp = htim2.Instance->CNT;
 8000fee:	4b3f      	ldr	r3, [pc, #252]	@ (80010ec <main+0x218>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0


	 // Perform inference
	 nbatch = ai_temp_classifier_run(temp_classifier, &ai_input[0], &ai_output[0]);
 8000ff8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000ffc:	4a35      	ldr	r2, [pc, #212]	@ (80010d4 <main+0x200>)
 8000ffe:	6811      	ldr	r1, [r2, #0]
 8001000:	4a35      	ldr	r2, [pc, #212]	@ (80010d8 <main+0x204>)
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	4618      	mov	r0, r3
 8001006:	f002 fbad 	bl	8003764 <ai_temp_classifier_run>
 800100a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
	 if (nbatch != 1) {
 800100e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001012:	2b01      	cmp	r3, #1
 8001014:	d015      	beq.n	8001042 <main+0x16e>
		 err = ai_temp_classifier_get_error(temp_classifier);
 8001016:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800101a:	4618      	mov	r0, r3
 800101c:	f002 fac6 	bl	80035ac <ai_temp_classifier_get_error>
 8001020:	4603      	mov	r3, r0
 8001022:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		 printf("ai run error %d, %d\n", err.type, err.code);
 8001026:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800102a:	4619      	mov	r1, r3
 800102c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001030:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001034:	461a      	mov	r2, r3
 8001036:	482e      	ldr	r0, [pc, #184]	@ (80010f0 <main+0x21c>)
 8001038:	f005 f842 	bl	80060c0 <iprintf>
		 return -1;
 800103c:	f04f 33ff 	mov.w	r3, #4294967295
 8001040:	e034      	b.n	80010ac <main+0x1d8>
		 //buf_len = sprintf(buf, "Error: could not run inference\r\n");
		 //HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
	 }

	 /** @brief Post-process the output results/predictions */
	     printf("Inference output..\n");
 8001042:	482c      	ldr	r0, [pc, #176]	@ (80010f4 <main+0x220>)
 8001044:	f005 f8ac 	bl	80061a0 <puts>
	     for (int i = 0; i < AI_TEMP_CLASSIFIER_OUT_1_SIZE; i++) {
 8001048:	2300      	movs	r3, #0
 800104a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800104e:	e00d      	b.n	800106c <main+0x198>
	         printf("%d,", out_data[i]);
 8001050:	4a25      	ldr	r2, [pc, #148]	@ (80010e8 <main+0x214>)
 8001052:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001056:	4413      	add	r3, r2
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	4826      	ldr	r0, [pc, #152]	@ (80010f8 <main+0x224>)
 800105e:	f005 f82f 	bl	80060c0 <iprintf>
	     for (int i = 0; i < AI_TEMP_CLASSIFIER_OUT_1_SIZE; i++) {
 8001062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001066:	3301      	adds	r3, #1
 8001068:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800106c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001070:	2b02      	cmp	r3, #2
 8001072:	dded      	ble.n	8001050 <main+0x17c>
	     }
	     printf("\n");
 8001074:	200a      	movs	r0, #10
 8001076:	f005 f835 	bl	80060e4 <putchar>
	     // Read output (predicted y) of neural network
	     y_val = ((float *)out_data)[0];
 800107a:	4b1b      	ldr	r3, [pc, #108]	@ (80010e8 <main+0x214>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

	     // Print output of neural network along with inference time (microseconds)
	     printf("Output: %f | Duration: %lu\r\n",y_val,htim2.Instance->CNT - timestamp);
 8001082:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8001086:	f7ff fa5f 	bl	8000548 <__aeabi_f2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4917      	ldr	r1, [pc, #92]	@ (80010ec <main+0x218>)
 8001090:	6809      	ldr	r1, [r1, #0]
 8001092:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 8001094:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8001098:	1a41      	subs	r1, r0, r1
 800109a:	9100      	str	r1, [sp, #0]
 800109c:	4817      	ldr	r0, [pc, #92]	@ (80010fc <main+0x228>)
 800109e:	f005 f80f 	bl	80060c0 <iprintf>

	     // Wait before doing it again
	     HAL_Delay(500);
 80010a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010a6:	f000 fbe7 	bl	8001878 <HAL_Delay>
	((ai_float *)in_data)[0] = (ai_float)temp_norm;
 80010aa:	e79c      	b.n	8000fe6 <main+0x112>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	37b0      	adds	r7, #176	@ 0xb0
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	41700000 	.word	0x41700000
 80010b8:	42480000 	.word	0x42480000
 80010bc:	08008220 	.word	0x08008220
 80010c0:	200009b8 	.word	0x200009b8
 80010c4:	0800823c 	.word	0x0800823c
 80010c8:	08008258 	.word	0x08008258
 80010cc:	0800826c 	.word	0x0800826c
 80010d0:	08008284 	.word	0x08008284
 80010d4:	20000a28 	.word	0x20000a28
 80010d8:	20000a2c 	.word	0x20000a2c
 80010dc:	0800829c 	.word	0x0800829c
 80010e0:	080082b8 	.word	0x080082b8
 80010e4:	20000a18 	.word	0x20000a18
 80010e8:	20000a1c 	.word	0x20000a1c
 80010ec:	20000928 	.word	0x20000928
 80010f0:	080082d8 	.word	0x080082d8
 80010f4:	080082f0 	.word	0x080082f0
 80010f8:	08008304 	.word	0x08008304
 80010fc:	08008308 	.word	0x08008308

08001100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b094      	sub	sp, #80	@ 0x50
 8001104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001106:	f107 0320 	add.w	r3, r7, #32
 800110a:	2230      	movs	r2, #48	@ 0x30
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f005 f926 	bl	8006360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	4b28      	ldr	r3, [pc, #160]	@ (80011cc <SystemClock_Config+0xcc>)
 800112a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112c:	4a27      	ldr	r2, [pc, #156]	@ (80011cc <SystemClock_Config+0xcc>)
 800112e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001132:	6413      	str	r3, [r2, #64]	@ 0x40
 8001134:	4b25      	ldr	r3, [pc, #148]	@ (80011cc <SystemClock_Config+0xcc>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001140:	2300      	movs	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	4b22      	ldr	r3, [pc, #136]	@ (80011d0 <SystemClock_Config+0xd0>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a21      	ldr	r2, [pc, #132]	@ (80011d0 <SystemClock_Config+0xd0>)
 800114a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114e:	6013      	str	r3, [r2, #0]
 8001150:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <SystemClock_Config+0xd0>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800115c:	2302      	movs	r3, #2
 800115e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001160:	2301      	movs	r3, #1
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001164:	2310      	movs	r3, #16
 8001166:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001168:	2302      	movs	r3, #2
 800116a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800116c:	2300      	movs	r3, #0
 800116e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001170:	2308      	movs	r3, #8
 8001172:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001174:	2360      	movs	r3, #96	@ 0x60
 8001176:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001178:	2302      	movs	r3, #2
 800117a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800117c:	2304      	movs	r3, #4
 800117e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001180:	f107 0320 	add.w	r3, r7, #32
 8001184:	4618      	mov	r0, r3
 8001186:	f000 fe53 	bl	8001e30 <HAL_RCC_OscConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001190:	f000 f8ee 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001194:	230f      	movs	r3, #15
 8001196:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001198:	2302      	movs	r3, #2
 800119a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	2103      	movs	r1, #3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 f8b4 	bl	8002320 <HAL_RCC_ClockConfig>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011be:	f000 f8d7 	bl	8001370 <Error_Handler>
  }
}
 80011c2:	bf00      	nop
 80011c4:	3750      	adds	r7, #80	@ 0x50
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80011d8:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <MX_CRC_Init+0x20>)
 80011da:	4a07      	ldr	r2, [pc, #28]	@ (80011f8 <MX_CRC_Init+0x24>)
 80011dc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80011de:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <MX_CRC_Init+0x20>)
 80011e0:	f000 fc53 	bl	8001a8a <HAL_CRC_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80011ea:	f000 f8c1 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000920 	.word	0x20000920
 80011f8:	40023000 	.word	0x40023000

080011fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001202:	f107 0308 	add.w	r3, r7, #8
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001210:	463b      	mov	r3, r7
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001218:	4b1d      	ldr	r3, [pc, #116]	@ (8001290 <MX_TIM2_Init+0x94>)
 800121a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800121e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96;
 8001220:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <MX_TIM2_Init+0x94>)
 8001222:	2260      	movs	r2, #96	@ 0x60
 8001224:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <MX_TIM2_Init+0x94>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800122c:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <MX_TIM2_Init+0x94>)
 800122e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001232:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001234:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <MX_TIM2_Init+0x94>)
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <MX_TIM2_Init+0x94>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001240:	4813      	ldr	r0, [pc, #76]	@ (8001290 <MX_TIM2_Init+0x94>)
 8001242:	f001 fa4d 	bl	80026e0 <HAL_TIM_Base_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800124c:	f000 f890 	bl	8001370 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001254:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001256:	f107 0308 	add.w	r3, r7, #8
 800125a:	4619      	mov	r1, r3
 800125c:	480c      	ldr	r0, [pc, #48]	@ (8001290 <MX_TIM2_Init+0x94>)
 800125e:	f001 faf7 	bl	8002850 <HAL_TIM_ConfigClockSource>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001268:	f000 f882 	bl	8001370 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800126c:	2300      	movs	r3, #0
 800126e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001274:	463b      	mov	r3, r7
 8001276:	4619      	mov	r1, r3
 8001278:	4805      	ldr	r0, [pc, #20]	@ (8001290 <MX_TIM2_Init+0x94>)
 800127a:	f001 fcf1 	bl	8002c60 <HAL_TIMEx_MasterConfigSynchronization>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001284:	f000 f874 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001288:	bf00      	nop
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000928 	.word	0x20000928

08001294 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001298:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_UART4_Init+0x4c>)
 800129a:	4a12      	ldr	r2, [pc, #72]	@ (80012e4 <MX_UART4_Init+0x50>)
 800129c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800129e:	4b10      	ldr	r3, [pc, #64]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_UART4_Init+0x4c>)
 80012cc:	f001 fd44 	bl	8002d58 <HAL_UART_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80012d6:	f000 f84b 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000970 	.word	0x20000970
 80012e4:	40004c00 	.word	0x40004c00

080012e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <MX_GPIO_Init+0x80>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a18      	ldr	r2, [pc, #96]	@ (8001368 <MX_GPIO_Init+0x80>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <MX_GPIO_Init+0x80>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <MX_GPIO_Init+0x80>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a11      	ldr	r2, [pc, #68]	@ (8001368 <MX_GPIO_Init+0x80>)
 8001324:	f043 0308 	orr.w	r3, r3, #8
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <MX_GPIO_Init+0x80>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001336:	2200      	movs	r2, #0
 8001338:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800133c:	480b      	ldr	r0, [pc, #44]	@ (800136c <MX_GPIO_Init+0x84>)
 800133e:	f000 fd5d 	bl	8001dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001342:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001346:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001348:	2301      	movs	r3, #1
 800134a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001350:	2300      	movs	r3, #0
 8001352:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001354:	f107 030c 	add.w	r3, r7, #12
 8001358:	4619      	mov	r1, r3
 800135a:	4804      	ldr	r0, [pc, #16]	@ (800136c <MX_GPIO_Init+0x84>)
 800135c:	f000 fbb2 	bl	8001ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001360:	bf00      	nop
 8001362:	3720      	adds	r7, #32
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40023800 	.word	0x40023800
 800136c:	40020c00 	.word	0x40020c00

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <Error_Handler+0x8>

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <HAL_MspInit+0x4c>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001390:	6453      	str	r3, [r2, #68]	@ 0x44
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	4a08      	ldr	r2, [pc, #32]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001408 <HAL_CRC_MspInit+0x3c>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d10d      	bne.n	80013fa <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_CRC_MspInit+0x40>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a09      	ldr	r2, [pc, #36]	@ (800140c <HAL_CRC_MspInit+0x40>)
 80013e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b07      	ldr	r3, [pc, #28]	@ (800140c <HAL_CRC_MspInit+0x40>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40023000 	.word	0x40023000
 800140c:	40023800 	.word	0x40023800

08001410 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001420:	d10d      	bne.n	800143e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <HAL_TIM_Base_MspInit+0x3c>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <HAL_TIM_Base_MspInit+0x3c>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6413      	str	r3, [r2, #64]	@ 0x40
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_TIM_Base_MspInit+0x3c>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800143e:	bf00      	nop
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800

08001450 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a19      	ldr	r2, [pc, #100]	@ (80014d4 <HAL_UART_MspInit+0x84>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d12b      	bne.n	80014ca <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
 8001476:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <HAL_UART_MspInit+0x88>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	4a17      	ldr	r2, [pc, #92]	@ (80014d8 <HAL_UART_MspInit+0x88>)
 800147c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001480:	6413      	str	r3, [r2, #64]	@ 0x40
 8001482:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <HAL_UART_MspInit+0x88>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001486:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <HAL_UART_MspInit+0x88>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a10      	ldr	r2, [pc, #64]	@ (80014d8 <HAL_UART_MspInit+0x88>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <HAL_UART_MspInit+0x88>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014aa:	2303      	movs	r3, #3
 80014ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	2302      	movs	r3, #2
 80014b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014ba:	2308      	movs	r3, #8
 80014bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	4805      	ldr	r0, [pc, #20]	@ (80014dc <HAL_UART_MspInit+0x8c>)
 80014c6:	f000 fafd 	bl	8001ac4 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80014ca:	bf00      	nop
 80014cc:	3728      	adds	r7, #40	@ 0x28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40004c00 	.word	0x40004c00
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40020000 	.word	0x40020000

080014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <NMI_Handler+0x4>

080014e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <HardFault_Handler+0x4>

080014f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <MemManage_Handler+0x4>

080014f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <BusFault_Handler+0x4>

08001500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <UsageFault_Handler+0x4>

08001508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001536:	f000 f97f 	bl	8001838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA

	DEMCR |= ( 1 << 24);
 800154a:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <ITM_SendChar+0x48>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a0e      	ldr	r2, [pc, #56]	@ (8001588 <ITM_SendChar+0x48>)
 8001550:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001554:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001556:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <ITM_SendChar+0x4c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a0c      	ldr	r2, [pc, #48]	@ (800158c <ITM_SendChar+0x4c>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001562:	bf00      	nop
 8001564:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f8      	beq.n	8001564 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001572:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	6013      	str	r3, [r2, #0]
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000edfc 	.word	0xe000edfc
 800158c:	e0000e00 	.word	0xe0000e00

08001590 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
	return 1;
 8001594:	2301      	movs	r3, #1
}
 8001596:	4618      	mov	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <_kill>:

int _kill(int pid, int sig)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015aa:	f004 ff3b 	bl	8006424 <__errno>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2216      	movs	r2, #22
 80015b2:	601a      	str	r2, [r3, #0]
	return -1;
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <_exit>:

void _exit (int status)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015c8:	f04f 31ff 	mov.w	r1, #4294967295
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ffe7 	bl	80015a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015d2:	bf00      	nop
 80015d4:	e7fd      	b.n	80015d2 <_exit+0x12>

080015d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b086      	sub	sp, #24
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e00a      	b.n	80015fe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015e8:	f3af 8000 	nop.w
 80015ec:	4601      	mov	r1, r0
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	60ba      	str	r2, [r7, #8]
 80015f4:	b2ca      	uxtb	r2, r1
 80015f6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	3301      	adds	r3, #1
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	429a      	cmp	r2, r3
 8001604:	dbf0      	blt.n	80015e8 <_read+0x12>
	}

return len;
 8001606:	687b      	ldr	r3, [r7, #4]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	e009      	b.n	8001636 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	60ba      	str	r2, [r7, #8]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff ff88 	bl	8001540 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	3301      	adds	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	429a      	cmp	r2, r3
 800163c:	dbf1      	blt.n	8001622 <_write+0x12>
	}
	return len;
 800163e:	687b      	ldr	r3, [r7, #4]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <_close>:

int _close(int file)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	return -1;
 8001650:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001654:	4618      	mov	r0, r3
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001670:	605a      	str	r2, [r3, #4]
	return 0;
 8001672:	2300      	movs	r3, #0
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <_isatty>:

int _isatty(int file)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	return 1;
 8001688:	2301      	movs	r3, #1
}
 800168a:	4618      	mov	r0, r3
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001696:	b480      	push	{r7}
 8001698:	b085      	sub	sp, #20
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
	return 0;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3714      	adds	r7, #20
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b8:	4a14      	ldr	r2, [pc, #80]	@ (800170c <_sbrk+0x5c>)
 80016ba:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <_sbrk+0x60>)
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <_sbrk+0x64>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <_sbrk+0x64>)
 80016ce:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <_sbrk+0x68>)
 80016d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016d2:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <_sbrk+0x64>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d207      	bcs.n	80016f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e0:	f004 fea0 	bl	8006424 <__errno>
 80016e4:	4603      	mov	r3, r0
 80016e6:	220c      	movs	r2, #12
 80016e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	e009      	b.n	8001704 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f0:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <_sbrk+0x64>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016f6:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <_sbrk+0x64>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <_sbrk+0x64>)
 8001700:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001702:	68fb      	ldr	r3, [r7, #12]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2001c000 	.word	0x2001c000
 8001710:	00000800 	.word	0x00000800
 8001714:	20000a30 	.word	0x20000a30
 8001718:	20000c18 	.word	0x20000c18

0800171c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001720:	4b06      	ldr	r3, [pc, #24]	@ (800173c <SystemInit+0x20>)
 8001722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001726:	4a05      	ldr	r2, [pc, #20]	@ (800173c <SystemInit+0x20>)
 8001728:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800172c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001740:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001778 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001744:	f7ff ffea 	bl	800171c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001748:	480c      	ldr	r0, [pc, #48]	@ (800177c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800174a:	490d      	ldr	r1, [pc, #52]	@ (8001780 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800174c:	4a0d      	ldr	r2, [pc, #52]	@ (8001784 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001750:	e002      	b.n	8001758 <LoopCopyDataInit>

08001752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001756:	3304      	adds	r3, #4

08001758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800175c:	d3f9      	bcc.n	8001752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175e:	4a0a      	ldr	r2, [pc, #40]	@ (8001788 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001760:	4c0a      	ldr	r4, [pc, #40]	@ (800178c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001764:	e001      	b.n	800176a <LoopFillZerobss>

08001766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001768:	3204      	adds	r2, #4

0800176a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800176c:	d3fb      	bcc.n	8001766 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800176e:	f004 fe5f 	bl	8006430 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001772:	f7ff fbaf 	bl	8000ed4 <main>
  bx  lr    
 8001776:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001778:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800177c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001780:	20000904 	.word	0x20000904
  ldr r2, =_sidata
 8001784:	08008adc 	.word	0x08008adc
  ldr r2, =_sbss
 8001788:	20000904 	.word	0x20000904
  ldr r4, =_ebss
 800178c:	20000c18 	.word	0x20000c18

08001790 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001790:	e7fe      	b.n	8001790 <ADC_IRQHandler>
	...

08001794 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001798:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <HAL_Init+0x40>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <HAL_Init+0x40>)
 800179e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017a4:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <HAL_Init+0x40>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0a      	ldr	r2, [pc, #40]	@ (80017d4 <HAL_Init+0x40>)
 80017aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <HAL_Init+0x40>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a07      	ldr	r2, [pc, #28]	@ (80017d4 <HAL_Init+0x40>)
 80017b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017bc:	2003      	movs	r0, #3
 80017be:	f000 f931 	bl	8001a24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c2:	200f      	movs	r0, #15
 80017c4:	f000 f808 	bl	80017d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017c8:	f7ff fdd8 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40023c00 	.word	0x40023c00

080017d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e0:	4b12      	ldr	r3, [pc, #72]	@ (800182c <HAL_InitTick+0x54>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <HAL_InitTick+0x58>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	4619      	mov	r1, r3
 80017ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f93b 	bl	8001a72 <HAL_SYSTICK_Config>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e00e      	b.n	8001824 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b0f      	cmp	r3, #15
 800180a:	d80a      	bhi.n	8001822 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	f04f 30ff 	mov.w	r0, #4294967295
 8001814:	f000 f911 	bl	8001a3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001818:	4a06      	ldr	r2, [pc, #24]	@ (8001834 <HAL_InitTick+0x5c>)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
 8001820:	e000      	b.n	8001824 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000000 	.word	0x20000000
 8001830:	20000008 	.word	0x20000008
 8001834:	20000004 	.word	0x20000004

08001838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_IncTick+0x20>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_IncTick+0x24>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4413      	add	r3, r2
 8001848:	4a04      	ldr	r2, [pc, #16]	@ (800185c <HAL_IncTick+0x24>)
 800184a:	6013      	str	r3, [r2, #0]
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	20000008 	.word	0x20000008
 800185c:	20000a34 	.word	0x20000a34

08001860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return uwTick;
 8001864:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <HAL_GetTick+0x14>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000a34 	.word	0x20000a34

08001878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff ffee 	bl	8001860 <HAL_GetTick>
 8001884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001890:	d005      	beq.n	800189e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <HAL_Delay+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800189e:	bf00      	nop
 80018a0:	f7ff ffde 	bl	8001860 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d8f7      	bhi.n	80018a0 <HAL_Delay+0x28>
  {
  }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000008 	.word	0x20000008

080018c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018dc:	4013      	ands	r3, r2
 80018de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f2:	4a04      	ldr	r2, [pc, #16]	@ (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	60d3      	str	r3, [r2, #12]
}
 80018f8:	bf00      	nop
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <__NVIC_GetPriorityGrouping+0x18>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	f003 0307 	and.w	r3, r3, #7
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001934:	2b00      	cmp	r3, #0
 8001936:	db0a      	blt.n	800194e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	b2da      	uxtb	r2, r3
 800193c:	490c      	ldr	r1, [pc, #48]	@ (8001970 <__NVIC_SetPriority+0x4c>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	0112      	lsls	r2, r2, #4
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	440b      	add	r3, r1
 8001948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800194c:	e00a      	b.n	8001964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4908      	ldr	r1, [pc, #32]	@ (8001974 <__NVIC_SetPriority+0x50>)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	3b04      	subs	r3, #4
 800195c:	0112      	lsls	r2, r2, #4
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	440b      	add	r3, r1
 8001962:	761a      	strb	r2, [r3, #24]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000e100 	.word	0xe000e100
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001978:	b480      	push	{r7}
 800197a:	b089      	sub	sp, #36	@ 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f1c3 0307 	rsb	r3, r3, #7
 8001992:	2b04      	cmp	r3, #4
 8001994:	bf28      	it	cs
 8001996:	2304      	movcs	r3, #4
 8001998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3304      	adds	r3, #4
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d902      	bls.n	80019a8 <NVIC_EncodePriority+0x30>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3b03      	subs	r3, #3
 80019a6:	e000      	b.n	80019aa <NVIC_EncodePriority+0x32>
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43da      	mvns	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	401a      	ands	r2, r3
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	43d9      	mvns	r1, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	4313      	orrs	r3, r2
         );
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3724      	adds	r7, #36	@ 0x24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019f0:	d301      	bcc.n	80019f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f2:	2301      	movs	r3, #1
 80019f4:	e00f      	b.n	8001a16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a20 <SysTick_Config+0x40>)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019fe:	210f      	movs	r1, #15
 8001a00:	f04f 30ff 	mov.w	r0, #4294967295
 8001a04:	f7ff ff8e 	bl	8001924 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a08:	4b05      	ldr	r3, [pc, #20]	@ (8001a20 <SysTick_Config+0x40>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a0e:	4b04      	ldr	r3, [pc, #16]	@ (8001a20 <SysTick_Config+0x40>)
 8001a10:	2207      	movs	r2, #7
 8001a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	e000e010 	.word	0xe000e010

08001a24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff ff47 	bl	80018c0 <__NVIC_SetPriorityGrouping>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b086      	sub	sp, #24
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	4603      	mov	r3, r0
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
 8001a46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a4c:	f7ff ff5c 	bl	8001908 <__NVIC_GetPriorityGrouping>
 8001a50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	68b9      	ldr	r1, [r7, #8]
 8001a56:	6978      	ldr	r0, [r7, #20]
 8001a58:	f7ff ff8e 	bl	8001978 <NVIC_EncodePriority>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff5d 	bl	8001924 <__NVIC_SetPriority>
}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffb0 	bl	80019e0 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b082      	sub	sp, #8
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d101      	bne.n	8001a9c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e00e      	b.n	8001aba <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	795b      	ldrb	r3, [r3, #5]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d105      	bne.n	8001ab2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff fc8d 	bl	80013cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b089      	sub	sp, #36	@ 0x24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	e16b      	b.n	8001db8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	4013      	ands	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	f040 815a 	bne.w	8001db2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d005      	beq.n	8001b16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d130      	bne.n	8001b78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	2203      	movs	r2, #3
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	091b      	lsrs	r3, r3, #4
 8001b62:	f003 0201 	and.w	r2, r3, #1
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b03      	cmp	r3, #3
 8001b82:	d017      	beq.n	8001bb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0303 	and.w	r3, r3, #3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d123      	bne.n	8001c08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	08da      	lsrs	r2, r3, #3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3208      	adds	r2, #8
 8001bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	220f      	movs	r2, #15
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	691a      	ldr	r2, [r3, #16]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	08da      	lsrs	r2, r3, #3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	3208      	adds	r2, #8
 8001c02:	69b9      	ldr	r1, [r7, #24]
 8001c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	2203      	movs	r2, #3
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	43db      	mvns	r3, r3
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f003 0203 	and.w	r2, r3, #3
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 80b4 	beq.w	8001db2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	4b60      	ldr	r3, [pc, #384]	@ (8001dd0 <HAL_GPIO_Init+0x30c>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c52:	4a5f      	ldr	r2, [pc, #380]	@ (8001dd0 <HAL_GPIO_Init+0x30c>)
 8001c54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001dd0 <HAL_GPIO_Init+0x30c>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c66:	4a5b      	ldr	r2, [pc, #364]	@ (8001dd4 <HAL_GPIO_Init+0x310>)
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	089b      	lsrs	r3, r3, #2
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	220f      	movs	r2, #15
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a52      	ldr	r2, [pc, #328]	@ (8001dd8 <HAL_GPIO_Init+0x314>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d02b      	beq.n	8001cea <HAL_GPIO_Init+0x226>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a51      	ldr	r2, [pc, #324]	@ (8001ddc <HAL_GPIO_Init+0x318>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d025      	beq.n	8001ce6 <HAL_GPIO_Init+0x222>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a50      	ldr	r2, [pc, #320]	@ (8001de0 <HAL_GPIO_Init+0x31c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d01f      	beq.n	8001ce2 <HAL_GPIO_Init+0x21e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4f      	ldr	r2, [pc, #316]	@ (8001de4 <HAL_GPIO_Init+0x320>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d019      	beq.n	8001cde <HAL_GPIO_Init+0x21a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4e      	ldr	r2, [pc, #312]	@ (8001de8 <HAL_GPIO_Init+0x324>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d013      	beq.n	8001cda <HAL_GPIO_Init+0x216>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a4d      	ldr	r2, [pc, #308]	@ (8001dec <HAL_GPIO_Init+0x328>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d00d      	beq.n	8001cd6 <HAL_GPIO_Init+0x212>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4c      	ldr	r2, [pc, #304]	@ (8001df0 <HAL_GPIO_Init+0x32c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d007      	beq.n	8001cd2 <HAL_GPIO_Init+0x20e>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a4b      	ldr	r2, [pc, #300]	@ (8001df4 <HAL_GPIO_Init+0x330>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <HAL_GPIO_Init+0x20a>
 8001cca:	2307      	movs	r3, #7
 8001ccc:	e00e      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cce:	2308      	movs	r3, #8
 8001cd0:	e00c      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cd2:	2306      	movs	r3, #6
 8001cd4:	e00a      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cd6:	2305      	movs	r3, #5
 8001cd8:	e008      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cda:	2304      	movs	r3, #4
 8001cdc:	e006      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e004      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	e002      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cea:	2300      	movs	r3, #0
 8001cec:	69fa      	ldr	r2, [r7, #28]
 8001cee:	f002 0203 	and.w	r2, r2, #3
 8001cf2:	0092      	lsls	r2, r2, #2
 8001cf4:	4093      	lsls	r3, r2
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cfc:	4935      	ldr	r1, [pc, #212]	@ (8001dd4 <HAL_GPIO_Init+0x310>)
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	089b      	lsrs	r3, r3, #2
 8001d02:	3302      	adds	r3, #2
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d2e:	4a32      	ldr	r2, [pc, #200]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d34:	4b30      	ldr	r3, [pc, #192]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4013      	ands	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d58:	4a27      	ldr	r2, [pc, #156]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d5e:	4b26      	ldr	r3, [pc, #152]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	43db      	mvns	r3, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d82:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d88:	4b1b      	ldr	r3, [pc, #108]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dac:	4a12      	ldr	r2, [pc, #72]	@ (8001df8 <HAL_GPIO_Init+0x334>)
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3301      	adds	r3, #1
 8001db6:	61fb      	str	r3, [r7, #28]
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	2b0f      	cmp	r3, #15
 8001dbc:	f67f ae90 	bls.w	8001ae0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
 8001dc4:	3724      	adds	r7, #36	@ 0x24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40013800 	.word	0x40013800
 8001dd8:	40020000 	.word	0x40020000
 8001ddc:	40020400 	.word	0x40020400
 8001de0:	40020800 	.word	0x40020800
 8001de4:	40020c00 	.word	0x40020c00
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40021400 	.word	0x40021400
 8001df0:	40021800 	.word	0x40021800
 8001df4:	40021c00 	.word	0x40021c00
 8001df8:	40013c00 	.word	0x40013c00

08001dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	807b      	strh	r3, [r7, #2]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e0c:	787b      	ldrb	r3, [r7, #1]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e12:	887a      	ldrh	r2, [r7, #2]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e18:	e003      	b.n	8001e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e1a:	887b      	ldrh	r3, [r7, #2]
 8001e1c:	041a      	lsls	r2, r3, #16
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	619a      	str	r2, [r3, #24]
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
	...

08001e30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e267      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d075      	beq.n	8001f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e4e:	4b88      	ldr	r3, [pc, #544]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 030c 	and.w	r3, r3, #12
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	d00c      	beq.n	8001e74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e5a:	4b85      	ldr	r3, [pc, #532]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e62:	2b08      	cmp	r3, #8
 8001e64:	d112      	bne.n	8001e8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e66:	4b82      	ldr	r3, [pc, #520]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e72:	d10b      	bne.n	8001e8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e74:	4b7e      	ldr	r3, [pc, #504]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05b      	beq.n	8001f38 <HAL_RCC_OscConfig+0x108>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d157      	bne.n	8001f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e242      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e94:	d106      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x74>
 8001e96:	4b76      	ldr	r3, [pc, #472]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a75      	ldr	r2, [pc, #468]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e01d      	b.n	8001ee0 <HAL_RCC_OscConfig+0xb0>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eac:	d10c      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x98>
 8001eae:	4b70      	ldr	r3, [pc, #448]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a6f      	ldr	r2, [pc, #444]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b6d      	ldr	r3, [pc, #436]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a6c      	ldr	r2, [pc, #432]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	e00b      	b.n	8001ee0 <HAL_RCC_OscConfig+0xb0>
 8001ec8:	4b69      	ldr	r3, [pc, #420]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a68      	ldr	r2, [pc, #416]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ed2:	6013      	str	r3, [r2, #0]
 8001ed4:	4b66      	ldr	r3, [pc, #408]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a65      	ldr	r2, [pc, #404]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d013      	beq.n	8001f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee8:	f7ff fcba 	bl	8001860 <HAL_GetTick>
 8001eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef0:	f7ff fcb6 	bl	8001860 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b64      	cmp	r3, #100	@ 0x64
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e207      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	4b5b      	ldr	r3, [pc, #364]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d0f0      	beq.n	8001ef0 <HAL_RCC_OscConfig+0xc0>
 8001f0e:	e014      	b.n	8001f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f10:	f7ff fca6 	bl	8001860 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f18:	f7ff fca2 	bl	8001860 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b64      	cmp	r3, #100	@ 0x64
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e1f3      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2a:	4b51      	ldr	r3, [pc, #324]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0xe8>
 8001f36:	e000      	b.n	8001f3a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d063      	beq.n	800200e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f46:	4b4a      	ldr	r3, [pc, #296]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00b      	beq.n	8001f6a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f52:	4b47      	ldr	r3, [pc, #284]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d11c      	bne.n	8001f98 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f5e:	4b44      	ldr	r3, [pc, #272]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d116      	bne.n	8001f98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6a:	4b41      	ldr	r3, [pc, #260]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d005      	beq.n	8001f82 <HAL_RCC_OscConfig+0x152>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d001      	beq.n	8001f82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e1c7      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f82:	4b3b      	ldr	r3, [pc, #236]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	4937      	ldr	r1, [pc, #220]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f96:	e03a      	b.n	800200e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d020      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa0:	4b34      	ldr	r3, [pc, #208]	@ (8002074 <HAL_RCC_OscConfig+0x244>)
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa6:	f7ff fc5b 	bl	8001860 <HAL_GetTick>
 8001faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fac:	e008      	b.n	8001fc0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fae:	f7ff fc57 	bl	8001860 <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d901      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e1a8      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d0f0      	beq.n	8001fae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fcc:	4b28      	ldr	r3, [pc, #160]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4925      	ldr	r1, [pc, #148]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	600b      	str	r3, [r1, #0]
 8001fe0:	e015      	b.n	800200e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fe2:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <HAL_RCC_OscConfig+0x244>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fc3a 	bl	8001860 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ff0:	f7ff fc36 	bl	8001860 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e187      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d036      	beq.n	8002088 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d016      	beq.n	8002050 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002022:	4b15      	ldr	r3, [pc, #84]	@ (8002078 <HAL_RCC_OscConfig+0x248>)
 8002024:	2201      	movs	r2, #1
 8002026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002028:	f7ff fc1a 	bl	8001860 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002030:	f7ff fc16 	bl	8001860 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e167      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002042:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <HAL_RCC_OscConfig+0x240>)
 8002044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0f0      	beq.n	8002030 <HAL_RCC_OscConfig+0x200>
 800204e:	e01b      	b.n	8002088 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <HAL_RCC_OscConfig+0x248>)
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002056:	f7ff fc03 	bl	8001860 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800205c:	e00e      	b.n	800207c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205e:	f7ff fbff 	bl	8001860 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d907      	bls.n	800207c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e150      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
 8002070:	40023800 	.word	0x40023800
 8002074:	42470000 	.word	0x42470000
 8002078:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800207c:	4b88      	ldr	r3, [pc, #544]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800207e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1ea      	bne.n	800205e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 8097 	beq.w	80021c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800209a:	4b81      	ldr	r3, [pc, #516]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10f      	bne.n	80020c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	4b7d      	ldr	r3, [pc, #500]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a7c      	ldr	r2, [pc, #496]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80020b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	4b7a      	ldr	r3, [pc, #488]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020c2:	2301      	movs	r3, #1
 80020c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c6:	4b77      	ldr	r3, [pc, #476]	@ (80022a4 <HAL_RCC_OscConfig+0x474>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d118      	bne.n	8002104 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020d2:	4b74      	ldr	r3, [pc, #464]	@ (80022a4 <HAL_RCC_OscConfig+0x474>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a73      	ldr	r2, [pc, #460]	@ (80022a4 <HAL_RCC_OscConfig+0x474>)
 80020d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020de:	f7ff fbbf 	bl	8001860 <HAL_GetTick>
 80020e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e6:	f7ff fbbb 	bl	8001860 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e10c      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f8:	4b6a      	ldr	r3, [pc, #424]	@ (80022a4 <HAL_RCC_OscConfig+0x474>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f0      	beq.n	80020e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d106      	bne.n	800211a <HAL_RCC_OscConfig+0x2ea>
 800210c:	4b64      	ldr	r3, [pc, #400]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800210e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002110:	4a63      	ldr	r2, [pc, #396]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6713      	str	r3, [r2, #112]	@ 0x70
 8002118:	e01c      	b.n	8002154 <HAL_RCC_OscConfig+0x324>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	2b05      	cmp	r3, #5
 8002120:	d10c      	bne.n	800213c <HAL_RCC_OscConfig+0x30c>
 8002122:	4b5f      	ldr	r3, [pc, #380]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002126:	4a5e      	ldr	r2, [pc, #376]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	6713      	str	r3, [r2, #112]	@ 0x70
 800212e:	4b5c      	ldr	r3, [pc, #368]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002132:	4a5b      	ldr	r2, [pc, #364]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6713      	str	r3, [r2, #112]	@ 0x70
 800213a:	e00b      	b.n	8002154 <HAL_RCC_OscConfig+0x324>
 800213c:	4b58      	ldr	r3, [pc, #352]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800213e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002140:	4a57      	ldr	r2, [pc, #348]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002142:	f023 0301 	bic.w	r3, r3, #1
 8002146:	6713      	str	r3, [r2, #112]	@ 0x70
 8002148:	4b55      	ldr	r3, [pc, #340]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800214a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800214c:	4a54      	ldr	r2, [pc, #336]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800214e:	f023 0304 	bic.w	r3, r3, #4
 8002152:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d015      	beq.n	8002188 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800215c:	f7ff fb80 	bl	8001860 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002162:	e00a      	b.n	800217a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002164:	f7ff fb7c 	bl	8001860 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e0cb      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217a:	4b49      	ldr	r3, [pc, #292]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800217c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d0ee      	beq.n	8002164 <HAL_RCC_OscConfig+0x334>
 8002186:	e014      	b.n	80021b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002188:	f7ff fb6a 	bl	8001860 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218e:	e00a      	b.n	80021a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002190:	f7ff fb66 	bl	8001860 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800219e:	4293      	cmp	r3, r2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e0b5      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a6:	4b3e      	ldr	r3, [pc, #248]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80021a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1ee      	bne.n	8002190 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021b2:	7dfb      	ldrb	r3, [r7, #23]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d105      	bne.n	80021c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b8:	4b39      	ldr	r3, [pc, #228]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	4a38      	ldr	r2, [pc, #224]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80021be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80a1 	beq.w	8002310 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021ce:	4b34      	ldr	r3, [pc, #208]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b08      	cmp	r3, #8
 80021d8:	d05c      	beq.n	8002294 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d141      	bne.n	8002266 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e2:	4b31      	ldr	r3, [pc, #196]	@ (80022a8 <HAL_RCC_OscConfig+0x478>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e8:	f7ff fb3a 	bl	8001860 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f0:	f7ff fb36 	bl	8001860 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e087      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002202:	4b27      	ldr	r3, [pc, #156]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f0      	bne.n	80021f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	69da      	ldr	r2, [r3, #28]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221c:	019b      	lsls	r3, r3, #6
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002224:	085b      	lsrs	r3, r3, #1
 8002226:	3b01      	subs	r3, #1
 8002228:	041b      	lsls	r3, r3, #16
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002230:	061b      	lsls	r3, r3, #24
 8002232:	491b      	ldr	r1, [pc, #108]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002234:	4313      	orrs	r3, r2
 8002236:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002238:	4b1b      	ldr	r3, [pc, #108]	@ (80022a8 <HAL_RCC_OscConfig+0x478>)
 800223a:	2201      	movs	r2, #1
 800223c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223e:	f7ff fb0f 	bl	8001860 <HAL_GetTick>
 8002242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002246:	f7ff fb0b 	bl	8001860 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e05c      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0f0      	beq.n	8002246 <HAL_RCC_OscConfig+0x416>
 8002264:	e054      	b.n	8002310 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002266:	4b10      	ldr	r3, [pc, #64]	@ (80022a8 <HAL_RCC_OscConfig+0x478>)
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226c:	f7ff faf8 	bl	8001860 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002274:	f7ff faf4 	bl	8001860 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e045      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002286:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <HAL_RCC_OscConfig+0x470>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0x444>
 8002292:	e03d      	b.n	8002310 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d107      	bne.n	80022ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e038      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40007000 	.word	0x40007000
 80022a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022ac:	4b1b      	ldr	r3, [pc, #108]	@ (800231c <HAL_RCC_OscConfig+0x4ec>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	699b      	ldr	r3, [r3, #24]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d028      	beq.n	800230c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d121      	bne.n	800230c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d11a      	bne.n	800230c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80022dc:	4013      	ands	r3, r2
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80022e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d111      	bne.n	800230c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f2:	085b      	lsrs	r3, r3, #1
 80022f4:	3b01      	subs	r3, #1
 80022f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d107      	bne.n	800230c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002306:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002308:	429a      	cmp	r2, r3
 800230a:	d001      	beq.n	8002310 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800

08002320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e0cc      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002334:	4b68      	ldr	r3, [pc, #416]	@ (80024d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d90c      	bls.n	800235c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002342:	4b65      	ldr	r3, [pc, #404]	@ (80024d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234a:	4b63      	ldr	r3, [pc, #396]	@ (80024d8 <HAL_RCC_ClockConfig+0x1b8>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	429a      	cmp	r2, r3
 8002356:	d001      	beq.n	800235c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0b8      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d020      	beq.n	80023aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002374:	4b59      	ldr	r3, [pc, #356]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4a58      	ldr	r2, [pc, #352]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 800237a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800237e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b00      	cmp	r3, #0
 800238a:	d005      	beq.n	8002398 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800238c:	4b53      	ldr	r3, [pc, #332]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	4a52      	ldr	r2, [pc, #328]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002392:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002396:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002398:	4b50      	ldr	r3, [pc, #320]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	494d      	ldr	r1, [pc, #308]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d044      	beq.n	8002440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d107      	bne.n	80023ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023be:	4b47      	ldr	r3, [pc, #284]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d119      	bne.n	80023fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e07f      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d003      	beq.n	80023de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023da:	2b03      	cmp	r3, #3
 80023dc:	d107      	bne.n	80023ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023de:	4b3f      	ldr	r3, [pc, #252]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d109      	bne.n	80023fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e06f      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ee:	4b3b      	ldr	r3, [pc, #236]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e067      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fe:	4b37      	ldr	r3, [pc, #220]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f023 0203 	bic.w	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	4934      	ldr	r1, [pc, #208]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 800240c:	4313      	orrs	r3, r2
 800240e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002410:	f7ff fa26 	bl	8001860 <HAL_GetTick>
 8002414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002416:	e00a      	b.n	800242e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002418:	f7ff fa22 	bl	8001860 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002426:	4293      	cmp	r3, r2
 8002428:	d901      	bls.n	800242e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e04f      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242e:	4b2b      	ldr	r3, [pc, #172]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 020c 	and.w	r2, r3, #12
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	429a      	cmp	r2, r3
 800243e:	d1eb      	bne.n	8002418 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002440:	4b25      	ldr	r3, [pc, #148]	@ (80024d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d20c      	bcs.n	8002468 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244e:	4b22      	ldr	r3, [pc, #136]	@ (80024d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	b2d2      	uxtb	r2, r2
 8002454:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	429a      	cmp	r2, r3
 8002462:	d001      	beq.n	8002468 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e032      	b.n	80024ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0304 	and.w	r3, r3, #4
 8002470:	2b00      	cmp	r3, #0
 8002472:	d008      	beq.n	8002486 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002474:	4b19      	ldr	r3, [pc, #100]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	4916      	ldr	r1, [pc, #88]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	4313      	orrs	r3, r2
 8002484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	2b00      	cmp	r3, #0
 8002490:	d009      	beq.n	80024a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002492:	4b12      	ldr	r3, [pc, #72]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	490e      	ldr	r1, [pc, #56]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024a6:	f000 f821 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 80024aa:	4602      	mov	r2, r0
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <HAL_RCC_ClockConfig+0x1bc>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	091b      	lsrs	r3, r3, #4
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	490a      	ldr	r1, [pc, #40]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 80024b8:	5ccb      	ldrb	r3, [r1, r3]
 80024ba:	fa22 f303 	lsr.w	r3, r2, r3
 80024be:	4a09      	ldr	r2, [pc, #36]	@ (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024c2:	4b09      	ldr	r3, [pc, #36]	@ (80024e8 <HAL_RCC_ClockConfig+0x1c8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff f986 	bl	80017d8 <HAL_InitTick>

  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40023c00 	.word	0x40023c00
 80024dc:	40023800 	.word	0x40023800
 80024e0:	080083d4 	.word	0x080083d4
 80024e4:	20000000 	.word	0x20000000
 80024e8:	20000004 	.word	0x20000004

080024ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024f0:	b090      	sub	sp, #64	@ 0x40
 80024f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002504:	4b59      	ldr	r3, [pc, #356]	@ (800266c <HAL_RCC_GetSysClockFreq+0x180>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 030c 	and.w	r3, r3, #12
 800250c:	2b08      	cmp	r3, #8
 800250e:	d00d      	beq.n	800252c <HAL_RCC_GetSysClockFreq+0x40>
 8002510:	2b08      	cmp	r3, #8
 8002512:	f200 80a1 	bhi.w	8002658 <HAL_RCC_GetSysClockFreq+0x16c>
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x34>
 800251a:	2b04      	cmp	r3, #4
 800251c:	d003      	beq.n	8002526 <HAL_RCC_GetSysClockFreq+0x3a>
 800251e:	e09b      	b.n	8002658 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002520:	4b53      	ldr	r3, [pc, #332]	@ (8002670 <HAL_RCC_GetSysClockFreq+0x184>)
 8002522:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002524:	e09b      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002526:	4b53      	ldr	r3, [pc, #332]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x188>)
 8002528:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800252a:	e098      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800252c:	4b4f      	ldr	r3, [pc, #316]	@ (800266c <HAL_RCC_GetSysClockFreq+0x180>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002534:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002536:	4b4d      	ldr	r3, [pc, #308]	@ (800266c <HAL_RCC_GetSysClockFreq+0x180>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d028      	beq.n	8002594 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002542:	4b4a      	ldr	r3, [pc, #296]	@ (800266c <HAL_RCC_GetSysClockFreq+0x180>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	099b      	lsrs	r3, r3, #6
 8002548:	2200      	movs	r2, #0
 800254a:	623b      	str	r3, [r7, #32]
 800254c:	627a      	str	r2, [r7, #36]	@ 0x24
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002554:	2100      	movs	r1, #0
 8002556:	4b47      	ldr	r3, [pc, #284]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x188>)
 8002558:	fb03 f201 	mul.w	r2, r3, r1
 800255c:	2300      	movs	r3, #0
 800255e:	fb00 f303 	mul.w	r3, r0, r3
 8002562:	4413      	add	r3, r2
 8002564:	4a43      	ldr	r2, [pc, #268]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x188>)
 8002566:	fba0 1202 	umull	r1, r2, r0, r2
 800256a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800256c:	460a      	mov	r2, r1
 800256e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002572:	4413      	add	r3, r2
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002578:	2200      	movs	r2, #0
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	61fa      	str	r2, [r7, #28]
 800257e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002582:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002586:	f7fe fb0f 	bl	8000ba8 <__aeabi_uldivmod>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4613      	mov	r3, r2
 8002590:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002592:	e053      	b.n	800263c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002594:	4b35      	ldr	r3, [pc, #212]	@ (800266c <HAL_RCC_GetSysClockFreq+0x180>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	099b      	lsrs	r3, r3, #6
 800259a:	2200      	movs	r2, #0
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	617a      	str	r2, [r7, #20]
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025a6:	f04f 0b00 	mov.w	fp, #0
 80025aa:	4652      	mov	r2, sl
 80025ac:	465b      	mov	r3, fp
 80025ae:	f04f 0000 	mov.w	r0, #0
 80025b2:	f04f 0100 	mov.w	r1, #0
 80025b6:	0159      	lsls	r1, r3, #5
 80025b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025bc:	0150      	lsls	r0, r2, #5
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	ebb2 080a 	subs.w	r8, r2, sl
 80025c6:	eb63 090b 	sbc.w	r9, r3, fp
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	f04f 0300 	mov.w	r3, #0
 80025d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80025d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80025da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80025de:	ebb2 0408 	subs.w	r4, r2, r8
 80025e2:	eb63 0509 	sbc.w	r5, r3, r9
 80025e6:	f04f 0200 	mov.w	r2, #0
 80025ea:	f04f 0300 	mov.w	r3, #0
 80025ee:	00eb      	lsls	r3, r5, #3
 80025f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025f4:	00e2      	lsls	r2, r4, #3
 80025f6:	4614      	mov	r4, r2
 80025f8:	461d      	mov	r5, r3
 80025fa:	eb14 030a 	adds.w	r3, r4, sl
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	eb45 030b 	adc.w	r3, r5, fp
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002612:	4629      	mov	r1, r5
 8002614:	028b      	lsls	r3, r1, #10
 8002616:	4621      	mov	r1, r4
 8002618:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800261c:	4621      	mov	r1, r4
 800261e:	028a      	lsls	r2, r1, #10
 8002620:	4610      	mov	r0, r2
 8002622:	4619      	mov	r1, r3
 8002624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002626:	2200      	movs	r2, #0
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	60fa      	str	r2, [r7, #12]
 800262c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002630:	f7fe faba 	bl	8000ba8 <__aeabi_uldivmod>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4613      	mov	r3, r2
 800263a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_RCC_GetSysClockFreq+0x180>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	0c1b      	lsrs	r3, r3, #16
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	3301      	adds	r3, #1
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800264c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800264e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002650:	fbb2 f3f3 	udiv	r3, r2, r3
 8002654:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002656:	e002      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_RCC_GetSysClockFreq+0x184>)
 800265a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800265c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800265e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002660:	4618      	mov	r0, r3
 8002662:	3740      	adds	r7, #64	@ 0x40
 8002664:	46bd      	mov	sp, r7
 8002666:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800
 8002670:	00f42400 	.word	0x00f42400
 8002674:	017d7840 	.word	0x017d7840

08002678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800267c:	4b03      	ldr	r3, [pc, #12]	@ (800268c <HAL_RCC_GetHCLKFreq+0x14>)
 800267e:	681b      	ldr	r3, [r3, #0]
}
 8002680:	4618      	mov	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000000 	.word	0x20000000

08002690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002694:	f7ff fff0 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 8002698:	4602      	mov	r2, r0
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	0a9b      	lsrs	r3, r3, #10
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	4903      	ldr	r1, [pc, #12]	@ (80026b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a6:	5ccb      	ldrb	r3, [r1, r3]
 80026a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40023800 	.word	0x40023800
 80026b4:	080083e4 	.word	0x080083e4

080026b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026bc:	f7ff ffdc 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 80026c0:	4602      	mov	r2, r0
 80026c2:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	0b5b      	lsrs	r3, r3, #13
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	4903      	ldr	r1, [pc, #12]	@ (80026dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ce:	5ccb      	ldrb	r3, [r1, r3]
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40023800 	.word	0x40023800
 80026dc:	080083e4 	.word	0x080083e4

080026e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e041      	b.n	8002776 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d106      	bne.n	800270c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f7fe fe82 	bl	8001410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3304      	adds	r3, #4
 800271c:	4619      	mov	r1, r3
 800271e:	4610      	mov	r0, r2
 8002720:	f000 f95e 	bl	80029e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b01      	cmp	r3, #1
 8002792:	d001      	beq.n	8002798 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e046      	b.n	8002826 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2202      	movs	r2, #2
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a23      	ldr	r2, [pc, #140]	@ (8002834 <HAL_TIM_Base_Start+0xb4>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d022      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027b2:	d01d      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002838 <HAL_TIM_Base_Start+0xb8>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d018      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a1e      	ldr	r2, [pc, #120]	@ (800283c <HAL_TIM_Base_Start+0xbc>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d013      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002840 <HAL_TIM_Base_Start+0xc0>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d00e      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002844 <HAL_TIM_Base_Start+0xc4>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d009      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a19      	ldr	r2, [pc, #100]	@ (8002848 <HAL_TIM_Base_Start+0xc8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d004      	beq.n	80027f0 <HAL_TIM_Base_Start+0x70>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a18      	ldr	r2, [pc, #96]	@ (800284c <HAL_TIM_Base_Start+0xcc>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d111      	bne.n	8002814 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2b06      	cmp	r3, #6
 8002800:	d010      	beq.n	8002824 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0201 	orr.w	r2, r2, #1
 8002810:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002812:	e007      	b.n	8002824 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0201 	orr.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	40010000 	.word	0x40010000
 8002838:	40000400 	.word	0x40000400
 800283c:	40000800 	.word	0x40000800
 8002840:	40000c00 	.word	0x40000c00
 8002844:	40010400 	.word	0x40010400
 8002848:	40014000 	.word	0x40014000
 800284c:	40001800 	.word	0x40001800

08002850 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800285a:	2300      	movs	r3, #0
 800285c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_TIM_ConfigClockSource+0x1c>
 8002868:	2302      	movs	r3, #2
 800286a:	e0b4      	b.n	80029d6 <HAL_TIM_ConfigClockSource+0x186>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2202      	movs	r2, #2
 8002878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800288a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002892:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028a4:	d03e      	beq.n	8002924 <HAL_TIM_ConfigClockSource+0xd4>
 80028a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028aa:	f200 8087 	bhi.w	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028b2:	f000 8086 	beq.w	80029c2 <HAL_TIM_ConfigClockSource+0x172>
 80028b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028ba:	d87f      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028bc:	2b70      	cmp	r3, #112	@ 0x70
 80028be:	d01a      	beq.n	80028f6 <HAL_TIM_ConfigClockSource+0xa6>
 80028c0:	2b70      	cmp	r3, #112	@ 0x70
 80028c2:	d87b      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028c4:	2b60      	cmp	r3, #96	@ 0x60
 80028c6:	d050      	beq.n	800296a <HAL_TIM_ConfigClockSource+0x11a>
 80028c8:	2b60      	cmp	r3, #96	@ 0x60
 80028ca:	d877      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028cc:	2b50      	cmp	r3, #80	@ 0x50
 80028ce:	d03c      	beq.n	800294a <HAL_TIM_ConfigClockSource+0xfa>
 80028d0:	2b50      	cmp	r3, #80	@ 0x50
 80028d2:	d873      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028d4:	2b40      	cmp	r3, #64	@ 0x40
 80028d6:	d058      	beq.n	800298a <HAL_TIM_ConfigClockSource+0x13a>
 80028d8:	2b40      	cmp	r3, #64	@ 0x40
 80028da:	d86f      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028dc:	2b30      	cmp	r3, #48	@ 0x30
 80028de:	d064      	beq.n	80029aa <HAL_TIM_ConfigClockSource+0x15a>
 80028e0:	2b30      	cmp	r3, #48	@ 0x30
 80028e2:	d86b      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d060      	beq.n	80029aa <HAL_TIM_ConfigClockSource+0x15a>
 80028e8:	2b20      	cmp	r3, #32
 80028ea:	d867      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d05c      	beq.n	80029aa <HAL_TIM_ConfigClockSource+0x15a>
 80028f0:	2b10      	cmp	r3, #16
 80028f2:	d05a      	beq.n	80029aa <HAL_TIM_ConfigClockSource+0x15a>
 80028f4:	e062      	b.n	80029bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002906:	f000 f98b 	bl	8002c20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002918:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	609a      	str	r2, [r3, #8]
      break;
 8002922:	e04f      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002934:	f000 f974 	bl	8002c20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002946:	609a      	str	r2, [r3, #8]
      break;
 8002948:	e03c      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002956:	461a      	mov	r2, r3
 8002958:	f000 f8e8 	bl	8002b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2150      	movs	r1, #80	@ 0x50
 8002962:	4618      	mov	r0, r3
 8002964:	f000 f941 	bl	8002bea <TIM_ITRx_SetConfig>
      break;
 8002968:	e02c      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002976:	461a      	mov	r2, r3
 8002978:	f000 f907 	bl	8002b8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2160      	movs	r1, #96	@ 0x60
 8002982:	4618      	mov	r0, r3
 8002984:	f000 f931 	bl	8002bea <TIM_ITRx_SetConfig>
      break;
 8002988:	e01c      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002996:	461a      	mov	r2, r3
 8002998:	f000 f8c8 	bl	8002b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2140      	movs	r1, #64	@ 0x40
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 f921 	bl	8002bea <TIM_ITRx_SetConfig>
      break;
 80029a8:	e00c      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4619      	mov	r1, r3
 80029b4:	4610      	mov	r0, r2
 80029b6:	f000 f918 	bl	8002bea <TIM_ITRx_SetConfig>
      break;
 80029ba:	e003      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
      break;
 80029c0:	e000      	b.n	80029c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80029c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a43      	ldr	r2, [pc, #268]	@ (8002b00 <TIM_Base_SetConfig+0x120>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d013      	beq.n	8002a20 <TIM_Base_SetConfig+0x40>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029fe:	d00f      	beq.n	8002a20 <TIM_Base_SetConfig+0x40>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a40      	ldr	r2, [pc, #256]	@ (8002b04 <TIM_Base_SetConfig+0x124>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d00b      	beq.n	8002a20 <TIM_Base_SetConfig+0x40>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b08 <TIM_Base_SetConfig+0x128>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d007      	beq.n	8002a20 <TIM_Base_SetConfig+0x40>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a3e      	ldr	r2, [pc, #248]	@ (8002b0c <TIM_Base_SetConfig+0x12c>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d003      	beq.n	8002a20 <TIM_Base_SetConfig+0x40>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a3d      	ldr	r2, [pc, #244]	@ (8002b10 <TIM_Base_SetConfig+0x130>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d108      	bne.n	8002a32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a32      	ldr	r2, [pc, #200]	@ (8002b00 <TIM_Base_SetConfig+0x120>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d02b      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a40:	d027      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a2f      	ldr	r2, [pc, #188]	@ (8002b04 <TIM_Base_SetConfig+0x124>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d023      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b08 <TIM_Base_SetConfig+0x128>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d01f      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a2d      	ldr	r2, [pc, #180]	@ (8002b0c <TIM_Base_SetConfig+0x12c>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d01b      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8002b10 <TIM_Base_SetConfig+0x130>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d017      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a2b      	ldr	r2, [pc, #172]	@ (8002b14 <TIM_Base_SetConfig+0x134>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d013      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8002b18 <TIM_Base_SetConfig+0x138>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d00f      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a29      	ldr	r2, [pc, #164]	@ (8002b1c <TIM_Base_SetConfig+0x13c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d00b      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a28      	ldr	r2, [pc, #160]	@ (8002b20 <TIM_Base_SetConfig+0x140>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d007      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a27      	ldr	r2, [pc, #156]	@ (8002b24 <TIM_Base_SetConfig+0x144>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d003      	beq.n	8002a92 <TIM_Base_SetConfig+0xb2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a26      	ldr	r2, [pc, #152]	@ (8002b28 <TIM_Base_SetConfig+0x148>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d108      	bne.n	8002aa4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8002b00 <TIM_Base_SetConfig+0x120>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d003      	beq.n	8002ad2 <TIM_Base_SetConfig+0xf2>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a10      	ldr	r2, [pc, #64]	@ (8002b10 <TIM_Base_SetConfig+0x130>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d103      	bne.n	8002ada <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	691a      	ldr	r2, [r3, #16]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f043 0204 	orr.w	r2, r3, #4
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	601a      	str	r2, [r3, #0]
}
 8002af2:	bf00      	nop
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40010000 	.word	0x40010000
 8002b04:	40000400 	.word	0x40000400
 8002b08:	40000800 	.word	0x40000800
 8002b0c:	40000c00 	.word	0x40000c00
 8002b10:	40010400 	.word	0x40010400
 8002b14:	40014000 	.word	0x40014000
 8002b18:	40014400 	.word	0x40014400
 8002b1c:	40014800 	.word	0x40014800
 8002b20:	40001800 	.word	0x40001800
 8002b24:	40001c00 	.word	0x40001c00
 8002b28:	40002000 	.word	0x40002000

08002b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	f023 0201 	bic.w	r2, r3, #1
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	011b      	lsls	r3, r3, #4
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f023 030a 	bic.w	r3, r3, #10
 8002b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	621a      	str	r2, [r3, #32]
}
 8002b7e:	bf00      	nop
 8002b80:	371c      	adds	r7, #28
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b087      	sub	sp, #28
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	60b9      	str	r1, [r7, #8]
 8002b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	f023 0210 	bic.w	r2, r3, #16
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	031b      	lsls	r3, r3, #12
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002bc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	011b      	lsls	r3, r3, #4
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	621a      	str	r2, [r3, #32]
}
 8002bde:	bf00      	nop
 8002be0:	371c      	adds	r7, #28
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b085      	sub	sp, #20
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
 8002bf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	f043 0307 	orr.w	r3, r3, #7
 8002c0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	609a      	str	r2, [r3, #8]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	021a      	lsls	r2, r3, #8
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	609a      	str	r2, [r3, #8]
}
 8002c54:	bf00      	nop
 8002c56:	371c      	adds	r7, #28
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d101      	bne.n	8002c78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c74:	2302      	movs	r3, #2
 8002c76:	e05a      	b.n	8002d2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a21      	ldr	r2, [pc, #132]	@ (8002d3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d022      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc4:	d01d      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1d      	ldr	r2, [pc, #116]	@ (8002d40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d018      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d013      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1a      	ldr	r2, [pc, #104]	@ (8002d48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d00e      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a18      	ldr	r2, [pc, #96]	@ (8002d4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d009      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a17      	ldr	r2, [pc, #92]	@ (8002d50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d004      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a15      	ldr	r2, [pc, #84]	@ (8002d54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d10c      	bne.n	8002d1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	40010000 	.word	0x40010000
 8002d40:	40000400 	.word	0x40000400
 8002d44:	40000800 	.word	0x40000800
 8002d48:	40000c00 	.word	0x40000c00
 8002d4c:	40010400 	.word	0x40010400
 8002d50:	40014000 	.word	0x40014000
 8002d54:	40001800 	.word	0x40001800

08002d58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e042      	b.n	8002df0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fb66 	bl	8001450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2224      	movs	r2, #36	@ 0x24
 8002d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68da      	ldr	r2, [r3, #12]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 f82b 	bl	8002df8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	691a      	ldr	r2, [r3, #16]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002db0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	695a      	ldr	r2, [r3, #20]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68da      	ldr	r2, [r3, #12]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002dd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2220      	movs	r2, #32
 8002de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002df8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dfc:	b0c0      	sub	sp, #256	@ 0x100
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e14:	68d9      	ldr	r1, [r3, #12]
 8002e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	ea40 0301 	orr.w	r3, r0, r1
 8002e20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	431a      	orrs	r2, r3
 8002e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e50:	f021 010c 	bic.w	r1, r1, #12
 8002e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e5e:	430b      	orrs	r3, r1
 8002e60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e72:	6999      	ldr	r1, [r3, #24]
 8002e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	ea40 0301 	orr.w	r3, r0, r1
 8002e7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4b8f      	ldr	r3, [pc, #572]	@ (80030c4 <UART_SetConfig+0x2cc>)
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d005      	beq.n	8002e98 <UART_SetConfig+0xa0>
 8002e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	4b8d      	ldr	r3, [pc, #564]	@ (80030c8 <UART_SetConfig+0x2d0>)
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d104      	bne.n	8002ea2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e98:	f7ff fc0e 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002e9c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ea0:	e003      	b.n	8002eaa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ea2:	f7ff fbf5 	bl	8002690 <HAL_RCC_GetPCLK1Freq>
 8002ea6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eb4:	f040 810c 	bne.w	80030d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ec2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ec6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002eca:	4622      	mov	r2, r4
 8002ecc:	462b      	mov	r3, r5
 8002ece:	1891      	adds	r1, r2, r2
 8002ed0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002ed2:	415b      	adcs	r3, r3
 8002ed4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ed6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002eda:	4621      	mov	r1, r4
 8002edc:	eb12 0801 	adds.w	r8, r2, r1
 8002ee0:	4629      	mov	r1, r5
 8002ee2:	eb43 0901 	adc.w	r9, r3, r1
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ef2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ef6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002efa:	4690      	mov	r8, r2
 8002efc:	4699      	mov	r9, r3
 8002efe:	4623      	mov	r3, r4
 8002f00:	eb18 0303 	adds.w	r3, r8, r3
 8002f04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f08:	462b      	mov	r3, r5
 8002f0a:	eb49 0303 	adc.w	r3, r9, r3
 8002f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f26:	460b      	mov	r3, r1
 8002f28:	18db      	adds	r3, r3, r3
 8002f2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	eb42 0303 	adc.w	r3, r2, r3
 8002f32:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f3c:	f7fd fe34 	bl	8000ba8 <__aeabi_uldivmod>
 8002f40:	4602      	mov	r2, r0
 8002f42:	460b      	mov	r3, r1
 8002f44:	4b61      	ldr	r3, [pc, #388]	@ (80030cc <UART_SetConfig+0x2d4>)
 8002f46:	fba3 2302 	umull	r2, r3, r3, r2
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	011c      	lsls	r4, r3, #4
 8002f4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f52:	2200      	movs	r2, #0
 8002f54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002f5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002f60:	4642      	mov	r2, r8
 8002f62:	464b      	mov	r3, r9
 8002f64:	1891      	adds	r1, r2, r2
 8002f66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002f68:	415b      	adcs	r3, r3
 8002f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002f70:	4641      	mov	r1, r8
 8002f72:	eb12 0a01 	adds.w	sl, r2, r1
 8002f76:	4649      	mov	r1, r9
 8002f78:	eb43 0b01 	adc.w	fp, r3, r1
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f90:	4692      	mov	sl, r2
 8002f92:	469b      	mov	fp, r3
 8002f94:	4643      	mov	r3, r8
 8002f96:	eb1a 0303 	adds.w	r3, sl, r3
 8002f9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f9e:	464b      	mov	r3, r9
 8002fa0:	eb4b 0303 	adc.w	r3, fp, r3
 8002fa4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fb4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002fb8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	18db      	adds	r3, r3, r3
 8002fc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	eb42 0303 	adc.w	r3, r2, r3
 8002fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002fce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002fd2:	f7fd fde9 	bl	8000ba8 <__aeabi_uldivmod>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80030cc <UART_SetConfig+0x2d4>)
 8002fde:	fba3 2301 	umull	r2, r3, r3, r1
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2264      	movs	r2, #100	@ 0x64
 8002fe6:	fb02 f303 	mul.w	r3, r2, r3
 8002fea:	1acb      	subs	r3, r1, r3
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002ff2:	4b36      	ldr	r3, [pc, #216]	@ (80030cc <UART_SetConfig+0x2d4>)
 8002ff4:	fba3 2302 	umull	r2, r3, r3, r2
 8002ff8:	095b      	lsrs	r3, r3, #5
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003000:	441c      	add	r4, r3
 8003002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003006:	2200      	movs	r2, #0
 8003008:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800300c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003010:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003014:	4642      	mov	r2, r8
 8003016:	464b      	mov	r3, r9
 8003018:	1891      	adds	r1, r2, r2
 800301a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800301c:	415b      	adcs	r3, r3
 800301e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003020:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003024:	4641      	mov	r1, r8
 8003026:	1851      	adds	r1, r2, r1
 8003028:	6339      	str	r1, [r7, #48]	@ 0x30
 800302a:	4649      	mov	r1, r9
 800302c:	414b      	adcs	r3, r1
 800302e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800303c:	4659      	mov	r1, fp
 800303e:	00cb      	lsls	r3, r1, #3
 8003040:	4651      	mov	r1, sl
 8003042:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003046:	4651      	mov	r1, sl
 8003048:	00ca      	lsls	r2, r1, #3
 800304a:	4610      	mov	r0, r2
 800304c:	4619      	mov	r1, r3
 800304e:	4603      	mov	r3, r0
 8003050:	4642      	mov	r2, r8
 8003052:	189b      	adds	r3, r3, r2
 8003054:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003058:	464b      	mov	r3, r9
 800305a:	460a      	mov	r2, r1
 800305c:	eb42 0303 	adc.w	r3, r2, r3
 8003060:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003070:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003074:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003078:	460b      	mov	r3, r1
 800307a:	18db      	adds	r3, r3, r3
 800307c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800307e:	4613      	mov	r3, r2
 8003080:	eb42 0303 	adc.w	r3, r2, r3
 8003084:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003086:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800308a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800308e:	f7fd fd8b 	bl	8000ba8 <__aeabi_uldivmod>
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	4b0d      	ldr	r3, [pc, #52]	@ (80030cc <UART_SetConfig+0x2d4>)
 8003098:	fba3 1302 	umull	r1, r3, r3, r2
 800309c:	095b      	lsrs	r3, r3, #5
 800309e:	2164      	movs	r1, #100	@ 0x64
 80030a0:	fb01 f303 	mul.w	r3, r1, r3
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	3332      	adds	r3, #50	@ 0x32
 80030aa:	4a08      	ldr	r2, [pc, #32]	@ (80030cc <UART_SetConfig+0x2d4>)
 80030ac:	fba2 2303 	umull	r2, r3, r2, r3
 80030b0:	095b      	lsrs	r3, r3, #5
 80030b2:	f003 0207 	and.w	r2, r3, #7
 80030b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4422      	add	r2, r4
 80030be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030c0:	e106      	b.n	80032d0 <UART_SetConfig+0x4d8>
 80030c2:	bf00      	nop
 80030c4:	40011000 	.word	0x40011000
 80030c8:	40011400 	.word	0x40011400
 80030cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030d4:	2200      	movs	r2, #0
 80030d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80030da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80030de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80030e2:	4642      	mov	r2, r8
 80030e4:	464b      	mov	r3, r9
 80030e6:	1891      	adds	r1, r2, r2
 80030e8:	6239      	str	r1, [r7, #32]
 80030ea:	415b      	adcs	r3, r3
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030f2:	4641      	mov	r1, r8
 80030f4:	1854      	adds	r4, r2, r1
 80030f6:	4649      	mov	r1, r9
 80030f8:	eb43 0501 	adc.w	r5, r3, r1
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	f04f 0300 	mov.w	r3, #0
 8003104:	00eb      	lsls	r3, r5, #3
 8003106:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800310a:	00e2      	lsls	r2, r4, #3
 800310c:	4614      	mov	r4, r2
 800310e:	461d      	mov	r5, r3
 8003110:	4643      	mov	r3, r8
 8003112:	18e3      	adds	r3, r4, r3
 8003114:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003118:	464b      	mov	r3, r9
 800311a:	eb45 0303 	adc.w	r3, r5, r3
 800311e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800312e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	f04f 0300 	mov.w	r3, #0
 800313a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800313e:	4629      	mov	r1, r5
 8003140:	008b      	lsls	r3, r1, #2
 8003142:	4621      	mov	r1, r4
 8003144:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003148:	4621      	mov	r1, r4
 800314a:	008a      	lsls	r2, r1, #2
 800314c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003150:	f7fd fd2a 	bl	8000ba8 <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4b60      	ldr	r3, [pc, #384]	@ (80032dc <UART_SetConfig+0x4e4>)
 800315a:	fba3 2302 	umull	r2, r3, r3, r2
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	011c      	lsls	r4, r3, #4
 8003162:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003166:	2200      	movs	r2, #0
 8003168:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800316c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003170:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003174:	4642      	mov	r2, r8
 8003176:	464b      	mov	r3, r9
 8003178:	1891      	adds	r1, r2, r2
 800317a:	61b9      	str	r1, [r7, #24]
 800317c:	415b      	adcs	r3, r3
 800317e:	61fb      	str	r3, [r7, #28]
 8003180:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003184:	4641      	mov	r1, r8
 8003186:	1851      	adds	r1, r2, r1
 8003188:	6139      	str	r1, [r7, #16]
 800318a:	4649      	mov	r1, r9
 800318c:	414b      	adcs	r3, r1
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	f04f 0200 	mov.w	r2, #0
 8003194:	f04f 0300 	mov.w	r3, #0
 8003198:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800319c:	4659      	mov	r1, fp
 800319e:	00cb      	lsls	r3, r1, #3
 80031a0:	4651      	mov	r1, sl
 80031a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031a6:	4651      	mov	r1, sl
 80031a8:	00ca      	lsls	r2, r1, #3
 80031aa:	4610      	mov	r0, r2
 80031ac:	4619      	mov	r1, r3
 80031ae:	4603      	mov	r3, r0
 80031b0:	4642      	mov	r2, r8
 80031b2:	189b      	adds	r3, r3, r2
 80031b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80031b8:	464b      	mov	r3, r9
 80031ba:	460a      	mov	r2, r1
 80031bc:	eb42 0303 	adc.w	r3, r2, r3
 80031c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80031d0:	f04f 0200 	mov.w	r2, #0
 80031d4:	f04f 0300 	mov.w	r3, #0
 80031d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80031dc:	4649      	mov	r1, r9
 80031de:	008b      	lsls	r3, r1, #2
 80031e0:	4641      	mov	r1, r8
 80031e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031e6:	4641      	mov	r1, r8
 80031e8:	008a      	lsls	r2, r1, #2
 80031ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80031ee:	f7fd fcdb 	bl	8000ba8 <__aeabi_uldivmod>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4611      	mov	r1, r2
 80031f8:	4b38      	ldr	r3, [pc, #224]	@ (80032dc <UART_SetConfig+0x4e4>)
 80031fa:	fba3 2301 	umull	r2, r3, r3, r1
 80031fe:	095b      	lsrs	r3, r3, #5
 8003200:	2264      	movs	r2, #100	@ 0x64
 8003202:	fb02 f303 	mul.w	r3, r2, r3
 8003206:	1acb      	subs	r3, r1, r3
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	3332      	adds	r3, #50	@ 0x32
 800320c:	4a33      	ldr	r2, [pc, #204]	@ (80032dc <UART_SetConfig+0x4e4>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003218:	441c      	add	r4, r3
 800321a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800321e:	2200      	movs	r2, #0
 8003220:	673b      	str	r3, [r7, #112]	@ 0x70
 8003222:	677a      	str	r2, [r7, #116]	@ 0x74
 8003224:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003228:	4642      	mov	r2, r8
 800322a:	464b      	mov	r3, r9
 800322c:	1891      	adds	r1, r2, r2
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	415b      	adcs	r3, r3
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003238:	4641      	mov	r1, r8
 800323a:	1851      	adds	r1, r2, r1
 800323c:	6039      	str	r1, [r7, #0]
 800323e:	4649      	mov	r1, r9
 8003240:	414b      	adcs	r3, r1
 8003242:	607b      	str	r3, [r7, #4]
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003250:	4659      	mov	r1, fp
 8003252:	00cb      	lsls	r3, r1, #3
 8003254:	4651      	mov	r1, sl
 8003256:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800325a:	4651      	mov	r1, sl
 800325c:	00ca      	lsls	r2, r1, #3
 800325e:	4610      	mov	r0, r2
 8003260:	4619      	mov	r1, r3
 8003262:	4603      	mov	r3, r0
 8003264:	4642      	mov	r2, r8
 8003266:	189b      	adds	r3, r3, r2
 8003268:	66bb      	str	r3, [r7, #104]	@ 0x68
 800326a:	464b      	mov	r3, r9
 800326c:	460a      	mov	r2, r1
 800326e:	eb42 0303 	adc.w	r3, r2, r3
 8003272:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	663b      	str	r3, [r7, #96]	@ 0x60
 800327e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003280:	f04f 0200 	mov.w	r2, #0
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800328c:	4649      	mov	r1, r9
 800328e:	008b      	lsls	r3, r1, #2
 8003290:	4641      	mov	r1, r8
 8003292:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003296:	4641      	mov	r1, r8
 8003298:	008a      	lsls	r2, r1, #2
 800329a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800329e:	f7fd fc83 	bl	8000ba8 <__aeabi_uldivmod>
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	4b0d      	ldr	r3, [pc, #52]	@ (80032dc <UART_SetConfig+0x4e4>)
 80032a8:	fba3 1302 	umull	r1, r3, r3, r2
 80032ac:	095b      	lsrs	r3, r3, #5
 80032ae:	2164      	movs	r1, #100	@ 0x64
 80032b0:	fb01 f303 	mul.w	r3, r1, r3
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	3332      	adds	r3, #50	@ 0x32
 80032ba:	4a08      	ldr	r2, [pc, #32]	@ (80032dc <UART_SetConfig+0x4e4>)
 80032bc:	fba2 2303 	umull	r2, r3, r2, r3
 80032c0:	095b      	lsrs	r3, r3, #5
 80032c2:	f003 020f 	and.w	r2, r3, #15
 80032c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4422      	add	r2, r4
 80032ce:	609a      	str	r2, [r3, #8]
}
 80032d0:	bf00      	nop
 80032d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80032d6:	46bd      	mov	sp, r7
 80032d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032dc:	51eb851f 	.word	0x51eb851f

080032e0 <temp_classifier_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool temp_classifier_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_temp_classifier_activations_map, 1, params)) {
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	2101      	movs	r1, #1
 80032ee:	482a      	ldr	r0, [pc, #168]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 80032f0:	f000 fb0c 	bl	800390c <ai_platform_get_activations_map>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d043      	beq.n	8003382 <temp_classifier_configure_activations+0xa2>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 28);
 80032fa:	4b27      	ldr	r3, [pc, #156]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	331c      	adds	r3, #28
 8003300:	4a26      	ldr	r2, [pc, #152]	@ (800339c <temp_classifier_configure_activations+0xbc>)
 8003302:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 28);
 8003304:	4b24      	ldr	r3, [pc, #144]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	331c      	adds	r3, #28
 800330a:	4a24      	ldr	r2, [pc, #144]	@ (800339c <temp_classifier_configure_activations+0xbc>)
 800330c:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 32);
 800330e:	4b22      	ldr	r3, [pc, #136]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3320      	adds	r3, #32
 8003314:	4a22      	ldr	r2, [pc, #136]	@ (80033a0 <temp_classifier_configure_activations+0xc0>)
 8003316:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 32);
 8003318:	4b1f      	ldr	r3, [pc, #124]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3320      	adds	r3, #32
 800331e:	4a20      	ldr	r2, [pc, #128]	@ (80033a0 <temp_classifier_configure_activations+0xc0>)
 8003320:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 32);
 8003322:	4b1d      	ldr	r3, [pc, #116]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	3320      	adds	r3, #32
 8003328:	4a1e      	ldr	r2, [pc, #120]	@ (80033a4 <temp_classifier_configure_activations+0xc4>)
 800332a:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 32);
 800332c:	4b1a      	ldr	r3, [pc, #104]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3320      	adds	r3, #32
 8003332:	4a1c      	ldr	r2, [pc, #112]	@ (80033a4 <temp_classifier_configure_activations+0xc4>)
 8003334:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 0);
 8003336:	4b18      	ldr	r3, [pc, #96]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a1b      	ldr	r2, [pc, #108]	@ (80033a8 <temp_classifier_configure_activations+0xc8>)
 800333c:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 0);
 800333e:	4b16      	ldr	r3, [pc, #88]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a19      	ldr	r2, [pc, #100]	@ (80033a8 <temp_classifier_configure_activations+0xc8>)
 8003344:	60d3      	str	r3, [r2, #12]
    nl_1_nl_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 32);
 8003346:	4b14      	ldr	r3, [pc, #80]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	3320      	adds	r3, #32
 800334c:	4a17      	ldr	r2, [pc, #92]	@ (80033ac <temp_classifier_configure_activations+0xcc>)
 800334e:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 32);
 8003350:	4b11      	ldr	r3, [pc, #68]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	3320      	adds	r3, #32
 8003356:	4a15      	ldr	r2, [pc, #84]	@ (80033ac <temp_classifier_configure_activations+0xcc>)
 8003358:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 0);
 800335a:	4b0f      	ldr	r3, [pc, #60]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a14      	ldr	r2, [pc, #80]	@ (80033b0 <temp_classifier_configure_activations+0xd0>)
 8003360:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 0);
 8003362:	4b0d      	ldr	r3, [pc, #52]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a12      	ldr	r2, [pc, #72]	@ (80033b0 <temp_classifier_configure_activations+0xd0>)
 8003368:	60d3      	str	r3, [r2, #12]
    nl_3_output_array.data = AI_PTR(g_temp_classifier_activations_map[0] + 12);
 800336a:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	330c      	adds	r3, #12
 8003370:	4a10      	ldr	r2, [pc, #64]	@ (80033b4 <temp_classifier_configure_activations+0xd4>)
 8003372:	6093      	str	r3, [r2, #8]
    nl_3_output_array.data_start = AI_PTR(g_temp_classifier_activations_map[0] + 12);
 8003374:	4b08      	ldr	r3, [pc, #32]	@ (8003398 <temp_classifier_configure_activations+0xb8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	330c      	adds	r3, #12
 800337a:	4a0e      	ldr	r2, [pc, #56]	@ (80033b4 <temp_classifier_configure_activations+0xd4>)
 800337c:	60d3      	str	r3, [r2, #12]
    return true;
 800337e:	2301      	movs	r3, #1
 8003380:	e005      	b.n	800338e <temp_classifier_configure_activations+0xae>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8003382:	2213      	movs	r2, #19
 8003384:	2130      	movs	r1, #48	@ 0x30
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 fb90 	bl	8003aac <ai_platform_network_set_error>
  return false;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000a38 	.word	0x20000a38
 800339c:	2000000c 	.word	0x2000000c
 80033a0:	2000001c 	.word	0x2000001c
 80033a4:	2000002c 	.word	0x2000002c
 80033a8:	2000003c 	.word	0x2000003c
 80033ac:	2000004c 	.word	0x2000004c
 80033b0:	2000005c 	.word	0x2000005c
 80033b4:	2000006c 	.word	0x2000006c

080033b8 <temp_classifier_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool temp_classifier_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_temp_classifier_weights_map, 1, params)) {
 80033c2:	683a      	ldr	r2, [r7, #0]
 80033c4:	2101      	movs	r1, #1
 80033c6:	483b      	ldr	r0, [pc, #236]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 80033c8:	f000 fa4e 	bl	8003868 <ai_platform_get_weights_map>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d065      	beq.n	800349e <temp_classifier_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80033d2:	4b39      	ldr	r3, [pc, #228]	@ (80034b8 <temp_classifier_configure_weights+0x100>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80033da:	4a37      	ldr	r2, [pc, #220]	@ (80034b8 <temp_classifier_configure_weights+0x100>)
 80033dc:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_temp_classifier_weights_map[0] + 0);
 80033de:	4b35      	ldr	r3, [pc, #212]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a35      	ldr	r2, [pc, #212]	@ (80034b8 <temp_classifier_configure_weights+0x100>)
 80033e4:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_temp_classifier_weights_map[0] + 0);
 80033e6:	4b33      	ldr	r3, [pc, #204]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a33      	ldr	r2, [pc, #204]	@ (80034b8 <temp_classifier_configure_weights+0x100>)
 80033ec:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 80033ee:	4b33      	ldr	r3, [pc, #204]	@ (80034bc <temp_classifier_configure_weights+0x104>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80033f6:	4a31      	ldr	r2, [pc, #196]	@ (80034bc <temp_classifier_configure_weights+0x104>)
 80033f8:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_temp_classifier_weights_map[0] + 64);
 80033fa:	4b2e      	ldr	r3, [pc, #184]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	3340      	adds	r3, #64	@ 0x40
 8003400:	4a2e      	ldr	r2, [pc, #184]	@ (80034bc <temp_classifier_configure_weights+0x104>)
 8003402:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_temp_classifier_weights_map[0] + 64);
 8003404:	4b2b      	ldr	r3, [pc, #172]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	3340      	adds	r3, #64	@ 0x40
 800340a:	4a2c      	ldr	r2, [pc, #176]	@ (80034bc <temp_classifier_configure_weights+0x104>)
 800340c:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800340e:	4b2c      	ldr	r3, [pc, #176]	@ (80034c0 <temp_classifier_configure_weights+0x108>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003416:	4a2a      	ldr	r2, [pc, #168]	@ (80034c0 <temp_classifier_configure_weights+0x108>)
 8003418:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_temp_classifier_weights_map[0] + 128);
 800341a:	4b26      	ldr	r3, [pc, #152]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	3380      	adds	r3, #128	@ 0x80
 8003420:	4a27      	ldr	r2, [pc, #156]	@ (80034c0 <temp_classifier_configure_weights+0x108>)
 8003422:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_temp_classifier_weights_map[0] + 128);
 8003424:	4b23      	ldr	r3, [pc, #140]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3380      	adds	r3, #128	@ 0x80
 800342a:	4a25      	ldr	r2, [pc, #148]	@ (80034c0 <temp_classifier_configure_weights+0x108>)
 800342c:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800342e:	4b25      	ldr	r3, [pc, #148]	@ (80034c4 <temp_classifier_configure_weights+0x10c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003436:	4a23      	ldr	r2, [pc, #140]	@ (80034c4 <temp_classifier_configure_weights+0x10c>)
 8003438:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_temp_classifier_weights_map[0] + 640);
 800343a:	4b1e      	ldr	r3, [pc, #120]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003442:	4a20      	ldr	r2, [pc, #128]	@ (80034c4 <temp_classifier_configure_weights+0x10c>)
 8003444:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_temp_classifier_weights_map[0] + 640);
 8003446:	4b1b      	ldr	r3, [pc, #108]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800344e:	4a1d      	ldr	r2, [pc, #116]	@ (80034c4 <temp_classifier_configure_weights+0x10c>)
 8003450:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8003452:	4b1d      	ldr	r3, [pc, #116]	@ (80034c8 <temp_classifier_configure_weights+0x110>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800345a:	4a1b      	ldr	r2, [pc, #108]	@ (80034c8 <temp_classifier_configure_weights+0x110>)
 800345c:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_temp_classifier_weights_map[0] + 672);
 800345e:	4b15      	ldr	r3, [pc, #84]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003466:	4a18      	ldr	r2, [pc, #96]	@ (80034c8 <temp_classifier_configure_weights+0x110>)
 8003468:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_temp_classifier_weights_map[0] + 672);
 800346a:	4b12      	ldr	r3, [pc, #72]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003472:	4a15      	ldr	r2, [pc, #84]	@ (80034c8 <temp_classifier_configure_weights+0x110>)
 8003474:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8003476:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <temp_classifier_configure_weights+0x114>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800347e:	4a13      	ldr	r2, [pc, #76]	@ (80034cc <temp_classifier_configure_weights+0x114>)
 8003480:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_temp_classifier_weights_map[0] + 768);
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800348a:	4a10      	ldr	r2, [pc, #64]	@ (80034cc <temp_classifier_configure_weights+0x114>)
 800348c:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_temp_classifier_weights_map[0] + 768);
 800348e:	4b09      	ldr	r3, [pc, #36]	@ (80034b4 <temp_classifier_configure_weights+0xfc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003496:	4a0d      	ldr	r2, [pc, #52]	@ (80034cc <temp_classifier_configure_weights+0x114>)
 8003498:	60d3      	str	r3, [r2, #12]
    return true;
 800349a:	2301      	movs	r3, #1
 800349c:	e005      	b.n	80034aa <temp_classifier_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800349e:	2212      	movs	r2, #18
 80034a0:	2130      	movs	r1, #48	@ 0x30
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fb02 	bl	8003aac <ai_platform_network_set_error>
  return false;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20000a3c 	.word	0x20000a3c
 80034b8:	2000007c 	.word	0x2000007c
 80034bc:	2000008c 	.word	0x2000008c
 80034c0:	2000009c 	.word	0x2000009c
 80034c4:	200000ac 	.word	0x200000ac
 80034c8:	200000bc 	.word	0x200000bc
 80034cc:	200000cc 	.word	0x200000cc

080034d0 <ai_temp_classifier_get_report>:


AI_API_ENTRY
ai_bool ai_temp_classifier_get_report(
  ai_handle network, ai_network_report* report)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b0a6      	sub	sp, #152	@ 0x98
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_ACQUIRE_CTX(network);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fad2 	bl	8003a84 <ai_platform_context_acquire>
 80034e0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

  if (report && net_ctx)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d04d      	beq.n	8003586 <ai_temp_classifier_get_report+0xb6>
 80034ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d049      	beq.n	8003586 <ai_temp_classifier_get_report+0xb6>
  {
    ai_network_report r = {
 80034f2:	f107 0308 	add.w	r3, r7, #8
 80034f6:	2288      	movs	r2, #136	@ 0x88
 80034f8:	2100      	movs	r1, #0
 80034fa:	4618      	mov	r0, r3
 80034fc:	f002 ff30 	bl	8006360 <memset>
 8003500:	4b23      	ldr	r3, [pc, #140]	@ (8003590 <ai_temp_classifier_get_report+0xc0>)
 8003502:	60bb      	str	r3, [r7, #8]
 8003504:	4b23      	ldr	r3, [pc, #140]	@ (8003594 <ai_temp_classifier_get_report+0xc4>)
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	4b23      	ldr	r3, [pc, #140]	@ (8003598 <ai_temp_classifier_get_report+0xc8>)
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	4b23      	ldr	r3, [pc, #140]	@ (800359c <ai_temp_classifier_get_report+0xcc>)
 800350e:	617b      	str	r3, [r7, #20]
      .model_signature   = AI_TEMP_CLASSIFIER_MODEL_SIGNATURE,
      .model_datetime    = AI_TOOLS_DATE_TIME,
      
      .compile_datetime  = AI_TOOLS_COMPILE_TIME,
      
      .runtime_revision  = ai_platform_runtime_get_revision(),
 8003510:	f000 fa72 	bl	80039f8 <ai_platform_runtime_get_revision>
 8003514:	4603      	mov	r3, r0
    ai_network_report r = {
 8003516:	61bb      	str	r3, [r7, #24]
      .runtime_version   = ai_platform_runtime_get_version(),
 8003518:	f000 fa72 	bl	8003a00 <ai_platform_runtime_get_version>
 800351c:	4603      	mov	r3, r0
 800351e:	61fb      	str	r3, [r7, #28]
    ai_network_report r = {
 8003520:	4b1f      	ldr	r3, [pc, #124]	@ (80035a0 <ai_temp_classifier_get_report+0xd0>)
 8003522:	623b      	str	r3, [r7, #32]
 8003524:	2302      	movs	r3, #2
 8003526:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800352a:	2302      	movs	r3, #2
 800352c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      .tool_revision     = AI_TOOLS_REVISION_ID,
      .tool_version      = {AI_TOOLS_VERSION_MAJOR, AI_TOOLS_VERSION_MINOR,
                            AI_TOOLS_VERSION_MICRO, 0x0},
      .tool_api_version  = AI_STRUCT_INIT,

      .api_version            = ai_platform_api_get_version(),
 8003530:	f000 fa7c 	bl	8003a2c <ai_platform_api_get_version>
 8003534:	4603      	mov	r3, r0
 8003536:	62fb      	str	r3, [r7, #44]	@ 0x2c
      .interface_api_version  = ai_platform_interface_api_get_version(),
 8003538:	f000 fa8e 	bl	8003a58 <ai_platform_interface_api_get_version>
 800353c:	4603      	mov	r3, r0
 800353e:	633b      	str	r3, [r7, #48]	@ 0x30
    ai_network_report r = {
 8003540:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800354c:	4b15      	ldr	r3, [pc, #84]	@ (80035a4 <ai_temp_classifier_get_report+0xd4>)
 800354e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <ai_temp_classifier_get_report+0xd8>)
 8003552:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      .map_activations   = AI_STRUCT_INIT,
      .n_nodes           = 0,
      .signature         = 0x0d7c25e6,
    };

    if (!ai_platform_api_get_network_report(network, &r)) return false;
 8003556:	f107 0308 	add.w	r3, r7, #8
 800355a:	4619      	mov	r1, r3
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 faab 	bl	8003ab8 <ai_platform_api_get_network_report>
 8003562:	4603      	mov	r3, r0
 8003564:	f083 0301 	eor.w	r3, r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <ai_temp_classifier_get_report+0xa2>
 800356e:	2300      	movs	r3, #0
 8003570:	e00a      	b.n	8003588 <ai_temp_classifier_get_report+0xb8>

    *report = r;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f107 0308 	add.w	r3, r7, #8
 800357a:	2288      	movs	r2, #136	@ 0x88
 800357c:	4619      	mov	r1, r3
 800357e:	f002 ff7e 	bl	800647e <memcpy>
    return true;
 8003582:	2301      	movs	r3, #1
 8003584:	e000      	b.n	8003588 <ai_temp_classifier_get_report+0xb8>
  }
  return false;
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3798      	adds	r7, #152	@ 0x98
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	08008328 	.word	0x08008328
 8003594:	08008338 	.word	0x08008338
 8003598:	0800835c 	.word	0x0800835c
 800359c:	08008378 	.word	0x08008378
 80035a0:	08008390 	.word	0x08008390
 80035a4:	a1facade 	.word	0xa1facade
 80035a8:	0d7c25e6 	.word	0x0d7c25e6

080035ac <ai_temp_classifier_get_error>:


AI_API_ENTRY
ai_error ai_temp_classifier_get_error(ai_handle network)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fa6d 	bl	8003a94 <ai_platform_network_get_error>
 80035ba:	4603      	mov	r3, r0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3708      	adds	r7, #8
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <ai_temp_classifier_create>:


AI_API_ENTRY
ai_error ai_temp_classifier_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80035ce:	2300      	movs	r3, #0
 80035d0:	9301      	str	r3, [sp, #4]
 80035d2:	2305      	movs	r3, #5
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	2301      	movs	r3, #1
 80035d8:	4a04      	ldr	r2, [pc, #16]	@ (80035ec <ai_temp_classifier_create+0x28>)
 80035da:	6839      	ldr	r1, [r7, #0]
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 fc15 	bl	8003e0c <ai_platform_network_create>
 80035e2:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20000698 	.word	0x20000698

080035f0 <ai_temp_classifier_create_and_init>:


AI_API_ENTRY
ai_error ai_temp_classifier_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b094      	sub	sp, #80	@ 0x50
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_temp_classifier_create(network, AI_TEMP_CLASSIFIER_DATA_CONFIG);
 80035fc:	2100      	movs	r1, #0
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f7ff ffe0 	bl	80035c4 <ai_temp_classifier_create>
 8003604:	4603      	mov	r3, r0
 8003606:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8003608:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <ai_temp_classifier_create_and_init+0x24>
    return err;
 8003610:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003612:	e067      	b.n	80036e4 <ai_temp_classifier_create_and_init+0xf4>
  }
  
  if (ai_temp_classifier_data_params_get(&params) != true) {
 8003614:	f107 0310 	add.w	r3, r7, #16
 8003618:	4618      	mov	r0, r3
 800361a:	f000 f8b3 	bl	8003784 <ai_temp_classifier_data_params_get>
 800361e:	4603      	mov	r3, r0
 8003620:	f083 0301 	eor.w	r3, r3, #1
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d008      	beq.n	800363c <ai_temp_classifier_create_and_init+0x4c>
    err = ai_temp_classifier_get_error(*network);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff ffbc 	bl	80035ac <ai_temp_classifier_get_error>
 8003634:	4603      	mov	r3, r0
 8003636:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8003638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800363a:	e053      	b.n	80036e4 <ai_temp_classifier_create_and_init+0xf4>
  }
#if defined(AI_TEMP_CLASSIFIER_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800363c:	2300      	movs	r3, #0
 800363e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003642:	e012      	b.n	800366a <ai_temp_classifier_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8003644:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8003648:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	4413      	add	r3, r2
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	f107 0310 	add.w	r3, r7, #16
 8003658:	330c      	adds	r3, #12
 800365a:	4618      	mov	r0, r3
 800365c:	f000 f8f6 	bl	800384c <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8003660:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003664:	3301      	adds	r3, #1
 8003666:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d004      	beq.n	800367a <ai_temp_classifier_create_and_init+0x8a>
 8003670:	8bfb      	ldrh	r3, [r7, #30]
 8003672:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8003676:	429a      	cmp	r2, r3
 8003678:	d3e4      	bcc.n	8003644 <ai_temp_classifier_create_and_init+0x54>
  }
#endif
#if defined(AI_TEMP_CLASSIFIER_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800367a:	2300      	movs	r3, #0
 800367c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8003680:	e012      	b.n	80036a8 <ai_temp_classifier_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8003682:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8003686:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	4413      	add	r3, r2
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	f107 0310 	add.w	r3, r7, #16
 8003696:	3304      	adds	r3, #4
 8003698:	4618      	mov	r0, r3
 800369a:	f000 f8d7 	bl	800384c <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800369e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80036a2:	3301      	adds	r3, #1
 80036a4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d004      	beq.n	80036b8 <ai_temp_classifier_create_and_init+0xc8>
 80036ae:	8afb      	ldrh	r3, [r7, #22]
 80036b0:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d3e4      	bcc.n	8003682 <ai_temp_classifier_create_and_init+0x92>
  }
#endif
  if (ai_temp_classifier_init(*network, &params) != true) {
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f107 0210 	add.w	r2, r7, #16
 80036c0:	4611      	mov	r1, r2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 f812 	bl	80036ec <ai_temp_classifier_init>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f083 0301 	eor.w	r3, r3, #1
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d006      	beq.n	80036e2 <ai_temp_classifier_create_and_init+0xf2>
    err = ai_temp_classifier_get_error(*network);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff ff67 	bl	80035ac <ai_temp_classifier_get_error>
 80036de:	4603      	mov	r3, r0
 80036e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 80036e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3750      	adds	r7, #80	@ 0x50
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <ai_temp_classifier_init>:


AI_API_ENTRY
ai_bool ai_temp_classifier_init(
  ai_handle network, const ai_network_params* params)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 80036f6:	6839      	ldr	r1, [r7, #0]
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fbc9 	bl	8003e90 <ai_platform_network_init>
 80036fe:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8003700:	2301      	movs	r3, #1
 8003702:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <ai_temp_classifier_init+0x22>
 800370a:	2300      	movs	r3, #0
 800370c:	e026      	b.n	800375c <ai_temp_classifier_init+0x70>
  ok &= temp_classifier_configure_weights(net_ctx, params);
 800370e:	6839      	ldr	r1, [r7, #0]
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f7ff fe51 	bl	80033b8 <temp_classifier_configure_weights>
 8003716:	4603      	mov	r3, r0
 8003718:	461a      	mov	r2, r3
 800371a:	7afb      	ldrb	r3, [r7, #11]
 800371c:	4013      	ands	r3, r2
 800371e:	2b00      	cmp	r3, #0
 8003720:	bf14      	ite	ne
 8003722:	2301      	movne	r3, #1
 8003724:	2300      	moveq	r3, #0
 8003726:	72fb      	strb	r3, [r7, #11]
  ok &= temp_classifier_configure_activations(net_ctx, params);
 8003728:	6839      	ldr	r1, [r7, #0]
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f7ff fdd8 	bl	80032e0 <temp_classifier_configure_activations>
 8003730:	4603      	mov	r3, r0
 8003732:	461a      	mov	r2, r3
 8003734:	7afb      	ldrb	r3, [r7, #11]
 8003736:	4013      	ands	r3, r2
 8003738:	2b00      	cmp	r3, #0
 800373a:	bf14      	ite	ne
 800373c:	2301      	movne	r3, #1
 800373e:	2300      	moveq	r3, #0
 8003740:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 fc3c 	bl	8003fc0 <ai_platform_network_post_init>
 8003748:	4603      	mov	r3, r0
 800374a:	461a      	mov	r2, r3
 800374c:	7afb      	ldrb	r3, [r7, #11]
 800374e:	4013      	ands	r3, r2
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	72fb      	strb	r3, [r7, #11]

  return ok;
 800375a:	7afb      	ldrb	r3, [r7, #11]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <ai_temp_classifier_run>:


AI_API_ENTRY
ai_i32 ai_temp_classifier_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	68b9      	ldr	r1, [r7, #8]
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 fc51 	bl	800401c <ai_platform_network_process>
 800377a:	4603      	mov	r3, r0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <ai_temp_classifier_data_params_get>:
 * @ingroup temp_classifier_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_temp_classifier_data_params_get(ai_network_params* params)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <ai_temp_classifier_data_params_get+0x12>
 8003792:	2300      	movs	r3, #0
 8003794:	e016      	b.n	80037c4 <ai_temp_classifier_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8003796:	4a0d      	ldr	r2, [pc, #52]	@ (80037cc <ai_temp_classifier_data_params_get+0x48>)
 8003798:	f107 0310 	add.w	r3, r7, #16
 800379c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037a0:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_TEMP_CLASSIFIER_DATA_ACTIVATIONS_COUNT, g_temp_classifier_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80037a4:	4a0a      	ldr	r2, [pc, #40]	@ (80037d0 <ai_temp_classifier_data_params_get+0x4c>)
 80037a6:	f107 0308 	add.w	r3, r7, #8
 80037aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037ae:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_TEMP_CLASSIFIER_DATA_WEIGHTS_COUNT, g_temp_classifier_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80037b2:	f107 0210 	add.w	r2, r7, #16
 80037b6:	f107 0308 	add.w	r3, r7, #8
 80037ba:	4619      	mov	r1, r3
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f8f9 	bl	80039b4 <ai_platform_bind_network_params>
 80037c2:	4603      	mov	r3, r0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	080083b4 	.word	0x080083b4
 80037d0:	080083bc 	.word	0x080083bc

080037d4 <ai_buffer_get_size>:
 80037d4:	b360      	cbz	r0, 8003830 <ai_buffer_get_size+0x5c>
 80037d6:	b430      	push	{r4, r5}
 80037d8:	6803      	ldr	r3, [r0, #0]
 80037da:	4d16      	ldr	r5, [pc, #88]	@ (8003834 <ai_buffer_get_size+0x60>)
 80037dc:	6984      	ldr	r4, [r0, #24]
 80037de:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80037e2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80037e6:	42ab      	cmp	r3, r5
 80037e8:	6862      	ldr	r2, [r4, #4]
 80037ea:	d01b      	beq.n	8003824 <ai_buffer_get_size+0x50>
 80037ec:	7d03      	ldrb	r3, [r0, #20]
 80037ee:	6941      	ldr	r1, [r0, #20]
 80037f0:	f1a3 0301 	sub.w	r3, r3, #1
 80037f4:	fab3 f383 	clz	r3, r3
 80037f8:	095b      	lsrs	r3, r3, #5
 80037fa:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80037fe:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8003802:	da0b      	bge.n	800381c <ai_buffer_get_size+0x48>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d102      	bne.n	800380e <ai_buffer_get_size+0x3a>
 8003808:	2802      	cmp	r0, #2
 800380a:	d007      	beq.n	800381c <ai_buffer_get_size+0x48>
 800380c:	2302      	movs	r3, #2
 800380e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8003812:	3301      	adds	r3, #1
 8003814:	4298      	cmp	r0, r3
 8003816:	fb01 f202 	mul.w	r2, r1, r2
 800381a:	d1f3      	bne.n	8003804 <ai_buffer_get_size+0x30>
 800381c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003820:	bc30      	pop	{r4, r5}
 8003822:	4770      	bx	lr
 8003824:	2900      	cmp	r1, #0
 8003826:	d0e1      	beq.n	80037ec <ai_buffer_get_size+0x18>
 8003828:	321f      	adds	r2, #31
 800382a:	f022 021f 	bic.w	r2, r2, #31
 800382e:	e7dd      	b.n	80037ec <ai_buffer_get_size+0x18>
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	000400c0 	.word	0x000400c0

08003838 <ai_buffer_array_sane>:
 8003838:	b138      	cbz	r0, 800384a <ai_buffer_array_sane+0x12>
 800383a:	6843      	ldr	r3, [r0, #4]
 800383c:	b123      	cbz	r3, 8003848 <ai_buffer_array_sane+0x10>
 800383e:	8840      	ldrh	r0, [r0, #2]
 8003840:	3800      	subs	r0, #0
 8003842:	bf18      	it	ne
 8003844:	2001      	movne	r0, #1
 8003846:	4770      	bx	lr
 8003848:	4618      	mov	r0, r3
 800384a:	4770      	bx	lr

0800384c <ai_buffer_array_item_set_address>:
 800384c:	b158      	cbz	r0, 8003866 <ai_buffer_array_item_set_address+0x1a>
 800384e:	6843      	ldr	r3, [r0, #4]
 8003850:	b143      	cbz	r3, 8003864 <ai_buffer_array_item_set_address+0x18>
 8003852:	8840      	ldrh	r0, [r0, #2]
 8003854:	b138      	cbz	r0, 8003866 <ai_buffer_array_item_set_address+0x1a>
 8003856:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800385a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800385e:	2001      	movs	r0, #1
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	4770      	bx	lr
 8003864:	4618      	mov	r0, r3
 8003866:	4770      	bx	lr

08003868 <ai_platform_get_weights_map>:
 8003868:	b1f2      	cbz	r2, 80038a8 <ai_platform_get_weights_map+0x40>
 800386a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800386c:	4605      	mov	r5, r0
 800386e:	b1c8      	cbz	r0, 80038a4 <ai_platform_get_weights_map+0x3c>
 8003870:	460c      	mov	r4, r1
 8003872:	b1b9      	cbz	r1, 80038a4 <ai_platform_get_weights_map+0x3c>
 8003874:	4b24      	ldr	r3, [pc, #144]	@ (8003908 <ai_platform_get_weights_map+0xa0>)
 8003876:	6811      	ldr	r1, [r2, #0]
 8003878:	4299      	cmp	r1, r3
 800387a:	4616      	mov	r6, r2
 800387c:	d00b      	beq.n	8003896 <ai_platform_get_weights_map+0x2e>
 800387e:	6856      	ldr	r6, [r2, #4]
 8003880:	b186      	cbz	r6, 80038a4 <ai_platform_get_weights_map+0x3c>
 8003882:	6837      	ldr	r7, [r6, #0]
 8003884:	429f      	cmp	r7, r3
 8003886:	d011      	beq.n	80038ac <ai_platform_get_weights_map+0x44>
 8003888:	6006      	str	r6, [r0, #0]
 800388a:	f1a4 0001 	sub.w	r0, r4, #1
 800388e:	fab0 f080 	clz	r0, r0
 8003892:	0940      	lsrs	r0, r0, #5
 8003894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003896:	1d10      	adds	r0, r2, #4
 8003898:	f7ff ffce 	bl	8003838 <ai_buffer_array_sane>
 800389c:	b110      	cbz	r0, 80038a4 <ai_platform_get_weights_map+0x3c>
 800389e:	88f3      	ldrh	r3, [r6, #6]
 80038a0:	429c      	cmp	r4, r3
 80038a2:	d01b      	beq.n	80038dc <ai_platform_get_weights_map+0x74>
 80038a4:	2000      	movs	r0, #0
 80038a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038a8:	2000      	movs	r0, #0
 80038aa:	4770      	bx	lr
 80038ac:	4631      	mov	r1, r6
 80038ae:	3804      	subs	r0, #4
 80038b0:	2300      	movs	r3, #0
 80038b2:	e004      	b.n	80038be <ai_platform_get_weights_map+0x56>
 80038b4:	3301      	adds	r3, #1
 80038b6:	429c      	cmp	r4, r3
 80038b8:	f840 2f04 	str.w	r2, [r0, #4]!
 80038bc:	d005      	beq.n	80038ca <ai_platform_get_weights_map+0x62>
 80038be:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80038c2:	42ba      	cmp	r2, r7
 80038c4:	d1f6      	bne.n	80038b4 <ai_platform_get_weights_map+0x4c>
 80038c6:	429c      	cmp	r4, r3
 80038c8:	d1ec      	bne.n	80038a4 <ai_platform_get_weights_map+0x3c>
 80038ca:	3401      	adds	r4, #1
 80038cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003908 <ai_platform_get_weights_map+0xa0>)
 80038ce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80038d2:	1ac0      	subs	r0, r0, r3
 80038d4:	fab0 f080 	clz	r0, r0
 80038d8:	0940      	lsrs	r0, r0, #5
 80038da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038dc:	2100      	movs	r1, #0
 80038de:	1f28      	subs	r0, r5, #4
 80038e0:	468c      	mov	ip, r1
 80038e2:	e005      	b.n	80038f0 <ai_platform_get_weights_map+0x88>
 80038e4:	f10c 0c01 	add.w	ip, ip, #1
 80038e8:	4564      	cmp	r4, ip
 80038ea:	f840 3f04 	str.w	r3, [r0, #4]!
 80038ee:	d005      	beq.n	80038fc <ai_platform_get_weights_map+0x94>
 80038f0:	68b3      	ldr	r3, [r6, #8]
 80038f2:	440b      	add	r3, r1
 80038f4:	311c      	adds	r1, #28
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1f3      	bne.n	80038e4 <ai_platform_get_weights_map+0x7c>
 80038fc:	eba4 000c 	sub.w	r0, r4, ip
 8003900:	fab0 f080 	clz	r0, r0
 8003904:	0940      	lsrs	r0, r0, #5
 8003906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003908:	a1facade 	.word	0xa1facade

0800390c <ai_platform_get_activations_map>:
 800390c:	b1fa      	cbz	r2, 800394e <ai_platform_get_activations_map+0x42>
 800390e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003910:	4605      	mov	r5, r0
 8003912:	b1d0      	cbz	r0, 800394a <ai_platform_get_activations_map+0x3e>
 8003914:	460c      	mov	r4, r1
 8003916:	b1c1      	cbz	r1, 800394a <ai_platform_get_activations_map+0x3e>
 8003918:	4b25      	ldr	r3, [pc, #148]	@ (80039b0 <ai_platform_get_activations_map+0xa4>)
 800391a:	6811      	ldr	r1, [r2, #0]
 800391c:	4299      	cmp	r1, r3
 800391e:	4616      	mov	r6, r2
 8003920:	d00b      	beq.n	800393a <ai_platform_get_activations_map+0x2e>
 8003922:	6a16      	ldr	r6, [r2, #32]
 8003924:	b18e      	cbz	r6, 800394a <ai_platform_get_activations_map+0x3e>
 8003926:	6837      	ldr	r7, [r6, #0]
 8003928:	429f      	cmp	r7, r3
 800392a:	d012      	beq.n	8003952 <ai_platform_get_activations_map+0x46>
 800392c:	6006      	str	r6, [r0, #0]
 800392e:	f1a4 0001 	sub.w	r0, r4, #1
 8003932:	fab0 f080 	clz	r0, r0
 8003936:	0940      	lsrs	r0, r0, #5
 8003938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800393a:	f102 000c 	add.w	r0, r2, #12
 800393e:	f7ff ff7b 	bl	8003838 <ai_buffer_array_sane>
 8003942:	b110      	cbz	r0, 800394a <ai_platform_get_activations_map+0x3e>
 8003944:	89f3      	ldrh	r3, [r6, #14]
 8003946:	429c      	cmp	r4, r3
 8003948:	d01b      	beq.n	8003982 <ai_platform_get_activations_map+0x76>
 800394a:	2000      	movs	r0, #0
 800394c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800394e:	2000      	movs	r0, #0
 8003950:	4770      	bx	lr
 8003952:	4631      	mov	r1, r6
 8003954:	3804      	subs	r0, #4
 8003956:	2300      	movs	r3, #0
 8003958:	e004      	b.n	8003964 <ai_platform_get_activations_map+0x58>
 800395a:	3301      	adds	r3, #1
 800395c:	429c      	cmp	r4, r3
 800395e:	f840 2f04 	str.w	r2, [r0, #4]!
 8003962:	d005      	beq.n	8003970 <ai_platform_get_activations_map+0x64>
 8003964:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8003968:	42ba      	cmp	r2, r7
 800396a:	d1f6      	bne.n	800395a <ai_platform_get_activations_map+0x4e>
 800396c:	429c      	cmp	r4, r3
 800396e:	d1ec      	bne.n	800394a <ai_platform_get_activations_map+0x3e>
 8003970:	3401      	adds	r4, #1
 8003972:	4b0f      	ldr	r3, [pc, #60]	@ (80039b0 <ai_platform_get_activations_map+0xa4>)
 8003974:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003978:	1ac0      	subs	r0, r0, r3
 800397a:	fab0 f080 	clz	r0, r0
 800397e:	0940      	lsrs	r0, r0, #5
 8003980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003982:	2100      	movs	r1, #0
 8003984:	1f28      	subs	r0, r5, #4
 8003986:	468c      	mov	ip, r1
 8003988:	e005      	b.n	8003996 <ai_platform_get_activations_map+0x8a>
 800398a:	f10c 0c01 	add.w	ip, ip, #1
 800398e:	4564      	cmp	r4, ip
 8003990:	f840 3f04 	str.w	r3, [r0, #4]!
 8003994:	d005      	beq.n	80039a2 <ai_platform_get_activations_map+0x96>
 8003996:	6933      	ldr	r3, [r6, #16]
 8003998:	440b      	add	r3, r1
 800399a:	311c      	adds	r1, #28
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f3      	bne.n	800398a <ai_platform_get_activations_map+0x7e>
 80039a2:	eba4 000c 	sub.w	r0, r4, ip
 80039a6:	fab0 f080 	clz	r0, r0
 80039aa:	0940      	lsrs	r0, r0, #5
 80039ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ae:	bf00      	nop
 80039b0:	a1facade 	.word	0xa1facade

080039b4 <ai_platform_bind_network_params>:
 80039b4:	b1a0      	cbz	r0, 80039e0 <ai_platform_bind_network_params+0x2c>
 80039b6:	b1b1      	cbz	r1, 80039e6 <ai_platform_bind_network_params+0x32>
 80039b8:	b1c2      	cbz	r2, 80039ec <ai_platform_bind_network_params+0x38>
 80039ba:	b410      	push	{r4}
 80039bc:	4603      	mov	r3, r0
 80039be:	4c0d      	ldr	r4, [pc, #52]	@ (80039f4 <ai_platform_bind_network_params+0x40>)
 80039c0:	f843 4b04 	str.w	r4, [r3], #4
 80039c4:	f100 0c0c 	add.w	ip, r0, #12
 80039c8:	c903      	ldmia	r1, {r0, r1}
 80039ca:	e883 0003 	stmia.w	r3, {r0, r1}
 80039ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039d2:	e88c 0003 	stmia.w	ip, {r0, r1}
 80039d6:	2301      	movs	r3, #1
 80039d8:	4618      	mov	r0, r3
 80039da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	4603      	mov	r3, r0
 80039e2:	4618      	mov	r0, r3
 80039e4:	4770      	bx	lr
 80039e6:	460b      	mov	r3, r1
 80039e8:	4618      	mov	r0, r3
 80039ea:	4770      	bx	lr
 80039ec:	4613      	mov	r3, r2
 80039ee:	4618      	mov	r0, r3
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	a1facade 	.word	0xa1facade

080039f8 <ai_platform_runtime_get_revision>:
 80039f8:	4800      	ldr	r0, [pc, #0]	@ (80039fc <ai_platform_runtime_get_revision+0x4>)
 80039fa:	4770      	bx	lr
 80039fc:	08008730 	.word	0x08008730

08003a00 <ai_platform_runtime_get_version>:
 8003a00:	4b09      	ldr	r3, [pc, #36]	@ (8003a28 <ai_platform_runtime_get_version+0x28>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2000      	movs	r0, #0
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	f362 0007 	bfi	r0, r2, #0, #8
 8003a0c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003a10:	f362 200f 	bfi	r0, r2, #8, #8
 8003a14:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003a18:	f362 4017 	bfi	r0, r2, #16, #8
 8003a1c:	0e1b      	lsrs	r3, r3, #24
 8003a1e:	b082      	sub	sp, #8
 8003a20:	f363 601f 	bfi	r0, r3, #24, #8
 8003a24:	b002      	add	sp, #8
 8003a26:	4770      	bx	lr
 8003a28:	0800873c 	.word	0x0800873c

08003a2c <ai_platform_api_get_version>:
 8003a2c:	4b09      	ldr	r3, [pc, #36]	@ (8003a54 <ai_platform_api_get_version+0x28>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2000      	movs	r0, #0
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	f362 0007 	bfi	r0, r2, #0, #8
 8003a38:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003a3c:	f362 200f 	bfi	r0, r2, #8, #8
 8003a40:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003a44:	f362 4017 	bfi	r0, r2, #16, #8
 8003a48:	0e1b      	lsrs	r3, r3, #24
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	f363 601f 	bfi	r0, r3, #24, #8
 8003a50:	b002      	add	sp, #8
 8003a52:	4770      	bx	lr
 8003a54:	08008738 	.word	0x08008738

08003a58 <ai_platform_interface_api_get_version>:
 8003a58:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <ai_platform_interface_api_get_version+0x28>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	f362 0007 	bfi	r0, r2, #0, #8
 8003a64:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003a68:	f362 200f 	bfi	r0, r2, #8, #8
 8003a6c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003a70:	f362 4017 	bfi	r0, r2, #16, #8
 8003a74:	0e1b      	lsrs	r3, r3, #24
 8003a76:	b082      	sub	sp, #8
 8003a78:	f363 601f 	bfi	r0, r3, #24, #8
 8003a7c:	b002      	add	sp, #8
 8003a7e:	4770      	bx	lr
 8003a80:	08008734 	.word	0x08008734

08003a84 <ai_platform_context_acquire>:
 8003a84:	6802      	ldr	r2, [r0, #0]
 8003a86:	4b02      	ldr	r3, [pc, #8]	@ (8003a90 <ai_platform_context_acquire+0xc>)
 8003a88:	4393      	bics	r3, r2
 8003a8a:	bf18      	it	ne
 8003a8c:	2000      	movne	r0, #0
 8003a8e:	4770      	bx	lr
 8003a90:	a1c00100 	.word	0xa1c00100

08003a94 <ai_platform_network_get_error>:
 8003a94:	4b04      	ldr	r3, [pc, #16]	@ (8003aa8 <ai_platform_network_get_error+0x14>)
 8003a96:	6802      	ldr	r2, [r0, #0]
 8003a98:	4393      	bics	r3, r2
 8003a9a:	d102      	bne.n	8003aa2 <ai_platform_network_get_error+0xe>
 8003a9c:	300c      	adds	r0, #12
 8003a9e:	f000 bcdb 	b.w	8004458 <core_get_error>
 8003aa2:	f241 0010 	movw	r0, #4112	@ 0x1010
 8003aa6:	4770      	bx	lr
 8003aa8:	a1c00100 	.word	0xa1c00100

08003aac <ai_platform_network_set_error>:
 8003aac:	b110      	cbz	r0, 8003ab4 <ai_platform_network_set_error+0x8>
 8003aae:	300c      	adds	r0, #12
 8003ab0:	f000 bcd8 	b.w	8004464 <core_set_error>
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop

08003ab8 <ai_platform_api_get_network_report>:
 8003ab8:	4b9e      	ldr	r3, [pc, #632]	@ (8003d34 <ai_platform_api_get_network_report+0x27c>)
 8003aba:	6802      	ldr	r2, [r0, #0]
 8003abc:	4393      	bics	r3, r2
 8003abe:	f040 817f 	bne.w	8003dc0 <ai_platform_api_get_network_report+0x308>
 8003ac2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ac6:	460d      	mov	r5, r1
 8003ac8:	b089      	sub	sp, #36	@ 0x24
 8003aca:	2900      	cmp	r1, #0
 8003acc:	d074      	beq.n	8003bb8 <ai_platform_api_get_network_report+0x100>
 8003ace:	2300      	movs	r3, #0
 8003ad0:	67cb      	str	r3, [r1, #124]	@ 0x7c
 8003ad2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003ad4:	4682      	mov	sl, r0
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 8124 	beq.w	8003d26 <ai_platform_api_get_network_report+0x26e>
 8003ade:	67ea      	str	r2, [r5, #124]	@ 0x7c
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	428b      	cmp	r3, r1
 8003ae6:	d007      	beq.n	8003af8 <ai_platform_api_get_network_report+0x40>
 8003ae8:	1c51      	adds	r1, r2, #1
 8003aea:	b12b      	cbz	r3, 8003af8 <ai_platform_api_get_network_report+0x40>
 8003aec:	460a      	mov	r2, r1
 8003aee:	67ea      	str	r2, [r5, #124]	@ 0x7c
 8003af0:	4619      	mov	r1, r3
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	428b      	cmp	r3, r1
 8003af6:	d1f7      	bne.n	8003ae8 <ai_platform_api_get_network_report+0x30>
 8003af8:	2a00      	cmp	r2, #0
 8003afa:	f000 8114 	beq.w	8003d26 <ai_platform_api_get_network_report+0x26e>
 8003afe:	f8ba 3030 	ldrh.w	r3, [sl, #48]	@ 0x30
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d04f      	beq.n	8003ba6 <ai_platform_api_get_network_report+0xee>
 8003b06:	f8da 7034 	ldr.w	r7, [sl, #52]	@ 0x34
 8003b0a:	2f00      	cmp	r7, #0
 8003b0c:	d04b      	beq.n	8003ba6 <ai_platform_api_get_network_report+0xee>
 8003b0e:	f04f 0b00 	mov.w	fp, #0
 8003b12:	f8cd a008 	str.w	sl, [sp, #8]
 8003b16:	465e      	mov	r6, fp
 8003b18:	46ba      	mov	sl, r7
 8003b1a:	9503      	str	r5, [sp, #12]
 8003b1c:	e015      	b.n	8003b4a <ai_platform_api_get_network_report+0x92>
 8003b1e:	00f1      	lsls	r1, r6, #3
 8003b20:	2201      	movs	r2, #1
 8003b22:	507a      	str	r2, [r7, r1]
 8003b24:	69a9      	ldr	r1, [r5, #24]
 8003b26:	684d      	ldr	r5, [r1, #4]
 8003b28:	60a3      	str	r3, [r4, #8]
 8003b2a:	f04f 0201 	mov.w	r2, #1
 8003b2e:	7522      	strb	r2, [r4, #20]
 8003b30:	6963      	ldr	r3, [r4, #20]
 8003b32:	6125      	str	r5, [r4, #16]
 8003b34:	f368 231f 	bfi	r3, r8, #8, #24
 8003b38:	e9c4 0c00 	strd	r0, ip, [r4]
 8003b3c:	e9c4 3905 	strd	r3, r9, [r4, #20]
 8003b40:	2200      	movs	r2, #0
 8003b42:	60e2      	str	r2, [r4, #12]
 8003b44:	3601      	adds	r6, #1
 8003b46:	f10b 0b1c 	add.w	fp, fp, #28
 8003b4a:	f8ba 3000 	ldrh.w	r3, [sl]
 8003b4e:	42b3      	cmp	r3, r6
 8003b50:	d936      	bls.n	8003bc0 <ai_platform_api_get_network_report+0x108>
 8003b52:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d032      	beq.n	8003bc0 <ai_platform_api_get_network_report+0x108>
 8003b5a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8003b5e:	b37d      	cbz	r5, 8003bc0 <ai_platform_api_get_network_report+0x108>
 8003b60:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003b64:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8003b68:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8003b6c:	69ab      	ldr	r3, [r5, #24]
 8003b6e:	6818      	ldr	r0, [r3, #0]
 8003b70:	68ab      	ldr	r3, [r5, #8]
 8003b72:	00f1      	lsls	r1, r6, #3
 8003b74:	9101      	str	r1, [sp, #4]
 8003b76:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8003b7a:	f001 fc21 	bl	80053c0 <ai_array_to_buffer_fmt>
 8003b7e:	69a9      	ldr	r1, [r5, #24]
 8003b80:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003b84:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003b88:	445c      	add	r4, fp
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d0cb      	beq.n	8003b26 <ai_platform_api_get_network_report+0x6e>
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f847 2036 	str.w	r2, [r7, r6, lsl #3]
 8003b94:	6829      	ldr	r1, [r5, #0]
 8003b96:	6059      	str	r1, [r3, #4]
 8003b98:	b111      	cbz	r1, 8003ba0 <ai_platform_api_get_network_report+0xe8>
 8003b9a:	8849      	ldrh	r1, [r1, #2]
 8003b9c:	2900      	cmp	r1, #0
 8003b9e:	d1be      	bne.n	8003b1e <ai_platform_api_get_network_report+0x66>
 8003ba0:	69a9      	ldr	r1, [r5, #24]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	e7bf      	b.n	8003b26 <ai_platform_api_get_network_report+0x6e>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8003baa:	872b      	strh	r3, [r5, #56]	@ 0x38
 8003bac:	2218      	movs	r2, #24
 8003bae:	2112      	movs	r1, #18
 8003bb0:	f10a 000c 	add.w	r0, sl, #12
 8003bb4:	f000 fc56 	bl	8004464 <core_set_error>
 8003bb8:	2000      	movs	r0, #0
 8003bba:	b009      	add	sp, #36	@ 0x24
 8003bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bc0:	b2b6      	uxth	r6, r6
 8003bc2:	4657      	mov	r7, sl
 8003bc4:	e9dd a502 	ldrd	sl, r5, [sp, #8]
 8003bc8:	2e00      	cmp	r6, #0
 8003bca:	d0ec      	beq.n	8003ba6 <ai_platform_api_get_network_report+0xee>
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8003bd2:	872e      	strh	r6, [r5, #56]	@ 0x38
 8003bd4:	f8ba 3030 	ldrh.w	r3, [sl, #48]	@ 0x30
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	f240 809a 	bls.w	8003d12 <ai_platform_api_get_network_report+0x25a>
 8003bde:	f04f 0900 	mov.w	r9, #0
 8003be2:	e9cd a502 	strd	sl, r5, [sp, #8]
 8003be6:	f8da 8034 	ldr.w	r8, [sl, #52]	@ 0x34
 8003bea:	464f      	mov	r7, r9
 8003bec:	46cb      	mov	fp, r9
 8003bee:	e016      	b.n	8003c1e <ai_platform_api_get_network_report+0x166>
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	f84a 100e 	str.w	r1, [sl, lr]
 8003bf6:	69a9      	ldr	r1, [r5, #24]
 8003bf8:	6849      	ldr	r1, [r1, #4]
 8003bfa:	60a3      	str	r3, [r4, #8]
 8003bfc:	9b01      	ldr	r3, [sp, #4]
 8003bfe:	61a3      	str	r3, [r4, #24]
 8003c00:	f04f 0301 	mov.w	r3, #1
 8003c04:	7523      	strb	r3, [r4, #20]
 8003c06:	6963      	ldr	r3, [r4, #20]
 8003c08:	6121      	str	r1, [r4, #16]
 8003c0a:	e9c4 0200 	strd	r0, r2, [r4]
 8003c0e:	f366 231f 	bfi	r3, r6, #8, #24
 8003c12:	f8c4 b00c 	str.w	fp, [r4, #12]
 8003c16:	3701      	adds	r7, #1
 8003c18:	f109 091c 	add.w	r9, r9, #28
 8003c1c:	6163      	str	r3, [r4, #20]
 8003c1e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003c22:	429f      	cmp	r7, r3
 8003c24:	d226      	bcs.n	8003c74 <ai_platform_api_get_network_report+0x1bc>
 8003c26:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8003c2a:	b31b      	cbz	r3, 8003c74 <ai_platform_api_get_network_report+0x1bc>
 8003c2c:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8003c30:	b305      	cbz	r5, 8003c74 <ai_platform_api_get_network_report+0x1bc>
 8003c32:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8003c36:	68ae      	ldr	r6, [r5, #8]
 8003c38:	e9d3 4a01 	ldrd	r4, sl, [r3, #4]
 8003c3c:	69ab      	ldr	r3, [r5, #24]
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	68eb      	ldr	r3, [r5, #12]
 8003c42:	9301      	str	r3, [sp, #4]
 8003c44:	f001 fbbc 	bl	80053c0 <ai_array_to_buffer_fmt>
 8003c48:	69a9      	ldr	r1, [r5, #24]
 8003c4a:	eb0a 03c7 	add.w	r3, sl, r7, lsl #3
 8003c4e:	688a      	ldr	r2, [r1, #8]
 8003c50:	444c      	add	r4, r9
 8003c52:	f3c6 2617 	ubfx	r6, r6, #8, #24
 8003c56:	ea4f 0ec7 	mov.w	lr, r7, lsl #3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0cc      	beq.n	8003bf8 <ai_platform_api_get_network_report+0x140>
 8003c5e:	f84a b037 	str.w	fp, [sl, r7, lsl #3]
 8003c62:	6829      	ldr	r1, [r5, #0]
 8003c64:	6059      	str	r1, [r3, #4]
 8003c66:	b111      	cbz	r1, 8003c6e <ai_platform_api_get_network_report+0x1b6>
 8003c68:	8849      	ldrh	r1, [r1, #2]
 8003c6a:	2900      	cmp	r1, #0
 8003c6c:	d1c0      	bne.n	8003bf0 <ai_platform_api_get_network_report+0x138>
 8003c6e:	69a9      	ldr	r1, [r5, #24]
 8003c70:	2300      	movs	r3, #0
 8003c72:	e7c1      	b.n	8003bf8 <ai_platform_api_get_network_report+0x140>
 8003c74:	b2bf      	uxth	r7, r7
 8003c76:	e9dd a502 	ldrd	sl, r5, [sp, #8]
 8003c7a:	2f00      	cmp	r7, #0
 8003c7c:	d049      	beq.n	8003d12 <ai_platform_api_get_network_report+0x25a>
 8003c7e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8003c82:	f10a 0628 	add.w	r6, sl, #40	@ 0x28
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	642b      	str	r3, [r5, #64]	@ 0x40
 8003c8a:	876f      	strh	r7, [r5, #58]	@ 0x3a
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	f7ff fdd3 	bl	8003838 <ai_buffer_array_sane>
 8003c92:	b968      	cbnz	r0, 8003cb0 <ai_platform_api_get_network_report+0x1f8>
 8003c94:	4630      	mov	r0, r6
 8003c96:	f7ff fdcf 	bl	8003838 <ai_buffer_array_sane>
 8003c9a:	b148      	cbz	r0, 8003cb0 <ai_platform_api_get_network_report+0x1f8>
 8003c9c:	f8ba 302a 	ldrh.w	r3, [sl, #42]	@ 0x2a
 8003ca0:	b133      	cbz	r3, 8003cb0 <ai_platform_api_get_network_report+0x1f8>
 8003ca2:	2213      	movs	r2, #19
 8003ca4:	2111      	movs	r1, #17
 8003ca6:	f10a 000c 	add.w	r0, sl, #12
 8003caa:	f000 fbdb 	bl	8004464 <core_set_error>
 8003cae:	e783      	b.n	8003bb8 <ai_platform_api_get_network_report+0x100>
 8003cb0:	f10a 0720 	add.w	r7, sl, #32
 8003cb4:	4638      	mov	r0, r7
 8003cb6:	f7ff fdbf 	bl	8003838 <ai_buffer_array_sane>
 8003cba:	b920      	cbnz	r0, 8003cc6 <ai_platform_api_get_network_report+0x20e>
 8003cbc:	4638      	mov	r0, r7
 8003cbe:	f7ff fdbb 	bl	8003838 <ai_buffer_array_sane>
 8003cc2:	2800      	cmp	r0, #0
 8003cc4:	d171      	bne.n	8003daa <ai_platform_api_get_network_report+0x2f2>
 8003cc6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003cca:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
 8003cce:	4b1a      	ldr	r3, [pc, #104]	@ (8003d38 <ai_platform_api_get_network_report+0x280>)
 8003cd0:	612b      	str	r3, [r5, #16]
 8003cd2:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8003cd6:	616b      	str	r3, [r5, #20]
 8003cd8:	f240 2401 	movw	r4, #513	@ 0x201
 8003cdc:	f240 5301 	movw	r3, #1281	@ 0x501
 8003ce0:	e9c5 4309 	strd	r4, r3, [r5, #36]	@ 0x24
 8003ce4:	f8da 0008 	ldr.w	r0, [sl, #8]
 8003ce8:	f001 fbf2 	bl	80054d0 <ai_platform_version_get>
 8003cec:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <ai_platform_api_get_network_report+0x284>)
 8003cee:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 8003cf0:	6228      	str	r0, [r5, #32]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d124      	bne.n	8003d40 <ai_platform_api_get_network_report+0x288>
 8003cf6:	e896 0003 	ldmia.w	r6, {r0, r1}
 8003cfa:	f105 0250 	add.w	r2, r5, #80	@ 0x50
 8003cfe:	e882 0003 	stmia.w	r2, {r0, r1}
 8003d02:	e897 0003 	ldmia.w	r7, {r0, r1}
 8003d06:	f105 0348 	add.w	r3, r5, #72	@ 0x48
 8003d0a:	e883 0003 	stmia.w	r3, {r0, r1}
 8003d0e:	2001      	movs	r0, #1
 8003d10:	e753      	b.n	8003bba <ai_platform_api_get_network_report+0x102>
 8003d12:	2300      	movs	r3, #0
 8003d14:	642b      	str	r3, [r5, #64]	@ 0x40
 8003d16:	876b      	strh	r3, [r5, #58]	@ 0x3a
 8003d18:	2218      	movs	r2, #24
 8003d1a:	2113      	movs	r1, #19
 8003d1c:	f10a 000c 	add.w	r0, sl, #12
 8003d20:	f000 fba0 	bl	8004464 <core_set_error>
 8003d24:	e748      	b.n	8003bb8 <ai_platform_api_get_network_report+0x100>
 8003d26:	2218      	movs	r2, #24
 8003d28:	2111      	movs	r1, #17
 8003d2a:	f10a 000c 	add.w	r0, sl, #12
 8003d2e:	f000 fb99 	bl	8004464 <core_set_error>
 8003d32:	e741      	b.n	8003bb8 <ai_platform_api_get_network_report+0x100>
 8003d34:	a1c00100 	.word	0xa1c00100
 8003d38:	08008730 	.word	0x08008730
 8003d3c:	a1facade 	.word	0xa1facade
 8003d40:	2200      	movs	r2, #0
 8003d42:	e9c5 2212 	strd	r2, r2, [r5, #72]	@ 0x48
 8003d46:	e9c5 2214 	strd	r2, r2, [r5, #80]	@ 0x50
 8003d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e04 <ai_platform_api_get_network_report+0x34c>)
 8003d4c:	4a2e      	ldr	r2, [pc, #184]	@ (8003e08 <ai_platform_api_get_network_report+0x350>)
 8003d4e:	646a      	str	r2, [r5, #68]	@ 0x44
 8003d50:	f240 4201 	movw	r2, #1025	@ 0x401
 8003d54:	65aa      	str	r2, [r5, #88]	@ 0x58
 8003d56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d58:	f10d 0c10 	add.w	ip, sp, #16
 8003d5c:	f105 0844 	add.w	r8, r5, #68	@ 0x44
 8003d60:	f8c5 c05c 	str.w	ip, [r5, #92]	@ 0x5c
 8003d64:	f105 0960 	add.w	r9, r5, #96	@ 0x60
 8003d68:	4645      	mov	r5, r8
 8003d6a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8003d6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d70:	464c      	mov	r4, r9
 8003d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	f7ff fd5b 	bl	8003838 <ai_buffer_array_sane>
 8003d82:	b9f8      	cbnz	r0, 8003dc4 <ai_platform_api_get_network_report+0x30c>
 8003d84:	4638      	mov	r0, r7
 8003d86:	f7ff fd57 	bl	8003838 <ai_buffer_array_sane>
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	d0bf      	beq.n	8003d0e <ai_platform_api_get_network_report+0x256>
 8003d8e:	4638      	mov	r0, r7
 8003d90:	f7ff fd52 	bl	8003838 <ai_buffer_array_sane>
 8003d94:	b320      	cbz	r0, 8003de0 <ai_platform_api_get_network_report+0x328>
 8003d96:	f8da 4024 	ldr.w	r4, [sl, #36]	@ 0x24
 8003d9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d9c:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8003da0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003da4:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 8003da8:	e7b1      	b.n	8003d0e <ai_platform_api_get_network_report+0x256>
 8003daa:	f8ba 3022 	ldrh.w	r3, [sl, #34]	@ 0x22
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d089      	beq.n	8003cc6 <ai_platform_api_get_network_report+0x20e>
 8003db2:	2212      	movs	r2, #18
 8003db4:	2111      	movs	r1, #17
 8003db6:	f10a 000c 	add.w	r0, sl, #12
 8003dba:	f000 fb53 	bl	8004464 <core_set_error>
 8003dbe:	e6fb      	b.n	8003bb8 <ai_platform_api_get_network_report+0x100>
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	4770      	bx	lr
 8003dc4:	4630      	mov	r0, r6
 8003dc6:	f7ff fd37 	bl	8003838 <ai_buffer_array_sane>
 8003dca:	b190      	cbz	r0, 8003df2 <ai_platform_api_get_network_report+0x33a>
 8003dcc:	f8da 402c 	ldr.w	r4, [sl, #44]	@ 0x2c
 8003dd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dd2:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003dd6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003dda:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003dde:	e7d1      	b.n	8003d84 <ai_platform_api_get_network_report+0x2cc>
 8003de0:	4604      	mov	r4, r0
 8003de2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003de4:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8003de8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003dec:	e888 0007 	stmia.w	r8, {r0, r1, r2}
 8003df0:	deff      	udf	#255	@ 0xff
 8003df2:	4604      	mov	r4, r0
 8003df4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003df6:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8003dfa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003dfe:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 8003e02:	deff      	udf	#255	@ 0xff
 8003e04:	080083c4 	.word	0x080083c4
 8003e08:	00040440 	.word	0x00040440

08003e0c <ai_platform_network_create>:
 8003e0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e10:	b083      	sub	sp, #12
 8003e12:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8003e16:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8003e1a:	b320      	cbz	r0, 8003e66 <ai_platform_network_create+0x5a>
 8003e1c:	6002      	str	r2, [r0, #0]
 8003e1e:	4616      	mov	r6, r2
 8003e20:	461f      	mov	r7, r3
 8003e22:	4604      	mov	r4, r0
 8003e24:	f000 fb16 	bl	8004454 <core_init>
 8003e28:	b970      	cbnz	r0, 8003e48 <ai_platform_network_create+0x3c>
 8003e2a:	2530      	movs	r5, #48	@ 0x30
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	6023      	str	r3, [r4, #0]
 8003e30:	2410      	movs	r4, #16
 8003e32:	464a      	mov	r2, r9
 8003e34:	4641      	mov	r1, r8
 8003e36:	4638      	mov	r0, r7
 8003e38:	f001 fb44 	bl	80054c4 <ai_version_get>
 8003e3c:	60b0      	str	r0, [r6, #8]
 8003e3e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003e42:	b003      	add	sp, #12
 8003e44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e48:	2200      	movs	r2, #0
 8003e4a:	4641      	mov	r1, r8
 8003e4c:	4638      	mov	r0, r7
 8003e4e:	f001 fb39 	bl	80054c4 <ai_version_get>
 8003e52:	2200      	movs	r2, #0
 8003e54:	4605      	mov	r5, r0
 8003e56:	2105      	movs	r1, #5
 8003e58:	2001      	movs	r0, #1
 8003e5a:	f001 fb33 	bl	80054c4 <ai_version_get>
 8003e5e:	4285      	cmp	r5, r0
 8003e60:	d008      	beq.n	8003e74 <ai_platform_network_create+0x68>
 8003e62:	2501      	movs	r5, #1
 8003e64:	e7e2      	b.n	8003e2c <ai_platform_network_create+0x20>
 8003e66:	2510      	movs	r5, #16
 8003e68:	462c      	mov	r4, r5
 8003e6a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003e6e:	b003      	add	sp, #12
 8003e70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e74:	4b05      	ldr	r3, [pc, #20]	@ (8003e8c <ai_platform_network_create+0x80>)
 8003e76:	9301      	str	r3, [sp, #4]
 8003e78:	a801      	add	r0, sp, #4
 8003e7a:	f000 faff 	bl	800447c <ai_check_custom_types>
 8003e7e:	b110      	cbz	r0, 8003e86 <ai_platform_network_create+0x7a>
 8003e80:	2400      	movs	r4, #0
 8003e82:	4625      	mov	r5, r4
 8003e84:	e7d5      	b.n	8003e32 <ai_platform_network_create+0x26>
 8003e86:	2502      	movs	r5, #2
 8003e88:	e7d0      	b.n	8003e2c <ai_platform_network_create+0x20>
 8003e8a:	bf00      	nop
 8003e8c:	84048403 	.word	0x84048403

08003e90 <ai_platform_network_init>:
 8003e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e94:	4a48      	ldr	r2, [pc, #288]	@ (8003fb8 <ai_platform_network_init+0x128>)
 8003e96:	4604      	mov	r4, r0
 8003e98:	6800      	ldr	r0, [r0, #0]
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	ea00 0102 	and.w	r1, r0, r2
 8003ea0:	4382      	bics	r2, r0
 8003ea2:	d13b      	bne.n	8003f1c <ai_platform_network_init+0x8c>
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d078      	beq.n	8003f9a <ai_platform_network_init+0x10a>
 8003ea8:	4a44      	ldr	r2, [pc, #272]	@ (8003fbc <ai_platform_network_init+0x12c>)
 8003eaa:	681d      	ldr	r5, [r3, #0]
 8003eac:	4295      	cmp	r5, r2
 8003eae:	d10a      	bne.n	8003ec6 <ai_platform_network_init+0x36>
 8003eb0:	4288      	cmp	r0, r1
 8003eb2:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8003eb6:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8003eba:	d03d      	beq.n	8003f38 <ai_platform_network_init+0xa8>
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	6123      	str	r3, [r4, #16]
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	4618      	mov	r0, r3
 8003eca:	461d      	mov	r5, r3
 8003ecc:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003ed0:	f7ff fc80 	bl	80037d4 <ai_buffer_get_size>
 8003ed4:	f105 071c 	add.w	r7, r5, #28
 8003ed8:	4606      	mov	r6, r0
 8003eda:	2101      	movs	r1, #1
 8003edc:	4638      	mov	r0, r7
 8003ede:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8003ee2:	f7ff fc77 	bl	80037d4 <ai_buffer_get_size>
 8003ee6:	2e00      	cmp	r6, #0
 8003ee8:	bf0a      	itet	eq
 8003eea:	4631      	moveq	r1, r6
 8003eec:	2101      	movne	r1, #1
 8003eee:	4635      	moveq	r5, r6
 8003ef0:	b1b0      	cbz	r0, 8003f20 <ai_platform_network_init+0x90>
 8003ef2:	f1b9 0f00 	cmp.w	r9, #0
 8003ef6:	d057      	beq.n	8003fa8 <ai_platform_network_init+0x118>
 8003ef8:	f04f 0e01 	mov.w	lr, #1
 8003efc:	f1b8 0f00 	cmp.w	r8, #0
 8003f00:	d011      	beq.n	8003f26 <ai_platform_network_init+0x96>
 8003f02:	4b2d      	ldr	r3, [pc, #180]	@ (8003fb8 <ai_platform_network_init+0x128>)
 8003f04:	6822      	ldr	r2, [r4, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d1d8      	bne.n	8003ebc <ai_platform_network_init+0x2c>
 8003f0a:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8003f0c:	428b      	cmp	r3, r1
 8003f0e:	d21b      	bcs.n	8003f48 <ai_platform_network_init+0xb8>
 8003f10:	2212      	movs	r2, #18
 8003f12:	2116      	movs	r1, #22
 8003f14:	f104 000c 	add.w	r0, r4, #12
 8003f18:	f000 faa4 	bl	8004464 <core_set_error>
 8003f1c:	2000      	movs	r0, #0
 8003f1e:	e7d0      	b.n	8003ec2 <ai_platform_network_init+0x32>
 8003f20:	4607      	mov	r7, r0
 8003f22:	4686      	mov	lr, r0
 8003f24:	e7ea      	b.n	8003efc <ai_platform_network_init+0x6c>
 8003f26:	2e00      	cmp	r6, #0
 8003f28:	d0eb      	beq.n	8003f02 <ai_platform_network_init+0x72>
 8003f2a:	2212      	movs	r2, #18
 8003f2c:	2110      	movs	r1, #16
 8003f2e:	f104 000c 	add.w	r0, r4, #12
 8003f32:	f000 fa97 	bl	8004464 <core_set_error>
 8003f36:	e7f1      	b.n	8003f1c <ai_platform_network_init+0x8c>
 8003f38:	e9c4 6308 	strd	r6, r3, [r4, #32]
 8003f3c:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8003f3e:	62a2      	str	r2, [r4, #40]	@ 0x28
 8003f40:	4620      	mov	r0, r4
 8003f42:	f000 fac5 	bl	80044d0 <ai_layers_init_all>
 8003f46:	e7b9      	b.n	8003ebc <ai_platform_network_init+0x2c>
 8003f48:	b1e1      	cbz	r1, 8003f84 <ai_platform_network_init+0xf4>
 8003f4a:	46ac      	mov	ip, r5
 8003f4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003f50:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8003f52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f54:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003f58:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003f5c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003f5e:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8003f62:	4573      	cmp	r3, lr
 8003f64:	6226      	str	r6, [r4, #32]
 8003f66:	d311      	bcc.n	8003f8c <ai_platform_network_init+0xfc>
 8003f68:	f1be 0f00 	cmp.w	lr, #0
 8003f6c:	d007      	beq.n	8003f7e <ai_platform_network_init+0xee>
 8003f6e:	463e      	mov	r6, r7
 8003f70:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003f72:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8003f74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f76:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003f7a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003f7e:	ea4f 420e 	mov.w	r2, lr, lsl #16
 8003f82:	e7dc      	b.n	8003f3e <ai_platform_network_init+0xae>
 8003f84:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003f86:	6221      	str	r1, [r4, #32]
 8003f88:	4573      	cmp	r3, lr
 8003f8a:	d2ed      	bcs.n	8003f68 <ai_platform_network_init+0xd8>
 8003f8c:	2213      	movs	r2, #19
 8003f8e:	2116      	movs	r1, #22
 8003f90:	f104 000c 	add.w	r0, r4, #12
 8003f94:	f000 fa66 	bl	8004464 <core_set_error>
 8003f98:	e7c0      	b.n	8003f1c <ai_platform_network_init+0x8c>
 8003f9a:	2211      	movs	r2, #17
 8003f9c:	2110      	movs	r1, #16
 8003f9e:	f104 000c 	add.w	r0, r4, #12
 8003fa2:	f000 fa5f 	bl	8004464 <core_set_error>
 8003fa6:	e7b9      	b.n	8003f1c <ai_platform_network_init+0x8c>
 8003fa8:	2213      	movs	r2, #19
 8003faa:	2110      	movs	r1, #16
 8003fac:	f104 000c 	add.w	r0, r4, #12
 8003fb0:	f000 fa58 	bl	8004464 <core_set_error>
 8003fb4:	e7b2      	b.n	8003f1c <ai_platform_network_init+0x8c>
 8003fb6:	bf00      	nop
 8003fb8:	a1c00100 	.word	0xa1c00100
 8003fbc:	a1facade 	.word	0xa1facade

08003fc0 <ai_platform_network_post_init>:
 8003fc0:	4b15      	ldr	r3, [pc, #84]	@ (8004018 <ai_platform_network_post_init+0x58>)
 8003fc2:	6802      	ldr	r2, [r0, #0]
 8003fc4:	ea02 0103 	and.w	r1, r2, r3
 8003fc8:	4393      	bics	r3, r2
 8003fca:	d123      	bne.n	8004014 <ai_platform_network_post_init+0x54>
 8003fcc:	b570      	push	{r4, r5, r6, lr}
 8003fce:	6903      	ldr	r3, [r0, #16]
 8003fd0:	079b      	lsls	r3, r3, #30
 8003fd2:	4604      	mov	r4, r0
 8003fd4:	d503      	bpl.n	8003fde <ai_platform_network_post_init+0x1e>
 8003fd6:	428a      	cmp	r2, r1
 8003fd8:	d008      	beq.n	8003fec <ai_platform_network_post_init+0x2c>
 8003fda:	2001      	movs	r0, #1
 8003fdc:	bd70      	pop	{r4, r5, r6, pc}
 8003fde:	2210      	movs	r2, #16
 8003fe0:	2111      	movs	r1, #17
 8003fe2:	300c      	adds	r0, #12
 8003fe4:	f000 fa3e 	bl	8004464 <core_set_error>
 8003fe8:	2000      	movs	r0, #0
 8003fea:	bd70      	pop	{r4, r5, r6, pc}
 8003fec:	f000 fa80 	bl	80044f0 <ai_layers_post_init_all>
 8003ff0:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003ff2:	2e00      	cmp	r6, #0
 8003ff4:	d0f1      	beq.n	8003fda <ai_platform_network_post_init+0x1a>
 8003ff6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003ff8:	2d00      	cmp	r5, #0
 8003ffa:	d0ee      	beq.n	8003fda <ai_platform_network_post_init+0x1a>
 8003ffc:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003ffe:	4629      	mov	r1, r5
 8004000:	2000      	movs	r0, #0
 8004002:	47b0      	blx	r6
 8004004:	692b      	ldr	r3, [r5, #16]
 8004006:	42ab      	cmp	r3, r5
 8004008:	d0e7      	beq.n	8003fda <ai_platform_network_post_init+0x1a>
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0e5      	beq.n	8003fda <ai_platform_network_post_init+0x1a>
 800400e:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8004010:	461d      	mov	r5, r3
 8004012:	e7f3      	b.n	8003ffc <ai_platform_network_post_init+0x3c>
 8004014:	2000      	movs	r0, #0
 8004016:	4770      	bx	lr
 8004018:	a1c00100 	.word	0xa1c00100

0800401c <ai_platform_network_process>:
 800401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004020:	4bb7      	ldr	r3, [pc, #732]	@ (8004300 <ai_platform_network_process+0x2e4>)
 8004022:	4607      	mov	r7, r0
 8004024:	6800      	ldr	r0, [r0, #0]
 8004026:	4383      	bics	r3, r0
 8004028:	b085      	sub	sp, #20
 800402a:	f040 812d 	bne.w	8004288 <ai_platform_network_process+0x26c>
 800402e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 811d 	beq.w	8004270 <ai_platform_network_process+0x254>
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	2600      	movs	r6, #0
 8004042:	2b03      	cmp	r3, #3
 8004044:	61be      	str	r6, [r7, #24]
 8004046:	f040 8129 	bne.w	800429c <ai_platform_network_process+0x280>
 800404a:	2900      	cmp	r1, #0
 800404c:	f000 8116 	beq.w	800427c <ai_platform_network_process+0x260>
 8004050:	f1b9 0f00 	cmp.w	r9, #0
 8004054:	f000 8112 	beq.w	800427c <ai_platform_network_process+0x260>
 8004058:	f8b9 3000 	ldrh.w	r3, [r9]
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 810d 	beq.w	800427c <ai_platform_network_process+0x260>
 8004062:	698b      	ldr	r3, [r1, #24]
 8004064:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8004068:	f8d3 b000 	ldr.w	fp, [r3]
 800406c:	460c      	mov	r4, r1
 800406e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d072      	beq.n	800415c <ai_platform_network_process+0x140>
 8004076:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800407a:	2d00      	cmp	r5, #0
 800407c:	d06e      	beq.n	800415c <ai_platform_network_process+0x140>
 800407e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004082:	f8d3 a000 	ldr.w	sl, [r3]
 8004086:	0133      	lsls	r3, r6, #4
 8004088:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800408c:	9301      	str	r3, [sp, #4]
 800408e:	f000 81ba 	beq.w	8004406 <ai_platform_network_process+0x3ea>
 8004092:	69ab      	ldr	r3, [r5, #24]
 8004094:	2101      	movs	r1, #1
 8004096:	4620      	mov	r0, r4
 8004098:	685f      	ldr	r7, [r3, #4]
 800409a:	f7ff fb9b 	bl	80037d4 <ai_buffer_get_size>
 800409e:	4287      	cmp	r7, r0
 80040a0:	f0c0 8103 	bcc.w	80042aa <ai_platform_network_process+0x28e>
 80040a4:	68e8      	ldr	r0, [r5, #12]
 80040a6:	69a1      	ldr	r1, [r4, #24]
 80040a8:	68c2      	ldr	r2, [r0, #12]
 80040aa:	68cb      	ldr	r3, [r1, #12]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	f040 80fc 	bne.w	80042aa <ai_platform_network_process+0x28e>
 80040b2:	6882      	ldr	r2, [r0, #8]
 80040b4:	688b      	ldr	r3, [r1, #8]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	f040 80f7 	bne.w	80042aa <ai_platform_network_process+0x28e>
 80040bc:	6842      	ldr	r2, [r0, #4]
 80040be:	684b      	ldr	r3, [r1, #4]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	f040 80f2 	bne.w	80042aa <ai_platform_network_process+0x28e>
 80040c6:	69ab      	ldr	r3, [r5, #24]
 80040c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040cc:	f001 f9e8 	bl	80054a0 <ai_array_get_data_byte_size>
 80040d0:	9001      	str	r0, [sp, #4]
 80040d2:	4628      	mov	r0, r5
 80040d4:	f001 fa0e 	bl	80054f4 <get_tensor_byte_size>
 80040d8:	9b01      	ldr	r3, [sp, #4]
 80040da:	4283      	cmp	r3, r0
 80040dc:	f0c0 80e5 	bcc.w	80042aa <ai_platform_network_process+0x28e>
 80040e0:	69ab      	ldr	r3, [r5, #24]
 80040e2:	6818      	ldr	r0, [r3, #0]
 80040e4:	f001 f96c 	bl	80053c0 <ai_array_to_buffer_fmt>
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	4058      	eors	r0, r3
 80040ec:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 80040f0:	f040 8193 	bne.w	800441a <ai_platform_network_process+0x3fe>
 80040f4:	6863      	ldr	r3, [r4, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 8185 	beq.w	8004406 <ai_platform_network_process+0x3ea>
 80040fc:	69a3      	ldr	r3, [r4, #24]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 8182 	beq.w	800440a <ai_platform_network_process+0x3ee>
 8004106:	459b      	cmp	fp, r3
 8004108:	4628      	mov	r0, r5
 800410a:	bf38      	it	cc
 800410c:	469b      	movcc	fp, r3
 800410e:	f001 f9f1 	bl	80054f4 <get_tensor_byte_size>
 8004112:	f8c8 0008 	str.w	r0, [r8, #8]
 8004116:	69a3      	ldr	r3, [r4, #24]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	fb00 f303 	mul.w	r3, r0, r3
 800411e:	f8c8 300c 	str.w	r3, [r8, #12]
 8004122:	6861      	ldr	r1, [r4, #4]
 8004124:	f8c8 1004 	str.w	r1, [r8, #4]
 8004128:	0132      	lsls	r2, r6, #4
 800412a:	440b      	add	r3, r1
 800412c:	f84a 3002 	str.w	r3, [sl, r2]
 8004130:	69a8      	ldr	r0, [r5, #24]
 8004132:	6803      	ldr	r3, [r0, #0]
 8004134:	009a      	lsls	r2, r3, #2
 8004136:	f106 0601 	add.w	r6, r6, #1
 800413a:	f104 041c 	add.w	r4, r4, #28
 800413e:	f100 80a7 	bmi.w	8004290 <ai_platform_network_process+0x274>
 8004142:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004146:	1a9b      	subs	r3, r3, r2
 8004148:	4419      	add	r1, r3
 800414a:	6081      	str	r1, [r0, #8]
 800414c:	69ab      	ldr	r3, [r5, #24]
 800414e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004152:	60da      	str	r2, [r3, #12]
 8004154:	f8b9 3000 	ldrh.w	r3, [r9]
 8004158:	42b3      	cmp	r3, r6
 800415a:	d888      	bhi.n	800406e <ai_platform_network_process+0x52>
 800415c:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8004160:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004162:	f1b8 0f00 	cmp.w	r8, #0
 8004166:	f000 80b5 	beq.w	80042d4 <ai_platform_network_process+0x2b8>
 800416a:	2b01      	cmp	r3, #1
 800416c:	f240 80a5 	bls.w	80042ba <ai_platform_network_process+0x29e>
 8004170:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8004174:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 809e 	beq.w	80042ba <ai_platform_network_process+0x29e>
 800417e:	4645      	mov	r5, r8
 8004180:	2600      	movs	r6, #0
 8004182:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80a3 	beq.w	80042d2 <ai_platform_network_process+0x2b6>
 800418c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8004190:	2c00      	cmp	r4, #0
 8004192:	f000 809e 	beq.w	80042d2 <ai_platform_network_process+0x2b6>
 8004196:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800419a:	f8d3 a000 	ldr.w	sl, [r3]
 800419e:	0133      	lsls	r3, r6, #4
 80041a0:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80041a4:	9301      	str	r3, [sp, #4]
 80041a6:	f000 8140 	beq.w	800442a <ai_platform_network_process+0x40e>
 80041aa:	69a3      	ldr	r3, [r4, #24]
 80041ac:	2101      	movs	r1, #1
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	9301      	str	r3, [sp, #4]
 80041b2:	4628      	mov	r0, r5
 80041b4:	f7ff fb0e 	bl	80037d4 <ai_buffer_get_size>
 80041b8:	9b01      	ldr	r3, [sp, #4]
 80041ba:	4283      	cmp	r3, r0
 80041bc:	d37d      	bcc.n	80042ba <ai_platform_network_process+0x29e>
 80041be:	68e0      	ldr	r0, [r4, #12]
 80041c0:	69a9      	ldr	r1, [r5, #24]
 80041c2:	68c2      	ldr	r2, [r0, #12]
 80041c4:	68cb      	ldr	r3, [r1, #12]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d177      	bne.n	80042ba <ai_platform_network_process+0x29e>
 80041ca:	6882      	ldr	r2, [r0, #8]
 80041cc:	688b      	ldr	r3, [r1, #8]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d173      	bne.n	80042ba <ai_platform_network_process+0x29e>
 80041d2:	6842      	ldr	r2, [r0, #4]
 80041d4:	684b      	ldr	r3, [r1, #4]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d16f      	bne.n	80042ba <ai_platform_network_process+0x29e>
 80041da:	69a3      	ldr	r3, [r4, #24]
 80041dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80041e0:	f001 f95e 	bl	80054a0 <ai_array_get_data_byte_size>
 80041e4:	9001      	str	r0, [sp, #4]
 80041e6:	4620      	mov	r0, r4
 80041e8:	f001 f984 	bl	80054f4 <get_tensor_byte_size>
 80041ec:	9b01      	ldr	r3, [sp, #4]
 80041ee:	4283      	cmp	r3, r0
 80041f0:	d363      	bcc.n	80042ba <ai_platform_network_process+0x29e>
 80041f2:	69a3      	ldr	r3, [r4, #24]
 80041f4:	6818      	ldr	r0, [r3, #0]
 80041f6:	f001 f8e3 	bl	80053c0 <ai_array_to_buffer_fmt>
 80041fa:	682b      	ldr	r3, [r5, #0]
 80041fc:	4043      	eors	r3, r0
 80041fe:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8004202:	f040 8119 	bne.w	8004438 <ai_platform_network_process+0x41c>
 8004206:	686b      	ldr	r3, [r5, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 810e 	beq.w	800442a <ai_platform_network_process+0x40e>
 800420e:	69ab      	ldr	r3, [r5, #24]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 8117 	beq.w	8004446 <ai_platform_network_process+0x42a>
 8004218:	459b      	cmp	fp, r3
 800421a:	4620      	mov	r0, r4
 800421c:	bf38      	it	cc
 800421e:	469b      	movcc	fp, r3
 8004220:	f001 f968 	bl	80054f4 <get_tensor_byte_size>
 8004224:	f8c8 0008 	str.w	r0, [r8, #8]
 8004228:	69aa      	ldr	r2, [r5, #24]
 800422a:	6812      	ldr	r2, [r2, #0]
 800422c:	4603      	mov	r3, r0
 800422e:	fb02 f303 	mul.w	r3, r2, r3
 8004232:	f8c8 300c 	str.w	r3, [r8, #12]
 8004236:	6869      	ldr	r1, [r5, #4]
 8004238:	f8c8 1004 	str.w	r1, [r8, #4]
 800423c:	0132      	lsls	r2, r6, #4
 800423e:	440b      	add	r3, r1
 8004240:	f84a 3002 	str.w	r3, [sl, r2]
 8004244:	69a0      	ldr	r0, [r4, #24]
 8004246:	6803      	ldr	r3, [r0, #0]
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	f106 0601 	add.w	r6, r6, #1
 800424e:	f105 051c 	add.w	r5, r5, #28
 8004252:	d439      	bmi.n	80042c8 <ai_platform_network_process+0x2ac>
 8004254:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	4419      	add	r1, r3
 800425c:	6081      	str	r1, [r0, #8]
 800425e:	69a3      	ldr	r3, [r4, #24]
 8004260:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004264:	60da      	str	r2, [r3, #12]
 8004266:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800426a:	429e      	cmp	r6, r3
 800426c:	d389      	bcc.n	8004182 <ai_platform_network_process+0x166>
 800426e:	e030      	b.n	80042d2 <ai_platform_network_process+0x2b6>
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	61bb      	str	r3, [r7, #24]
 8004274:	f002 0203 	and.w	r2, r2, #3
 8004278:	2a03      	cmp	r2, #3
 800427a:	d10f      	bne.n	800429c <ai_platform_network_process+0x280>
 800427c:	2217      	movs	r2, #23
 800427e:	2112      	movs	r1, #18
 8004280:	f107 000c 	add.w	r0, r7, #12
 8004284:	f000 f8ee 	bl	8004464 <core_set_error>
 8004288:	2000      	movs	r0, #0
 800428a:	b005      	add	sp, #20
 800428c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004290:	f8b9 3000 	ldrh.w	r3, [r9]
 8004294:	429e      	cmp	r6, r3
 8004296:	f4ff aeea 	bcc.w	800406e <ai_platform_network_process+0x52>
 800429a:	e75f      	b.n	800415c <ai_platform_network_process+0x140>
 800429c:	2230      	movs	r2, #48	@ 0x30
 800429e:	2111      	movs	r1, #17
 80042a0:	f107 000c 	add.w	r0, r7, #12
 80042a4:	f000 f8de 	bl	8004464 <core_set_error>
 80042a8:	e7ee      	b.n	8004288 <ai_platform_network_process+0x26c>
 80042aa:	9f02      	ldr	r7, [sp, #8]
 80042ac:	2218      	movs	r2, #24
 80042ae:	2112      	movs	r1, #18
 80042b0:	f107 000c 	add.w	r0, r7, #12
 80042b4:	f000 f8d6 	bl	8004464 <core_set_error>
 80042b8:	e7e6      	b.n	8004288 <ai_platform_network_process+0x26c>
 80042ba:	2218      	movs	r2, #24
 80042bc:	2113      	movs	r1, #19
 80042be:	f107 000c 	add.w	r0, r7, #12
 80042c2:	f000 f8cf 	bl	8004464 <core_set_error>
 80042c6:	e7df      	b.n	8004288 <ai_platform_network_process+0x26c>
 80042c8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80042cc:	429e      	cmp	r6, r3
 80042ce:	f4ff af58 	bcc.w	8004182 <ai_platform_network_process+0x166>
 80042d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80042d4:	fa1f fb8b 	uxth.w	fp, fp
 80042d8:	f8a7 b018 	strh.w	fp, [r7, #24]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 808c 	beq.w	80043fa <ai_platform_network_process+0x3de>
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 80042e6:	f000 808b 	beq.w	8004400 <ai_platform_network_process+0x3e4>
 80042ea:	f106 080c 	add.w	r8, r6, #12
 80042ee:	8b78      	ldrh	r0, [r7, #26]
 80042f0:	4583      	cmp	fp, r0
 80042f2:	d9ca      	bls.n	800428a <ai_platform_network_process+0x26e>
 80042f4:	4645      	mov	r5, r8
 80042f6:	46bb      	mov	fp, r7
 80042f8:	f04f 0800 	mov.w	r8, #0
 80042fc:	b9ae      	cbnz	r6, 800432a <ai_platform_network_process+0x30e>
 80042fe:	e02d      	b.n	800435c <ai_platform_network_process+0x340>
 8004300:	a1c00100 	.word	0xa1c00100
 8004304:	68df      	ldr	r7, [r3, #12]
 8004306:	1bc9      	subs	r1, r1, r7
 8004308:	4408      	add	r0, r1
 800430a:	6098      	str	r0, [r3, #8]
 800430c:	6993      	ldr	r3, [r2, #24]
 800430e:	6862      	ldr	r2, [r4, #4]
 8004310:	60da      	str	r2, [r3, #12]
 8004312:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8004316:	f859 200a 	ldr.w	r2, [r9, sl]
 800431a:	440b      	add	r3, r1
 800431c:	4293      	cmp	r3, r2
 800431e:	bf24      	itt	cs
 8004320:	68e3      	ldrcs	r3, [r4, #12]
 8004322:	1ad3      	subcs	r3, r2, r3
 8004324:	6063      	str	r3, [r4, #4]
 8004326:	f108 0801 	add.w	r8, r8, #1
 800432a:	8833      	ldrh	r3, [r6, #0]
 800432c:	4543      	cmp	r3, r8
 800432e:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8004332:	d913      	bls.n	800435c <ai_platform_network_process+0x340>
 8004334:	6873      	ldr	r3, [r6, #4]
 8004336:	b18b      	cbz	r3, 800435c <ai_platform_network_process+0x340>
 8004338:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800433c:	b172      	cbz	r2, 800435c <ai_platform_network_process+0x340>
 800433e:	68b1      	ldr	r1, [r6, #8]
 8004340:	6993      	ldr	r3, [r2, #24]
 8004342:	f8d1 9000 	ldr.w	r9, [r1]
 8004346:	681f      	ldr	r7, [r3, #0]
 8004348:	6899      	ldr	r1, [r3, #8]
 800434a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800434e:	00bf      	lsls	r7, r7, #2
 8004350:	6860      	ldr	r0, [r4, #4]
 8004352:	d5d7      	bpl.n	8004304 <ai_platform_network_process+0x2e8>
 8004354:	68a2      	ldr	r2, [r4, #8]
 8004356:	f000 ff95 	bl	8005284 <st_int8_copy>
 800435a:	e7da      	b.n	8004312 <ai_platform_network_process+0x2f6>
 800435c:	4658      	mov	r0, fp
 800435e:	f000 f8e5 	bl	800452c <ai_layers_forward_all>
 8004362:	2400      	movs	r4, #0
 8004364:	b9b5      	cbnz	r5, 8004394 <ai_platform_network_process+0x378>
 8004366:	e03b      	b.n	80043e0 <ai_platform_network_process+0x3c4>
 8004368:	f859 300a 	ldr.w	r3, [r9, sl]
 800436c:	eb01 020c 	add.w	r2, r1, ip
 8004370:	429a      	cmp	r2, r3
 8004372:	bf24      	itt	cs
 8004374:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8004378:	1a9a      	subcs	r2, r3, r2
 800437a:	f8c8 2004 	str.w	r2, [r8, #4]
 800437e:	6981      	ldr	r1, [r0, #24]
 8004380:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8004384:	1bdb      	subs	r3, r3, r7
 8004386:	441a      	add	r2, r3
 8004388:	608a      	str	r2, [r1, #8]
 800438a:	6983      	ldr	r3, [r0, #24]
 800438c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004390:	60da      	str	r2, [r3, #12]
 8004392:	3401      	adds	r4, #1
 8004394:	882b      	ldrh	r3, [r5, #0]
 8004396:	42a3      	cmp	r3, r4
 8004398:	d922      	bls.n	80043e0 <ai_platform_network_process+0x3c4>
 800439a:	686b      	ldr	r3, [r5, #4]
 800439c:	b303      	cbz	r3, 80043e0 <ai_platform_network_process+0x3c4>
 800439e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80043a2:	b1e8      	cbz	r0, 80043e0 <ai_platform_network_process+0x3c4>
 80043a4:	68ab      	ldr	r3, [r5, #8]
 80043a6:	6982      	ldr	r2, [r0, #24]
 80043a8:	f8d3 9000 	ldr.w	r9, [r3]
 80043ac:	6813      	ldr	r3, [r2, #0]
 80043ae:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 80043b8:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80043bc:	d5d4      	bpl.n	8004368 <ai_platform_network_process+0x34c>
 80043be:	6890      	ldr	r0, [r2, #8]
 80043c0:	4662      	mov	r2, ip
 80043c2:	f000 ff5f 	bl	8005284 <st_int8_copy>
 80043c6:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80043ca:	f859 200a 	ldr.w	r2, [r9, sl]
 80043ce:	440b      	add	r3, r1
 80043d0:	4293      	cmp	r3, r2
 80043d2:	bf24      	itt	cs
 80043d4:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80043d8:	1ad3      	subcs	r3, r2, r3
 80043da:	f8c8 3004 	str.w	r3, [r8, #4]
 80043de:	e7d8      	b.n	8004392 <ai_platform_network_process+0x376>
 80043e0:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 80043e4:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80043e8:	3001      	adds	r0, #1
 80043ea:	b280      	uxth	r0, r0
 80043ec:	4283      	cmp	r3, r0
 80043ee:	f8ab 001a 	strh.w	r0, [fp, #26]
 80043f2:	d881      	bhi.n	80042f8 <ai_platform_network_process+0x2dc>
 80043f4:	b005      	add	sp, #20
 80043f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043fa:	461e      	mov	r6, r3
 80043fc:	4698      	mov	r8, r3
 80043fe:	e776      	b.n	80042ee <ai_platform_network_process+0x2d2>
 8004400:	f04f 0800 	mov.w	r8, #0
 8004404:	e773      	b.n	80042ee <ai_platform_network_process+0x2d2>
 8004406:	9f02      	ldr	r7, [sp, #8]
 8004408:	e738      	b.n	800427c <ai_platform_network_process+0x260>
 800440a:	9f02      	ldr	r7, [sp, #8]
 800440c:	2221      	movs	r2, #33	@ 0x21
 800440e:	2112      	movs	r1, #18
 8004410:	f107 000c 	add.w	r0, r7, #12
 8004414:	f000 f826 	bl	8004464 <core_set_error>
 8004418:	e736      	b.n	8004288 <ai_platform_network_process+0x26c>
 800441a:	9f02      	ldr	r7, [sp, #8]
 800441c:	2219      	movs	r2, #25
 800441e:	2112      	movs	r1, #18
 8004420:	f107 000c 	add.w	r0, r7, #12
 8004424:	f000 f81e 	bl	8004464 <core_set_error>
 8004428:	e72e      	b.n	8004288 <ai_platform_network_process+0x26c>
 800442a:	2217      	movs	r2, #23
 800442c:	2113      	movs	r1, #19
 800442e:	f107 000c 	add.w	r0, r7, #12
 8004432:	f000 f817 	bl	8004464 <core_set_error>
 8004436:	e727      	b.n	8004288 <ai_platform_network_process+0x26c>
 8004438:	2219      	movs	r2, #25
 800443a:	2113      	movs	r1, #19
 800443c:	f107 000c 	add.w	r0, r7, #12
 8004440:	f000 f810 	bl	8004464 <core_set_error>
 8004444:	e720      	b.n	8004288 <ai_platform_network_process+0x26c>
 8004446:	2221      	movs	r2, #33	@ 0x21
 8004448:	2113      	movs	r1, #19
 800444a:	f107 000c 	add.w	r0, r7, #12
 800444e:	f000 f809 	bl	8004464 <core_set_error>
 8004452:	e719      	b.n	8004288 <ai_platform_network_process+0x26c>

08004454 <core_init>:
 8004454:	2001      	movs	r0, #1
 8004456:	4770      	bx	lr

08004458 <core_get_error>:
 8004458:	4603      	mov	r3, r0
 800445a:	2200      	movs	r2, #0
 800445c:	6800      	ldr	r0, [r0, #0]
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop

08004464 <core_set_error>:
 8004464:	4603      	mov	r3, r0
 8004466:	7800      	ldrb	r0, [r0, #0]
 8004468:	b108      	cbz	r0, 800446e <core_set_error+0xa>
 800446a:	2000      	movs	r0, #0
 800446c:	4770      	bx	lr
 800446e:	7019      	strb	r1, [r3, #0]
 8004470:	6819      	ldr	r1, [r3, #0]
 8004472:	f362 211f 	bfi	r1, r2, #8, #24
 8004476:	2001      	movs	r0, #1
 8004478:	6019      	str	r1, [r3, #0]
 800447a:	4770      	bx	lr

0800447c <ai_check_custom_types>:
 800447c:	b082      	sub	sp, #8
 800447e:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <ai_check_custom_types+0x50>)
 8004480:	9301      	str	r3, [sp, #4]
 8004482:	b118      	cbz	r0, 800448c <ai_check_custom_types+0x10>
 8004484:	7803      	ldrb	r3, [r0, #0]
 8004486:	2b03      	cmp	r3, #3
 8004488:	d002      	beq.n	8004490 <ai_check_custom_types+0x14>
 800448a:	2000      	movs	r0, #0
 800448c:	b002      	add	sp, #8
 800448e:	4770      	bx	lr
 8004490:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004494:	4293      	cmp	r3, r2
 8004496:	d004      	beq.n	80044a2 <ai_check_custom_types+0x26>
 8004498:	2001      	movs	r0, #1
 800449a:	f080 0001 	eor.w	r0, r0, #1
 800449e:	b002      	add	sp, #8
 80044a0:	4770      	bx	lr
 80044a2:	7842      	ldrb	r2, [r0, #1]
 80044a4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	f100 0001 	add.w	r0, r0, #1
 80044ae:	d1f3      	bne.n	8004498 <ai_check_custom_types+0x1c>
 80044b0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80044b4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d1ed      	bne.n	8004498 <ai_check_custom_types+0x1c>
 80044bc:	7842      	ldrb	r2, [r0, #1]
 80044be:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d1e8      	bne.n	8004498 <ai_check_custom_types+0x1c>
 80044c6:	2000      	movs	r0, #0
 80044c8:	e7e7      	b.n	800449a <ai_check_custom_types+0x1e>
 80044ca:	bf00      	nop
 80044cc:	84048403 	.word	0x84048403

080044d0 <ai_layers_init_all>:
 80044d0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80044d2:	4601      	mov	r1, r0
 80044d4:	b153      	cbz	r3, 80044ec <ai_layers_init_all+0x1c>
 80044d6:	2000      	movs	r0, #0
 80044d8:	461a      	mov	r2, r3
 80044da:	60d9      	str	r1, [r3, #12]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	4293      	cmp	r3, r2
 80044e0:	f100 0001 	add.w	r0, r0, #1
 80044e4:	d003      	beq.n	80044ee <ai_layers_init_all+0x1e>
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f6      	bne.n	80044d8 <ai_layers_init_all+0x8>
 80044ea:	4770      	bx	lr
 80044ec:	4618      	mov	r0, r3
 80044ee:	4770      	bx	lr

080044f0 <ai_layers_post_init_all>:
 80044f0:	b538      	push	{r3, r4, r5, lr}
 80044f2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80044f4:	b1b4      	cbz	r4, 8004524 <ai_layers_post_init_all+0x34>
 80044f6:	6863      	ldr	r3, [r4, #4]
 80044f8:	07db      	lsls	r3, r3, #31
 80044fa:	f04f 0500 	mov.w	r5, #0
 80044fe:	d504      	bpl.n	800450a <ai_layers_post_init_all+0x1a>
 8004500:	6a23      	ldr	r3, [r4, #32]
 8004502:	4620      	mov	r0, r4
 8004504:	b10b      	cbz	r3, 800450a <ai_layers_post_init_all+0x1a>
 8004506:	4798      	blx	r3
 8004508:	3501      	adds	r5, #1
 800450a:	6923      	ldr	r3, [r4, #16]
 800450c:	42a3      	cmp	r3, r4
 800450e:	d007      	beq.n	8004520 <ai_layers_post_init_all+0x30>
 8004510:	b133      	cbz	r3, 8004520 <ai_layers_post_init_all+0x30>
 8004512:	461c      	mov	r4, r3
 8004514:	6863      	ldr	r3, [r4, #4]
 8004516:	07db      	lsls	r3, r3, #31
 8004518:	d4f2      	bmi.n	8004500 <ai_layers_post_init_all+0x10>
 800451a:	6923      	ldr	r3, [r4, #16]
 800451c:	42a3      	cmp	r3, r4
 800451e:	d1f7      	bne.n	8004510 <ai_layers_post_init_all+0x20>
 8004520:	4628      	mov	r0, r5
 8004522:	bd38      	pop	{r3, r4, r5, pc}
 8004524:	4625      	mov	r5, r4
 8004526:	4628      	mov	r0, r5
 8004528:	bd38      	pop	{r3, r4, r5, pc}
 800452a:	bf00      	nop

0800452c <ai_layers_forward_all>:
 800452c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004530:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8004534:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8004536:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8004538:	4604      	mov	r4, r0
 800453a:	f1b8 0f00 	cmp.w	r8, #0
 800453e:	d02a      	beq.n	8004596 <ai_layers_forward_all+0x6a>
 8004540:	b32d      	cbz	r5, 800458e <ai_layers_forward_all+0x62>
 8004542:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8004544:	4629      	mov	r1, r5
 8004546:	2001      	movs	r0, #1
 8004548:	47c0      	blx	r8
 800454a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800454c:	b1fe      	cbz	r6, 800458e <ai_layers_forward_all+0x62>
 800454e:	2700      	movs	r7, #0
 8004550:	4631      	mov	r1, r6
 8004552:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004554:	2002      	movs	r0, #2
 8004556:	47c0      	blx	r8
 8004558:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800455a:	4628      	mov	r0, r5
 800455c:	696b      	ldr	r3, [r5, #20]
 800455e:	4798      	blx	r3
 8004560:	692e      	ldr	r6, [r5, #16]
 8004562:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004564:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8004566:	42b5      	cmp	r5, r6
 8004568:	f04f 0003 	mov.w	r0, #3
 800456c:	d007      	beq.n	800457e <ai_layers_forward_all+0x52>
 800456e:	47c0      	blx	r8
 8004570:	3701      	adds	r7, #1
 8004572:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8004574:	2e00      	cmp	r6, #0
 8004576:	d1eb      	bne.n	8004550 <ai_layers_forward_all+0x24>
 8004578:	4638      	mov	r0, r7
 800457a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800457e:	2003      	movs	r0, #3
 8004580:	47c0      	blx	r8
 8004582:	2300      	movs	r3, #0
 8004584:	3701      	adds	r7, #1
 8004586:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004588:	4638      	mov	r0, r7
 800458a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800458e:	2700      	movs	r7, #0
 8004590:	4638      	mov	r0, r7
 8004592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004596:	2d00      	cmp	r5, #0
 8004598:	d0f9      	beq.n	800458e <ai_layers_forward_all+0x62>
 800459a:	4647      	mov	r7, r8
 800459c:	696b      	ldr	r3, [r5, #20]
 800459e:	4628      	mov	r0, r5
 80045a0:	4798      	blx	r3
 80045a2:	462b      	mov	r3, r5
 80045a4:	692d      	ldr	r5, [r5, #16]
 80045a6:	429d      	cmp	r5, r3
 80045a8:	d004      	beq.n	80045b4 <ai_layers_forward_all+0x88>
 80045aa:	63e5      	str	r5, [r4, #60]	@ 0x3c
 80045ac:	3701      	adds	r7, #1
 80045ae:	2d00      	cmp	r5, #0
 80045b0:	d1f4      	bne.n	800459c <ai_layers_forward_all+0x70>
 80045b2:	e7e1      	b.n	8004578 <ai_layers_forward_all+0x4c>
 80045b4:	2300      	movs	r3, #0
 80045b6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80045b8:	3701      	adds	r7, #1
 80045ba:	e7dd      	b.n	8004578 <ai_layers_forward_all+0x4c>

080045bc <forward_dense>:
 80045bc:	6982      	ldr	r2, [r0, #24]
 80045be:	8813      	ldrh	r3, [r2, #0]
 80045c0:	b90b      	cbnz	r3, 80045c6 <forward_dense+0xa>
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	deff      	udf	#255	@ 0xff
 80045c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045ca:	f8d2 a004 	ldr.w	sl, [r2, #4]
 80045ce:	f8da 0004 	ldr.w	r0, [sl, #4]
 80045d2:	b08e      	sub	sp, #56	@ 0x38
 80045d4:	b100      	cbz	r0, 80045d8 <forward_dense+0x1c>
 80045d6:	6800      	ldr	r0, [r0, #0]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d061      	beq.n	80046a0 <forward_dense+0xe4>
 80045dc:	f8da 2010 	ldr.w	r2, [sl, #16]
 80045e0:	b102      	cbz	r2, 80045e4 <forward_dense+0x28>
 80045e2:	6812      	ldr	r2, [r2, #0]
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d035      	beq.n	8004654 <forward_dense+0x98>
 80045e8:	f8da 501c 	ldr.w	r5, [sl, #28]
 80045ec:	2d00      	cmp	r5, #0
 80045ee:	d055      	beq.n	800469c <forward_dense+0xe0>
 80045f0:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 80045f4:	6829      	ldr	r1, [r5, #0]
 80045f6:	2c01      	cmp	r4, #1
 80045f8:	d955      	bls.n	80046a6 <forward_dense+0xea>
 80045fa:	686d      	ldr	r5, [r5, #4]
 80045fc:	698e      	ldr	r6, [r1, #24]
 80045fe:	68c4      	ldr	r4, [r0, #12]
 8004600:	68d1      	ldr	r1, [r2, #12]
 8004602:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8004606:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800460a:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 800460e:	6831      	ldr	r1, [r6, #0]
 8004610:	2b03      	cmp	r3, #3
 8004612:	fb07 f804 	mul.w	r8, r7, r4
 8004616:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 800461a:	d046      	beq.n	80046aa <forward_dense+0xee>
 800461c:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8004620:	b11c      	cbz	r4, 800462a <forward_dense+0x6e>
 8004622:	6824      	ldr	r4, [r4, #0]
 8004624:	b10c      	cbz	r4, 800462a <forward_dense+0x6e>
 8004626:	69a3      	ldr	r3, [r4, #24]
 8004628:	689c      	ldr	r4, [r3, #8]
 800462a:	6983      	ldr	r3, [r0, #24]
 800462c:	6992      	ldr	r2, [r2, #24]
 800462e:	6899      	ldr	r1, [r3, #8]
 8004630:	6890      	ldr	r0, [r2, #8]
 8004632:	b10d      	cbz	r5, 8004638 <forward_dense+0x7c>
 8004634:	69ab      	ldr	r3, [r5, #24]
 8004636:	689d      	ldr	r5, [r3, #8]
 8004638:	4f1d      	ldr	r7, [pc, #116]	@ (80046b0 <forward_dense+0xf4>)
 800463a:	45bc      	cmp	ip, r7
 800463c:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8004640:	d022      	beq.n	8004688 <forward_dense+0xcc>
 8004642:	4e1c      	ldr	r6, [pc, #112]	@ (80046b4 <forward_dense+0xf8>)
 8004644:	45b4      	cmp	ip, r6
 8004646:	d015      	beq.n	8004674 <forward_dense+0xb8>
 8004648:	4b1b      	ldr	r3, [pc, #108]	@ (80046b8 <forward_dense+0xfc>)
 800464a:	459c      	cmp	ip, r3
 800464c:	d005      	beq.n	800465a <forward_dense+0x9e>
 800464e:	b00e      	add	sp, #56	@ 0x38
 8004650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004654:	2300      	movs	r3, #0
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	deff      	udf	#255	@ 0xff
 800465a:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800465e:	a807      	add	r0, sp, #28
 8004660:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8004664:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8004668:	9209      	str	r2, [sp, #36]	@ 0x24
 800466a:	f000 f9f3 	bl	8004a54 <forward_lite_dense_if32of32wf32>
 800466e:	b00e      	add	sp, #56	@ 0x38
 8004670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004674:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004678:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800467c:	9400      	str	r4, [sp, #0]
 800467e:	f000 fb3f 	bl	8004d00 <forward_lite_dense_if32of32wf32_lut4>
 8004682:	b00e      	add	sp, #56	@ 0x38
 8004684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004688:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800468c:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004690:	9400      	str	r4, [sp, #0]
 8004692:	f000 fc79 	bl	8004f88 <forward_lite_dense_if32of32wf32_lut8>
 8004696:	b00e      	add	sp, #56	@ 0x38
 8004698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800469c:	4629      	mov	r1, r5
 800469e:	e7ad      	b.n	80045fc <forward_dense+0x40>
 80046a0:	2300      	movs	r3, #0
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	deff      	udf	#255	@ 0xff
 80046a6:	2500      	movs	r5, #0
 80046a8:	e7a8      	b.n	80045fc <forward_dense+0x40>
 80046aa:	2300      	movs	r3, #0
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	deff      	udf	#255	@ 0xff
 80046b0:	00d01040 	.word	0x00d01040
 80046b4:	00f01040 	.word	0x00f01040
 80046b8:	00821040 	.word	0x00821040

080046bc <forward_relu>:
 80046bc:	6982      	ldr	r2, [r0, #24]
 80046be:	8813      	ldrh	r3, [r2, #0]
 80046c0:	b90b      	cbnz	r3, 80046c6 <forward_relu+0xa>
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	deff      	udf	#255	@ 0xff
 80046c6:	b470      	push	{r4, r5, r6}
 80046c8:	6852      	ldr	r2, [r2, #4]
 80046ca:	6854      	ldr	r4, [r2, #4]
 80046cc:	b104      	cbz	r4, 80046d0 <forward_relu+0x14>
 80046ce:	6824      	ldr	r4, [r4, #0]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	f000 8088 	beq.w	80047e6 <forward_relu+0x12a>
 80046d6:	6913      	ldr	r3, [r2, #16]
 80046d8:	b103      	cbz	r3, 80046dc <forward_relu+0x20>
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6999      	ldr	r1, [r3, #24]
 80046de:	69a2      	ldr	r2, [r4, #24]
 80046e0:	68a3      	ldr	r3, [r4, #8]
 80046e2:	69c6      	ldr	r6, [r0, #28]
 80046e4:	6888      	ldr	r0, [r1, #8]
 80046e6:	6891      	ldr	r1, [r2, #8]
 80046e8:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80046ec:	b196      	cbz	r6, 8004714 <forward_relu+0x58>
 80046ee:	6872      	ldr	r2, [r6, #4]
 80046f0:	2a01      	cmp	r2, #1
 80046f2:	d03b      	beq.n	800476c <forward_relu+0xb0>
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d06d      	beq.n	80047d4 <forward_relu+0x118>
 80046f8:	68e5      	ldr	r5, [r4, #12]
 80046fa:	2201      	movs	r2, #1
 80046fc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004700:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004704:	429d      	cmp	r5, r3
 8004706:	fb04 f202 	mul.w	r2, r4, r2
 800470a:	d1f9      	bne.n	8004700 <forward_relu+0x44>
 800470c:	68b3      	ldr	r3, [r6, #8]
 800470e:	bc70      	pop	{r4, r5, r6}
 8004710:	f000 b928 	b.w	8004964 <forward_lite_nl_relu_generic_if32of32_kernel>
 8004714:	2b00      	cmp	r3, #0
 8004716:	d05f      	beq.n	80047d8 <forward_relu+0x11c>
 8004718:	68e5      	ldr	r5, [r4, #12]
 800471a:	2201      	movs	r2, #1
 800471c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004720:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004724:	429d      	cmp	r5, r3
 8004726:	fb04 f202 	mul.w	r2, r4, r2
 800472a:	d1f9      	bne.n	8004720 <forward_relu+0x64>
 800472c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004730:	3a01      	subs	r2, #1
 8004732:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8004736:	428c      	cmp	r4, r1
 8004738:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800473c:	d314      	bcc.n	8004768 <forward_relu+0xac>
 800473e:	1a61      	subs	r1, r4, r1
 8004740:	f021 0103 	bic.w	r1, r1, #3
 8004744:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80047ec <forward_relu+0x130>
 8004748:	1d23      	adds	r3, r4, #4
 800474a:	3004      	adds	r0, #4
 800474c:	1a62      	subs	r2, r4, r1
 800474e:	ed73 7a01 	vldmdb	r3!, {s15}
 8004752:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475a:	bfb8      	it	lt
 800475c:	eef0 7a47 	vmovlt.f32	s15, s14
 8004760:	429a      	cmp	r2, r3
 8004762:	ed60 7a01 	vstmdb	r0!, {s15}
 8004766:	d1f2      	bne.n	800474e <forward_relu+0x92>
 8004768:	bc70      	pop	{r4, r5, r6}
 800476a:	4770      	bx	lr
 800476c:	b3b3      	cbz	r3, 80047dc <forward_relu+0x120>
 800476e:	68e5      	ldr	r5, [r4, #12]
 8004770:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004774:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004778:	429d      	cmp	r5, r3
 800477a:	fb04 f202 	mul.w	r2, r4, r2
 800477e:	d1f9      	bne.n	8004774 <forward_relu+0xb8>
 8004780:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004784:	3a01      	subs	r2, #1
 8004786:	68b3      	ldr	r3, [r6, #8]
 8004788:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800478c:	428c      	cmp	r4, r1
 800478e:	ed93 7a00 	vldr	s14, [r3]
 8004792:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8004796:	d3e7      	bcc.n	8004768 <forward_relu+0xac>
 8004798:	1a61      	subs	r1, r4, r1
 800479a:	f021 0103 	bic.w	r1, r1, #3
 800479e:	2500      	movs	r5, #0
 80047a0:	1d23      	adds	r3, r4, #4
 80047a2:	1a62      	subs	r2, r4, r1
 80047a4:	3004      	adds	r0, #4
 80047a6:	ed73 7a01 	vldmdb	r3!, {s15}
 80047aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b2:	d50a      	bpl.n	80047ca <forward_relu+0x10e>
 80047b4:	429a      	cmp	r2, r3
 80047b6:	ed60 7a01 	vstmdb	r0!, {s15}
 80047ba:	d0d5      	beq.n	8004768 <forward_relu+0xac>
 80047bc:	ed73 7a01 	vldmdb	r3!, {s15}
 80047c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c8:	d4f4      	bmi.n	80047b4 <forward_relu+0xf8>
 80047ca:	429a      	cmp	r2, r3
 80047cc:	f840 5d04 	str.w	r5, [r0, #-4]!
 80047d0:	d1e9      	bne.n	80047a6 <forward_relu+0xea>
 80047d2:	e7c9      	b.n	8004768 <forward_relu+0xac>
 80047d4:	2201      	movs	r2, #1
 80047d6:	e799      	b.n	800470c <forward_relu+0x50>
 80047d8:	460c      	mov	r4, r1
 80047da:	e7b0      	b.n	800473e <forward_relu+0x82>
 80047dc:	68b3      	ldr	r3, [r6, #8]
 80047de:	460c      	mov	r4, r1
 80047e0:	ed93 7a00 	vldr	s14, [r3]
 80047e4:	e7d8      	b.n	8004798 <forward_relu+0xdc>
 80047e6:	2300      	movs	r3, #0
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	deff      	udf	#255	@ 0xff
 80047ec:	00000000 	.word	0x00000000

080047f0 <forward_sm>:
 80047f0:	6982      	ldr	r2, [r0, #24]
 80047f2:	8813      	ldrh	r3, [r2, #0]
 80047f4:	b90b      	cbnz	r3, 80047fa <forward_sm+0xa>
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	deff      	udf	#255	@ 0xff
 80047fa:	b570      	push	{r4, r5, r6, lr}
 80047fc:	6852      	ldr	r2, [r2, #4]
 80047fe:	6855      	ldr	r5, [r2, #4]
 8004800:	b082      	sub	sp, #8
 8004802:	b105      	cbz	r5, 8004806 <forward_sm+0x16>
 8004804:	682d      	ldr	r5, [r5, #0]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d030      	beq.n	800486c <forward_sm+0x7c>
 800480a:	6916      	ldr	r6, [r2, #16]
 800480c:	b106      	cbz	r6, 8004810 <forward_sm+0x20>
 800480e:	6836      	ldr	r6, [r6, #0]
 8004810:	68ab      	ldr	r3, [r5, #8]
 8004812:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8004816:	d027      	beq.n	8004868 <forward_sm+0x78>
 8004818:	68ec      	ldr	r4, [r5, #12]
 800481a:	2201      	movs	r2, #1
 800481c:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8004820:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004824:	429c      	cmp	r4, r3
 8004826:	fb01 f202 	mul.w	r2, r1, r2
 800482a:	d1f9      	bne.n	8004820 <forward_sm+0x30>
 800482c:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8004830:	69b0      	ldr	r0, [r6, #24]
 8004832:	4563      	cmp	r3, ip
 8004834:	bfb8      	it	lt
 8004836:	68e9      	ldrlt	r1, [r5, #12]
 8004838:	6880      	ldr	r0, [r0, #8]
 800483a:	bfb8      	it	lt
 800483c:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8004840:	6929      	ldr	r1, [r5, #16]
 8004842:	bfa8      	it	ge
 8004844:	2401      	movge	r4, #1
 8004846:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800484a:	bfbc      	itt	lt
 800484c:	6969      	ldrlt	r1, [r5, #20]
 800484e:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8004852:	69a9      	ldr	r1, [r5, #24]
 8004854:	bfb8      	it	lt
 8004856:	089b      	lsrlt	r3, r3, #2
 8004858:	6889      	ldr	r1, [r1, #8]
 800485a:	9400      	str	r4, [sp, #0]
 800485c:	bfa8      	it	ge
 800485e:	2300      	movge	r3, #0
 8004860:	f000 fcde 	bl	8005220 <forward_lite_nl_softmax_if32of32>
 8004864:	b002      	add	sp, #8
 8004866:	bd70      	pop	{r4, r5, r6, pc}
 8004868:	2201      	movs	r2, #1
 800486a:	e7df      	b.n	800482c <forward_sm+0x3c>
 800486c:	2300      	movs	r3, #0
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	deff      	udf	#255	@ 0xff
 8004872:	bf00      	nop

08004874 <forward_lite_nl_softmax_if32of32_kernel>:
 8004874:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004878:	ed2d 8b02 	vpush	{d8}
 800487c:	2a01      	cmp	r2, #1
 800487e:	ed91 8a00 	vldr	s16, [r1]
 8004882:	460c      	mov	r4, r1
 8004884:	4690      	mov	r8, r2
 8004886:	4681      	mov	r9, r0
 8004888:	469a      	mov	sl, r3
 800488a:	d964      	bls.n	8004956 <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 800488c:	2b01      	cmp	r3, #1
 800488e:	d14e      	bne.n	800492e <forward_lite_nl_softmax_if32of32_kernel+0xba>
 8004890:	1d0b      	adds	r3, r1, #4
 8004892:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004896:	ecf3 7a01 	vldmia	r3!, {s15}
 800489a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800489e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a2:	bfb8      	it	lt
 80048a4:	eeb0 8a67 	vmovlt.f32	s16, s15
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d1f4      	bne.n	8004896 <forward_lite_nl_softmax_if32of32_kernel+0x22>
 80048ac:	f04f 0b04 	mov.w	fp, #4
 80048b0:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8004960 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 80048b4:	464f      	mov	r7, r9
 80048b6:	464e      	mov	r6, r9
 80048b8:	2500      	movs	r5, #0
 80048ba:	ed94 0a00 	vldr	s0, [r4]
 80048be:	ee30 0a48 	vsub.f32	s0, s0, s16
 80048c2:	f003 fb5f 	bl	8007f84 <expf>
 80048c6:	462b      	mov	r3, r5
 80048c8:	3501      	adds	r5, #1
 80048ca:	45a8      	cmp	r8, r5
 80048cc:	ed86 0a00 	vstr	s0, [r6]
 80048d0:	ee78 8a80 	vadd.f32	s17, s17, s0
 80048d4:	445c      	add	r4, fp
 80048d6:	445e      	add	r6, fp
 80048d8:	d1ef      	bne.n	80048ba <forward_lite_nl_softmax_if32of32_kernel+0x46>
 80048da:	eef5 8a40 	vcmp.f32	s17, #0.0
 80048de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e2:	d010      	beq.n	8004906 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 80048e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80048e8:	f1ba 0f01 	cmp.w	sl, #1
 80048ec:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80048f0:	d10d      	bne.n	800490e <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 80048f2:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 80048f6:	edd7 7a00 	vldr	s15, [r7]
 80048fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048fe:	ece7 7a01 	vstmia	r7!, {s15}
 8004902:	45b9      	cmp	r9, r7
 8004904:	d1f7      	bne.n	80048f6 <forward_lite_nl_softmax_if32of32_kernel+0x82>
 8004906:	ecbd 8b02 	vpop	{d8}
 800490a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800490e:	2100      	movs	r1, #0
 8004910:	edd7 7a00 	vldr	s15, [r7]
 8004914:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004918:	428b      	cmp	r3, r1
 800491a:	edc7 7a00 	vstr	s15, [r7]
 800491e:	f101 0101 	add.w	r1, r1, #1
 8004922:	445f      	add	r7, fp
 8004924:	d1f4      	bne.n	8004910 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 8004926:	ecbd 8b02 	vpop	{d8}
 800492a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800492e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004932:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8004936:	2301      	movs	r3, #1
 8004938:	edd2 7a00 	vldr	s15, [r2]
 800493c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004944:	f103 0301 	add.w	r3, r3, #1
 8004948:	bfb8      	it	lt
 800494a:	eeb0 8a67 	vmovlt.f32	s16, s15
 800494e:	4598      	cmp	r8, r3
 8004950:	445a      	add	r2, fp
 8004952:	d1f1      	bne.n	8004938 <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 8004954:	e7ac      	b.n	80048b0 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004956:	2a00      	cmp	r2, #0
 8004958:	d0d5      	beq.n	8004906 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 800495a:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800495e:	e7a7      	b.n	80048b0 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004960:	00000000 	.word	0x00000000

08004964 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8004964:	b500      	push	{lr}
 8004966:	edd3 6a02 	vldr	s13, [r3, #8]
 800496a:	ed93 7a00 	vldr	s14, [r3]
 800496e:	ed93 6a01 	vldr	s12, [r3, #4]
 8004972:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 8004976:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800497a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800497e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004982:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 8004986:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 800498a:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 800498e:	d422      	bmi.n	80049d6 <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 8004990:	428a      	cmp	r2, r1
 8004992:	d31e      	bcc.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004994:	1d13      	adds	r3, r2, #4
 8004996:	3004      	adds	r0, #4
 8004998:	eba2 020e 	sub.w	r2, r2, lr
 800499c:	e00c      	b.n	80049b8 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800499e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a6:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80049aa:	db01      	blt.n	80049b0 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 80049ac:	ee65 7a86 	vmul.f32	s15, s11, s12
 80049b0:	4293      	cmp	r3, r2
 80049b2:	ed60 7a01 	vstmdb	r0!, {s15}
 80049b6:	d00c      	beq.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80049b8:	ed73 7a01 	vldmdb	r3!, {s15}
 80049bc:	eef4 6ae7 	vcmpe.f32	s13, s15
 80049c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c4:	daeb      	bge.n	800499e <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 80049c6:	eef0 7a66 	vmov.f32	s15, s13
 80049ca:	4293      	cmp	r3, r2
 80049cc:	ed60 7a01 	vstmdb	r0!, {s15}
 80049d0:	d1f2      	bne.n	80049b8 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 80049d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80049d6:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80049da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049de:	d015      	beq.n	8004a0c <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 80049e0:	428a      	cmp	r2, r1
 80049e2:	d3f6      	bcc.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80049e4:	1d13      	adds	r3, r2, #4
 80049e6:	3004      	adds	r0, #4
 80049e8:	eba2 020e 	sub.w	r2, r2, lr
 80049ec:	ed73 7a01 	vldmdb	r3!, {s15}
 80049f0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80049f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049fc:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004a00:	d822      	bhi.n	8004a48 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8004a02:	4293      	cmp	r3, r2
 8004a04:	ed60 6a01 	vstmdb	r0!, {s13}
 8004a08:	d1f0      	bne.n	80049ec <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8004a0a:	e7e2      	b.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004a0c:	428a      	cmp	r2, r1
 8004a0e:	d3e0      	bcc.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004a10:	1d13      	adds	r3, r2, #4
 8004a12:	2100      	movs	r1, #0
 8004a14:	3004      	adds	r0, #4
 8004a16:	eba2 020e 	sub.w	r2, r2, lr
 8004a1a:	ed73 7a01 	vldmdb	r3!, {s15}
 8004a1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a26:	dd0a      	ble.n	8004a3e <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	ed60 7a01 	vstmdb	r0!, {s15}
 8004a2e:	d0d0      	beq.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004a30:	ed73 7a01 	vldmdb	r3!, {s15}
 8004a34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a3c:	dcf4      	bgt.n	8004a28 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	f840 1d04 	str.w	r1, [r0, #-4]!
 8004a44:	d1e9      	bne.n	8004a1a <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 8004a46:	e7c4      	b.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	ed60 7a01 	vstmdb	r0!, {s15}
 8004a4e:	d1cd      	bne.n	80049ec <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8004a50:	e7bf      	b.n	80049d2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004a52:	bf00      	nop

08004a54 <forward_lite_dense_if32of32wf32>:
 8004a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a58:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8004a5c:	6801      	ldr	r1, [r0, #0]
 8004a5e:	fb03 f30c 	mul.w	r3, r3, ip
 8004a62:	4602      	mov	r2, r0
 8004a64:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8004a68:	4281      	cmp	r1, r0
 8004a6a:	6857      	ldr	r7, [r2, #4]
 8004a6c:	b083      	sub	sp, #12
 8004a6e:	f080 811f 	bcs.w	8004cb0 <forward_lite_dense_if32of32wf32+0x25c>
 8004a72:	6915      	ldr	r5, [r2, #16]
 8004a74:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8004a78:	4664      	mov	r4, ip
 8004a7a:	eb01 0806 	add.w	r8, r1, r6
 8004a7e:	4588      	cmp	r8, r1
 8004a80:	6896      	ldr	r6, [r2, #8]
 8004a82:	f240 8109 	bls.w	8004c98 <forward_lite_dense_if32of32wf32+0x244>
 8004a86:	f1a5 0e10 	sub.w	lr, r5, #16
 8004a8a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8004a8e:	e9cd 0100 	strd	r0, r1, [sp]
 8004a92:	f10e 0e01 	add.w	lr, lr, #1
 8004a96:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 8004a9a:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8004a9e:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8004aa2:	468c      	mov	ip, r1
 8004aa4:	2d0f      	cmp	r5, #15
 8004aa6:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8004cfc <forward_lite_dense_if32of32wf32+0x2a8>
 8004aaa:	f240 8104 	bls.w	8004cb6 <forward_lite_dense_if32of32wf32+0x262>
 8004aae:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8004ab2:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8004abc:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8004ac0:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8004ac4:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 8004ac8:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8004acc:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 8004ad0:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 8004ad4:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8004ad8:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 8004adc:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8004ae0:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8004ae4:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 8004ae8:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8004aec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004af0:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8004af4:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004af8:	3810      	subs	r0, #16
 8004afa:	280f      	cmp	r0, #15
 8004afc:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 8004b00:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 8004b04:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8004b08:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8004b0c:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8004b10:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8004b14:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 8004b18:	eee4 7a86 	vfma.f32	s15, s9, s12
 8004b1c:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8004b20:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8004b24:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004b28:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 8004b2c:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8004b30:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b34:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 8004b38:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8004b3c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004b40:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8004b44:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8004b48:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004b4c:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8004b50:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8004b54:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004b58:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8004b5c:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8004b60:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b64:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8004b68:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8004b6c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8004b70:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004b74:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004b78:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004b7c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004b80:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004b84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b88:	d896      	bhi.n	8004ab8 <forward_lite_dense_if32of32wf32+0x64>
 8004b8a:	eb06 010b 	add.w	r1, r6, fp
 8004b8e:	f005 000f 	and.w	r0, r5, #15
 8004b92:	4673      	mov	r3, lr
 8004b94:	2803      	cmp	r0, #3
 8004b96:	d95f      	bls.n	8004c58 <forward_lite_dense_if32of32wf32+0x204>
 8004b98:	edd1 6a01 	vldr	s13, [r1, #4]
 8004b9c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004ba0:	ed93 6a00 	vldr	s12, [r3]
 8004ba4:	ed93 5a02 	vldr	s10, [r3, #8]
 8004ba8:	edd1 5a02 	vldr	s11, [r1, #8]
 8004bac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004bb0:	edd1 6a00 	vldr	s13, [r1]
 8004bb4:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004bb8:	1f04      	subs	r4, r0, #4
 8004bba:	2c03      	cmp	r4, #3
 8004bbc:	ed93 6a03 	vldr	s12, [r3, #12]
 8004bc0:	edd1 6a03 	vldr	s13, [r1, #12]
 8004bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bc8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004bcc:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004bd0:	eeb0 7a67 	vmov.f32	s14, s15
 8004bd4:	d938      	bls.n	8004c48 <forward_lite_dense_if32of32wf32+0x1f4>
 8004bd6:	edd1 6a05 	vldr	s13, [r1, #20]
 8004bda:	edd3 7a05 	vldr	s15, [r3, #20]
 8004bde:	ed93 6a04 	vldr	s12, [r3, #16]
 8004be2:	ed93 5a06 	vldr	s10, [r3, #24]
 8004be6:	edd1 5a06 	vldr	s11, [r1, #24]
 8004bea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004bee:	edd1 6a04 	vldr	s13, [r1, #16]
 8004bf2:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004bf6:	f1a0 0a08 	sub.w	sl, r0, #8
 8004bfa:	f1ba 0f03 	cmp.w	sl, #3
 8004bfe:	ed93 6a07 	vldr	s12, [r3, #28]
 8004c02:	edd1 6a07 	vldr	s13, [r1, #28]
 8004c06:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004c0a:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004c0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c12:	d919      	bls.n	8004c48 <forward_lite_dense_if32of32wf32+0x1f4>
 8004c14:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8004c18:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8004c1c:	ed91 6a08 	vldr	s12, [r1, #32]
 8004c20:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8004c24:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8004c28:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c2c:	edd3 6a08 	vldr	s13, [r3, #32]
 8004c30:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004c34:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 8004c38:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8004c3c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004c40:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004c44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c48:	08a4      	lsrs	r4, r4, #2
 8004c4a:	3401      	adds	r4, #1
 8004c4c:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8004c50:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8004c54:	f000 0003 	and.w	r0, r0, #3
 8004c58:	b1a8      	cbz	r0, 8004c86 <forward_lite_dense_if32of32wf32+0x232>
 8004c5a:	edd3 6a00 	vldr	s13, [r3]
 8004c5e:	edd1 7a00 	vldr	s15, [r1]
 8004c62:	2801      	cmp	r0, #1
 8004c64:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004c68:	d00d      	beq.n	8004c86 <forward_lite_dense_if32of32wf32+0x232>
 8004c6a:	edd3 6a01 	vldr	s13, [r3, #4]
 8004c6e:	edd1 7a01 	vldr	s15, [r1, #4]
 8004c72:	2802      	cmp	r0, #2
 8004c74:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004c78:	d005      	beq.n	8004c86 <forward_lite_dense_if32of32wf32+0x232>
 8004c7a:	edd1 6a02 	vldr	s13, [r1, #8]
 8004c7e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c82:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004c86:	444e      	add	r6, r9
 8004c88:	ecac 7a01 	vstmia	ip!, {s14}
 8004c8c:	45e0      	cmp	r8, ip
 8004c8e:	f63f af09 	bhi.w	8004aa4 <forward_lite_dense_if32of32wf32+0x50>
 8004c92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c96:	6954      	ldr	r4, [r2, #20]
 8004c98:	68d3      	ldr	r3, [r2, #12]
 8004c9a:	b983      	cbnz	r3, 8004cbe <forward_lite_dense_if32of32wf32+0x26a>
 8004c9c:	6915      	ldr	r5, [r2, #16]
 8004c9e:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004ca2:	4288      	cmp	r0, r1
 8004ca4:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8004ca8:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8004cac:	f63f aee5 	bhi.w	8004a7a <forward_lite_dense_if32of32wf32+0x26>
 8004cb0:	b003      	add	sp, #12
 8004cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	4631      	mov	r1, r6
 8004cba:	463b      	mov	r3, r7
 8004cbc:	e76a      	b.n	8004b94 <forward_lite_dense_if32of32wf32+0x140>
 8004cbe:	2c00      	cmp	r4, #0
 8004cc0:	d0ec      	beq.n	8004c9c <forward_lite_dense_if32of32wf32+0x248>
 8004cc2:	edd1 7a00 	vldr	s15, [r1]
 8004cc6:	ed93 7a00 	vldr	s14, [r3]
 8004cca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cce:	edc1 7a00 	vstr	s15, [r1]
 8004cd2:	6954      	ldr	r4, [r2, #20]
 8004cd4:	2c01      	cmp	r4, #1
 8004cd6:	d9e1      	bls.n	8004c9c <forward_lite_dense_if32of32wf32+0x248>
 8004cd8:	1d0d      	adds	r5, r1, #4
 8004cda:	2301      	movs	r3, #1
 8004cdc:	68d4      	ldr	r4, [r2, #12]
 8004cde:	ed95 7a00 	vldr	s14, [r5]
 8004ce2:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8004ce6:	edd4 7a00 	vldr	s15, [r4]
 8004cea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cee:	3301      	adds	r3, #1
 8004cf0:	ece5 7a01 	vstmia	r5!, {s15}
 8004cf4:	6954      	ldr	r4, [r2, #20]
 8004cf6:	429c      	cmp	r4, r3
 8004cf8:	d8f0      	bhi.n	8004cdc <forward_lite_dense_if32of32wf32+0x288>
 8004cfa:	e7cf      	b.n	8004c9c <forward_lite_dense_if32of32wf32+0x248>
 8004cfc:	00000000 	.word	0x00000000

08004d00 <forward_lite_dense_if32of32wf32_lut4>:
 8004d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d04:	b08d      	sub	sp, #52	@ 0x34
 8004d06:	4604      	mov	r4, r0
 8004d08:	920a      	str	r2, [sp, #40]	@ 0x28
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8004d10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004d14:	fb02 f303 	mul.w	r3, r2, r3
 8004d18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d1c:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 8004d20:	460d      	mov	r5, r1
 8004d22:	9308      	str	r3, [sp, #32]
 8004d24:	f1b8 0f00 	cmp.w	r8, #0
 8004d28:	d004      	beq.n	8004d34 <forward_lite_dense_if32of32wf32_lut4+0x34>
 8004d2a:	2240      	movs	r2, #64	@ 0x40
 8004d2c:	4641      	mov	r1, r8
 8004d2e:	f000 faa9 	bl	8005284 <st_int8_copy>
 8004d32:	4640      	mov	r0, r8
 8004d34:	9b08      	ldr	r3, [sp, #32]
 8004d36:	429c      	cmp	r4, r3
 8004d38:	f080 8108 	bcs.w	8004f4c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8004d3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004d3e:	9405      	str	r4, [sp, #20]
 8004d40:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8004d44:	f007 0301 	and.w	r3, r7, #1
 8004d48:	08fa      	lsrs	r2, r7, #3
 8004d4a:	9303      	str	r3, [sp, #12]
 8004d4c:	00bb      	lsls	r3, r7, #2
 8004d4e:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 8004d52:	9202      	str	r2, [sp, #8]
 8004d54:	f027 0901 	bic.w	r9, r7, #1
 8004d58:	0092      	lsls	r2, r2, #2
 8004d5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d5c:	9b05      	ldr	r3, [sp, #20]
 8004d5e:	9204      	str	r2, [sp, #16]
 8004d60:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8004d64:	f105 0120 	add.w	r1, r5, #32
 8004d68:	46e6      	mov	lr, ip
 8004d6a:	f8cd c01c 	str.w	ip, [sp, #28]
 8004d6e:	465c      	mov	r4, fp
 8004d70:	9617      	str	r6, [sp, #92]	@ 0x5c
 8004d72:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8004d76:	9a07      	ldr	r2, [sp, #28]
 8004d78:	eb03 0a02 	add.w	sl, r3, r2
 8004d7c:	459a      	cmp	sl, r3
 8004d7e:	f1a1 0220 	sub.w	r2, r1, #32
 8004d82:	9206      	str	r2, [sp, #24]
 8004d84:	f240 80e5 	bls.w	8004f52 <forward_lite_dense_if32of32wf32_lut4+0x252>
 8004d88:	f109 3bff 	add.w	fp, r9, #4294967295
 8004d8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004d8e:	4698      	mov	r8, r3
 8004d90:	465d      	mov	r5, fp
 8004d92:	9b02      	ldr	r3, [sp, #8]
 8004d94:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8004f84 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 80bc 	beq.w	8004f16 <forward_lite_dense_if32of32wf32_lut4+0x216>
 8004d9e:	9b04      	ldr	r3, [sp, #16]
 8004da0:	eb02 0c03 	add.w	ip, r2, r3
 8004da4:	460b      	mov	r3, r1
 8004da6:	7817      	ldrb	r7, [r2, #0]
 8004da8:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8004dac:	7856      	ldrb	r6, [r2, #1]
 8004dae:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8004db2:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8004db6:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8004dba:	ed13 5a04 	vldr	s10, [r3, #-16]
 8004dbe:	ed53 5a03 	vldr	s11, [r3, #-12]
 8004dc2:	ed13 6a02 	vldr	s12, [r3, #-8]
 8004dc6:	ed53 6a01 	vldr	s13, [r3, #-4]
 8004dca:	f007 0e0f 	and.w	lr, r7, #15
 8004dce:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004dd2:	edde 7a00 	vldr	s15, [lr]
 8004dd6:	093f      	lsrs	r7, r7, #4
 8004dd8:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004ddc:	ed97 3a00 	vldr	s6, [r7]
 8004de0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8004de4:	0937      	lsrs	r7, r6, #4
 8004de6:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004dea:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004dee:	f006 060f 	and.w	r6, r6, #15
 8004df2:	edd7 3a00 	vldr	s7, [r7]
 8004df6:	7897      	ldrb	r7, [r2, #2]
 8004df8:	eee3 7a84 	vfma.f32	s15, s7, s8
 8004dfc:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004e00:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 8004e04:	ed96 4a00 	vldr	s8, [r6]
 8004e08:	78d6      	ldrb	r6, [r2, #3]
 8004e0a:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004e0e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004e12:	f007 070f 	and.w	r7, r7, #15
 8004e16:	edde 4a00 	vldr	s9, [lr]
 8004e1a:	eee4 7a85 	vfma.f32	s15, s9, s10
 8004e1e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004e22:	3204      	adds	r2, #4
 8004e24:	ed97 5a00 	vldr	s10, [r7]
 8004e28:	0937      	lsrs	r7, r6, #4
 8004e2a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004e2e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004e32:	f006 060f 	and.w	r6, r6, #15
 8004e36:	edd7 5a00 	vldr	s11, [r7]
 8004e3a:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004e3e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004e42:	4562      	cmp	r2, ip
 8004e44:	ed96 6a00 	vldr	s12, [r6]
 8004e48:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004e4c:	f103 0320 	add.w	r3, r3, #32
 8004e50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e54:	d1a7      	bne.n	8004da6 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 8004e56:	46a6      	mov	lr, r4
 8004e58:	45ce      	cmp	lr, r9
 8004e5a:	d261      	bcs.n	8004f20 <forward_lite_dense_if32of32wf32_lut4+0x220>
 8004e5c:	eba5 070e 	sub.w	r7, r5, lr
 8004e60:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8004e64:	f10e 0208 	add.w	r2, lr, #8
 8004e68:	f10c 36ff 	add.w	r6, ip, #4294967295
 8004e6c:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8004e70:	f8cd a004 	str.w	sl, [sp, #4]
 8004e74:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8004e78:	ed52 5a01 	vldr	s11, [r2, #-4]
 8004e7c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8004e80:	f003 0a0f 	and.w	sl, r3, #15
 8004e84:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8004e88:	edda 7a00 	vldr	s15, [sl]
 8004e8c:	091b      	lsrs	r3, r3, #4
 8004e8e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004e92:	ed93 6a00 	vldr	s12, [r3]
 8004e96:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004e9a:	42b7      	cmp	r7, r6
 8004e9c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004ea0:	f102 0208 	add.w	r2, r2, #8
 8004ea4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ea8:	d1e4      	bne.n	8004e74 <forward_lite_dense_if32of32wf32_lut4+0x174>
 8004eaa:	f10b 0b01 	add.w	fp, fp, #1
 8004eae:	f8dd a004 	ldr.w	sl, [sp, #4]
 8004eb2:	eb0c 020b 	add.w	r2, ip, fp
 8004eb6:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 8004eba:	9b03      	ldr	r3, [sp, #12]
 8004ebc:	b30b      	cbz	r3, 8004f02 <forward_lite_dense_if32of32wf32_lut4+0x202>
 8004ebe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004ec2:	edde 7a00 	vldr	s15, [lr]
 8004ec6:	091b      	lsrs	r3, r3, #4
 8004ec8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004ecc:	edd3 6a00 	vldr	s13, [r3]
 8004ed0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004ed4:	eca8 7a01 	vstmia	r8!, {s14}
 8004ed8:	45c2      	cmp	sl, r8
 8004eda:	f63f af5a 	bhi.w	8004d92 <forward_lite_dense_if32of32wf32_lut4+0x92>
 8004ede:	9b05      	ldr	r3, [sp, #20]
 8004ee0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ee2:	189d      	adds	r5, r3, r2
 8004ee4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004ee6:	b9eb      	cbnz	r3, 8004f24 <forward_lite_dense_if32of32wf32_lut4+0x224>
 8004ee8:	9b08      	ldr	r3, [sp, #32]
 8004eea:	42ab      	cmp	r3, r5
 8004eec:	d92e      	bls.n	8004f4c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8004eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ef0:	4499      	add	r9, r3
 8004ef2:	441c      	add	r4, r3
 8004ef4:	4419      	add	r1, r3
 8004ef6:	9b05      	ldr	r3, [sp, #20]
 8004ef8:	459a      	cmp	sl, r3
 8004efa:	d92c      	bls.n	8004f56 <forward_lite_dense_if32of32wf32_lut4+0x256>
 8004efc:	9505      	str	r5, [sp, #20]
 8004efe:	462b      	mov	r3, r5
 8004f00:	e739      	b.n	8004d76 <forward_lite_dense_if32of32wf32_lut4+0x76>
 8004f02:	eca8 7a01 	vstmia	r8!, {s14}
 8004f06:	45c2      	cmp	sl, r8
 8004f08:	d9e9      	bls.n	8004ede <forward_lite_dense_if32of32wf32_lut4+0x1de>
 8004f0a:	9b02      	ldr	r3, [sp, #8]
 8004f0c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004f84 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f47f af44 	bne.w	8004d9e <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8004f16:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004f1a:	45ce      	cmp	lr, r9
 8004f1c:	4694      	mov	ip, r2
 8004f1e:	d39d      	bcc.n	8004e5c <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8004f20:	4662      	mov	r2, ip
 8004f22:	e7ca      	b.n	8004eba <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8004f24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d0de      	beq.n	8004ee8 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 8004f2a:	9b07      	ldr	r3, [sp, #28]
 8004f2c:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 8004f30:	1aea      	subs	r2, r5, r3
 8004f32:	edd2 7a00 	vldr	s15, [r2]
 8004f36:	ecbc 7a01 	vldmia	ip!, {s14}
 8004f3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f3e:	ece2 7a01 	vstmia	r2!, {s15}
 8004f42:	42aa      	cmp	r2, r5
 8004f44:	d1f5      	bne.n	8004f32 <forward_lite_dense_if32of32wf32_lut4+0x232>
 8004f46:	9b08      	ldr	r3, [sp, #32]
 8004f48:	42ab      	cmp	r3, r5
 8004f4a:	d8d0      	bhi.n	8004eee <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 8004f4c:	b00d      	add	sp, #52	@ 0x34
 8004f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f52:	461d      	mov	r5, r3
 8004f54:	e7c6      	b.n	8004ee4 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8004f56:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8004f5a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8004f5c:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8004f5e:	eba5 0c0c 	sub.w	ip, r5, ip
 8004f62:	b169      	cbz	r1, 8004f80 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004f64:	4663      	mov	r3, ip
 8004f66:	4632      	mov	r2, r6
 8004f68:	ed93 7a00 	vldr	s14, [r3]
 8004f6c:	ecf2 7a01 	vldmia	r2!, {s15}
 8004f70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f74:	ece3 7a01 	vstmia	r3!, {s15}
 8004f78:	429d      	cmp	r5, r3
 8004f7a:	d1f5      	bne.n	8004f68 <forward_lite_dense_if32of32wf32_lut4+0x268>
 8004f7c:	2900      	cmp	r1, #0
 8004f7e:	d1f1      	bne.n	8004f64 <forward_lite_dense_if32of32wf32_lut4+0x264>
 8004f80:	e7fe      	b.n	8004f80 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004f82:	bf00      	nop
 8004f84:	00000000 	.word	0x00000000

08004f88 <forward_lite_dense_if32of32wf32_lut8>:
 8004f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8c:	b087      	sub	sp, #28
 8004f8e:	4605      	mov	r5, r0
 8004f90:	9205      	str	r2, [sp, #20]
 8004f92:	4618      	mov	r0, r3
 8004f94:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8004f98:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8004f9a:	fb02 f303 	mul.w	r3, r2, r3
 8004f9e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004fa2:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8004fa6:	460f      	mov	r7, r1
 8004fa8:	9303      	str	r3, [sp, #12]
 8004faa:	b12c      	cbz	r4, 8004fb8 <forward_lite_dense_if32of32wf32_lut8+0x30>
 8004fac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	f000 f967 	bl	8005284 <st_int8_copy>
 8004fb6:	4620      	mov	r0, r4
 8004fb8:	9b03      	ldr	r3, [sp, #12]
 8004fba:	429d      	cmp	r5, r3
 8004fbc:	f080 8115 	bcs.w	80051ea <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004fc0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004fc2:	9500      	str	r5, [sp, #0]
 8004fc4:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 8004fc8:	0099      	lsls	r1, r3, #2
 8004fca:	9b00      	ldr	r3, [sp, #0]
 8004fcc:	9104      	str	r1, [sp, #16]
 8004fce:	00b2      	lsls	r2, r6, #2
 8004fd0:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8004fd4:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8004fd8:	464d      	mov	r5, r9
 8004fda:	4689      	mov	r9, r1
 8004fdc:	4611      	mov	r1, r2
 8004fde:	465a      	mov	r2, fp
 8004fe0:	eb03 0b09 	add.w	fp, r3, r9
 8004fe4:	3720      	adds	r7, #32
 8004fe6:	459b      	cmp	fp, r3
 8004fe8:	f006 0407 	and.w	r4, r6, #7
 8004fec:	f1a7 0e20 	sub.w	lr, r7, #32
 8004ff0:	f240 80d6 	bls.w	80051a0 <forward_lite_dense_if32of32wf32_lut8+0x218>
 8004ff4:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 8004ff8:	469c      	mov	ip, r3
 8004ffa:	9b05      	ldr	r3, [sp, #20]
 8004ffc:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800521c <forward_lite_dense_if32of32wf32_lut8+0x294>
 8005000:	2d00      	cmp	r5, #0
 8005002:	f000 80db 	beq.w	80051bc <forward_lite_dense_if32of32wf32_lut8+0x234>
 8005006:	eb03 090a 	add.w	r9, r3, sl
 800500a:	463e      	mov	r6, r7
 800500c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8005010:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8005014:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8005018:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 800501c:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 8005020:	ed16 5a04 	vldr	s10, [r6, #-16]
 8005024:	ed56 5a03 	vldr	s11, [r6, #-12]
 8005028:	ed16 6a02 	vldr	s12, [r6, #-8]
 800502c:	ed56 6a01 	vldr	s13, [r6, #-4]
 8005030:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005034:	edde 7a00 	vldr	s15, [lr]
 8005038:	f893 e000 	ldrb.w	lr, [r3]
 800503c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005040:	ee67 7a83 	vmul.f32	s15, s15, s6
 8005044:	ed9e 3a00 	vldr	s6, [lr]
 8005048:	f893 e002 	ldrb.w	lr, [r3, #2]
 800504c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005050:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005054:	3308      	adds	r3, #8
 8005056:	edde 3a00 	vldr	s7, [lr]
 800505a:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800505e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8005062:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005066:	3620      	adds	r6, #32
 8005068:	ed9e 4a00 	vldr	s8, [lr]
 800506c:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 8005070:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005074:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005078:	edde 4a00 	vldr	s9, [lr]
 800507c:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 8005080:	eee4 7a85 	vfma.f32	s15, s9, s10
 8005084:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005088:	ed9e 5a00 	vldr	s10, [lr]
 800508c:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 8005090:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005094:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005098:	edde 5a00 	vldr	s11, [lr]
 800509c:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 80050a0:	eee5 7a86 	vfma.f32	s15, s11, s12
 80050a4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80050a8:	454b      	cmp	r3, r9
 80050aa:	ed9e 6a00 	vldr	s12, [lr]
 80050ae:	eee6 7a26 	vfma.f32	s15, s12, s13
 80050b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050b6:	d1a9      	bne.n	800500c <forward_lite_dense_if32of32wf32_lut8+0x84>
 80050b8:	4643      	mov	r3, r8
 80050ba:	2c00      	cmp	r4, #0
 80050bc:	d07c      	beq.n	80051b8 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80050be:	f899 6000 	ldrb.w	r6, [r9]
 80050c2:	edd3 7a00 	vldr	s15, [r3]
 80050c6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80050ca:	edd6 6a00 	vldr	s13, [r6]
 80050ce:	2c01      	cmp	r4, #1
 80050d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80050d4:	d045      	beq.n	8005162 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80050d6:	f899 6001 	ldrb.w	r6, [r9, #1]
 80050da:	edd3 7a01 	vldr	s15, [r3, #4]
 80050de:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80050e2:	edd6 6a00 	vldr	s13, [r6]
 80050e6:	2c02      	cmp	r4, #2
 80050e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80050ec:	d039      	beq.n	8005162 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80050ee:	f899 6002 	ldrb.w	r6, [r9, #2]
 80050f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80050f6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80050fa:	edd6 6a00 	vldr	s13, [r6]
 80050fe:	2c03      	cmp	r4, #3
 8005100:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005104:	d02d      	beq.n	8005162 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8005106:	f899 6003 	ldrb.w	r6, [r9, #3]
 800510a:	edd3 6a03 	vldr	s13, [r3, #12]
 800510e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005112:	edd6 7a00 	vldr	s15, [r6]
 8005116:	2c04      	cmp	r4, #4
 8005118:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800511c:	d021      	beq.n	8005162 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800511e:	f899 6004 	ldrb.w	r6, [r9, #4]
 8005122:	edd3 6a04 	vldr	s13, [r3, #16]
 8005126:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800512a:	edd6 7a00 	vldr	s15, [r6]
 800512e:	2c05      	cmp	r4, #5
 8005130:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005134:	d015      	beq.n	8005162 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8005136:	f899 6005 	ldrb.w	r6, [r9, #5]
 800513a:	edd3 6a05 	vldr	s13, [r3, #20]
 800513e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005142:	edd6 7a00 	vldr	s15, [r6]
 8005146:	2c06      	cmp	r4, #6
 8005148:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800514c:	d009      	beq.n	8005162 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800514e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005152:	f899 3006 	ldrb.w	r3, [r9, #6]
 8005156:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800515a:	edd3 6a00 	vldr	s13, [r3]
 800515e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005162:	eb09 0304 	add.w	r3, r9, r4
 8005166:	ecac 7a01 	vstmia	ip!, {s14}
 800516a:	45e3      	cmp	fp, ip
 800516c:	f63f af46 	bhi.w	8004ffc <forward_lite_dense_if32of32wf32_lut8+0x74>
 8005170:	e9dd 3900 	ldrd	r3, r9, [sp]
 8005174:	9e04      	ldr	r6, [sp, #16]
 8005176:	eb03 0e06 	add.w	lr, r3, r6
 800517a:	bb1a      	cbnz	r2, 80051c4 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800517c:	9b03      	ldr	r3, [sp, #12]
 800517e:	4573      	cmp	r3, lr
 8005180:	d933      	bls.n	80051ea <forward_lite_dense_if32of32wf32_lut8+0x262>
 8005182:	9b00      	ldr	r3, [sp, #0]
 8005184:	459b      	cmp	fp, r3
 8005186:	4488      	add	r8, r1
 8005188:	440f      	add	r7, r1
 800518a:	d942      	bls.n	8005212 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800518c:	4673      	mov	r3, lr
 800518e:	eb03 0b09 	add.w	fp, r3, r9
 8005192:	459b      	cmp	fp, r3
 8005194:	f8cd e000 	str.w	lr, [sp]
 8005198:	f1a7 0e20 	sub.w	lr, r7, #32
 800519c:	f63f af2a 	bhi.w	8004ff4 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 80051a0:	b97a      	cbnz	r2, 80051c2 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 80051a2:	461d      	mov	r5, r3
 80051a4:	9b03      	ldr	r3, [sp, #12]
 80051a6:	42ab      	cmp	r3, r5
 80051a8:	4649      	mov	r1, r9
 80051aa:	4693      	mov	fp, r2
 80051ac:	d91d      	bls.n	80051ea <forward_lite_dense_if32of32wf32_lut8+0x262>
 80051ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80051b0:	4249      	negs	r1, r1
 80051b2:	465b      	mov	r3, fp
 80051b4:	b9e3      	cbnz	r3, 80051f0 <forward_lite_dense_if32of32wf32_lut8+0x268>
 80051b6:	e7fe      	b.n	80051b6 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 80051b8:	464b      	mov	r3, r9
 80051ba:	e7d4      	b.n	8005166 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 80051bc:	4699      	mov	r9, r3
 80051be:	9b02      	ldr	r3, [sp, #8]
 80051c0:	e77b      	b.n	80050ba <forward_lite_dense_if32of32wf32_lut8+0x132>
 80051c2:	469e      	mov	lr, r3
 80051c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d0d8      	beq.n	800517c <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 80051ca:	ebae 0309 	sub.w	r3, lr, r9
 80051ce:	4616      	mov	r6, r2
 80051d0:	edd3 7a00 	vldr	s15, [r3]
 80051d4:	ecb6 7a01 	vldmia	r6!, {s14}
 80051d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80051dc:	ece3 7a01 	vstmia	r3!, {s15}
 80051e0:	4573      	cmp	r3, lr
 80051e2:	d1f5      	bne.n	80051d0 <forward_lite_dense_if32of32wf32_lut8+0x248>
 80051e4:	9b03      	ldr	r3, [sp, #12]
 80051e6:	4573      	cmp	r3, lr
 80051e8:	d8cb      	bhi.n	8005182 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 80051ea:	b007      	add	sp, #28
 80051ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f0:	2a00      	cmp	r2, #0
 80051f2:	d0df      	beq.n	80051b4 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 80051f4:	469b      	mov	fp, r3
 80051f6:	4429      	add	r1, r5
 80051f8:	460b      	mov	r3, r1
 80051fa:	465a      	mov	r2, fp
 80051fc:	ed93 7a00 	vldr	s14, [r3]
 8005200:	ecf2 7a01 	vldmia	r2!, {s15}
 8005204:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005208:	ece3 7a01 	vstmia	r3!, {s15}
 800520c:	42ab      	cmp	r3, r5
 800520e:	d1f5      	bne.n	80051fc <forward_lite_dense_if32of32wf32_lut8+0x274>
 8005210:	e7f2      	b.n	80051f8 <forward_lite_dense_if32of32wf32_lut8+0x270>
 8005212:	4649      	mov	r1, r9
 8005214:	4693      	mov	fp, r2
 8005216:	4675      	mov	r5, lr
 8005218:	e7c9      	b.n	80051ae <forward_lite_dense_if32of32wf32_lut8+0x226>
 800521a:	bf00      	nop
 800521c:	00000000 	.word	0x00000000

08005220 <forward_lite_nl_softmax_if32of32>:
 8005220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005224:	b083      	sub	sp, #12
 8005226:	461f      	mov	r7, r3
 8005228:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800522c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005230:	4543      	cmp	r3, r8
 8005232:	fbb3 f2f8 	udiv	r2, r3, r8
 8005236:	d322      	bcc.n	800527e <forward_lite_nl_softmax_if32of32+0x5e>
 8005238:	fb08 f307 	mul.w	r3, r8, r7
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	b1f7      	cbz	r7, 800527e <forward_lite_nl_softmax_if32of32+0x5e>
 8005240:	9201      	str	r2, [sp, #4]
 8005242:	4681      	mov	r9, r0
 8005244:	f04f 0b00 	mov.w	fp, #0
 8005248:	460a      	mov	r2, r1
 800524a:	469a      	mov	sl, r3
 800524c:	4616      	mov	r6, r2
 800524e:	464d      	mov	r5, r9
 8005250:	2400      	movs	r4, #0
 8005252:	9200      	str	r2, [sp, #0]
 8005254:	4631      	mov	r1, r6
 8005256:	4628      	mov	r0, r5
 8005258:	463b      	mov	r3, r7
 800525a:	3401      	adds	r4, #1
 800525c:	4642      	mov	r2, r8
 800525e:	f7ff fb09 	bl	8004874 <forward_lite_nl_softmax_if32of32_kernel>
 8005262:	42a7      	cmp	r7, r4
 8005264:	f106 0604 	add.w	r6, r6, #4
 8005268:	f105 0504 	add.w	r5, r5, #4
 800526c:	d1f2      	bne.n	8005254 <forward_lite_nl_softmax_if32of32+0x34>
 800526e:	9b01      	ldr	r3, [sp, #4]
 8005270:	9a00      	ldr	r2, [sp, #0]
 8005272:	f10b 0b01 	add.w	fp, fp, #1
 8005276:	455b      	cmp	r3, fp
 8005278:	4452      	add	r2, sl
 800527a:	44d1      	add	r9, sl
 800527c:	d8e6      	bhi.n	800524c <forward_lite_nl_softmax_if32of32+0x2c>
 800527e:	b003      	add	sp, #12
 8005280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005284 <st_int8_copy>:
 8005284:	4288      	cmp	r0, r1
 8005286:	d021      	beq.n	80052cc <st_int8_copy+0x48>
 8005288:	b302      	cbz	r2, 80052cc <st_int8_copy+0x48>
 800528a:	4288      	cmp	r0, r1
 800528c:	d313      	bcc.n	80052b6 <st_int8_copy+0x32>
 800528e:	2a03      	cmp	r2, #3
 8005290:	d81d      	bhi.n	80052ce <st_int8_copy+0x4a>
 8005292:	3a01      	subs	r2, #1
 8005294:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005298:	f801 3b01 	strb.w	r3, [r1], #1
 800529c:	b1b2      	cbz	r2, 80052cc <st_int8_copy+0x48>
 800529e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80052a2:	f801 3b01 	strb.w	r3, [r1], #1
 80052a6:	2a01      	cmp	r2, #1
 80052a8:	f000 8088 	beq.w	80053bc <st_int8_copy+0x138>
 80052ac:	f810 3b01 	ldrb.w	r3, [r0], #1
 80052b0:	f801 3b01 	strb.w	r3, [r1], #1
 80052b4:	4770      	bx	lr
 80052b6:	1883      	adds	r3, r0, r2
 80052b8:	428b      	cmp	r3, r1
 80052ba:	d9e8      	bls.n	800528e <st_int8_copy+0xa>
 80052bc:	440a      	add	r2, r1
 80052be:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80052c2:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80052c6:	4298      	cmp	r0, r3
 80052c8:	d1f9      	bne.n	80052be <st_int8_copy+0x3a>
 80052ca:	4770      	bx	lr
 80052cc:	4770      	bx	lr
 80052ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80052d2:	f001 0e03 	and.w	lr, r1, #3
 80052d6:	f1ce 0304 	rsb	r3, lr, #4
 80052da:	eba2 0c03 	sub.w	ip, r2, r3
 80052de:	f000 0803 	and.w	r8, r0, #3
 80052e2:	f1ce 0203 	rsb	r2, lr, #3
 80052e6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80052ea:	f801 3b01 	strb.w	r3, [r1], #1
 80052ee:	b182      	cbz	r2, 8005312 <st_int8_copy+0x8e>
 80052f0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80052f4:	f801 3b01 	strb.w	r3, [r1], #1
 80052f8:	2a01      	cmp	r2, #1
 80052fa:	d00a      	beq.n	8005312 <st_int8_copy+0x8e>
 80052fc:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005300:	f801 3b01 	strb.w	r3, [r1], #1
 8005304:	f1be 0f01 	cmp.w	lr, #1
 8005308:	d003      	beq.n	8005312 <st_int8_copy+0x8e>
 800530a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800530e:	f801 3b01 	strb.w	r3, [r1], #1
 8005312:	45c6      	cmp	lr, r8
 8005314:	d02a      	beq.n	800536c <st_int8_copy+0xe8>
 8005316:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800531a:	d00a      	beq.n	8005332 <st_int8_copy+0xae>
 800531c:	f850 3b04 	ldr.w	r3, [r0], #4
 8005320:	f850 4b04 	ldr.w	r4, [r0], #4
 8005324:	f850 5b04 	ldr.w	r5, [r0], #4
 8005328:	f850 6b04 	ldr.w	r6, [r0], #4
 800532c:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800532e:	3a01      	subs	r2, #1
 8005330:	d1f4      	bne.n	800531c <st_int8_copy+0x98>
 8005332:	f01c 0f08 	tst.w	ip, #8
 8005336:	d004      	beq.n	8005342 <st_int8_copy+0xbe>
 8005338:	f850 3b04 	ldr.w	r3, [r0], #4
 800533c:	f850 4b04 	ldr.w	r4, [r0], #4
 8005340:	c118      	stmia	r1!, {r3, r4}
 8005342:	f01c 0f04 	tst.w	ip, #4
 8005346:	d003      	beq.n	8005350 <st_int8_copy+0xcc>
 8005348:	f850 3b04 	ldr.w	r3, [r0], #4
 800534c:	f841 3b04 	str.w	r3, [r1], #4
 8005350:	f01c 0f02 	tst.w	ip, #2
 8005354:	d003      	beq.n	800535e <st_int8_copy+0xda>
 8005356:	f830 3b02 	ldrh.w	r3, [r0], #2
 800535a:	f821 3b02 	strh.w	r3, [r1], #2
 800535e:	f01c 0f01 	tst.w	ip, #1
 8005362:	d001      	beq.n	8005368 <st_int8_copy+0xe4>
 8005364:	7803      	ldrb	r3, [r0, #0]
 8005366:	700b      	strb	r3, [r1, #0]
 8005368:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800536c:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8005370:	d00e      	beq.n	8005390 <st_int8_copy+0x10c>
 8005372:	4688      	mov	r8, r1
 8005374:	4686      	mov	lr, r0
 8005376:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800537a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800537e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005382:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005386:	f1b9 0901 	subs.w	r9, r9, #1
 800538a:	4641      	mov	r1, r8
 800538c:	4670      	mov	r0, lr
 800538e:	d1f0      	bne.n	8005372 <st_int8_copy+0xee>
 8005390:	f01c 0f20 	tst.w	ip, #32
 8005394:	d007      	beq.n	80053a6 <st_int8_copy+0x122>
 8005396:	4688      	mov	r8, r1
 8005398:	4686      	mov	lr, r0
 800539a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800539e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80053a2:	4641      	mov	r1, r8
 80053a4:	4670      	mov	r0, lr
 80053a6:	f01c 0f10 	tst.w	ip, #16
 80053aa:	d001      	beq.n	80053b0 <st_int8_copy+0x12c>
 80053ac:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 80053ae:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80053b0:	f01c 0f08 	tst.w	ip, #8
 80053b4:	d0c5      	beq.n	8005342 <st_int8_copy+0xbe>
 80053b6:	c818      	ldmia	r0!, {r3, r4}
 80053b8:	c118      	stmia	r1!, {r3, r4}
 80053ba:	e7c2      	b.n	8005342 <st_int8_copy+0xbe>
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop

080053c0 <ai_array_to_buffer_fmt>:
 80053c0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d055      	beq.n	8005474 <ai_array_to_buffer_fmt+0xb4>
 80053c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005480 <ai_array_to_buffer_fmt+0xc0>)
 80053ca:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d010      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 80053d2:	dc21      	bgt.n	8005418 <ai_array_to_buffer_fmt+0x58>
 80053d4:	4a2b      	ldr	r2, [pc, #172]	@ (8005484 <ai_array_to_buffer_fmt+0xc4>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d00c      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 80053da:	dd0f      	ble.n	80053fc <ai_array_to_buffer_fmt+0x3c>
 80053dc:	4a2a      	ldr	r2, [pc, #168]	@ (8005488 <ai_array_to_buffer_fmt+0xc8>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d008      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 80053e2:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d004      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 80053ea:	4a28      	ldr	r2, [pc, #160]	@ (800548c <ai_array_to_buffer_fmt+0xcc>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	bf0c      	ite	eq
 80053f0:	4613      	moveq	r3, r2
 80053f2:	2340      	movne	r3, #64	@ 0x40
 80053f4:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80053f8:	4318      	orrs	r0, r3
 80053fa:	4770      	bx	lr
 80053fc:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005400:	4293      	cmp	r3, r2
 8005402:	d0f7      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 8005404:	dd2c      	ble.n	8005460 <ai_array_to_buffer_fmt+0xa0>
 8005406:	4a22      	ldr	r2, [pc, #136]	@ (8005490 <ai_array_to_buffer_fmt+0xd0>)
 8005408:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800540c:	4293      	cmp	r3, r2
 800540e:	bf0c      	ite	eq
 8005410:	4613      	moveq	r3, r2
 8005412:	2340      	movne	r3, #64	@ 0x40
 8005414:	4318      	orrs	r0, r3
 8005416:	4770      	bx	lr
 8005418:	4a1e      	ldr	r2, [pc, #120]	@ (8005494 <ai_array_to_buffer_fmt+0xd4>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d0ea      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 800541e:	dd10      	ble.n	8005442 <ai_array_to_buffer_fmt+0x82>
 8005420:	4a1d      	ldr	r2, [pc, #116]	@ (8005498 <ai_array_to_buffer_fmt+0xd8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d0e6      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 8005426:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800542a:	4293      	cmp	r3, r2
 800542c:	d0e2      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 800542e:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8005432:	4293      	cmp	r3, r2
 8005434:	bf0c      	ite	eq
 8005436:	4613      	moveq	r3, r2
 8005438:	2340      	movne	r3, #64	@ 0x40
 800543a:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800543e:	4318      	orrs	r0, r3
 8005440:	4770      	bx	lr
 8005442:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8005446:	4293      	cmp	r3, r2
 8005448:	d0d4      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 800544a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800544e:	4293      	cmp	r3, r2
 8005450:	d0d0      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 8005452:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005456:	4293      	cmp	r3, r2
 8005458:	bf0c      	ite	eq
 800545a:	4613      	moveq	r3, r2
 800545c:	2340      	movne	r3, #64	@ 0x40
 800545e:	e7c9      	b.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 8005460:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005464:	4293      	cmp	r3, r2
 8005466:	d0c5      	beq.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 8005468:	3280      	adds	r2, #128	@ 0x80
 800546a:	4293      	cmp	r3, r2
 800546c:	bf0c      	ite	eq
 800546e:	4613      	moveq	r3, r2
 8005470:	2340      	movne	r3, #64	@ 0x40
 8005472:	e7bf      	b.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 8005474:	4b09      	ldr	r3, [pc, #36]	@ (800549c <ai_array_to_buffer_fmt+0xdc>)
 8005476:	4003      	ands	r3, r0
 8005478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800547c:	e7ba      	b.n	80053f4 <ai_array_to_buffer_fmt+0x34>
 800547e:	bf00      	nop
 8005480:	00821040 	.word	0x00821040
 8005484:	00040840 	.word	0x00040840
 8005488:	00041040 	.word	0x00041040
 800548c:	0004084f 	.word	0x0004084f
 8005490:	00040447 	.word	0x00040447
 8005494:	00840447 	.word	0x00840447
 8005498:	0084084f 	.word	0x0084084f
 800549c:	00803fff 	.word	0x00803fff

080054a0 <ai_array_get_data_byte_size>:
 80054a0:	b169      	cbz	r1, 80054be <ai_array_get_data_byte_size+0x1e>
 80054a2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80054a6:	fb01 f303 	mul.w	r3, r1, r3
 80054aa:	3307      	adds	r3, #7
 80054ac:	f023 0307 	bic.w	r3, r3, #7
 80054b0:	f3c0 5041 	ubfx	r0, r0, #21, #2
 80054b4:	fa23 f000 	lsr.w	r0, r3, r0
 80054b8:	3007      	adds	r0, #7
 80054ba:	08c0      	lsrs	r0, r0, #3
 80054bc:	4770      	bx	lr
 80054be:	4608      	mov	r0, r1
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop

080054c4 <ai_version_get>:
 80054c4:	0212      	lsls	r2, r2, #8
 80054c6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80054ca:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 80054ce:	4770      	bx	lr

080054d0 <ai_platform_version_get>:
 80054d0:	0e02      	lsrs	r2, r0, #24
 80054d2:	2300      	movs	r3, #0
 80054d4:	f362 0307 	bfi	r3, r2, #0, #8
 80054d8:	f3c0 4207 	ubfx	r2, r0, #16, #8
 80054dc:	f362 230f 	bfi	r3, r2, #8, #8
 80054e0:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80054e4:	f360 4317 	bfi	r3, r0, #16, #8
 80054e8:	b082      	sub	sp, #8
 80054ea:	f023 407f 	bic.w	r0, r3, #4278190080	@ 0xff000000
 80054ee:	b002      	add	sp, #8
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop

080054f4 <get_tensor_byte_size>:
 80054f4:	b410      	push	{r4}
 80054f6:	6983      	ldr	r3, [r0, #24]
 80054f8:	68c4      	ldr	r4, [r0, #12]
 80054fa:	6941      	ldr	r1, [r0, #20]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68e0      	ldr	r0, [r4, #12]
 8005500:	4a07      	ldr	r2, [pc, #28]	@ (8005520 <get_tensor_byte_size+0x2c>)
 8005502:	68c9      	ldr	r1, [r1, #12]
 8005504:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005508:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800550c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005510:	fb01 f000 	mul.w	r0, r1, r0
 8005514:	4293      	cmp	r3, r2
 8005516:	bf04      	itt	eq
 8005518:	3007      	addeq	r0, #7
 800551a:	08c0      	lsreq	r0, r0, #3
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	000400c0 	.word	0x000400c0

08005524 <malloc>:
 8005524:	4b02      	ldr	r3, [pc, #8]	@ (8005530 <malloc+0xc>)
 8005526:	4601      	mov	r1, r0
 8005528:	6818      	ldr	r0, [r3, #0]
 800552a:	f000 b825 	b.w	8005578 <_malloc_r>
 800552e:	bf00      	nop
 8005530:	20000748 	.word	0x20000748

08005534 <sbrk_aligned>:
 8005534:	b570      	push	{r4, r5, r6, lr}
 8005536:	4e0f      	ldr	r6, [pc, #60]	@ (8005574 <sbrk_aligned+0x40>)
 8005538:	460c      	mov	r4, r1
 800553a:	6831      	ldr	r1, [r6, #0]
 800553c:	4605      	mov	r5, r0
 800553e:	b911      	cbnz	r1, 8005546 <sbrk_aligned+0x12>
 8005540:	f000 ff4e 	bl	80063e0 <_sbrk_r>
 8005544:	6030      	str	r0, [r6, #0]
 8005546:	4621      	mov	r1, r4
 8005548:	4628      	mov	r0, r5
 800554a:	f000 ff49 	bl	80063e0 <_sbrk_r>
 800554e:	1c43      	adds	r3, r0, #1
 8005550:	d103      	bne.n	800555a <sbrk_aligned+0x26>
 8005552:	f04f 34ff 	mov.w	r4, #4294967295
 8005556:	4620      	mov	r0, r4
 8005558:	bd70      	pop	{r4, r5, r6, pc}
 800555a:	1cc4      	adds	r4, r0, #3
 800555c:	f024 0403 	bic.w	r4, r4, #3
 8005560:	42a0      	cmp	r0, r4
 8005562:	d0f8      	beq.n	8005556 <sbrk_aligned+0x22>
 8005564:	1a21      	subs	r1, r4, r0
 8005566:	4628      	mov	r0, r5
 8005568:	f000 ff3a 	bl	80063e0 <_sbrk_r>
 800556c:	3001      	adds	r0, #1
 800556e:	d1f2      	bne.n	8005556 <sbrk_aligned+0x22>
 8005570:	e7ef      	b.n	8005552 <sbrk_aligned+0x1e>
 8005572:	bf00      	nop
 8005574:	20000acc 	.word	0x20000acc

08005578 <_malloc_r>:
 8005578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800557c:	1ccd      	adds	r5, r1, #3
 800557e:	f025 0503 	bic.w	r5, r5, #3
 8005582:	3508      	adds	r5, #8
 8005584:	2d0c      	cmp	r5, #12
 8005586:	bf38      	it	cc
 8005588:	250c      	movcc	r5, #12
 800558a:	2d00      	cmp	r5, #0
 800558c:	4606      	mov	r6, r0
 800558e:	db01      	blt.n	8005594 <_malloc_r+0x1c>
 8005590:	42a9      	cmp	r1, r5
 8005592:	d904      	bls.n	800559e <_malloc_r+0x26>
 8005594:	230c      	movs	r3, #12
 8005596:	6033      	str	r3, [r6, #0]
 8005598:	2000      	movs	r0, #0
 800559a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800559e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005674 <_malloc_r+0xfc>
 80055a2:	f000 f869 	bl	8005678 <__malloc_lock>
 80055a6:	f8d8 3000 	ldr.w	r3, [r8]
 80055aa:	461c      	mov	r4, r3
 80055ac:	bb44      	cbnz	r4, 8005600 <_malloc_r+0x88>
 80055ae:	4629      	mov	r1, r5
 80055b0:	4630      	mov	r0, r6
 80055b2:	f7ff ffbf 	bl	8005534 <sbrk_aligned>
 80055b6:	1c43      	adds	r3, r0, #1
 80055b8:	4604      	mov	r4, r0
 80055ba:	d158      	bne.n	800566e <_malloc_r+0xf6>
 80055bc:	f8d8 4000 	ldr.w	r4, [r8]
 80055c0:	4627      	mov	r7, r4
 80055c2:	2f00      	cmp	r7, #0
 80055c4:	d143      	bne.n	800564e <_malloc_r+0xd6>
 80055c6:	2c00      	cmp	r4, #0
 80055c8:	d04b      	beq.n	8005662 <_malloc_r+0xea>
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	4639      	mov	r1, r7
 80055ce:	4630      	mov	r0, r6
 80055d0:	eb04 0903 	add.w	r9, r4, r3
 80055d4:	f000 ff04 	bl	80063e0 <_sbrk_r>
 80055d8:	4581      	cmp	r9, r0
 80055da:	d142      	bne.n	8005662 <_malloc_r+0xea>
 80055dc:	6821      	ldr	r1, [r4, #0]
 80055de:	1a6d      	subs	r5, r5, r1
 80055e0:	4629      	mov	r1, r5
 80055e2:	4630      	mov	r0, r6
 80055e4:	f7ff ffa6 	bl	8005534 <sbrk_aligned>
 80055e8:	3001      	adds	r0, #1
 80055ea:	d03a      	beq.n	8005662 <_malloc_r+0xea>
 80055ec:	6823      	ldr	r3, [r4, #0]
 80055ee:	442b      	add	r3, r5
 80055f0:	6023      	str	r3, [r4, #0]
 80055f2:	f8d8 3000 	ldr.w	r3, [r8]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	bb62      	cbnz	r2, 8005654 <_malloc_r+0xdc>
 80055fa:	f8c8 7000 	str.w	r7, [r8]
 80055fe:	e00f      	b.n	8005620 <_malloc_r+0xa8>
 8005600:	6822      	ldr	r2, [r4, #0]
 8005602:	1b52      	subs	r2, r2, r5
 8005604:	d420      	bmi.n	8005648 <_malloc_r+0xd0>
 8005606:	2a0b      	cmp	r2, #11
 8005608:	d917      	bls.n	800563a <_malloc_r+0xc2>
 800560a:	1961      	adds	r1, r4, r5
 800560c:	42a3      	cmp	r3, r4
 800560e:	6025      	str	r5, [r4, #0]
 8005610:	bf18      	it	ne
 8005612:	6059      	strne	r1, [r3, #4]
 8005614:	6863      	ldr	r3, [r4, #4]
 8005616:	bf08      	it	eq
 8005618:	f8c8 1000 	streq.w	r1, [r8]
 800561c:	5162      	str	r2, [r4, r5]
 800561e:	604b      	str	r3, [r1, #4]
 8005620:	4630      	mov	r0, r6
 8005622:	f000 f82f 	bl	8005684 <__malloc_unlock>
 8005626:	f104 000b 	add.w	r0, r4, #11
 800562a:	1d23      	adds	r3, r4, #4
 800562c:	f020 0007 	bic.w	r0, r0, #7
 8005630:	1ac2      	subs	r2, r0, r3
 8005632:	bf1c      	itt	ne
 8005634:	1a1b      	subne	r3, r3, r0
 8005636:	50a3      	strne	r3, [r4, r2]
 8005638:	e7af      	b.n	800559a <_malloc_r+0x22>
 800563a:	6862      	ldr	r2, [r4, #4]
 800563c:	42a3      	cmp	r3, r4
 800563e:	bf0c      	ite	eq
 8005640:	f8c8 2000 	streq.w	r2, [r8]
 8005644:	605a      	strne	r2, [r3, #4]
 8005646:	e7eb      	b.n	8005620 <_malloc_r+0xa8>
 8005648:	4623      	mov	r3, r4
 800564a:	6864      	ldr	r4, [r4, #4]
 800564c:	e7ae      	b.n	80055ac <_malloc_r+0x34>
 800564e:	463c      	mov	r4, r7
 8005650:	687f      	ldr	r7, [r7, #4]
 8005652:	e7b6      	b.n	80055c2 <_malloc_r+0x4a>
 8005654:	461a      	mov	r2, r3
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	42a3      	cmp	r3, r4
 800565a:	d1fb      	bne.n	8005654 <_malloc_r+0xdc>
 800565c:	2300      	movs	r3, #0
 800565e:	6053      	str	r3, [r2, #4]
 8005660:	e7de      	b.n	8005620 <_malloc_r+0xa8>
 8005662:	230c      	movs	r3, #12
 8005664:	6033      	str	r3, [r6, #0]
 8005666:	4630      	mov	r0, r6
 8005668:	f000 f80c 	bl	8005684 <__malloc_unlock>
 800566c:	e794      	b.n	8005598 <_malloc_r+0x20>
 800566e:	6005      	str	r5, [r0, #0]
 8005670:	e7d6      	b.n	8005620 <_malloc_r+0xa8>
 8005672:	bf00      	nop
 8005674:	20000ad0 	.word	0x20000ad0

08005678 <__malloc_lock>:
 8005678:	4801      	ldr	r0, [pc, #4]	@ (8005680 <__malloc_lock+0x8>)
 800567a:	f000 befe 	b.w	800647a <__retarget_lock_acquire_recursive>
 800567e:	bf00      	nop
 8005680:	20000c14 	.word	0x20000c14

08005684 <__malloc_unlock>:
 8005684:	4801      	ldr	r0, [pc, #4]	@ (800568c <__malloc_unlock+0x8>)
 8005686:	f000 bef9 	b.w	800647c <__retarget_lock_release_recursive>
 800568a:	bf00      	nop
 800568c:	20000c14 	.word	0x20000c14

08005690 <__cvt>:
 8005690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005694:	ec57 6b10 	vmov	r6, r7, d0
 8005698:	2f00      	cmp	r7, #0
 800569a:	460c      	mov	r4, r1
 800569c:	4619      	mov	r1, r3
 800569e:	463b      	mov	r3, r7
 80056a0:	bfbb      	ittet	lt
 80056a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80056a6:	461f      	movlt	r7, r3
 80056a8:	2300      	movge	r3, #0
 80056aa:	232d      	movlt	r3, #45	@ 0x2d
 80056ac:	700b      	strb	r3, [r1, #0]
 80056ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80056b4:	4691      	mov	r9, r2
 80056b6:	f023 0820 	bic.w	r8, r3, #32
 80056ba:	bfbc      	itt	lt
 80056bc:	4632      	movlt	r2, r6
 80056be:	4616      	movlt	r6, r2
 80056c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056c4:	d005      	beq.n	80056d2 <__cvt+0x42>
 80056c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80056ca:	d100      	bne.n	80056ce <__cvt+0x3e>
 80056cc:	3401      	adds	r4, #1
 80056ce:	2102      	movs	r1, #2
 80056d0:	e000      	b.n	80056d4 <__cvt+0x44>
 80056d2:	2103      	movs	r1, #3
 80056d4:	ab03      	add	r3, sp, #12
 80056d6:	9301      	str	r3, [sp, #4]
 80056d8:	ab02      	add	r3, sp, #8
 80056da:	9300      	str	r3, [sp, #0]
 80056dc:	ec47 6b10 	vmov	d0, r6, r7
 80056e0:	4653      	mov	r3, sl
 80056e2:	4622      	mov	r2, r4
 80056e4:	f000 ff64 	bl	80065b0 <_dtoa_r>
 80056e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80056ec:	4605      	mov	r5, r0
 80056ee:	d119      	bne.n	8005724 <__cvt+0x94>
 80056f0:	f019 0f01 	tst.w	r9, #1
 80056f4:	d00e      	beq.n	8005714 <__cvt+0x84>
 80056f6:	eb00 0904 	add.w	r9, r0, r4
 80056fa:	2200      	movs	r2, #0
 80056fc:	2300      	movs	r3, #0
 80056fe:	4630      	mov	r0, r6
 8005700:	4639      	mov	r1, r7
 8005702:	f7fb f9e1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005706:	b108      	cbz	r0, 800570c <__cvt+0x7c>
 8005708:	f8cd 900c 	str.w	r9, [sp, #12]
 800570c:	2230      	movs	r2, #48	@ 0x30
 800570e:	9b03      	ldr	r3, [sp, #12]
 8005710:	454b      	cmp	r3, r9
 8005712:	d31e      	bcc.n	8005752 <__cvt+0xc2>
 8005714:	9b03      	ldr	r3, [sp, #12]
 8005716:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005718:	1b5b      	subs	r3, r3, r5
 800571a:	4628      	mov	r0, r5
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	b004      	add	sp, #16
 8005720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005724:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005728:	eb00 0904 	add.w	r9, r0, r4
 800572c:	d1e5      	bne.n	80056fa <__cvt+0x6a>
 800572e:	7803      	ldrb	r3, [r0, #0]
 8005730:	2b30      	cmp	r3, #48	@ 0x30
 8005732:	d10a      	bne.n	800574a <__cvt+0xba>
 8005734:	2200      	movs	r2, #0
 8005736:	2300      	movs	r3, #0
 8005738:	4630      	mov	r0, r6
 800573a:	4639      	mov	r1, r7
 800573c:	f7fb f9c4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005740:	b918      	cbnz	r0, 800574a <__cvt+0xba>
 8005742:	f1c4 0401 	rsb	r4, r4, #1
 8005746:	f8ca 4000 	str.w	r4, [sl]
 800574a:	f8da 3000 	ldr.w	r3, [sl]
 800574e:	4499      	add	r9, r3
 8005750:	e7d3      	b.n	80056fa <__cvt+0x6a>
 8005752:	1c59      	adds	r1, r3, #1
 8005754:	9103      	str	r1, [sp, #12]
 8005756:	701a      	strb	r2, [r3, #0]
 8005758:	e7d9      	b.n	800570e <__cvt+0x7e>

0800575a <__exponent>:
 800575a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800575c:	2900      	cmp	r1, #0
 800575e:	bfba      	itte	lt
 8005760:	4249      	neglt	r1, r1
 8005762:	232d      	movlt	r3, #45	@ 0x2d
 8005764:	232b      	movge	r3, #43	@ 0x2b
 8005766:	2909      	cmp	r1, #9
 8005768:	7002      	strb	r2, [r0, #0]
 800576a:	7043      	strb	r3, [r0, #1]
 800576c:	dd29      	ble.n	80057c2 <__exponent+0x68>
 800576e:	f10d 0307 	add.w	r3, sp, #7
 8005772:	461d      	mov	r5, r3
 8005774:	270a      	movs	r7, #10
 8005776:	461a      	mov	r2, r3
 8005778:	fbb1 f6f7 	udiv	r6, r1, r7
 800577c:	fb07 1416 	mls	r4, r7, r6, r1
 8005780:	3430      	adds	r4, #48	@ 0x30
 8005782:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005786:	460c      	mov	r4, r1
 8005788:	2c63      	cmp	r4, #99	@ 0x63
 800578a:	f103 33ff 	add.w	r3, r3, #4294967295
 800578e:	4631      	mov	r1, r6
 8005790:	dcf1      	bgt.n	8005776 <__exponent+0x1c>
 8005792:	3130      	adds	r1, #48	@ 0x30
 8005794:	1e94      	subs	r4, r2, #2
 8005796:	f803 1c01 	strb.w	r1, [r3, #-1]
 800579a:	1c41      	adds	r1, r0, #1
 800579c:	4623      	mov	r3, r4
 800579e:	42ab      	cmp	r3, r5
 80057a0:	d30a      	bcc.n	80057b8 <__exponent+0x5e>
 80057a2:	f10d 0309 	add.w	r3, sp, #9
 80057a6:	1a9b      	subs	r3, r3, r2
 80057a8:	42ac      	cmp	r4, r5
 80057aa:	bf88      	it	hi
 80057ac:	2300      	movhi	r3, #0
 80057ae:	3302      	adds	r3, #2
 80057b0:	4403      	add	r3, r0
 80057b2:	1a18      	subs	r0, r3, r0
 80057b4:	b003      	add	sp, #12
 80057b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80057bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80057c0:	e7ed      	b.n	800579e <__exponent+0x44>
 80057c2:	2330      	movs	r3, #48	@ 0x30
 80057c4:	3130      	adds	r1, #48	@ 0x30
 80057c6:	7083      	strb	r3, [r0, #2]
 80057c8:	70c1      	strb	r1, [r0, #3]
 80057ca:	1d03      	adds	r3, r0, #4
 80057cc:	e7f1      	b.n	80057b2 <__exponent+0x58>
	...

080057d0 <_printf_float>:
 80057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	b08d      	sub	sp, #52	@ 0x34
 80057d6:	460c      	mov	r4, r1
 80057d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80057dc:	4616      	mov	r6, r2
 80057de:	461f      	mov	r7, r3
 80057e0:	4605      	mov	r5, r0
 80057e2:	f000 fdc5 	bl	8006370 <_localeconv_r>
 80057e6:	6803      	ldr	r3, [r0, #0]
 80057e8:	9304      	str	r3, [sp, #16]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7fa fd40 	bl	8000270 <strlen>
 80057f0:	2300      	movs	r3, #0
 80057f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80057f4:	f8d8 3000 	ldr.w	r3, [r8]
 80057f8:	9005      	str	r0, [sp, #20]
 80057fa:	3307      	adds	r3, #7
 80057fc:	f023 0307 	bic.w	r3, r3, #7
 8005800:	f103 0208 	add.w	r2, r3, #8
 8005804:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005808:	f8d4 b000 	ldr.w	fp, [r4]
 800580c:	f8c8 2000 	str.w	r2, [r8]
 8005810:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005814:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005818:	9307      	str	r3, [sp, #28]
 800581a:	f8cd 8018 	str.w	r8, [sp, #24]
 800581e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005826:	4b9c      	ldr	r3, [pc, #624]	@ (8005a98 <_printf_float+0x2c8>)
 8005828:	f04f 32ff 	mov.w	r2, #4294967295
 800582c:	f7fb f97e 	bl	8000b2c <__aeabi_dcmpun>
 8005830:	bb70      	cbnz	r0, 8005890 <_printf_float+0xc0>
 8005832:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005836:	4b98      	ldr	r3, [pc, #608]	@ (8005a98 <_printf_float+0x2c8>)
 8005838:	f04f 32ff 	mov.w	r2, #4294967295
 800583c:	f7fb f958 	bl	8000af0 <__aeabi_dcmple>
 8005840:	bb30      	cbnz	r0, 8005890 <_printf_float+0xc0>
 8005842:	2200      	movs	r2, #0
 8005844:	2300      	movs	r3, #0
 8005846:	4640      	mov	r0, r8
 8005848:	4649      	mov	r1, r9
 800584a:	f7fb f947 	bl	8000adc <__aeabi_dcmplt>
 800584e:	b110      	cbz	r0, 8005856 <_printf_float+0x86>
 8005850:	232d      	movs	r3, #45	@ 0x2d
 8005852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005856:	4a91      	ldr	r2, [pc, #580]	@ (8005a9c <_printf_float+0x2cc>)
 8005858:	4b91      	ldr	r3, [pc, #580]	@ (8005aa0 <_printf_float+0x2d0>)
 800585a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800585e:	bf8c      	ite	hi
 8005860:	4690      	movhi	r8, r2
 8005862:	4698      	movls	r8, r3
 8005864:	2303      	movs	r3, #3
 8005866:	6123      	str	r3, [r4, #16]
 8005868:	f02b 0304 	bic.w	r3, fp, #4
 800586c:	6023      	str	r3, [r4, #0]
 800586e:	f04f 0900 	mov.w	r9, #0
 8005872:	9700      	str	r7, [sp, #0]
 8005874:	4633      	mov	r3, r6
 8005876:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005878:	4621      	mov	r1, r4
 800587a:	4628      	mov	r0, r5
 800587c:	f000 f9d2 	bl	8005c24 <_printf_common>
 8005880:	3001      	adds	r0, #1
 8005882:	f040 808d 	bne.w	80059a0 <_printf_float+0x1d0>
 8005886:	f04f 30ff 	mov.w	r0, #4294967295
 800588a:	b00d      	add	sp, #52	@ 0x34
 800588c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005890:	4642      	mov	r2, r8
 8005892:	464b      	mov	r3, r9
 8005894:	4640      	mov	r0, r8
 8005896:	4649      	mov	r1, r9
 8005898:	f7fb f948 	bl	8000b2c <__aeabi_dcmpun>
 800589c:	b140      	cbz	r0, 80058b0 <_printf_float+0xe0>
 800589e:	464b      	mov	r3, r9
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	bfbc      	itt	lt
 80058a4:	232d      	movlt	r3, #45	@ 0x2d
 80058a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80058aa:	4a7e      	ldr	r2, [pc, #504]	@ (8005aa4 <_printf_float+0x2d4>)
 80058ac:	4b7e      	ldr	r3, [pc, #504]	@ (8005aa8 <_printf_float+0x2d8>)
 80058ae:	e7d4      	b.n	800585a <_printf_float+0x8a>
 80058b0:	6863      	ldr	r3, [r4, #4]
 80058b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80058b6:	9206      	str	r2, [sp, #24]
 80058b8:	1c5a      	adds	r2, r3, #1
 80058ba:	d13b      	bne.n	8005934 <_printf_float+0x164>
 80058bc:	2306      	movs	r3, #6
 80058be:	6063      	str	r3, [r4, #4]
 80058c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80058c4:	2300      	movs	r3, #0
 80058c6:	6022      	str	r2, [r4, #0]
 80058c8:	9303      	str	r3, [sp, #12]
 80058ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80058cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80058d0:	ab09      	add	r3, sp, #36	@ 0x24
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	6861      	ldr	r1, [r4, #4]
 80058d6:	ec49 8b10 	vmov	d0, r8, r9
 80058da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80058de:	4628      	mov	r0, r5
 80058e0:	f7ff fed6 	bl	8005690 <__cvt>
 80058e4:	9b06      	ldr	r3, [sp, #24]
 80058e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80058e8:	2b47      	cmp	r3, #71	@ 0x47
 80058ea:	4680      	mov	r8, r0
 80058ec:	d129      	bne.n	8005942 <_printf_float+0x172>
 80058ee:	1cc8      	adds	r0, r1, #3
 80058f0:	db02      	blt.n	80058f8 <_printf_float+0x128>
 80058f2:	6863      	ldr	r3, [r4, #4]
 80058f4:	4299      	cmp	r1, r3
 80058f6:	dd41      	ble.n	800597c <_printf_float+0x1ac>
 80058f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80058fc:	fa5f fa8a 	uxtb.w	sl, sl
 8005900:	3901      	subs	r1, #1
 8005902:	4652      	mov	r2, sl
 8005904:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005908:	9109      	str	r1, [sp, #36]	@ 0x24
 800590a:	f7ff ff26 	bl	800575a <__exponent>
 800590e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005910:	1813      	adds	r3, r2, r0
 8005912:	2a01      	cmp	r2, #1
 8005914:	4681      	mov	r9, r0
 8005916:	6123      	str	r3, [r4, #16]
 8005918:	dc02      	bgt.n	8005920 <_printf_float+0x150>
 800591a:	6822      	ldr	r2, [r4, #0]
 800591c:	07d2      	lsls	r2, r2, #31
 800591e:	d501      	bpl.n	8005924 <_printf_float+0x154>
 8005920:	3301      	adds	r3, #1
 8005922:	6123      	str	r3, [r4, #16]
 8005924:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005928:	2b00      	cmp	r3, #0
 800592a:	d0a2      	beq.n	8005872 <_printf_float+0xa2>
 800592c:	232d      	movs	r3, #45	@ 0x2d
 800592e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005932:	e79e      	b.n	8005872 <_printf_float+0xa2>
 8005934:	9a06      	ldr	r2, [sp, #24]
 8005936:	2a47      	cmp	r2, #71	@ 0x47
 8005938:	d1c2      	bne.n	80058c0 <_printf_float+0xf0>
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1c0      	bne.n	80058c0 <_printf_float+0xf0>
 800593e:	2301      	movs	r3, #1
 8005940:	e7bd      	b.n	80058be <_printf_float+0xee>
 8005942:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005946:	d9db      	bls.n	8005900 <_printf_float+0x130>
 8005948:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800594c:	d118      	bne.n	8005980 <_printf_float+0x1b0>
 800594e:	2900      	cmp	r1, #0
 8005950:	6863      	ldr	r3, [r4, #4]
 8005952:	dd0b      	ble.n	800596c <_printf_float+0x19c>
 8005954:	6121      	str	r1, [r4, #16]
 8005956:	b913      	cbnz	r3, 800595e <_printf_float+0x18e>
 8005958:	6822      	ldr	r2, [r4, #0]
 800595a:	07d0      	lsls	r0, r2, #31
 800595c:	d502      	bpl.n	8005964 <_printf_float+0x194>
 800595e:	3301      	adds	r3, #1
 8005960:	440b      	add	r3, r1
 8005962:	6123      	str	r3, [r4, #16]
 8005964:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005966:	f04f 0900 	mov.w	r9, #0
 800596a:	e7db      	b.n	8005924 <_printf_float+0x154>
 800596c:	b913      	cbnz	r3, 8005974 <_printf_float+0x1a4>
 800596e:	6822      	ldr	r2, [r4, #0]
 8005970:	07d2      	lsls	r2, r2, #31
 8005972:	d501      	bpl.n	8005978 <_printf_float+0x1a8>
 8005974:	3302      	adds	r3, #2
 8005976:	e7f4      	b.n	8005962 <_printf_float+0x192>
 8005978:	2301      	movs	r3, #1
 800597a:	e7f2      	b.n	8005962 <_printf_float+0x192>
 800597c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005982:	4299      	cmp	r1, r3
 8005984:	db05      	blt.n	8005992 <_printf_float+0x1c2>
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	6121      	str	r1, [r4, #16]
 800598a:	07d8      	lsls	r0, r3, #31
 800598c:	d5ea      	bpl.n	8005964 <_printf_float+0x194>
 800598e:	1c4b      	adds	r3, r1, #1
 8005990:	e7e7      	b.n	8005962 <_printf_float+0x192>
 8005992:	2900      	cmp	r1, #0
 8005994:	bfd4      	ite	le
 8005996:	f1c1 0202 	rsble	r2, r1, #2
 800599a:	2201      	movgt	r2, #1
 800599c:	4413      	add	r3, r2
 800599e:	e7e0      	b.n	8005962 <_printf_float+0x192>
 80059a0:	6823      	ldr	r3, [r4, #0]
 80059a2:	055a      	lsls	r2, r3, #21
 80059a4:	d407      	bmi.n	80059b6 <_printf_float+0x1e6>
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	4642      	mov	r2, r8
 80059aa:	4631      	mov	r1, r6
 80059ac:	4628      	mov	r0, r5
 80059ae:	47b8      	blx	r7
 80059b0:	3001      	adds	r0, #1
 80059b2:	d12b      	bne.n	8005a0c <_printf_float+0x23c>
 80059b4:	e767      	b.n	8005886 <_printf_float+0xb6>
 80059b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80059ba:	f240 80dd 	bls.w	8005b78 <_printf_float+0x3a8>
 80059be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059c2:	2200      	movs	r2, #0
 80059c4:	2300      	movs	r3, #0
 80059c6:	f7fb f87f 	bl	8000ac8 <__aeabi_dcmpeq>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d033      	beq.n	8005a36 <_printf_float+0x266>
 80059ce:	4a37      	ldr	r2, [pc, #220]	@ (8005aac <_printf_float+0x2dc>)
 80059d0:	2301      	movs	r3, #1
 80059d2:	4631      	mov	r1, r6
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	f43f af54 	beq.w	8005886 <_printf_float+0xb6>
 80059de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80059e2:	4543      	cmp	r3, r8
 80059e4:	db02      	blt.n	80059ec <_printf_float+0x21c>
 80059e6:	6823      	ldr	r3, [r4, #0]
 80059e8:	07d8      	lsls	r0, r3, #31
 80059ea:	d50f      	bpl.n	8005a0c <_printf_float+0x23c>
 80059ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059f0:	4631      	mov	r1, r6
 80059f2:	4628      	mov	r0, r5
 80059f4:	47b8      	blx	r7
 80059f6:	3001      	adds	r0, #1
 80059f8:	f43f af45 	beq.w	8005886 <_printf_float+0xb6>
 80059fc:	f04f 0900 	mov.w	r9, #0
 8005a00:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a04:	f104 0a1a 	add.w	sl, r4, #26
 8005a08:	45c8      	cmp	r8, r9
 8005a0a:	dc09      	bgt.n	8005a20 <_printf_float+0x250>
 8005a0c:	6823      	ldr	r3, [r4, #0]
 8005a0e:	079b      	lsls	r3, r3, #30
 8005a10:	f100 8103 	bmi.w	8005c1a <_printf_float+0x44a>
 8005a14:	68e0      	ldr	r0, [r4, #12]
 8005a16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a18:	4298      	cmp	r0, r3
 8005a1a:	bfb8      	it	lt
 8005a1c:	4618      	movlt	r0, r3
 8005a1e:	e734      	b.n	800588a <_printf_float+0xba>
 8005a20:	2301      	movs	r3, #1
 8005a22:	4652      	mov	r2, sl
 8005a24:	4631      	mov	r1, r6
 8005a26:	4628      	mov	r0, r5
 8005a28:	47b8      	blx	r7
 8005a2a:	3001      	adds	r0, #1
 8005a2c:	f43f af2b 	beq.w	8005886 <_printf_float+0xb6>
 8005a30:	f109 0901 	add.w	r9, r9, #1
 8005a34:	e7e8      	b.n	8005a08 <_printf_float+0x238>
 8005a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	dc39      	bgt.n	8005ab0 <_printf_float+0x2e0>
 8005a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005aac <_printf_float+0x2dc>)
 8005a3e:	2301      	movs	r3, #1
 8005a40:	4631      	mov	r1, r6
 8005a42:	4628      	mov	r0, r5
 8005a44:	47b8      	blx	r7
 8005a46:	3001      	adds	r0, #1
 8005a48:	f43f af1d 	beq.w	8005886 <_printf_float+0xb6>
 8005a4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005a50:	ea59 0303 	orrs.w	r3, r9, r3
 8005a54:	d102      	bne.n	8005a5c <_printf_float+0x28c>
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	07d9      	lsls	r1, r3, #31
 8005a5a:	d5d7      	bpl.n	8005a0c <_printf_float+0x23c>
 8005a5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a60:	4631      	mov	r1, r6
 8005a62:	4628      	mov	r0, r5
 8005a64:	47b8      	blx	r7
 8005a66:	3001      	adds	r0, #1
 8005a68:	f43f af0d 	beq.w	8005886 <_printf_float+0xb6>
 8005a6c:	f04f 0a00 	mov.w	sl, #0
 8005a70:	f104 0b1a 	add.w	fp, r4, #26
 8005a74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a76:	425b      	negs	r3, r3
 8005a78:	4553      	cmp	r3, sl
 8005a7a:	dc01      	bgt.n	8005a80 <_printf_float+0x2b0>
 8005a7c:	464b      	mov	r3, r9
 8005a7e:	e793      	b.n	80059a8 <_printf_float+0x1d8>
 8005a80:	2301      	movs	r3, #1
 8005a82:	465a      	mov	r2, fp
 8005a84:	4631      	mov	r1, r6
 8005a86:	4628      	mov	r0, r5
 8005a88:	47b8      	blx	r7
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	f43f aefb 	beq.w	8005886 <_printf_float+0xb6>
 8005a90:	f10a 0a01 	add.w	sl, sl, #1
 8005a94:	e7ee      	b.n	8005a74 <_printf_float+0x2a4>
 8005a96:	bf00      	nop
 8005a98:	7fefffff 	.word	0x7fefffff
 8005a9c:	08008744 	.word	0x08008744
 8005aa0:	08008740 	.word	0x08008740
 8005aa4:	0800874c 	.word	0x0800874c
 8005aa8:	08008748 	.word	0x08008748
 8005aac:	08008750 	.word	0x08008750
 8005ab0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ab2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ab6:	4553      	cmp	r3, sl
 8005ab8:	bfa8      	it	ge
 8005aba:	4653      	movge	r3, sl
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	4699      	mov	r9, r3
 8005ac0:	dc36      	bgt.n	8005b30 <_printf_float+0x360>
 8005ac2:	f04f 0b00 	mov.w	fp, #0
 8005ac6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005aca:	f104 021a 	add.w	r2, r4, #26
 8005ace:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ad0:	9306      	str	r3, [sp, #24]
 8005ad2:	eba3 0309 	sub.w	r3, r3, r9
 8005ad6:	455b      	cmp	r3, fp
 8005ad8:	dc31      	bgt.n	8005b3e <_printf_float+0x36e>
 8005ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005adc:	459a      	cmp	sl, r3
 8005ade:	dc3a      	bgt.n	8005b56 <_printf_float+0x386>
 8005ae0:	6823      	ldr	r3, [r4, #0]
 8005ae2:	07da      	lsls	r2, r3, #31
 8005ae4:	d437      	bmi.n	8005b56 <_printf_float+0x386>
 8005ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ae8:	ebaa 0903 	sub.w	r9, sl, r3
 8005aec:	9b06      	ldr	r3, [sp, #24]
 8005aee:	ebaa 0303 	sub.w	r3, sl, r3
 8005af2:	4599      	cmp	r9, r3
 8005af4:	bfa8      	it	ge
 8005af6:	4699      	movge	r9, r3
 8005af8:	f1b9 0f00 	cmp.w	r9, #0
 8005afc:	dc33      	bgt.n	8005b66 <_printf_float+0x396>
 8005afe:	f04f 0800 	mov.w	r8, #0
 8005b02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b06:	f104 0b1a 	add.w	fp, r4, #26
 8005b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b0c:	ebaa 0303 	sub.w	r3, sl, r3
 8005b10:	eba3 0309 	sub.w	r3, r3, r9
 8005b14:	4543      	cmp	r3, r8
 8005b16:	f77f af79 	ble.w	8005a0c <_printf_float+0x23c>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	465a      	mov	r2, fp
 8005b1e:	4631      	mov	r1, r6
 8005b20:	4628      	mov	r0, r5
 8005b22:	47b8      	blx	r7
 8005b24:	3001      	adds	r0, #1
 8005b26:	f43f aeae 	beq.w	8005886 <_printf_float+0xb6>
 8005b2a:	f108 0801 	add.w	r8, r8, #1
 8005b2e:	e7ec      	b.n	8005b0a <_printf_float+0x33a>
 8005b30:	4642      	mov	r2, r8
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	47b8      	blx	r7
 8005b38:	3001      	adds	r0, #1
 8005b3a:	d1c2      	bne.n	8005ac2 <_printf_float+0x2f2>
 8005b3c:	e6a3      	b.n	8005886 <_printf_float+0xb6>
 8005b3e:	2301      	movs	r3, #1
 8005b40:	4631      	mov	r1, r6
 8005b42:	4628      	mov	r0, r5
 8005b44:	9206      	str	r2, [sp, #24]
 8005b46:	47b8      	blx	r7
 8005b48:	3001      	adds	r0, #1
 8005b4a:	f43f ae9c 	beq.w	8005886 <_printf_float+0xb6>
 8005b4e:	9a06      	ldr	r2, [sp, #24]
 8005b50:	f10b 0b01 	add.w	fp, fp, #1
 8005b54:	e7bb      	b.n	8005ace <_printf_float+0x2fe>
 8005b56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b5a:	4631      	mov	r1, r6
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	47b8      	blx	r7
 8005b60:	3001      	adds	r0, #1
 8005b62:	d1c0      	bne.n	8005ae6 <_printf_float+0x316>
 8005b64:	e68f      	b.n	8005886 <_printf_float+0xb6>
 8005b66:	9a06      	ldr	r2, [sp, #24]
 8005b68:	464b      	mov	r3, r9
 8005b6a:	4442      	add	r2, r8
 8005b6c:	4631      	mov	r1, r6
 8005b6e:	4628      	mov	r0, r5
 8005b70:	47b8      	blx	r7
 8005b72:	3001      	adds	r0, #1
 8005b74:	d1c3      	bne.n	8005afe <_printf_float+0x32e>
 8005b76:	e686      	b.n	8005886 <_printf_float+0xb6>
 8005b78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b7c:	f1ba 0f01 	cmp.w	sl, #1
 8005b80:	dc01      	bgt.n	8005b86 <_printf_float+0x3b6>
 8005b82:	07db      	lsls	r3, r3, #31
 8005b84:	d536      	bpl.n	8005bf4 <_printf_float+0x424>
 8005b86:	2301      	movs	r3, #1
 8005b88:	4642      	mov	r2, r8
 8005b8a:	4631      	mov	r1, r6
 8005b8c:	4628      	mov	r0, r5
 8005b8e:	47b8      	blx	r7
 8005b90:	3001      	adds	r0, #1
 8005b92:	f43f ae78 	beq.w	8005886 <_printf_float+0xb6>
 8005b96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b9a:	4631      	mov	r1, r6
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	47b8      	blx	r7
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	f43f ae70 	beq.w	8005886 <_printf_float+0xb6>
 8005ba6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005baa:	2200      	movs	r2, #0
 8005bac:	2300      	movs	r3, #0
 8005bae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bb2:	f7fa ff89 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bb6:	b9c0      	cbnz	r0, 8005bea <_printf_float+0x41a>
 8005bb8:	4653      	mov	r3, sl
 8005bba:	f108 0201 	add.w	r2, r8, #1
 8005bbe:	4631      	mov	r1, r6
 8005bc0:	4628      	mov	r0, r5
 8005bc2:	47b8      	blx	r7
 8005bc4:	3001      	adds	r0, #1
 8005bc6:	d10c      	bne.n	8005be2 <_printf_float+0x412>
 8005bc8:	e65d      	b.n	8005886 <_printf_float+0xb6>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	465a      	mov	r2, fp
 8005bce:	4631      	mov	r1, r6
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	47b8      	blx	r7
 8005bd4:	3001      	adds	r0, #1
 8005bd6:	f43f ae56 	beq.w	8005886 <_printf_float+0xb6>
 8005bda:	f108 0801 	add.w	r8, r8, #1
 8005bde:	45d0      	cmp	r8, sl
 8005be0:	dbf3      	blt.n	8005bca <_printf_float+0x3fa>
 8005be2:	464b      	mov	r3, r9
 8005be4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005be8:	e6df      	b.n	80059aa <_printf_float+0x1da>
 8005bea:	f04f 0800 	mov.w	r8, #0
 8005bee:	f104 0b1a 	add.w	fp, r4, #26
 8005bf2:	e7f4      	b.n	8005bde <_printf_float+0x40e>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	4642      	mov	r2, r8
 8005bf8:	e7e1      	b.n	8005bbe <_printf_float+0x3ee>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	464a      	mov	r2, r9
 8005bfe:	4631      	mov	r1, r6
 8005c00:	4628      	mov	r0, r5
 8005c02:	47b8      	blx	r7
 8005c04:	3001      	adds	r0, #1
 8005c06:	f43f ae3e 	beq.w	8005886 <_printf_float+0xb6>
 8005c0a:	f108 0801 	add.w	r8, r8, #1
 8005c0e:	68e3      	ldr	r3, [r4, #12]
 8005c10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c12:	1a5b      	subs	r3, r3, r1
 8005c14:	4543      	cmp	r3, r8
 8005c16:	dcf0      	bgt.n	8005bfa <_printf_float+0x42a>
 8005c18:	e6fc      	b.n	8005a14 <_printf_float+0x244>
 8005c1a:	f04f 0800 	mov.w	r8, #0
 8005c1e:	f104 0919 	add.w	r9, r4, #25
 8005c22:	e7f4      	b.n	8005c0e <_printf_float+0x43e>

08005c24 <_printf_common>:
 8005c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c28:	4616      	mov	r6, r2
 8005c2a:	4698      	mov	r8, r3
 8005c2c:	688a      	ldr	r2, [r1, #8]
 8005c2e:	690b      	ldr	r3, [r1, #16]
 8005c30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c34:	4293      	cmp	r3, r2
 8005c36:	bfb8      	it	lt
 8005c38:	4613      	movlt	r3, r2
 8005c3a:	6033      	str	r3, [r6, #0]
 8005c3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c40:	4607      	mov	r7, r0
 8005c42:	460c      	mov	r4, r1
 8005c44:	b10a      	cbz	r2, 8005c4a <_printf_common+0x26>
 8005c46:	3301      	adds	r3, #1
 8005c48:	6033      	str	r3, [r6, #0]
 8005c4a:	6823      	ldr	r3, [r4, #0]
 8005c4c:	0699      	lsls	r1, r3, #26
 8005c4e:	bf42      	ittt	mi
 8005c50:	6833      	ldrmi	r3, [r6, #0]
 8005c52:	3302      	addmi	r3, #2
 8005c54:	6033      	strmi	r3, [r6, #0]
 8005c56:	6825      	ldr	r5, [r4, #0]
 8005c58:	f015 0506 	ands.w	r5, r5, #6
 8005c5c:	d106      	bne.n	8005c6c <_printf_common+0x48>
 8005c5e:	f104 0a19 	add.w	sl, r4, #25
 8005c62:	68e3      	ldr	r3, [r4, #12]
 8005c64:	6832      	ldr	r2, [r6, #0]
 8005c66:	1a9b      	subs	r3, r3, r2
 8005c68:	42ab      	cmp	r3, r5
 8005c6a:	dc26      	bgt.n	8005cba <_printf_common+0x96>
 8005c6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c70:	6822      	ldr	r2, [r4, #0]
 8005c72:	3b00      	subs	r3, #0
 8005c74:	bf18      	it	ne
 8005c76:	2301      	movne	r3, #1
 8005c78:	0692      	lsls	r2, r2, #26
 8005c7a:	d42b      	bmi.n	8005cd4 <_printf_common+0xb0>
 8005c7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c80:	4641      	mov	r1, r8
 8005c82:	4638      	mov	r0, r7
 8005c84:	47c8      	blx	r9
 8005c86:	3001      	adds	r0, #1
 8005c88:	d01e      	beq.n	8005cc8 <_printf_common+0xa4>
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	6922      	ldr	r2, [r4, #16]
 8005c8e:	f003 0306 	and.w	r3, r3, #6
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	bf02      	ittt	eq
 8005c96:	68e5      	ldreq	r5, [r4, #12]
 8005c98:	6833      	ldreq	r3, [r6, #0]
 8005c9a:	1aed      	subeq	r5, r5, r3
 8005c9c:	68a3      	ldr	r3, [r4, #8]
 8005c9e:	bf0c      	ite	eq
 8005ca0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ca4:	2500      	movne	r5, #0
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	bfc4      	itt	gt
 8005caa:	1a9b      	subgt	r3, r3, r2
 8005cac:	18ed      	addgt	r5, r5, r3
 8005cae:	2600      	movs	r6, #0
 8005cb0:	341a      	adds	r4, #26
 8005cb2:	42b5      	cmp	r5, r6
 8005cb4:	d11a      	bne.n	8005cec <_printf_common+0xc8>
 8005cb6:	2000      	movs	r0, #0
 8005cb8:	e008      	b.n	8005ccc <_printf_common+0xa8>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	4652      	mov	r2, sl
 8005cbe:	4641      	mov	r1, r8
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	47c8      	blx	r9
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d103      	bne.n	8005cd0 <_printf_common+0xac>
 8005cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cd0:	3501      	adds	r5, #1
 8005cd2:	e7c6      	b.n	8005c62 <_printf_common+0x3e>
 8005cd4:	18e1      	adds	r1, r4, r3
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	2030      	movs	r0, #48	@ 0x30
 8005cda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005cde:	4422      	add	r2, r4
 8005ce0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ce4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ce8:	3302      	adds	r3, #2
 8005cea:	e7c7      	b.n	8005c7c <_printf_common+0x58>
 8005cec:	2301      	movs	r3, #1
 8005cee:	4622      	mov	r2, r4
 8005cf0:	4641      	mov	r1, r8
 8005cf2:	4638      	mov	r0, r7
 8005cf4:	47c8      	blx	r9
 8005cf6:	3001      	adds	r0, #1
 8005cf8:	d0e6      	beq.n	8005cc8 <_printf_common+0xa4>
 8005cfa:	3601      	adds	r6, #1
 8005cfc:	e7d9      	b.n	8005cb2 <_printf_common+0x8e>
	...

08005d00 <_printf_i>:
 8005d00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d04:	7e0f      	ldrb	r7, [r1, #24]
 8005d06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d08:	2f78      	cmp	r7, #120	@ 0x78
 8005d0a:	4691      	mov	r9, r2
 8005d0c:	4680      	mov	r8, r0
 8005d0e:	460c      	mov	r4, r1
 8005d10:	469a      	mov	sl, r3
 8005d12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d16:	d807      	bhi.n	8005d28 <_printf_i+0x28>
 8005d18:	2f62      	cmp	r7, #98	@ 0x62
 8005d1a:	d80a      	bhi.n	8005d32 <_printf_i+0x32>
 8005d1c:	2f00      	cmp	r7, #0
 8005d1e:	f000 80d1 	beq.w	8005ec4 <_printf_i+0x1c4>
 8005d22:	2f58      	cmp	r7, #88	@ 0x58
 8005d24:	f000 80b8 	beq.w	8005e98 <_printf_i+0x198>
 8005d28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d30:	e03a      	b.n	8005da8 <_printf_i+0xa8>
 8005d32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d36:	2b15      	cmp	r3, #21
 8005d38:	d8f6      	bhi.n	8005d28 <_printf_i+0x28>
 8005d3a:	a101      	add	r1, pc, #4	@ (adr r1, 8005d40 <_printf_i+0x40>)
 8005d3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d40:	08005d99 	.word	0x08005d99
 8005d44:	08005dad 	.word	0x08005dad
 8005d48:	08005d29 	.word	0x08005d29
 8005d4c:	08005d29 	.word	0x08005d29
 8005d50:	08005d29 	.word	0x08005d29
 8005d54:	08005d29 	.word	0x08005d29
 8005d58:	08005dad 	.word	0x08005dad
 8005d5c:	08005d29 	.word	0x08005d29
 8005d60:	08005d29 	.word	0x08005d29
 8005d64:	08005d29 	.word	0x08005d29
 8005d68:	08005d29 	.word	0x08005d29
 8005d6c:	08005eab 	.word	0x08005eab
 8005d70:	08005dd7 	.word	0x08005dd7
 8005d74:	08005e65 	.word	0x08005e65
 8005d78:	08005d29 	.word	0x08005d29
 8005d7c:	08005d29 	.word	0x08005d29
 8005d80:	08005ecd 	.word	0x08005ecd
 8005d84:	08005d29 	.word	0x08005d29
 8005d88:	08005dd7 	.word	0x08005dd7
 8005d8c:	08005d29 	.word	0x08005d29
 8005d90:	08005d29 	.word	0x08005d29
 8005d94:	08005e6d 	.word	0x08005e6d
 8005d98:	6833      	ldr	r3, [r6, #0]
 8005d9a:	1d1a      	adds	r2, r3, #4
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6032      	str	r2, [r6, #0]
 8005da0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005da4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005da8:	2301      	movs	r3, #1
 8005daa:	e09c      	b.n	8005ee6 <_printf_i+0x1e6>
 8005dac:	6833      	ldr	r3, [r6, #0]
 8005dae:	6820      	ldr	r0, [r4, #0]
 8005db0:	1d19      	adds	r1, r3, #4
 8005db2:	6031      	str	r1, [r6, #0]
 8005db4:	0606      	lsls	r6, r0, #24
 8005db6:	d501      	bpl.n	8005dbc <_printf_i+0xbc>
 8005db8:	681d      	ldr	r5, [r3, #0]
 8005dba:	e003      	b.n	8005dc4 <_printf_i+0xc4>
 8005dbc:	0645      	lsls	r5, r0, #25
 8005dbe:	d5fb      	bpl.n	8005db8 <_printf_i+0xb8>
 8005dc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005dc4:	2d00      	cmp	r5, #0
 8005dc6:	da03      	bge.n	8005dd0 <_printf_i+0xd0>
 8005dc8:	232d      	movs	r3, #45	@ 0x2d
 8005dca:	426d      	negs	r5, r5
 8005dcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dd0:	4858      	ldr	r0, [pc, #352]	@ (8005f34 <_printf_i+0x234>)
 8005dd2:	230a      	movs	r3, #10
 8005dd4:	e011      	b.n	8005dfa <_printf_i+0xfa>
 8005dd6:	6821      	ldr	r1, [r4, #0]
 8005dd8:	6833      	ldr	r3, [r6, #0]
 8005dda:	0608      	lsls	r0, r1, #24
 8005ddc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005de0:	d402      	bmi.n	8005de8 <_printf_i+0xe8>
 8005de2:	0649      	lsls	r1, r1, #25
 8005de4:	bf48      	it	mi
 8005de6:	b2ad      	uxthmi	r5, r5
 8005de8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005dea:	4852      	ldr	r0, [pc, #328]	@ (8005f34 <_printf_i+0x234>)
 8005dec:	6033      	str	r3, [r6, #0]
 8005dee:	bf14      	ite	ne
 8005df0:	230a      	movne	r3, #10
 8005df2:	2308      	moveq	r3, #8
 8005df4:	2100      	movs	r1, #0
 8005df6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005dfa:	6866      	ldr	r6, [r4, #4]
 8005dfc:	60a6      	str	r6, [r4, #8]
 8005dfe:	2e00      	cmp	r6, #0
 8005e00:	db05      	blt.n	8005e0e <_printf_i+0x10e>
 8005e02:	6821      	ldr	r1, [r4, #0]
 8005e04:	432e      	orrs	r6, r5
 8005e06:	f021 0104 	bic.w	r1, r1, #4
 8005e0a:	6021      	str	r1, [r4, #0]
 8005e0c:	d04b      	beq.n	8005ea6 <_printf_i+0x1a6>
 8005e0e:	4616      	mov	r6, r2
 8005e10:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e14:	fb03 5711 	mls	r7, r3, r1, r5
 8005e18:	5dc7      	ldrb	r7, [r0, r7]
 8005e1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e1e:	462f      	mov	r7, r5
 8005e20:	42bb      	cmp	r3, r7
 8005e22:	460d      	mov	r5, r1
 8005e24:	d9f4      	bls.n	8005e10 <_printf_i+0x110>
 8005e26:	2b08      	cmp	r3, #8
 8005e28:	d10b      	bne.n	8005e42 <_printf_i+0x142>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	07df      	lsls	r7, r3, #31
 8005e2e:	d508      	bpl.n	8005e42 <_printf_i+0x142>
 8005e30:	6923      	ldr	r3, [r4, #16]
 8005e32:	6861      	ldr	r1, [r4, #4]
 8005e34:	4299      	cmp	r1, r3
 8005e36:	bfde      	ittt	le
 8005e38:	2330      	movle	r3, #48	@ 0x30
 8005e3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e42:	1b92      	subs	r2, r2, r6
 8005e44:	6122      	str	r2, [r4, #16]
 8005e46:	f8cd a000 	str.w	sl, [sp]
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	aa03      	add	r2, sp, #12
 8005e4e:	4621      	mov	r1, r4
 8005e50:	4640      	mov	r0, r8
 8005e52:	f7ff fee7 	bl	8005c24 <_printf_common>
 8005e56:	3001      	adds	r0, #1
 8005e58:	d14a      	bne.n	8005ef0 <_printf_i+0x1f0>
 8005e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e5e:	b004      	add	sp, #16
 8005e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e64:	6823      	ldr	r3, [r4, #0]
 8005e66:	f043 0320 	orr.w	r3, r3, #32
 8005e6a:	6023      	str	r3, [r4, #0]
 8005e6c:	4832      	ldr	r0, [pc, #200]	@ (8005f38 <_printf_i+0x238>)
 8005e6e:	2778      	movs	r7, #120	@ 0x78
 8005e70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	6831      	ldr	r1, [r6, #0]
 8005e78:	061f      	lsls	r7, r3, #24
 8005e7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e7e:	d402      	bmi.n	8005e86 <_printf_i+0x186>
 8005e80:	065f      	lsls	r7, r3, #25
 8005e82:	bf48      	it	mi
 8005e84:	b2ad      	uxthmi	r5, r5
 8005e86:	6031      	str	r1, [r6, #0]
 8005e88:	07d9      	lsls	r1, r3, #31
 8005e8a:	bf44      	itt	mi
 8005e8c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e90:	6023      	strmi	r3, [r4, #0]
 8005e92:	b11d      	cbz	r5, 8005e9c <_printf_i+0x19c>
 8005e94:	2310      	movs	r3, #16
 8005e96:	e7ad      	b.n	8005df4 <_printf_i+0xf4>
 8005e98:	4826      	ldr	r0, [pc, #152]	@ (8005f34 <_printf_i+0x234>)
 8005e9a:	e7e9      	b.n	8005e70 <_printf_i+0x170>
 8005e9c:	6823      	ldr	r3, [r4, #0]
 8005e9e:	f023 0320 	bic.w	r3, r3, #32
 8005ea2:	6023      	str	r3, [r4, #0]
 8005ea4:	e7f6      	b.n	8005e94 <_printf_i+0x194>
 8005ea6:	4616      	mov	r6, r2
 8005ea8:	e7bd      	b.n	8005e26 <_printf_i+0x126>
 8005eaa:	6833      	ldr	r3, [r6, #0]
 8005eac:	6825      	ldr	r5, [r4, #0]
 8005eae:	6961      	ldr	r1, [r4, #20]
 8005eb0:	1d18      	adds	r0, r3, #4
 8005eb2:	6030      	str	r0, [r6, #0]
 8005eb4:	062e      	lsls	r6, r5, #24
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	d501      	bpl.n	8005ebe <_printf_i+0x1be>
 8005eba:	6019      	str	r1, [r3, #0]
 8005ebc:	e002      	b.n	8005ec4 <_printf_i+0x1c4>
 8005ebe:	0668      	lsls	r0, r5, #25
 8005ec0:	d5fb      	bpl.n	8005eba <_printf_i+0x1ba>
 8005ec2:	8019      	strh	r1, [r3, #0]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	6123      	str	r3, [r4, #16]
 8005ec8:	4616      	mov	r6, r2
 8005eca:	e7bc      	b.n	8005e46 <_printf_i+0x146>
 8005ecc:	6833      	ldr	r3, [r6, #0]
 8005ece:	1d1a      	adds	r2, r3, #4
 8005ed0:	6032      	str	r2, [r6, #0]
 8005ed2:	681e      	ldr	r6, [r3, #0]
 8005ed4:	6862      	ldr	r2, [r4, #4]
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f7fa f979 	bl	80001d0 <memchr>
 8005ede:	b108      	cbz	r0, 8005ee4 <_printf_i+0x1e4>
 8005ee0:	1b80      	subs	r0, r0, r6
 8005ee2:	6060      	str	r0, [r4, #4]
 8005ee4:	6863      	ldr	r3, [r4, #4]
 8005ee6:	6123      	str	r3, [r4, #16]
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005eee:	e7aa      	b.n	8005e46 <_printf_i+0x146>
 8005ef0:	6923      	ldr	r3, [r4, #16]
 8005ef2:	4632      	mov	r2, r6
 8005ef4:	4649      	mov	r1, r9
 8005ef6:	4640      	mov	r0, r8
 8005ef8:	47d0      	blx	sl
 8005efa:	3001      	adds	r0, #1
 8005efc:	d0ad      	beq.n	8005e5a <_printf_i+0x15a>
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	079b      	lsls	r3, r3, #30
 8005f02:	d413      	bmi.n	8005f2c <_printf_i+0x22c>
 8005f04:	68e0      	ldr	r0, [r4, #12]
 8005f06:	9b03      	ldr	r3, [sp, #12]
 8005f08:	4298      	cmp	r0, r3
 8005f0a:	bfb8      	it	lt
 8005f0c:	4618      	movlt	r0, r3
 8005f0e:	e7a6      	b.n	8005e5e <_printf_i+0x15e>
 8005f10:	2301      	movs	r3, #1
 8005f12:	4632      	mov	r2, r6
 8005f14:	4649      	mov	r1, r9
 8005f16:	4640      	mov	r0, r8
 8005f18:	47d0      	blx	sl
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d09d      	beq.n	8005e5a <_printf_i+0x15a>
 8005f1e:	3501      	adds	r5, #1
 8005f20:	68e3      	ldr	r3, [r4, #12]
 8005f22:	9903      	ldr	r1, [sp, #12]
 8005f24:	1a5b      	subs	r3, r3, r1
 8005f26:	42ab      	cmp	r3, r5
 8005f28:	dcf2      	bgt.n	8005f10 <_printf_i+0x210>
 8005f2a:	e7eb      	b.n	8005f04 <_printf_i+0x204>
 8005f2c:	2500      	movs	r5, #0
 8005f2e:	f104 0619 	add.w	r6, r4, #25
 8005f32:	e7f5      	b.n	8005f20 <_printf_i+0x220>
 8005f34:	08008752 	.word	0x08008752
 8005f38:	08008763 	.word	0x08008763

08005f3c <std>:
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	b510      	push	{r4, lr}
 8005f40:	4604      	mov	r4, r0
 8005f42:	e9c0 3300 	strd	r3, r3, [r0]
 8005f46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f4a:	6083      	str	r3, [r0, #8]
 8005f4c:	8181      	strh	r1, [r0, #12]
 8005f4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f50:	81c2      	strh	r2, [r0, #14]
 8005f52:	6183      	str	r3, [r0, #24]
 8005f54:	4619      	mov	r1, r3
 8005f56:	2208      	movs	r2, #8
 8005f58:	305c      	adds	r0, #92	@ 0x5c
 8005f5a:	f000 fa01 	bl	8006360 <memset>
 8005f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f94 <std+0x58>)
 8005f60:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f62:	4b0d      	ldr	r3, [pc, #52]	@ (8005f98 <std+0x5c>)
 8005f64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f66:	4b0d      	ldr	r3, [pc, #52]	@ (8005f9c <std+0x60>)
 8005f68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fa0 <std+0x64>)
 8005f6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fa4 <std+0x68>)
 8005f70:	6224      	str	r4, [r4, #32]
 8005f72:	429c      	cmp	r4, r3
 8005f74:	d006      	beq.n	8005f84 <std+0x48>
 8005f76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f7a:	4294      	cmp	r4, r2
 8005f7c:	d002      	beq.n	8005f84 <std+0x48>
 8005f7e:	33d0      	adds	r3, #208	@ 0xd0
 8005f80:	429c      	cmp	r4, r3
 8005f82:	d105      	bne.n	8005f90 <std+0x54>
 8005f84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f8c:	f000 ba74 	b.w	8006478 <__retarget_lock_init_recursive>
 8005f90:	bd10      	pop	{r4, pc}
 8005f92:	bf00      	nop
 8005f94:	080061b1 	.word	0x080061b1
 8005f98:	080061d3 	.word	0x080061d3
 8005f9c:	0800620b 	.word	0x0800620b
 8005fa0:	0800622f 	.word	0x0800622f
 8005fa4:	20000ad4 	.word	0x20000ad4

08005fa8 <stdio_exit_handler>:
 8005fa8:	4a02      	ldr	r2, [pc, #8]	@ (8005fb4 <stdio_exit_handler+0xc>)
 8005faa:	4903      	ldr	r1, [pc, #12]	@ (8005fb8 <stdio_exit_handler+0x10>)
 8005fac:	4803      	ldr	r0, [pc, #12]	@ (8005fbc <stdio_exit_handler+0x14>)
 8005fae:	f000 b869 	b.w	8006084 <_fwalk_sglue>
 8005fb2:	bf00      	nop
 8005fb4:	2000073c 	.word	0x2000073c
 8005fb8:	08007c65 	.word	0x08007c65
 8005fbc:	2000074c 	.word	0x2000074c

08005fc0 <cleanup_stdio>:
 8005fc0:	6841      	ldr	r1, [r0, #4]
 8005fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ff4 <cleanup_stdio+0x34>)
 8005fc4:	4299      	cmp	r1, r3
 8005fc6:	b510      	push	{r4, lr}
 8005fc8:	4604      	mov	r4, r0
 8005fca:	d001      	beq.n	8005fd0 <cleanup_stdio+0x10>
 8005fcc:	f001 fe4a 	bl	8007c64 <_fflush_r>
 8005fd0:	68a1      	ldr	r1, [r4, #8]
 8005fd2:	4b09      	ldr	r3, [pc, #36]	@ (8005ff8 <cleanup_stdio+0x38>)
 8005fd4:	4299      	cmp	r1, r3
 8005fd6:	d002      	beq.n	8005fde <cleanup_stdio+0x1e>
 8005fd8:	4620      	mov	r0, r4
 8005fda:	f001 fe43 	bl	8007c64 <_fflush_r>
 8005fde:	68e1      	ldr	r1, [r4, #12]
 8005fe0:	4b06      	ldr	r3, [pc, #24]	@ (8005ffc <cleanup_stdio+0x3c>)
 8005fe2:	4299      	cmp	r1, r3
 8005fe4:	d004      	beq.n	8005ff0 <cleanup_stdio+0x30>
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fec:	f001 be3a 	b.w	8007c64 <_fflush_r>
 8005ff0:	bd10      	pop	{r4, pc}
 8005ff2:	bf00      	nop
 8005ff4:	20000ad4 	.word	0x20000ad4
 8005ff8:	20000b3c 	.word	0x20000b3c
 8005ffc:	20000ba4 	.word	0x20000ba4

08006000 <global_stdio_init.part.0>:
 8006000:	b510      	push	{r4, lr}
 8006002:	4b0b      	ldr	r3, [pc, #44]	@ (8006030 <global_stdio_init.part.0+0x30>)
 8006004:	4c0b      	ldr	r4, [pc, #44]	@ (8006034 <global_stdio_init.part.0+0x34>)
 8006006:	4a0c      	ldr	r2, [pc, #48]	@ (8006038 <global_stdio_init.part.0+0x38>)
 8006008:	601a      	str	r2, [r3, #0]
 800600a:	4620      	mov	r0, r4
 800600c:	2200      	movs	r2, #0
 800600e:	2104      	movs	r1, #4
 8006010:	f7ff ff94 	bl	8005f3c <std>
 8006014:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006018:	2201      	movs	r2, #1
 800601a:	2109      	movs	r1, #9
 800601c:	f7ff ff8e 	bl	8005f3c <std>
 8006020:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006024:	2202      	movs	r2, #2
 8006026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800602a:	2112      	movs	r1, #18
 800602c:	f7ff bf86 	b.w	8005f3c <std>
 8006030:	20000c0c 	.word	0x20000c0c
 8006034:	20000ad4 	.word	0x20000ad4
 8006038:	08005fa9 	.word	0x08005fa9

0800603c <__sfp_lock_acquire>:
 800603c:	4801      	ldr	r0, [pc, #4]	@ (8006044 <__sfp_lock_acquire+0x8>)
 800603e:	f000 ba1c 	b.w	800647a <__retarget_lock_acquire_recursive>
 8006042:	bf00      	nop
 8006044:	20000c15 	.word	0x20000c15

08006048 <__sfp_lock_release>:
 8006048:	4801      	ldr	r0, [pc, #4]	@ (8006050 <__sfp_lock_release+0x8>)
 800604a:	f000 ba17 	b.w	800647c <__retarget_lock_release_recursive>
 800604e:	bf00      	nop
 8006050:	20000c15 	.word	0x20000c15

08006054 <__sinit>:
 8006054:	b510      	push	{r4, lr}
 8006056:	4604      	mov	r4, r0
 8006058:	f7ff fff0 	bl	800603c <__sfp_lock_acquire>
 800605c:	6a23      	ldr	r3, [r4, #32]
 800605e:	b11b      	cbz	r3, 8006068 <__sinit+0x14>
 8006060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006064:	f7ff bff0 	b.w	8006048 <__sfp_lock_release>
 8006068:	4b04      	ldr	r3, [pc, #16]	@ (800607c <__sinit+0x28>)
 800606a:	6223      	str	r3, [r4, #32]
 800606c:	4b04      	ldr	r3, [pc, #16]	@ (8006080 <__sinit+0x2c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1f5      	bne.n	8006060 <__sinit+0xc>
 8006074:	f7ff ffc4 	bl	8006000 <global_stdio_init.part.0>
 8006078:	e7f2      	b.n	8006060 <__sinit+0xc>
 800607a:	bf00      	nop
 800607c:	08005fc1 	.word	0x08005fc1
 8006080:	20000c0c 	.word	0x20000c0c

08006084 <_fwalk_sglue>:
 8006084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006088:	4607      	mov	r7, r0
 800608a:	4688      	mov	r8, r1
 800608c:	4614      	mov	r4, r2
 800608e:	2600      	movs	r6, #0
 8006090:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006094:	f1b9 0901 	subs.w	r9, r9, #1
 8006098:	d505      	bpl.n	80060a6 <_fwalk_sglue+0x22>
 800609a:	6824      	ldr	r4, [r4, #0]
 800609c:	2c00      	cmp	r4, #0
 800609e:	d1f7      	bne.n	8006090 <_fwalk_sglue+0xc>
 80060a0:	4630      	mov	r0, r6
 80060a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a6:	89ab      	ldrh	r3, [r5, #12]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d907      	bls.n	80060bc <_fwalk_sglue+0x38>
 80060ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060b0:	3301      	adds	r3, #1
 80060b2:	d003      	beq.n	80060bc <_fwalk_sglue+0x38>
 80060b4:	4629      	mov	r1, r5
 80060b6:	4638      	mov	r0, r7
 80060b8:	47c0      	blx	r8
 80060ba:	4306      	orrs	r6, r0
 80060bc:	3568      	adds	r5, #104	@ 0x68
 80060be:	e7e9      	b.n	8006094 <_fwalk_sglue+0x10>

080060c0 <iprintf>:
 80060c0:	b40f      	push	{r0, r1, r2, r3}
 80060c2:	b507      	push	{r0, r1, r2, lr}
 80060c4:	4906      	ldr	r1, [pc, #24]	@ (80060e0 <iprintf+0x20>)
 80060c6:	ab04      	add	r3, sp, #16
 80060c8:	6808      	ldr	r0, [r1, #0]
 80060ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80060ce:	6881      	ldr	r1, [r0, #8]
 80060d0:	9301      	str	r3, [sp, #4]
 80060d2:	f001 fc2b 	bl	800792c <_vfiprintf_r>
 80060d6:	b003      	add	sp, #12
 80060d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80060dc:	b004      	add	sp, #16
 80060de:	4770      	bx	lr
 80060e0:	20000748 	.word	0x20000748

080060e4 <putchar>:
 80060e4:	4b02      	ldr	r3, [pc, #8]	@ (80060f0 <putchar+0xc>)
 80060e6:	4601      	mov	r1, r0
 80060e8:	6818      	ldr	r0, [r3, #0]
 80060ea:	6882      	ldr	r2, [r0, #8]
 80060ec:	f001 be44 	b.w	8007d78 <_putc_r>
 80060f0:	20000748 	.word	0x20000748

080060f4 <_puts_r>:
 80060f4:	6a03      	ldr	r3, [r0, #32]
 80060f6:	b570      	push	{r4, r5, r6, lr}
 80060f8:	6884      	ldr	r4, [r0, #8]
 80060fa:	4605      	mov	r5, r0
 80060fc:	460e      	mov	r6, r1
 80060fe:	b90b      	cbnz	r3, 8006104 <_puts_r+0x10>
 8006100:	f7ff ffa8 	bl	8006054 <__sinit>
 8006104:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006106:	07db      	lsls	r3, r3, #31
 8006108:	d405      	bmi.n	8006116 <_puts_r+0x22>
 800610a:	89a3      	ldrh	r3, [r4, #12]
 800610c:	0598      	lsls	r0, r3, #22
 800610e:	d402      	bmi.n	8006116 <_puts_r+0x22>
 8006110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006112:	f000 f9b2 	bl	800647a <__retarget_lock_acquire_recursive>
 8006116:	89a3      	ldrh	r3, [r4, #12]
 8006118:	0719      	lsls	r1, r3, #28
 800611a:	d502      	bpl.n	8006122 <_puts_r+0x2e>
 800611c:	6923      	ldr	r3, [r4, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d135      	bne.n	800618e <_puts_r+0x9a>
 8006122:	4621      	mov	r1, r4
 8006124:	4628      	mov	r0, r5
 8006126:	f000 f8c5 	bl	80062b4 <__swsetup_r>
 800612a:	b380      	cbz	r0, 800618e <_puts_r+0x9a>
 800612c:	f04f 35ff 	mov.w	r5, #4294967295
 8006130:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006132:	07da      	lsls	r2, r3, #31
 8006134:	d405      	bmi.n	8006142 <_puts_r+0x4e>
 8006136:	89a3      	ldrh	r3, [r4, #12]
 8006138:	059b      	lsls	r3, r3, #22
 800613a:	d402      	bmi.n	8006142 <_puts_r+0x4e>
 800613c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800613e:	f000 f99d 	bl	800647c <__retarget_lock_release_recursive>
 8006142:	4628      	mov	r0, r5
 8006144:	bd70      	pop	{r4, r5, r6, pc}
 8006146:	2b00      	cmp	r3, #0
 8006148:	da04      	bge.n	8006154 <_puts_r+0x60>
 800614a:	69a2      	ldr	r2, [r4, #24]
 800614c:	429a      	cmp	r2, r3
 800614e:	dc17      	bgt.n	8006180 <_puts_r+0x8c>
 8006150:	290a      	cmp	r1, #10
 8006152:	d015      	beq.n	8006180 <_puts_r+0x8c>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	6022      	str	r2, [r4, #0]
 800615a:	7019      	strb	r1, [r3, #0]
 800615c:	68a3      	ldr	r3, [r4, #8]
 800615e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006162:	3b01      	subs	r3, #1
 8006164:	60a3      	str	r3, [r4, #8]
 8006166:	2900      	cmp	r1, #0
 8006168:	d1ed      	bne.n	8006146 <_puts_r+0x52>
 800616a:	2b00      	cmp	r3, #0
 800616c:	da11      	bge.n	8006192 <_puts_r+0x9e>
 800616e:	4622      	mov	r2, r4
 8006170:	210a      	movs	r1, #10
 8006172:	4628      	mov	r0, r5
 8006174:	f000 f85f 	bl	8006236 <__swbuf_r>
 8006178:	3001      	adds	r0, #1
 800617a:	d0d7      	beq.n	800612c <_puts_r+0x38>
 800617c:	250a      	movs	r5, #10
 800617e:	e7d7      	b.n	8006130 <_puts_r+0x3c>
 8006180:	4622      	mov	r2, r4
 8006182:	4628      	mov	r0, r5
 8006184:	f000 f857 	bl	8006236 <__swbuf_r>
 8006188:	3001      	adds	r0, #1
 800618a:	d1e7      	bne.n	800615c <_puts_r+0x68>
 800618c:	e7ce      	b.n	800612c <_puts_r+0x38>
 800618e:	3e01      	subs	r6, #1
 8006190:	e7e4      	b.n	800615c <_puts_r+0x68>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	1c5a      	adds	r2, r3, #1
 8006196:	6022      	str	r2, [r4, #0]
 8006198:	220a      	movs	r2, #10
 800619a:	701a      	strb	r2, [r3, #0]
 800619c:	e7ee      	b.n	800617c <_puts_r+0x88>
	...

080061a0 <puts>:
 80061a0:	4b02      	ldr	r3, [pc, #8]	@ (80061ac <puts+0xc>)
 80061a2:	4601      	mov	r1, r0
 80061a4:	6818      	ldr	r0, [r3, #0]
 80061a6:	f7ff bfa5 	b.w	80060f4 <_puts_r>
 80061aa:	bf00      	nop
 80061ac:	20000748 	.word	0x20000748

080061b0 <__sread>:
 80061b0:	b510      	push	{r4, lr}
 80061b2:	460c      	mov	r4, r1
 80061b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b8:	f000 f900 	bl	80063bc <_read_r>
 80061bc:	2800      	cmp	r0, #0
 80061be:	bfab      	itete	ge
 80061c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061c2:	89a3      	ldrhlt	r3, [r4, #12]
 80061c4:	181b      	addge	r3, r3, r0
 80061c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80061ca:	bfac      	ite	ge
 80061cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80061ce:	81a3      	strhlt	r3, [r4, #12]
 80061d0:	bd10      	pop	{r4, pc}

080061d2 <__swrite>:
 80061d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061d6:	461f      	mov	r7, r3
 80061d8:	898b      	ldrh	r3, [r1, #12]
 80061da:	05db      	lsls	r3, r3, #23
 80061dc:	4605      	mov	r5, r0
 80061de:	460c      	mov	r4, r1
 80061e0:	4616      	mov	r6, r2
 80061e2:	d505      	bpl.n	80061f0 <__swrite+0x1e>
 80061e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e8:	2302      	movs	r3, #2
 80061ea:	2200      	movs	r2, #0
 80061ec:	f000 f8d4 	bl	8006398 <_lseek_r>
 80061f0:	89a3      	ldrh	r3, [r4, #12]
 80061f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061fa:	81a3      	strh	r3, [r4, #12]
 80061fc:	4632      	mov	r2, r6
 80061fe:	463b      	mov	r3, r7
 8006200:	4628      	mov	r0, r5
 8006202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006206:	f000 b8fb 	b.w	8006400 <_write_r>

0800620a <__sseek>:
 800620a:	b510      	push	{r4, lr}
 800620c:	460c      	mov	r4, r1
 800620e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006212:	f000 f8c1 	bl	8006398 <_lseek_r>
 8006216:	1c43      	adds	r3, r0, #1
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	bf15      	itete	ne
 800621c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800621e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006222:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006226:	81a3      	strheq	r3, [r4, #12]
 8006228:	bf18      	it	ne
 800622a:	81a3      	strhne	r3, [r4, #12]
 800622c:	bd10      	pop	{r4, pc}

0800622e <__sclose>:
 800622e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006232:	f000 b8a1 	b.w	8006378 <_close_r>

08006236 <__swbuf_r>:
 8006236:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006238:	460e      	mov	r6, r1
 800623a:	4614      	mov	r4, r2
 800623c:	4605      	mov	r5, r0
 800623e:	b118      	cbz	r0, 8006248 <__swbuf_r+0x12>
 8006240:	6a03      	ldr	r3, [r0, #32]
 8006242:	b90b      	cbnz	r3, 8006248 <__swbuf_r+0x12>
 8006244:	f7ff ff06 	bl	8006054 <__sinit>
 8006248:	69a3      	ldr	r3, [r4, #24]
 800624a:	60a3      	str	r3, [r4, #8]
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	071a      	lsls	r2, r3, #28
 8006250:	d501      	bpl.n	8006256 <__swbuf_r+0x20>
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	b943      	cbnz	r3, 8006268 <__swbuf_r+0x32>
 8006256:	4621      	mov	r1, r4
 8006258:	4628      	mov	r0, r5
 800625a:	f000 f82b 	bl	80062b4 <__swsetup_r>
 800625e:	b118      	cbz	r0, 8006268 <__swbuf_r+0x32>
 8006260:	f04f 37ff 	mov.w	r7, #4294967295
 8006264:	4638      	mov	r0, r7
 8006266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	6922      	ldr	r2, [r4, #16]
 800626c:	1a98      	subs	r0, r3, r2
 800626e:	6963      	ldr	r3, [r4, #20]
 8006270:	b2f6      	uxtb	r6, r6
 8006272:	4283      	cmp	r3, r0
 8006274:	4637      	mov	r7, r6
 8006276:	dc05      	bgt.n	8006284 <__swbuf_r+0x4e>
 8006278:	4621      	mov	r1, r4
 800627a:	4628      	mov	r0, r5
 800627c:	f001 fcf2 	bl	8007c64 <_fflush_r>
 8006280:	2800      	cmp	r0, #0
 8006282:	d1ed      	bne.n	8006260 <__swbuf_r+0x2a>
 8006284:	68a3      	ldr	r3, [r4, #8]
 8006286:	3b01      	subs	r3, #1
 8006288:	60a3      	str	r3, [r4, #8]
 800628a:	6823      	ldr	r3, [r4, #0]
 800628c:	1c5a      	adds	r2, r3, #1
 800628e:	6022      	str	r2, [r4, #0]
 8006290:	701e      	strb	r6, [r3, #0]
 8006292:	6962      	ldr	r2, [r4, #20]
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	429a      	cmp	r2, r3
 8006298:	d004      	beq.n	80062a4 <__swbuf_r+0x6e>
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	07db      	lsls	r3, r3, #31
 800629e:	d5e1      	bpl.n	8006264 <__swbuf_r+0x2e>
 80062a0:	2e0a      	cmp	r6, #10
 80062a2:	d1df      	bne.n	8006264 <__swbuf_r+0x2e>
 80062a4:	4621      	mov	r1, r4
 80062a6:	4628      	mov	r0, r5
 80062a8:	f001 fcdc 	bl	8007c64 <_fflush_r>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d0d9      	beq.n	8006264 <__swbuf_r+0x2e>
 80062b0:	e7d6      	b.n	8006260 <__swbuf_r+0x2a>
	...

080062b4 <__swsetup_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4b29      	ldr	r3, [pc, #164]	@ (800635c <__swsetup_r+0xa8>)
 80062b8:	4605      	mov	r5, r0
 80062ba:	6818      	ldr	r0, [r3, #0]
 80062bc:	460c      	mov	r4, r1
 80062be:	b118      	cbz	r0, 80062c8 <__swsetup_r+0x14>
 80062c0:	6a03      	ldr	r3, [r0, #32]
 80062c2:	b90b      	cbnz	r3, 80062c8 <__swsetup_r+0x14>
 80062c4:	f7ff fec6 	bl	8006054 <__sinit>
 80062c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062cc:	0719      	lsls	r1, r3, #28
 80062ce:	d422      	bmi.n	8006316 <__swsetup_r+0x62>
 80062d0:	06da      	lsls	r2, r3, #27
 80062d2:	d407      	bmi.n	80062e4 <__swsetup_r+0x30>
 80062d4:	2209      	movs	r2, #9
 80062d6:	602a      	str	r2, [r5, #0]
 80062d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062dc:	81a3      	strh	r3, [r4, #12]
 80062de:	f04f 30ff 	mov.w	r0, #4294967295
 80062e2:	e033      	b.n	800634c <__swsetup_r+0x98>
 80062e4:	0758      	lsls	r0, r3, #29
 80062e6:	d512      	bpl.n	800630e <__swsetup_r+0x5a>
 80062e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80062ea:	b141      	cbz	r1, 80062fe <__swsetup_r+0x4a>
 80062ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80062f0:	4299      	cmp	r1, r3
 80062f2:	d002      	beq.n	80062fa <__swsetup_r+0x46>
 80062f4:	4628      	mov	r0, r5
 80062f6:	f000 ff2b 	bl	8007150 <_free_r>
 80062fa:	2300      	movs	r3, #0
 80062fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006304:	81a3      	strh	r3, [r4, #12]
 8006306:	2300      	movs	r3, #0
 8006308:	6063      	str	r3, [r4, #4]
 800630a:	6923      	ldr	r3, [r4, #16]
 800630c:	6023      	str	r3, [r4, #0]
 800630e:	89a3      	ldrh	r3, [r4, #12]
 8006310:	f043 0308 	orr.w	r3, r3, #8
 8006314:	81a3      	strh	r3, [r4, #12]
 8006316:	6923      	ldr	r3, [r4, #16]
 8006318:	b94b      	cbnz	r3, 800632e <__swsetup_r+0x7a>
 800631a:	89a3      	ldrh	r3, [r4, #12]
 800631c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006324:	d003      	beq.n	800632e <__swsetup_r+0x7a>
 8006326:	4621      	mov	r1, r4
 8006328:	4628      	mov	r0, r5
 800632a:	f001 fce9 	bl	8007d00 <__smakebuf_r>
 800632e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006332:	f013 0201 	ands.w	r2, r3, #1
 8006336:	d00a      	beq.n	800634e <__swsetup_r+0x9a>
 8006338:	2200      	movs	r2, #0
 800633a:	60a2      	str	r2, [r4, #8]
 800633c:	6962      	ldr	r2, [r4, #20]
 800633e:	4252      	negs	r2, r2
 8006340:	61a2      	str	r2, [r4, #24]
 8006342:	6922      	ldr	r2, [r4, #16]
 8006344:	b942      	cbnz	r2, 8006358 <__swsetup_r+0xa4>
 8006346:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800634a:	d1c5      	bne.n	80062d8 <__swsetup_r+0x24>
 800634c:	bd38      	pop	{r3, r4, r5, pc}
 800634e:	0799      	lsls	r1, r3, #30
 8006350:	bf58      	it	pl
 8006352:	6962      	ldrpl	r2, [r4, #20]
 8006354:	60a2      	str	r2, [r4, #8]
 8006356:	e7f4      	b.n	8006342 <__swsetup_r+0x8e>
 8006358:	2000      	movs	r0, #0
 800635a:	e7f7      	b.n	800634c <__swsetup_r+0x98>
 800635c:	20000748 	.word	0x20000748

08006360 <memset>:
 8006360:	4402      	add	r2, r0
 8006362:	4603      	mov	r3, r0
 8006364:	4293      	cmp	r3, r2
 8006366:	d100      	bne.n	800636a <memset+0xa>
 8006368:	4770      	bx	lr
 800636a:	f803 1b01 	strb.w	r1, [r3], #1
 800636e:	e7f9      	b.n	8006364 <memset+0x4>

08006370 <_localeconv_r>:
 8006370:	4800      	ldr	r0, [pc, #0]	@ (8006374 <_localeconv_r+0x4>)
 8006372:	4770      	bx	lr
 8006374:	20000888 	.word	0x20000888

08006378 <_close_r>:
 8006378:	b538      	push	{r3, r4, r5, lr}
 800637a:	4d06      	ldr	r5, [pc, #24]	@ (8006394 <_close_r+0x1c>)
 800637c:	2300      	movs	r3, #0
 800637e:	4604      	mov	r4, r0
 8006380:	4608      	mov	r0, r1
 8006382:	602b      	str	r3, [r5, #0]
 8006384:	f7fb f960 	bl	8001648 <_close>
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	d102      	bne.n	8006392 <_close_r+0x1a>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	b103      	cbz	r3, 8006392 <_close_r+0x1a>
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	20000c10 	.word	0x20000c10

08006398 <_lseek_r>:
 8006398:	b538      	push	{r3, r4, r5, lr}
 800639a:	4d07      	ldr	r5, [pc, #28]	@ (80063b8 <_lseek_r+0x20>)
 800639c:	4604      	mov	r4, r0
 800639e:	4608      	mov	r0, r1
 80063a0:	4611      	mov	r1, r2
 80063a2:	2200      	movs	r2, #0
 80063a4:	602a      	str	r2, [r5, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	f7fb f975 	bl	8001696 <_lseek>
 80063ac:	1c43      	adds	r3, r0, #1
 80063ae:	d102      	bne.n	80063b6 <_lseek_r+0x1e>
 80063b0:	682b      	ldr	r3, [r5, #0]
 80063b2:	b103      	cbz	r3, 80063b6 <_lseek_r+0x1e>
 80063b4:	6023      	str	r3, [r4, #0]
 80063b6:	bd38      	pop	{r3, r4, r5, pc}
 80063b8:	20000c10 	.word	0x20000c10

080063bc <_read_r>:
 80063bc:	b538      	push	{r3, r4, r5, lr}
 80063be:	4d07      	ldr	r5, [pc, #28]	@ (80063dc <_read_r+0x20>)
 80063c0:	4604      	mov	r4, r0
 80063c2:	4608      	mov	r0, r1
 80063c4:	4611      	mov	r1, r2
 80063c6:	2200      	movs	r2, #0
 80063c8:	602a      	str	r2, [r5, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	f7fb f903 	bl	80015d6 <_read>
 80063d0:	1c43      	adds	r3, r0, #1
 80063d2:	d102      	bne.n	80063da <_read_r+0x1e>
 80063d4:	682b      	ldr	r3, [r5, #0]
 80063d6:	b103      	cbz	r3, 80063da <_read_r+0x1e>
 80063d8:	6023      	str	r3, [r4, #0]
 80063da:	bd38      	pop	{r3, r4, r5, pc}
 80063dc:	20000c10 	.word	0x20000c10

080063e0 <_sbrk_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	@ (80063fc <_sbrk_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f7fb f960 	bl	80016b0 <_sbrk>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_sbrk_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_sbrk_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	20000c10 	.word	0x20000c10

08006400 <_write_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4d07      	ldr	r5, [pc, #28]	@ (8006420 <_write_r+0x20>)
 8006404:	4604      	mov	r4, r0
 8006406:	4608      	mov	r0, r1
 8006408:	4611      	mov	r1, r2
 800640a:	2200      	movs	r2, #0
 800640c:	602a      	str	r2, [r5, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	f7fb f8fe 	bl	8001610 <_write>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d102      	bne.n	800641e <_write_r+0x1e>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	b103      	cbz	r3, 800641e <_write_r+0x1e>
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	bd38      	pop	{r3, r4, r5, pc}
 8006420:	20000c10 	.word	0x20000c10

08006424 <__errno>:
 8006424:	4b01      	ldr	r3, [pc, #4]	@ (800642c <__errno+0x8>)
 8006426:	6818      	ldr	r0, [r3, #0]
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	20000748 	.word	0x20000748

08006430 <__libc_init_array>:
 8006430:	b570      	push	{r4, r5, r6, lr}
 8006432:	4d0d      	ldr	r5, [pc, #52]	@ (8006468 <__libc_init_array+0x38>)
 8006434:	4c0d      	ldr	r4, [pc, #52]	@ (800646c <__libc_init_array+0x3c>)
 8006436:	1b64      	subs	r4, r4, r5
 8006438:	10a4      	asrs	r4, r4, #2
 800643a:	2600      	movs	r6, #0
 800643c:	42a6      	cmp	r6, r4
 800643e:	d109      	bne.n	8006454 <__libc_init_array+0x24>
 8006440:	4d0b      	ldr	r5, [pc, #44]	@ (8006470 <__libc_init_array+0x40>)
 8006442:	4c0c      	ldr	r4, [pc, #48]	@ (8006474 <__libc_init_array+0x44>)
 8006444:	f001 fed2 	bl	80081ec <_init>
 8006448:	1b64      	subs	r4, r4, r5
 800644a:	10a4      	asrs	r4, r4, #2
 800644c:	2600      	movs	r6, #0
 800644e:	42a6      	cmp	r6, r4
 8006450:	d105      	bne.n	800645e <__libc_init_array+0x2e>
 8006452:	bd70      	pop	{r4, r5, r6, pc}
 8006454:	f855 3b04 	ldr.w	r3, [r5], #4
 8006458:	4798      	blx	r3
 800645a:	3601      	adds	r6, #1
 800645c:	e7ee      	b.n	800643c <__libc_init_array+0xc>
 800645e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006462:	4798      	blx	r3
 8006464:	3601      	adds	r6, #1
 8006466:	e7f2      	b.n	800644e <__libc_init_array+0x1e>
 8006468:	08008ad4 	.word	0x08008ad4
 800646c:	08008ad4 	.word	0x08008ad4
 8006470:	08008ad4 	.word	0x08008ad4
 8006474:	08008ad8 	.word	0x08008ad8

08006478 <__retarget_lock_init_recursive>:
 8006478:	4770      	bx	lr

0800647a <__retarget_lock_acquire_recursive>:
 800647a:	4770      	bx	lr

0800647c <__retarget_lock_release_recursive>:
 800647c:	4770      	bx	lr

0800647e <memcpy>:
 800647e:	440a      	add	r2, r1
 8006480:	4291      	cmp	r1, r2
 8006482:	f100 33ff 	add.w	r3, r0, #4294967295
 8006486:	d100      	bne.n	800648a <memcpy+0xc>
 8006488:	4770      	bx	lr
 800648a:	b510      	push	{r4, lr}
 800648c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006490:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006494:	4291      	cmp	r1, r2
 8006496:	d1f9      	bne.n	800648c <memcpy+0xe>
 8006498:	bd10      	pop	{r4, pc}

0800649a <quorem>:
 800649a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649e:	6903      	ldr	r3, [r0, #16]
 80064a0:	690c      	ldr	r4, [r1, #16]
 80064a2:	42a3      	cmp	r3, r4
 80064a4:	4607      	mov	r7, r0
 80064a6:	db7e      	blt.n	80065a6 <quorem+0x10c>
 80064a8:	3c01      	subs	r4, #1
 80064aa:	f101 0814 	add.w	r8, r1, #20
 80064ae:	00a3      	lsls	r3, r4, #2
 80064b0:	f100 0514 	add.w	r5, r0, #20
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064ba:	9301      	str	r3, [sp, #4]
 80064bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80064c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064c4:	3301      	adds	r3, #1
 80064c6:	429a      	cmp	r2, r3
 80064c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80064cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80064d0:	d32e      	bcc.n	8006530 <quorem+0x96>
 80064d2:	f04f 0a00 	mov.w	sl, #0
 80064d6:	46c4      	mov	ip, r8
 80064d8:	46ae      	mov	lr, r5
 80064da:	46d3      	mov	fp, sl
 80064dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80064e0:	b298      	uxth	r0, r3
 80064e2:	fb06 a000 	mla	r0, r6, r0, sl
 80064e6:	0c02      	lsrs	r2, r0, #16
 80064e8:	0c1b      	lsrs	r3, r3, #16
 80064ea:	fb06 2303 	mla	r3, r6, r3, r2
 80064ee:	f8de 2000 	ldr.w	r2, [lr]
 80064f2:	b280      	uxth	r0, r0
 80064f4:	b292      	uxth	r2, r2
 80064f6:	1a12      	subs	r2, r2, r0
 80064f8:	445a      	add	r2, fp
 80064fa:	f8de 0000 	ldr.w	r0, [lr]
 80064fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006502:	b29b      	uxth	r3, r3
 8006504:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006508:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800650c:	b292      	uxth	r2, r2
 800650e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006512:	45e1      	cmp	r9, ip
 8006514:	f84e 2b04 	str.w	r2, [lr], #4
 8006518:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800651c:	d2de      	bcs.n	80064dc <quorem+0x42>
 800651e:	9b00      	ldr	r3, [sp, #0]
 8006520:	58eb      	ldr	r3, [r5, r3]
 8006522:	b92b      	cbnz	r3, 8006530 <quorem+0x96>
 8006524:	9b01      	ldr	r3, [sp, #4]
 8006526:	3b04      	subs	r3, #4
 8006528:	429d      	cmp	r5, r3
 800652a:	461a      	mov	r2, r3
 800652c:	d32f      	bcc.n	800658e <quorem+0xf4>
 800652e:	613c      	str	r4, [r7, #16]
 8006530:	4638      	mov	r0, r7
 8006532:	f001 f8c9 	bl	80076c8 <__mcmp>
 8006536:	2800      	cmp	r0, #0
 8006538:	db25      	blt.n	8006586 <quorem+0xec>
 800653a:	4629      	mov	r1, r5
 800653c:	2000      	movs	r0, #0
 800653e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006542:	f8d1 c000 	ldr.w	ip, [r1]
 8006546:	fa1f fe82 	uxth.w	lr, r2
 800654a:	fa1f f38c 	uxth.w	r3, ip
 800654e:	eba3 030e 	sub.w	r3, r3, lr
 8006552:	4403      	add	r3, r0
 8006554:	0c12      	lsrs	r2, r2, #16
 8006556:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800655a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800655e:	b29b      	uxth	r3, r3
 8006560:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006564:	45c1      	cmp	r9, r8
 8006566:	f841 3b04 	str.w	r3, [r1], #4
 800656a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800656e:	d2e6      	bcs.n	800653e <quorem+0xa4>
 8006570:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006574:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006578:	b922      	cbnz	r2, 8006584 <quorem+0xea>
 800657a:	3b04      	subs	r3, #4
 800657c:	429d      	cmp	r5, r3
 800657e:	461a      	mov	r2, r3
 8006580:	d30b      	bcc.n	800659a <quorem+0x100>
 8006582:	613c      	str	r4, [r7, #16]
 8006584:	3601      	adds	r6, #1
 8006586:	4630      	mov	r0, r6
 8006588:	b003      	add	sp, #12
 800658a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658e:	6812      	ldr	r2, [r2, #0]
 8006590:	3b04      	subs	r3, #4
 8006592:	2a00      	cmp	r2, #0
 8006594:	d1cb      	bne.n	800652e <quorem+0x94>
 8006596:	3c01      	subs	r4, #1
 8006598:	e7c6      	b.n	8006528 <quorem+0x8e>
 800659a:	6812      	ldr	r2, [r2, #0]
 800659c:	3b04      	subs	r3, #4
 800659e:	2a00      	cmp	r2, #0
 80065a0:	d1ef      	bne.n	8006582 <quorem+0xe8>
 80065a2:	3c01      	subs	r4, #1
 80065a4:	e7ea      	b.n	800657c <quorem+0xe2>
 80065a6:	2000      	movs	r0, #0
 80065a8:	e7ee      	b.n	8006588 <quorem+0xee>
 80065aa:	0000      	movs	r0, r0
 80065ac:	0000      	movs	r0, r0
	...

080065b0 <_dtoa_r>:
 80065b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b4:	69c7      	ldr	r7, [r0, #28]
 80065b6:	b097      	sub	sp, #92	@ 0x5c
 80065b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80065bc:	ec55 4b10 	vmov	r4, r5, d0
 80065c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80065c2:	9107      	str	r1, [sp, #28]
 80065c4:	4681      	mov	r9, r0
 80065c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80065c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80065ca:	b97f      	cbnz	r7, 80065ec <_dtoa_r+0x3c>
 80065cc:	2010      	movs	r0, #16
 80065ce:	f7fe ffa9 	bl	8005524 <malloc>
 80065d2:	4602      	mov	r2, r0
 80065d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80065d8:	b920      	cbnz	r0, 80065e4 <_dtoa_r+0x34>
 80065da:	4ba9      	ldr	r3, [pc, #676]	@ (8006880 <_dtoa_r+0x2d0>)
 80065dc:	21ef      	movs	r1, #239	@ 0xef
 80065de:	48a9      	ldr	r0, [pc, #676]	@ (8006884 <_dtoa_r+0x2d4>)
 80065e0:	f001 fc20 	bl	8007e24 <__assert_func>
 80065e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80065e8:	6007      	str	r7, [r0, #0]
 80065ea:	60c7      	str	r7, [r0, #12]
 80065ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065f0:	6819      	ldr	r1, [r3, #0]
 80065f2:	b159      	cbz	r1, 800660c <_dtoa_r+0x5c>
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	604a      	str	r2, [r1, #4]
 80065f8:	2301      	movs	r3, #1
 80065fa:	4093      	lsls	r3, r2
 80065fc:	608b      	str	r3, [r1, #8]
 80065fe:	4648      	mov	r0, r9
 8006600:	f000 fe30 	bl	8007264 <_Bfree>
 8006604:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006608:	2200      	movs	r2, #0
 800660a:	601a      	str	r2, [r3, #0]
 800660c:	1e2b      	subs	r3, r5, #0
 800660e:	bfb9      	ittee	lt
 8006610:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006614:	9305      	strlt	r3, [sp, #20]
 8006616:	2300      	movge	r3, #0
 8006618:	6033      	strge	r3, [r6, #0]
 800661a:	9f05      	ldr	r7, [sp, #20]
 800661c:	4b9a      	ldr	r3, [pc, #616]	@ (8006888 <_dtoa_r+0x2d8>)
 800661e:	bfbc      	itt	lt
 8006620:	2201      	movlt	r2, #1
 8006622:	6032      	strlt	r2, [r6, #0]
 8006624:	43bb      	bics	r3, r7
 8006626:	d112      	bne.n	800664e <_dtoa_r+0x9e>
 8006628:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800662a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800662e:	6013      	str	r3, [r2, #0]
 8006630:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006634:	4323      	orrs	r3, r4
 8006636:	f000 855a 	beq.w	80070ee <_dtoa_r+0xb3e>
 800663a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800663c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800689c <_dtoa_r+0x2ec>
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 855c 	beq.w	80070fe <_dtoa_r+0xb4e>
 8006646:	f10a 0303 	add.w	r3, sl, #3
 800664a:	f000 bd56 	b.w	80070fa <_dtoa_r+0xb4a>
 800664e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006652:	2200      	movs	r2, #0
 8006654:	ec51 0b17 	vmov	r0, r1, d7
 8006658:	2300      	movs	r3, #0
 800665a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800665e:	f7fa fa33 	bl	8000ac8 <__aeabi_dcmpeq>
 8006662:	4680      	mov	r8, r0
 8006664:	b158      	cbz	r0, 800667e <_dtoa_r+0xce>
 8006666:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006668:	2301      	movs	r3, #1
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800666e:	b113      	cbz	r3, 8006676 <_dtoa_r+0xc6>
 8006670:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006672:	4b86      	ldr	r3, [pc, #536]	@ (800688c <_dtoa_r+0x2dc>)
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80068a0 <_dtoa_r+0x2f0>
 800667a:	f000 bd40 	b.w	80070fe <_dtoa_r+0xb4e>
 800667e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006682:	aa14      	add	r2, sp, #80	@ 0x50
 8006684:	a915      	add	r1, sp, #84	@ 0x54
 8006686:	4648      	mov	r0, r9
 8006688:	f001 f8ce 	bl	8007828 <__d2b>
 800668c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006690:	9002      	str	r0, [sp, #8]
 8006692:	2e00      	cmp	r6, #0
 8006694:	d078      	beq.n	8006788 <_dtoa_r+0x1d8>
 8006696:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006698:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800669c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80066a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80066a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80066ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80066b0:	4619      	mov	r1, r3
 80066b2:	2200      	movs	r2, #0
 80066b4:	4b76      	ldr	r3, [pc, #472]	@ (8006890 <_dtoa_r+0x2e0>)
 80066b6:	f7f9 fde7 	bl	8000288 <__aeabi_dsub>
 80066ba:	a36b      	add	r3, pc, #428	@ (adr r3, 8006868 <_dtoa_r+0x2b8>)
 80066bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c0:	f7f9 ff9a 	bl	80005f8 <__aeabi_dmul>
 80066c4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006870 <_dtoa_r+0x2c0>)
 80066c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ca:	f7f9 fddf 	bl	800028c <__adddf3>
 80066ce:	4604      	mov	r4, r0
 80066d0:	4630      	mov	r0, r6
 80066d2:	460d      	mov	r5, r1
 80066d4:	f7f9 ff26 	bl	8000524 <__aeabi_i2d>
 80066d8:	a367      	add	r3, pc, #412	@ (adr r3, 8006878 <_dtoa_r+0x2c8>)
 80066da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066de:	f7f9 ff8b 	bl	80005f8 <__aeabi_dmul>
 80066e2:	4602      	mov	r2, r0
 80066e4:	460b      	mov	r3, r1
 80066e6:	4620      	mov	r0, r4
 80066e8:	4629      	mov	r1, r5
 80066ea:	f7f9 fdcf 	bl	800028c <__adddf3>
 80066ee:	4604      	mov	r4, r0
 80066f0:	460d      	mov	r5, r1
 80066f2:	f7fa fa31 	bl	8000b58 <__aeabi_d2iz>
 80066f6:	2200      	movs	r2, #0
 80066f8:	4607      	mov	r7, r0
 80066fa:	2300      	movs	r3, #0
 80066fc:	4620      	mov	r0, r4
 80066fe:	4629      	mov	r1, r5
 8006700:	f7fa f9ec 	bl	8000adc <__aeabi_dcmplt>
 8006704:	b140      	cbz	r0, 8006718 <_dtoa_r+0x168>
 8006706:	4638      	mov	r0, r7
 8006708:	f7f9 ff0c 	bl	8000524 <__aeabi_i2d>
 800670c:	4622      	mov	r2, r4
 800670e:	462b      	mov	r3, r5
 8006710:	f7fa f9da 	bl	8000ac8 <__aeabi_dcmpeq>
 8006714:	b900      	cbnz	r0, 8006718 <_dtoa_r+0x168>
 8006716:	3f01      	subs	r7, #1
 8006718:	2f16      	cmp	r7, #22
 800671a:	d852      	bhi.n	80067c2 <_dtoa_r+0x212>
 800671c:	4b5d      	ldr	r3, [pc, #372]	@ (8006894 <_dtoa_r+0x2e4>)
 800671e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006726:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800672a:	f7fa f9d7 	bl	8000adc <__aeabi_dcmplt>
 800672e:	2800      	cmp	r0, #0
 8006730:	d049      	beq.n	80067c6 <_dtoa_r+0x216>
 8006732:	3f01      	subs	r7, #1
 8006734:	2300      	movs	r3, #0
 8006736:	9310      	str	r3, [sp, #64]	@ 0x40
 8006738:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800673a:	1b9b      	subs	r3, r3, r6
 800673c:	1e5a      	subs	r2, r3, #1
 800673e:	bf45      	ittet	mi
 8006740:	f1c3 0301 	rsbmi	r3, r3, #1
 8006744:	9300      	strmi	r3, [sp, #0]
 8006746:	2300      	movpl	r3, #0
 8006748:	2300      	movmi	r3, #0
 800674a:	9206      	str	r2, [sp, #24]
 800674c:	bf54      	ite	pl
 800674e:	9300      	strpl	r3, [sp, #0]
 8006750:	9306      	strmi	r3, [sp, #24]
 8006752:	2f00      	cmp	r7, #0
 8006754:	db39      	blt.n	80067ca <_dtoa_r+0x21a>
 8006756:	9b06      	ldr	r3, [sp, #24]
 8006758:	970d      	str	r7, [sp, #52]	@ 0x34
 800675a:	443b      	add	r3, r7
 800675c:	9306      	str	r3, [sp, #24]
 800675e:	2300      	movs	r3, #0
 8006760:	9308      	str	r3, [sp, #32]
 8006762:	9b07      	ldr	r3, [sp, #28]
 8006764:	2b09      	cmp	r3, #9
 8006766:	d863      	bhi.n	8006830 <_dtoa_r+0x280>
 8006768:	2b05      	cmp	r3, #5
 800676a:	bfc4      	itt	gt
 800676c:	3b04      	subgt	r3, #4
 800676e:	9307      	strgt	r3, [sp, #28]
 8006770:	9b07      	ldr	r3, [sp, #28]
 8006772:	f1a3 0302 	sub.w	r3, r3, #2
 8006776:	bfcc      	ite	gt
 8006778:	2400      	movgt	r4, #0
 800677a:	2401      	movle	r4, #1
 800677c:	2b03      	cmp	r3, #3
 800677e:	d863      	bhi.n	8006848 <_dtoa_r+0x298>
 8006780:	e8df f003 	tbb	[pc, r3]
 8006784:	2b375452 	.word	0x2b375452
 8006788:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800678c:	441e      	add	r6, r3
 800678e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006792:	2b20      	cmp	r3, #32
 8006794:	bfc1      	itttt	gt
 8006796:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800679a:	409f      	lslgt	r7, r3
 800679c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80067a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80067a4:	bfd6      	itet	le
 80067a6:	f1c3 0320 	rsble	r3, r3, #32
 80067aa:	ea47 0003 	orrgt.w	r0, r7, r3
 80067ae:	fa04 f003 	lslle.w	r0, r4, r3
 80067b2:	f7f9 fea7 	bl	8000504 <__aeabi_ui2d>
 80067b6:	2201      	movs	r2, #1
 80067b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80067bc:	3e01      	subs	r6, #1
 80067be:	9212      	str	r2, [sp, #72]	@ 0x48
 80067c0:	e776      	b.n	80066b0 <_dtoa_r+0x100>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e7b7      	b.n	8006736 <_dtoa_r+0x186>
 80067c6:	9010      	str	r0, [sp, #64]	@ 0x40
 80067c8:	e7b6      	b.n	8006738 <_dtoa_r+0x188>
 80067ca:	9b00      	ldr	r3, [sp, #0]
 80067cc:	1bdb      	subs	r3, r3, r7
 80067ce:	9300      	str	r3, [sp, #0]
 80067d0:	427b      	negs	r3, r7
 80067d2:	9308      	str	r3, [sp, #32]
 80067d4:	2300      	movs	r3, #0
 80067d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80067d8:	e7c3      	b.n	8006762 <_dtoa_r+0x1b2>
 80067da:	2301      	movs	r3, #1
 80067dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80067de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067e0:	eb07 0b03 	add.w	fp, r7, r3
 80067e4:	f10b 0301 	add.w	r3, fp, #1
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	9303      	str	r3, [sp, #12]
 80067ec:	bfb8      	it	lt
 80067ee:	2301      	movlt	r3, #1
 80067f0:	e006      	b.n	8006800 <_dtoa_r+0x250>
 80067f2:	2301      	movs	r3, #1
 80067f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	dd28      	ble.n	800684e <_dtoa_r+0x29e>
 80067fc:	469b      	mov	fp, r3
 80067fe:	9303      	str	r3, [sp, #12]
 8006800:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006804:	2100      	movs	r1, #0
 8006806:	2204      	movs	r2, #4
 8006808:	f102 0514 	add.w	r5, r2, #20
 800680c:	429d      	cmp	r5, r3
 800680e:	d926      	bls.n	800685e <_dtoa_r+0x2ae>
 8006810:	6041      	str	r1, [r0, #4]
 8006812:	4648      	mov	r0, r9
 8006814:	f000 fce6 	bl	80071e4 <_Balloc>
 8006818:	4682      	mov	sl, r0
 800681a:	2800      	cmp	r0, #0
 800681c:	d142      	bne.n	80068a4 <_dtoa_r+0x2f4>
 800681e:	4b1e      	ldr	r3, [pc, #120]	@ (8006898 <_dtoa_r+0x2e8>)
 8006820:	4602      	mov	r2, r0
 8006822:	f240 11af 	movw	r1, #431	@ 0x1af
 8006826:	e6da      	b.n	80065de <_dtoa_r+0x2e>
 8006828:	2300      	movs	r3, #0
 800682a:	e7e3      	b.n	80067f4 <_dtoa_r+0x244>
 800682c:	2300      	movs	r3, #0
 800682e:	e7d5      	b.n	80067dc <_dtoa_r+0x22c>
 8006830:	2401      	movs	r4, #1
 8006832:	2300      	movs	r3, #0
 8006834:	9307      	str	r3, [sp, #28]
 8006836:	9409      	str	r4, [sp, #36]	@ 0x24
 8006838:	f04f 3bff 	mov.w	fp, #4294967295
 800683c:	2200      	movs	r2, #0
 800683e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006842:	2312      	movs	r3, #18
 8006844:	920c      	str	r2, [sp, #48]	@ 0x30
 8006846:	e7db      	b.n	8006800 <_dtoa_r+0x250>
 8006848:	2301      	movs	r3, #1
 800684a:	9309      	str	r3, [sp, #36]	@ 0x24
 800684c:	e7f4      	b.n	8006838 <_dtoa_r+0x288>
 800684e:	f04f 0b01 	mov.w	fp, #1
 8006852:	f8cd b00c 	str.w	fp, [sp, #12]
 8006856:	465b      	mov	r3, fp
 8006858:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800685c:	e7d0      	b.n	8006800 <_dtoa_r+0x250>
 800685e:	3101      	adds	r1, #1
 8006860:	0052      	lsls	r2, r2, #1
 8006862:	e7d1      	b.n	8006808 <_dtoa_r+0x258>
 8006864:	f3af 8000 	nop.w
 8006868:	636f4361 	.word	0x636f4361
 800686c:	3fd287a7 	.word	0x3fd287a7
 8006870:	8b60c8b3 	.word	0x8b60c8b3
 8006874:	3fc68a28 	.word	0x3fc68a28
 8006878:	509f79fb 	.word	0x509f79fb
 800687c:	3fd34413 	.word	0x3fd34413
 8006880:	08008781 	.word	0x08008781
 8006884:	08008798 	.word	0x08008798
 8006888:	7ff00000 	.word	0x7ff00000
 800688c:	08008751 	.word	0x08008751
 8006890:	3ff80000 	.word	0x3ff80000
 8006894:	080088e8 	.word	0x080088e8
 8006898:	080087f0 	.word	0x080087f0
 800689c:	0800877d 	.word	0x0800877d
 80068a0:	08008750 	.word	0x08008750
 80068a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068a8:	6018      	str	r0, [r3, #0]
 80068aa:	9b03      	ldr	r3, [sp, #12]
 80068ac:	2b0e      	cmp	r3, #14
 80068ae:	f200 80a1 	bhi.w	80069f4 <_dtoa_r+0x444>
 80068b2:	2c00      	cmp	r4, #0
 80068b4:	f000 809e 	beq.w	80069f4 <_dtoa_r+0x444>
 80068b8:	2f00      	cmp	r7, #0
 80068ba:	dd33      	ble.n	8006924 <_dtoa_r+0x374>
 80068bc:	4b9c      	ldr	r3, [pc, #624]	@ (8006b30 <_dtoa_r+0x580>)
 80068be:	f007 020f 	and.w	r2, r7, #15
 80068c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068c6:	ed93 7b00 	vldr	d7, [r3]
 80068ca:	05f8      	lsls	r0, r7, #23
 80068cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80068d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80068d4:	d516      	bpl.n	8006904 <_dtoa_r+0x354>
 80068d6:	4b97      	ldr	r3, [pc, #604]	@ (8006b34 <_dtoa_r+0x584>)
 80068d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80068e0:	f7f9 ffb4 	bl	800084c <__aeabi_ddiv>
 80068e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068e8:	f004 040f 	and.w	r4, r4, #15
 80068ec:	2603      	movs	r6, #3
 80068ee:	4d91      	ldr	r5, [pc, #580]	@ (8006b34 <_dtoa_r+0x584>)
 80068f0:	b954      	cbnz	r4, 8006908 <_dtoa_r+0x358>
 80068f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068fa:	f7f9 ffa7 	bl	800084c <__aeabi_ddiv>
 80068fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006902:	e028      	b.n	8006956 <_dtoa_r+0x3a6>
 8006904:	2602      	movs	r6, #2
 8006906:	e7f2      	b.n	80068ee <_dtoa_r+0x33e>
 8006908:	07e1      	lsls	r1, r4, #31
 800690a:	d508      	bpl.n	800691e <_dtoa_r+0x36e>
 800690c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006910:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006914:	f7f9 fe70 	bl	80005f8 <__aeabi_dmul>
 8006918:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800691c:	3601      	adds	r6, #1
 800691e:	1064      	asrs	r4, r4, #1
 8006920:	3508      	adds	r5, #8
 8006922:	e7e5      	b.n	80068f0 <_dtoa_r+0x340>
 8006924:	f000 80af 	beq.w	8006a86 <_dtoa_r+0x4d6>
 8006928:	427c      	negs	r4, r7
 800692a:	4b81      	ldr	r3, [pc, #516]	@ (8006b30 <_dtoa_r+0x580>)
 800692c:	4d81      	ldr	r5, [pc, #516]	@ (8006b34 <_dtoa_r+0x584>)
 800692e:	f004 020f 	and.w	r2, r4, #15
 8006932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800693e:	f7f9 fe5b 	bl	80005f8 <__aeabi_dmul>
 8006942:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006946:	1124      	asrs	r4, r4, #4
 8006948:	2300      	movs	r3, #0
 800694a:	2602      	movs	r6, #2
 800694c:	2c00      	cmp	r4, #0
 800694e:	f040 808f 	bne.w	8006a70 <_dtoa_r+0x4c0>
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1d3      	bne.n	80068fe <_dtoa_r+0x34e>
 8006956:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006958:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800695c:	2b00      	cmp	r3, #0
 800695e:	f000 8094 	beq.w	8006a8a <_dtoa_r+0x4da>
 8006962:	4b75      	ldr	r3, [pc, #468]	@ (8006b38 <_dtoa_r+0x588>)
 8006964:	2200      	movs	r2, #0
 8006966:	4620      	mov	r0, r4
 8006968:	4629      	mov	r1, r5
 800696a:	f7fa f8b7 	bl	8000adc <__aeabi_dcmplt>
 800696e:	2800      	cmp	r0, #0
 8006970:	f000 808b 	beq.w	8006a8a <_dtoa_r+0x4da>
 8006974:	9b03      	ldr	r3, [sp, #12]
 8006976:	2b00      	cmp	r3, #0
 8006978:	f000 8087 	beq.w	8006a8a <_dtoa_r+0x4da>
 800697c:	f1bb 0f00 	cmp.w	fp, #0
 8006980:	dd34      	ble.n	80069ec <_dtoa_r+0x43c>
 8006982:	4620      	mov	r0, r4
 8006984:	4b6d      	ldr	r3, [pc, #436]	@ (8006b3c <_dtoa_r+0x58c>)
 8006986:	2200      	movs	r2, #0
 8006988:	4629      	mov	r1, r5
 800698a:	f7f9 fe35 	bl	80005f8 <__aeabi_dmul>
 800698e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006992:	f107 38ff 	add.w	r8, r7, #4294967295
 8006996:	3601      	adds	r6, #1
 8006998:	465c      	mov	r4, fp
 800699a:	4630      	mov	r0, r6
 800699c:	f7f9 fdc2 	bl	8000524 <__aeabi_i2d>
 80069a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069a4:	f7f9 fe28 	bl	80005f8 <__aeabi_dmul>
 80069a8:	4b65      	ldr	r3, [pc, #404]	@ (8006b40 <_dtoa_r+0x590>)
 80069aa:	2200      	movs	r2, #0
 80069ac:	f7f9 fc6e 	bl	800028c <__adddf3>
 80069b0:	4605      	mov	r5, r0
 80069b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80069b6:	2c00      	cmp	r4, #0
 80069b8:	d16a      	bne.n	8006a90 <_dtoa_r+0x4e0>
 80069ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069be:	4b61      	ldr	r3, [pc, #388]	@ (8006b44 <_dtoa_r+0x594>)
 80069c0:	2200      	movs	r2, #0
 80069c2:	f7f9 fc61 	bl	8000288 <__aeabi_dsub>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80069ce:	462a      	mov	r2, r5
 80069d0:	4633      	mov	r3, r6
 80069d2:	f7fa f8a1 	bl	8000b18 <__aeabi_dcmpgt>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	f040 8298 	bne.w	8006f0c <_dtoa_r+0x95c>
 80069dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069e0:	462a      	mov	r2, r5
 80069e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80069e6:	f7fa f879 	bl	8000adc <__aeabi_dcmplt>
 80069ea:	bb38      	cbnz	r0, 8006a3c <_dtoa_r+0x48c>
 80069ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80069f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80069f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f2c0 8157 	blt.w	8006caa <_dtoa_r+0x6fa>
 80069fc:	2f0e      	cmp	r7, #14
 80069fe:	f300 8154 	bgt.w	8006caa <_dtoa_r+0x6fa>
 8006a02:	4b4b      	ldr	r3, [pc, #300]	@ (8006b30 <_dtoa_r+0x580>)
 8006a04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a08:	ed93 7b00 	vldr	d7, [r3]
 8006a0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	ed8d 7b00 	vstr	d7, [sp]
 8006a14:	f280 80e5 	bge.w	8006be2 <_dtoa_r+0x632>
 8006a18:	9b03      	ldr	r3, [sp, #12]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f300 80e1 	bgt.w	8006be2 <_dtoa_r+0x632>
 8006a20:	d10c      	bne.n	8006a3c <_dtoa_r+0x48c>
 8006a22:	4b48      	ldr	r3, [pc, #288]	@ (8006b44 <_dtoa_r+0x594>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	ec51 0b17 	vmov	r0, r1, d7
 8006a2a:	f7f9 fde5 	bl	80005f8 <__aeabi_dmul>
 8006a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a32:	f7fa f867 	bl	8000b04 <__aeabi_dcmpge>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	f000 8266 	beq.w	8006f08 <_dtoa_r+0x958>
 8006a3c:	2400      	movs	r4, #0
 8006a3e:	4625      	mov	r5, r4
 8006a40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a42:	4656      	mov	r6, sl
 8006a44:	ea6f 0803 	mvn.w	r8, r3
 8006a48:	2700      	movs	r7, #0
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	4648      	mov	r0, r9
 8006a4e:	f000 fc09 	bl	8007264 <_Bfree>
 8006a52:	2d00      	cmp	r5, #0
 8006a54:	f000 80bd 	beq.w	8006bd2 <_dtoa_r+0x622>
 8006a58:	b12f      	cbz	r7, 8006a66 <_dtoa_r+0x4b6>
 8006a5a:	42af      	cmp	r7, r5
 8006a5c:	d003      	beq.n	8006a66 <_dtoa_r+0x4b6>
 8006a5e:	4639      	mov	r1, r7
 8006a60:	4648      	mov	r0, r9
 8006a62:	f000 fbff 	bl	8007264 <_Bfree>
 8006a66:	4629      	mov	r1, r5
 8006a68:	4648      	mov	r0, r9
 8006a6a:	f000 fbfb 	bl	8007264 <_Bfree>
 8006a6e:	e0b0      	b.n	8006bd2 <_dtoa_r+0x622>
 8006a70:	07e2      	lsls	r2, r4, #31
 8006a72:	d505      	bpl.n	8006a80 <_dtoa_r+0x4d0>
 8006a74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a78:	f7f9 fdbe 	bl	80005f8 <__aeabi_dmul>
 8006a7c:	3601      	adds	r6, #1
 8006a7e:	2301      	movs	r3, #1
 8006a80:	1064      	asrs	r4, r4, #1
 8006a82:	3508      	adds	r5, #8
 8006a84:	e762      	b.n	800694c <_dtoa_r+0x39c>
 8006a86:	2602      	movs	r6, #2
 8006a88:	e765      	b.n	8006956 <_dtoa_r+0x3a6>
 8006a8a:	9c03      	ldr	r4, [sp, #12]
 8006a8c:	46b8      	mov	r8, r7
 8006a8e:	e784      	b.n	800699a <_dtoa_r+0x3ea>
 8006a90:	4b27      	ldr	r3, [pc, #156]	@ (8006b30 <_dtoa_r+0x580>)
 8006a92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a9c:	4454      	add	r4, sl
 8006a9e:	2900      	cmp	r1, #0
 8006aa0:	d054      	beq.n	8006b4c <_dtoa_r+0x59c>
 8006aa2:	4929      	ldr	r1, [pc, #164]	@ (8006b48 <_dtoa_r+0x598>)
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	f7f9 fed1 	bl	800084c <__aeabi_ddiv>
 8006aaa:	4633      	mov	r3, r6
 8006aac:	462a      	mov	r2, r5
 8006aae:	f7f9 fbeb 	bl	8000288 <__aeabi_dsub>
 8006ab2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ab6:	4656      	mov	r6, sl
 8006ab8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006abc:	f7fa f84c 	bl	8000b58 <__aeabi_d2iz>
 8006ac0:	4605      	mov	r5, r0
 8006ac2:	f7f9 fd2f 	bl	8000524 <__aeabi_i2d>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	460b      	mov	r3, r1
 8006aca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ace:	f7f9 fbdb 	bl	8000288 <__aeabi_dsub>
 8006ad2:	3530      	adds	r5, #48	@ 0x30
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006adc:	f806 5b01 	strb.w	r5, [r6], #1
 8006ae0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ae4:	f7f9 fffa 	bl	8000adc <__aeabi_dcmplt>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d172      	bne.n	8006bd2 <_dtoa_r+0x622>
 8006aec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006af0:	4911      	ldr	r1, [pc, #68]	@ (8006b38 <_dtoa_r+0x588>)
 8006af2:	2000      	movs	r0, #0
 8006af4:	f7f9 fbc8 	bl	8000288 <__aeabi_dsub>
 8006af8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006afc:	f7f9 ffee 	bl	8000adc <__aeabi_dcmplt>
 8006b00:	2800      	cmp	r0, #0
 8006b02:	f040 80b4 	bne.w	8006c6e <_dtoa_r+0x6be>
 8006b06:	42a6      	cmp	r6, r4
 8006b08:	f43f af70 	beq.w	80069ec <_dtoa_r+0x43c>
 8006b0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b10:	4b0a      	ldr	r3, [pc, #40]	@ (8006b3c <_dtoa_r+0x58c>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	f7f9 fd70 	bl	80005f8 <__aeabi_dmul>
 8006b18:	4b08      	ldr	r3, [pc, #32]	@ (8006b3c <_dtoa_r+0x58c>)
 8006b1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b1e:	2200      	movs	r2, #0
 8006b20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b24:	f7f9 fd68 	bl	80005f8 <__aeabi_dmul>
 8006b28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b2c:	e7c4      	b.n	8006ab8 <_dtoa_r+0x508>
 8006b2e:	bf00      	nop
 8006b30:	080088e8 	.word	0x080088e8
 8006b34:	080088c0 	.word	0x080088c0
 8006b38:	3ff00000 	.word	0x3ff00000
 8006b3c:	40240000 	.word	0x40240000
 8006b40:	401c0000 	.word	0x401c0000
 8006b44:	40140000 	.word	0x40140000
 8006b48:	3fe00000 	.word	0x3fe00000
 8006b4c:	4631      	mov	r1, r6
 8006b4e:	4628      	mov	r0, r5
 8006b50:	f7f9 fd52 	bl	80005f8 <__aeabi_dmul>
 8006b54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b58:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006b5a:	4656      	mov	r6, sl
 8006b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b60:	f7f9 fffa 	bl	8000b58 <__aeabi_d2iz>
 8006b64:	4605      	mov	r5, r0
 8006b66:	f7f9 fcdd 	bl	8000524 <__aeabi_i2d>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b72:	f7f9 fb89 	bl	8000288 <__aeabi_dsub>
 8006b76:	3530      	adds	r5, #48	@ 0x30
 8006b78:	f806 5b01 	strb.w	r5, [r6], #1
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	42a6      	cmp	r6, r4
 8006b82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b86:	f04f 0200 	mov.w	r2, #0
 8006b8a:	d124      	bne.n	8006bd6 <_dtoa_r+0x626>
 8006b8c:	4baf      	ldr	r3, [pc, #700]	@ (8006e4c <_dtoa_r+0x89c>)
 8006b8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b92:	f7f9 fb7b 	bl	800028c <__adddf3>
 8006b96:	4602      	mov	r2, r0
 8006b98:	460b      	mov	r3, r1
 8006b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b9e:	f7f9 ffbb 	bl	8000b18 <__aeabi_dcmpgt>
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	d163      	bne.n	8006c6e <_dtoa_r+0x6be>
 8006ba6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006baa:	49a8      	ldr	r1, [pc, #672]	@ (8006e4c <_dtoa_r+0x89c>)
 8006bac:	2000      	movs	r0, #0
 8006bae:	f7f9 fb6b 	bl	8000288 <__aeabi_dsub>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bba:	f7f9 ff8f 	bl	8000adc <__aeabi_dcmplt>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	f43f af14 	beq.w	80069ec <_dtoa_r+0x43c>
 8006bc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006bc6:	1e73      	subs	r3, r6, #1
 8006bc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006bca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006bce:	2b30      	cmp	r3, #48	@ 0x30
 8006bd0:	d0f8      	beq.n	8006bc4 <_dtoa_r+0x614>
 8006bd2:	4647      	mov	r7, r8
 8006bd4:	e03b      	b.n	8006c4e <_dtoa_r+0x69e>
 8006bd6:	4b9e      	ldr	r3, [pc, #632]	@ (8006e50 <_dtoa_r+0x8a0>)
 8006bd8:	f7f9 fd0e 	bl	80005f8 <__aeabi_dmul>
 8006bdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006be0:	e7bc      	b.n	8006b5c <_dtoa_r+0x5ac>
 8006be2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006be6:	4656      	mov	r6, sl
 8006be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bec:	4620      	mov	r0, r4
 8006bee:	4629      	mov	r1, r5
 8006bf0:	f7f9 fe2c 	bl	800084c <__aeabi_ddiv>
 8006bf4:	f7f9 ffb0 	bl	8000b58 <__aeabi_d2iz>
 8006bf8:	4680      	mov	r8, r0
 8006bfa:	f7f9 fc93 	bl	8000524 <__aeabi_i2d>
 8006bfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c02:	f7f9 fcf9 	bl	80005f8 <__aeabi_dmul>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	4629      	mov	r1, r5
 8006c0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006c12:	f7f9 fb39 	bl	8000288 <__aeabi_dsub>
 8006c16:	f806 4b01 	strb.w	r4, [r6], #1
 8006c1a:	9d03      	ldr	r5, [sp, #12]
 8006c1c:	eba6 040a 	sub.w	r4, r6, sl
 8006c20:	42a5      	cmp	r5, r4
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	d133      	bne.n	8006c90 <_dtoa_r+0x6e0>
 8006c28:	f7f9 fb30 	bl	800028c <__adddf3>
 8006c2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c30:	4604      	mov	r4, r0
 8006c32:	460d      	mov	r5, r1
 8006c34:	f7f9 ff70 	bl	8000b18 <__aeabi_dcmpgt>
 8006c38:	b9c0      	cbnz	r0, 8006c6c <_dtoa_r+0x6bc>
 8006c3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7f9 ff41 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c46:	b110      	cbz	r0, 8006c4e <_dtoa_r+0x69e>
 8006c48:	f018 0f01 	tst.w	r8, #1
 8006c4c:	d10e      	bne.n	8006c6c <_dtoa_r+0x6bc>
 8006c4e:	9902      	ldr	r1, [sp, #8]
 8006c50:	4648      	mov	r0, r9
 8006c52:	f000 fb07 	bl	8007264 <_Bfree>
 8006c56:	2300      	movs	r3, #0
 8006c58:	7033      	strb	r3, [r6, #0]
 8006c5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c5c:	3701      	adds	r7, #1
 8006c5e:	601f      	str	r7, [r3, #0]
 8006c60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 824b 	beq.w	80070fe <_dtoa_r+0xb4e>
 8006c68:	601e      	str	r6, [r3, #0]
 8006c6a:	e248      	b.n	80070fe <_dtoa_r+0xb4e>
 8006c6c:	46b8      	mov	r8, r7
 8006c6e:	4633      	mov	r3, r6
 8006c70:	461e      	mov	r6, r3
 8006c72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c76:	2a39      	cmp	r2, #57	@ 0x39
 8006c78:	d106      	bne.n	8006c88 <_dtoa_r+0x6d8>
 8006c7a:	459a      	cmp	sl, r3
 8006c7c:	d1f8      	bne.n	8006c70 <_dtoa_r+0x6c0>
 8006c7e:	2230      	movs	r2, #48	@ 0x30
 8006c80:	f108 0801 	add.w	r8, r8, #1
 8006c84:	f88a 2000 	strb.w	r2, [sl]
 8006c88:	781a      	ldrb	r2, [r3, #0]
 8006c8a:	3201      	adds	r2, #1
 8006c8c:	701a      	strb	r2, [r3, #0]
 8006c8e:	e7a0      	b.n	8006bd2 <_dtoa_r+0x622>
 8006c90:	4b6f      	ldr	r3, [pc, #444]	@ (8006e50 <_dtoa_r+0x8a0>)
 8006c92:	2200      	movs	r2, #0
 8006c94:	f7f9 fcb0 	bl	80005f8 <__aeabi_dmul>
 8006c98:	2200      	movs	r2, #0
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	460d      	mov	r5, r1
 8006ca0:	f7f9 ff12 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	d09f      	beq.n	8006be8 <_dtoa_r+0x638>
 8006ca8:	e7d1      	b.n	8006c4e <_dtoa_r+0x69e>
 8006caa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cac:	2a00      	cmp	r2, #0
 8006cae:	f000 80ea 	beq.w	8006e86 <_dtoa_r+0x8d6>
 8006cb2:	9a07      	ldr	r2, [sp, #28]
 8006cb4:	2a01      	cmp	r2, #1
 8006cb6:	f300 80cd 	bgt.w	8006e54 <_dtoa_r+0x8a4>
 8006cba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006cbc:	2a00      	cmp	r2, #0
 8006cbe:	f000 80c1 	beq.w	8006e44 <_dtoa_r+0x894>
 8006cc2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006cc6:	9c08      	ldr	r4, [sp, #32]
 8006cc8:	9e00      	ldr	r6, [sp, #0]
 8006cca:	9a00      	ldr	r2, [sp, #0]
 8006ccc:	441a      	add	r2, r3
 8006cce:	9200      	str	r2, [sp, #0]
 8006cd0:	9a06      	ldr	r2, [sp, #24]
 8006cd2:	2101      	movs	r1, #1
 8006cd4:	441a      	add	r2, r3
 8006cd6:	4648      	mov	r0, r9
 8006cd8:	9206      	str	r2, [sp, #24]
 8006cda:	f000 fb77 	bl	80073cc <__i2b>
 8006cde:	4605      	mov	r5, r0
 8006ce0:	b166      	cbz	r6, 8006cfc <_dtoa_r+0x74c>
 8006ce2:	9b06      	ldr	r3, [sp, #24]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	dd09      	ble.n	8006cfc <_dtoa_r+0x74c>
 8006ce8:	42b3      	cmp	r3, r6
 8006cea:	9a00      	ldr	r2, [sp, #0]
 8006cec:	bfa8      	it	ge
 8006cee:	4633      	movge	r3, r6
 8006cf0:	1ad2      	subs	r2, r2, r3
 8006cf2:	9200      	str	r2, [sp, #0]
 8006cf4:	9a06      	ldr	r2, [sp, #24]
 8006cf6:	1af6      	subs	r6, r6, r3
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	9306      	str	r3, [sp, #24]
 8006cfc:	9b08      	ldr	r3, [sp, #32]
 8006cfe:	b30b      	cbz	r3, 8006d44 <_dtoa_r+0x794>
 8006d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f000 80c6 	beq.w	8006e94 <_dtoa_r+0x8e4>
 8006d08:	2c00      	cmp	r4, #0
 8006d0a:	f000 80c0 	beq.w	8006e8e <_dtoa_r+0x8de>
 8006d0e:	4629      	mov	r1, r5
 8006d10:	4622      	mov	r2, r4
 8006d12:	4648      	mov	r0, r9
 8006d14:	f000 fc12 	bl	800753c <__pow5mult>
 8006d18:	9a02      	ldr	r2, [sp, #8]
 8006d1a:	4601      	mov	r1, r0
 8006d1c:	4605      	mov	r5, r0
 8006d1e:	4648      	mov	r0, r9
 8006d20:	f000 fb6a 	bl	80073f8 <__multiply>
 8006d24:	9902      	ldr	r1, [sp, #8]
 8006d26:	4680      	mov	r8, r0
 8006d28:	4648      	mov	r0, r9
 8006d2a:	f000 fa9b 	bl	8007264 <_Bfree>
 8006d2e:	9b08      	ldr	r3, [sp, #32]
 8006d30:	1b1b      	subs	r3, r3, r4
 8006d32:	9308      	str	r3, [sp, #32]
 8006d34:	f000 80b1 	beq.w	8006e9a <_dtoa_r+0x8ea>
 8006d38:	9a08      	ldr	r2, [sp, #32]
 8006d3a:	4641      	mov	r1, r8
 8006d3c:	4648      	mov	r0, r9
 8006d3e:	f000 fbfd 	bl	800753c <__pow5mult>
 8006d42:	9002      	str	r0, [sp, #8]
 8006d44:	2101      	movs	r1, #1
 8006d46:	4648      	mov	r0, r9
 8006d48:	f000 fb40 	bl	80073cc <__i2b>
 8006d4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d4e:	4604      	mov	r4, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f000 81d8 	beq.w	8007106 <_dtoa_r+0xb56>
 8006d56:	461a      	mov	r2, r3
 8006d58:	4601      	mov	r1, r0
 8006d5a:	4648      	mov	r0, r9
 8006d5c:	f000 fbee 	bl	800753c <__pow5mult>
 8006d60:	9b07      	ldr	r3, [sp, #28]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	4604      	mov	r4, r0
 8006d66:	f300 809f 	bgt.w	8006ea8 <_dtoa_r+0x8f8>
 8006d6a:	9b04      	ldr	r3, [sp, #16]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f040 8097 	bne.w	8006ea0 <_dtoa_r+0x8f0>
 8006d72:	9b05      	ldr	r3, [sp, #20]
 8006d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f040 8093 	bne.w	8006ea4 <_dtoa_r+0x8f4>
 8006d7e:	9b05      	ldr	r3, [sp, #20]
 8006d80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d84:	0d1b      	lsrs	r3, r3, #20
 8006d86:	051b      	lsls	r3, r3, #20
 8006d88:	b133      	cbz	r3, 8006d98 <_dtoa_r+0x7e8>
 8006d8a:	9b00      	ldr	r3, [sp, #0]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	9b06      	ldr	r3, [sp, #24]
 8006d92:	3301      	adds	r3, #1
 8006d94:	9306      	str	r3, [sp, #24]
 8006d96:	2301      	movs	r3, #1
 8006d98:	9308      	str	r3, [sp, #32]
 8006d9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f000 81b8 	beq.w	8007112 <_dtoa_r+0xb62>
 8006da2:	6923      	ldr	r3, [r4, #16]
 8006da4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006da8:	6918      	ldr	r0, [r3, #16]
 8006daa:	f000 fac3 	bl	8007334 <__hi0bits>
 8006dae:	f1c0 0020 	rsb	r0, r0, #32
 8006db2:	9b06      	ldr	r3, [sp, #24]
 8006db4:	4418      	add	r0, r3
 8006db6:	f010 001f 	ands.w	r0, r0, #31
 8006dba:	f000 8082 	beq.w	8006ec2 <_dtoa_r+0x912>
 8006dbe:	f1c0 0320 	rsb	r3, r0, #32
 8006dc2:	2b04      	cmp	r3, #4
 8006dc4:	dd73      	ble.n	8006eae <_dtoa_r+0x8fe>
 8006dc6:	9b00      	ldr	r3, [sp, #0]
 8006dc8:	f1c0 001c 	rsb	r0, r0, #28
 8006dcc:	4403      	add	r3, r0
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	9b06      	ldr	r3, [sp, #24]
 8006dd2:	4403      	add	r3, r0
 8006dd4:	4406      	add	r6, r0
 8006dd6:	9306      	str	r3, [sp, #24]
 8006dd8:	9b00      	ldr	r3, [sp, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	dd05      	ble.n	8006dea <_dtoa_r+0x83a>
 8006dde:	9902      	ldr	r1, [sp, #8]
 8006de0:	461a      	mov	r2, r3
 8006de2:	4648      	mov	r0, r9
 8006de4:	f000 fc04 	bl	80075f0 <__lshift>
 8006de8:	9002      	str	r0, [sp, #8]
 8006dea:	9b06      	ldr	r3, [sp, #24]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	dd05      	ble.n	8006dfc <_dtoa_r+0x84c>
 8006df0:	4621      	mov	r1, r4
 8006df2:	461a      	mov	r2, r3
 8006df4:	4648      	mov	r0, r9
 8006df6:	f000 fbfb 	bl	80075f0 <__lshift>
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d061      	beq.n	8006ec6 <_dtoa_r+0x916>
 8006e02:	9802      	ldr	r0, [sp, #8]
 8006e04:	4621      	mov	r1, r4
 8006e06:	f000 fc5f 	bl	80076c8 <__mcmp>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	da5b      	bge.n	8006ec6 <_dtoa_r+0x916>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	9902      	ldr	r1, [sp, #8]
 8006e12:	220a      	movs	r2, #10
 8006e14:	4648      	mov	r0, r9
 8006e16:	f000 fa47 	bl	80072a8 <__multadd>
 8006e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e1c:	9002      	str	r0, [sp, #8]
 8006e1e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 8177 	beq.w	8007116 <_dtoa_r+0xb66>
 8006e28:	4629      	mov	r1, r5
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	220a      	movs	r2, #10
 8006e2e:	4648      	mov	r0, r9
 8006e30:	f000 fa3a 	bl	80072a8 <__multadd>
 8006e34:	f1bb 0f00 	cmp.w	fp, #0
 8006e38:	4605      	mov	r5, r0
 8006e3a:	dc6f      	bgt.n	8006f1c <_dtoa_r+0x96c>
 8006e3c:	9b07      	ldr	r3, [sp, #28]
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	dc49      	bgt.n	8006ed6 <_dtoa_r+0x926>
 8006e42:	e06b      	b.n	8006f1c <_dtoa_r+0x96c>
 8006e44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006e4a:	e73c      	b.n	8006cc6 <_dtoa_r+0x716>
 8006e4c:	3fe00000 	.word	0x3fe00000
 8006e50:	40240000 	.word	0x40240000
 8006e54:	9b03      	ldr	r3, [sp, #12]
 8006e56:	1e5c      	subs	r4, r3, #1
 8006e58:	9b08      	ldr	r3, [sp, #32]
 8006e5a:	42a3      	cmp	r3, r4
 8006e5c:	db09      	blt.n	8006e72 <_dtoa_r+0x8c2>
 8006e5e:	1b1c      	subs	r4, r3, r4
 8006e60:	9b03      	ldr	r3, [sp, #12]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f6bf af30 	bge.w	8006cc8 <_dtoa_r+0x718>
 8006e68:	9b00      	ldr	r3, [sp, #0]
 8006e6a:	9a03      	ldr	r2, [sp, #12]
 8006e6c:	1a9e      	subs	r6, r3, r2
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e72b      	b.n	8006cca <_dtoa_r+0x71a>
 8006e72:	9b08      	ldr	r3, [sp, #32]
 8006e74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e76:	9408      	str	r4, [sp, #32]
 8006e78:	1ae3      	subs	r3, r4, r3
 8006e7a:	441a      	add	r2, r3
 8006e7c:	9e00      	ldr	r6, [sp, #0]
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	920d      	str	r2, [sp, #52]	@ 0x34
 8006e82:	2400      	movs	r4, #0
 8006e84:	e721      	b.n	8006cca <_dtoa_r+0x71a>
 8006e86:	9c08      	ldr	r4, [sp, #32]
 8006e88:	9e00      	ldr	r6, [sp, #0]
 8006e8a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006e8c:	e728      	b.n	8006ce0 <_dtoa_r+0x730>
 8006e8e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006e92:	e751      	b.n	8006d38 <_dtoa_r+0x788>
 8006e94:	9a08      	ldr	r2, [sp, #32]
 8006e96:	9902      	ldr	r1, [sp, #8]
 8006e98:	e750      	b.n	8006d3c <_dtoa_r+0x78c>
 8006e9a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006e9e:	e751      	b.n	8006d44 <_dtoa_r+0x794>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	e779      	b.n	8006d98 <_dtoa_r+0x7e8>
 8006ea4:	9b04      	ldr	r3, [sp, #16]
 8006ea6:	e777      	b.n	8006d98 <_dtoa_r+0x7e8>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	9308      	str	r3, [sp, #32]
 8006eac:	e779      	b.n	8006da2 <_dtoa_r+0x7f2>
 8006eae:	d093      	beq.n	8006dd8 <_dtoa_r+0x828>
 8006eb0:	9a00      	ldr	r2, [sp, #0]
 8006eb2:	331c      	adds	r3, #28
 8006eb4:	441a      	add	r2, r3
 8006eb6:	9200      	str	r2, [sp, #0]
 8006eb8:	9a06      	ldr	r2, [sp, #24]
 8006eba:	441a      	add	r2, r3
 8006ebc:	441e      	add	r6, r3
 8006ebe:	9206      	str	r2, [sp, #24]
 8006ec0:	e78a      	b.n	8006dd8 <_dtoa_r+0x828>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	e7f4      	b.n	8006eb0 <_dtoa_r+0x900>
 8006ec6:	9b03      	ldr	r3, [sp, #12]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	46b8      	mov	r8, r7
 8006ecc:	dc20      	bgt.n	8006f10 <_dtoa_r+0x960>
 8006ece:	469b      	mov	fp, r3
 8006ed0:	9b07      	ldr	r3, [sp, #28]
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	dd1e      	ble.n	8006f14 <_dtoa_r+0x964>
 8006ed6:	f1bb 0f00 	cmp.w	fp, #0
 8006eda:	f47f adb1 	bne.w	8006a40 <_dtoa_r+0x490>
 8006ede:	4621      	mov	r1, r4
 8006ee0:	465b      	mov	r3, fp
 8006ee2:	2205      	movs	r2, #5
 8006ee4:	4648      	mov	r0, r9
 8006ee6:	f000 f9df 	bl	80072a8 <__multadd>
 8006eea:	4601      	mov	r1, r0
 8006eec:	4604      	mov	r4, r0
 8006eee:	9802      	ldr	r0, [sp, #8]
 8006ef0:	f000 fbea 	bl	80076c8 <__mcmp>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f77f ada3 	ble.w	8006a40 <_dtoa_r+0x490>
 8006efa:	4656      	mov	r6, sl
 8006efc:	2331      	movs	r3, #49	@ 0x31
 8006efe:	f806 3b01 	strb.w	r3, [r6], #1
 8006f02:	f108 0801 	add.w	r8, r8, #1
 8006f06:	e59f      	b.n	8006a48 <_dtoa_r+0x498>
 8006f08:	9c03      	ldr	r4, [sp, #12]
 8006f0a:	46b8      	mov	r8, r7
 8006f0c:	4625      	mov	r5, r4
 8006f0e:	e7f4      	b.n	8006efa <_dtoa_r+0x94a>
 8006f10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	f000 8101 	beq.w	800711e <_dtoa_r+0xb6e>
 8006f1c:	2e00      	cmp	r6, #0
 8006f1e:	dd05      	ble.n	8006f2c <_dtoa_r+0x97c>
 8006f20:	4629      	mov	r1, r5
 8006f22:	4632      	mov	r2, r6
 8006f24:	4648      	mov	r0, r9
 8006f26:	f000 fb63 	bl	80075f0 <__lshift>
 8006f2a:	4605      	mov	r5, r0
 8006f2c:	9b08      	ldr	r3, [sp, #32]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d05c      	beq.n	8006fec <_dtoa_r+0xa3c>
 8006f32:	6869      	ldr	r1, [r5, #4]
 8006f34:	4648      	mov	r0, r9
 8006f36:	f000 f955 	bl	80071e4 <_Balloc>
 8006f3a:	4606      	mov	r6, r0
 8006f3c:	b928      	cbnz	r0, 8006f4a <_dtoa_r+0x99a>
 8006f3e:	4b82      	ldr	r3, [pc, #520]	@ (8007148 <_dtoa_r+0xb98>)
 8006f40:	4602      	mov	r2, r0
 8006f42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006f46:	f7ff bb4a 	b.w	80065de <_dtoa_r+0x2e>
 8006f4a:	692a      	ldr	r2, [r5, #16]
 8006f4c:	3202      	adds	r2, #2
 8006f4e:	0092      	lsls	r2, r2, #2
 8006f50:	f105 010c 	add.w	r1, r5, #12
 8006f54:	300c      	adds	r0, #12
 8006f56:	f7ff fa92 	bl	800647e <memcpy>
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	4631      	mov	r1, r6
 8006f5e:	4648      	mov	r0, r9
 8006f60:	f000 fb46 	bl	80075f0 <__lshift>
 8006f64:	f10a 0301 	add.w	r3, sl, #1
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	eb0a 030b 	add.w	r3, sl, fp
 8006f6e:	9308      	str	r3, [sp, #32]
 8006f70:	9b04      	ldr	r3, [sp, #16]
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	462f      	mov	r7, r5
 8006f78:	9306      	str	r3, [sp, #24]
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	9b00      	ldr	r3, [sp, #0]
 8006f7e:	9802      	ldr	r0, [sp, #8]
 8006f80:	4621      	mov	r1, r4
 8006f82:	f103 3bff 	add.w	fp, r3, #4294967295
 8006f86:	f7ff fa88 	bl	800649a <quorem>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	3330      	adds	r3, #48	@ 0x30
 8006f8e:	9003      	str	r0, [sp, #12]
 8006f90:	4639      	mov	r1, r7
 8006f92:	9802      	ldr	r0, [sp, #8]
 8006f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f96:	f000 fb97 	bl	80076c8 <__mcmp>
 8006f9a:	462a      	mov	r2, r5
 8006f9c:	9004      	str	r0, [sp, #16]
 8006f9e:	4621      	mov	r1, r4
 8006fa0:	4648      	mov	r0, r9
 8006fa2:	f000 fbad 	bl	8007700 <__mdiff>
 8006fa6:	68c2      	ldr	r2, [r0, #12]
 8006fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006faa:	4606      	mov	r6, r0
 8006fac:	bb02      	cbnz	r2, 8006ff0 <_dtoa_r+0xa40>
 8006fae:	4601      	mov	r1, r0
 8006fb0:	9802      	ldr	r0, [sp, #8]
 8006fb2:	f000 fb89 	bl	80076c8 <__mcmp>
 8006fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb8:	4602      	mov	r2, r0
 8006fba:	4631      	mov	r1, r6
 8006fbc:	4648      	mov	r0, r9
 8006fbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8006fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fc2:	f000 f94f 	bl	8007264 <_Bfree>
 8006fc6:	9b07      	ldr	r3, [sp, #28]
 8006fc8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006fca:	9e00      	ldr	r6, [sp, #0]
 8006fcc:	ea42 0103 	orr.w	r1, r2, r3
 8006fd0:	9b06      	ldr	r3, [sp, #24]
 8006fd2:	4319      	orrs	r1, r3
 8006fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd6:	d10d      	bne.n	8006ff4 <_dtoa_r+0xa44>
 8006fd8:	2b39      	cmp	r3, #57	@ 0x39
 8006fda:	d027      	beq.n	800702c <_dtoa_r+0xa7c>
 8006fdc:	9a04      	ldr	r2, [sp, #16]
 8006fde:	2a00      	cmp	r2, #0
 8006fe0:	dd01      	ble.n	8006fe6 <_dtoa_r+0xa36>
 8006fe2:	9b03      	ldr	r3, [sp, #12]
 8006fe4:	3331      	adds	r3, #49	@ 0x31
 8006fe6:	f88b 3000 	strb.w	r3, [fp]
 8006fea:	e52e      	b.n	8006a4a <_dtoa_r+0x49a>
 8006fec:	4628      	mov	r0, r5
 8006fee:	e7b9      	b.n	8006f64 <_dtoa_r+0x9b4>
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	e7e2      	b.n	8006fba <_dtoa_r+0xa0a>
 8006ff4:	9904      	ldr	r1, [sp, #16]
 8006ff6:	2900      	cmp	r1, #0
 8006ff8:	db04      	blt.n	8007004 <_dtoa_r+0xa54>
 8006ffa:	9807      	ldr	r0, [sp, #28]
 8006ffc:	4301      	orrs	r1, r0
 8006ffe:	9806      	ldr	r0, [sp, #24]
 8007000:	4301      	orrs	r1, r0
 8007002:	d120      	bne.n	8007046 <_dtoa_r+0xa96>
 8007004:	2a00      	cmp	r2, #0
 8007006:	ddee      	ble.n	8006fe6 <_dtoa_r+0xa36>
 8007008:	9902      	ldr	r1, [sp, #8]
 800700a:	9300      	str	r3, [sp, #0]
 800700c:	2201      	movs	r2, #1
 800700e:	4648      	mov	r0, r9
 8007010:	f000 faee 	bl	80075f0 <__lshift>
 8007014:	4621      	mov	r1, r4
 8007016:	9002      	str	r0, [sp, #8]
 8007018:	f000 fb56 	bl	80076c8 <__mcmp>
 800701c:	2800      	cmp	r0, #0
 800701e:	9b00      	ldr	r3, [sp, #0]
 8007020:	dc02      	bgt.n	8007028 <_dtoa_r+0xa78>
 8007022:	d1e0      	bne.n	8006fe6 <_dtoa_r+0xa36>
 8007024:	07da      	lsls	r2, r3, #31
 8007026:	d5de      	bpl.n	8006fe6 <_dtoa_r+0xa36>
 8007028:	2b39      	cmp	r3, #57	@ 0x39
 800702a:	d1da      	bne.n	8006fe2 <_dtoa_r+0xa32>
 800702c:	2339      	movs	r3, #57	@ 0x39
 800702e:	f88b 3000 	strb.w	r3, [fp]
 8007032:	4633      	mov	r3, r6
 8007034:	461e      	mov	r6, r3
 8007036:	3b01      	subs	r3, #1
 8007038:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800703c:	2a39      	cmp	r2, #57	@ 0x39
 800703e:	d04e      	beq.n	80070de <_dtoa_r+0xb2e>
 8007040:	3201      	adds	r2, #1
 8007042:	701a      	strb	r2, [r3, #0]
 8007044:	e501      	b.n	8006a4a <_dtoa_r+0x49a>
 8007046:	2a00      	cmp	r2, #0
 8007048:	dd03      	ble.n	8007052 <_dtoa_r+0xaa2>
 800704a:	2b39      	cmp	r3, #57	@ 0x39
 800704c:	d0ee      	beq.n	800702c <_dtoa_r+0xa7c>
 800704e:	3301      	adds	r3, #1
 8007050:	e7c9      	b.n	8006fe6 <_dtoa_r+0xa36>
 8007052:	9a00      	ldr	r2, [sp, #0]
 8007054:	9908      	ldr	r1, [sp, #32]
 8007056:	f802 3c01 	strb.w	r3, [r2, #-1]
 800705a:	428a      	cmp	r2, r1
 800705c:	d028      	beq.n	80070b0 <_dtoa_r+0xb00>
 800705e:	9902      	ldr	r1, [sp, #8]
 8007060:	2300      	movs	r3, #0
 8007062:	220a      	movs	r2, #10
 8007064:	4648      	mov	r0, r9
 8007066:	f000 f91f 	bl	80072a8 <__multadd>
 800706a:	42af      	cmp	r7, r5
 800706c:	9002      	str	r0, [sp, #8]
 800706e:	f04f 0300 	mov.w	r3, #0
 8007072:	f04f 020a 	mov.w	r2, #10
 8007076:	4639      	mov	r1, r7
 8007078:	4648      	mov	r0, r9
 800707a:	d107      	bne.n	800708c <_dtoa_r+0xadc>
 800707c:	f000 f914 	bl	80072a8 <__multadd>
 8007080:	4607      	mov	r7, r0
 8007082:	4605      	mov	r5, r0
 8007084:	9b00      	ldr	r3, [sp, #0]
 8007086:	3301      	adds	r3, #1
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	e777      	b.n	8006f7c <_dtoa_r+0x9cc>
 800708c:	f000 f90c 	bl	80072a8 <__multadd>
 8007090:	4629      	mov	r1, r5
 8007092:	4607      	mov	r7, r0
 8007094:	2300      	movs	r3, #0
 8007096:	220a      	movs	r2, #10
 8007098:	4648      	mov	r0, r9
 800709a:	f000 f905 	bl	80072a8 <__multadd>
 800709e:	4605      	mov	r5, r0
 80070a0:	e7f0      	b.n	8007084 <_dtoa_r+0xad4>
 80070a2:	f1bb 0f00 	cmp.w	fp, #0
 80070a6:	bfcc      	ite	gt
 80070a8:	465e      	movgt	r6, fp
 80070aa:	2601      	movle	r6, #1
 80070ac:	4456      	add	r6, sl
 80070ae:	2700      	movs	r7, #0
 80070b0:	9902      	ldr	r1, [sp, #8]
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	2201      	movs	r2, #1
 80070b6:	4648      	mov	r0, r9
 80070b8:	f000 fa9a 	bl	80075f0 <__lshift>
 80070bc:	4621      	mov	r1, r4
 80070be:	9002      	str	r0, [sp, #8]
 80070c0:	f000 fb02 	bl	80076c8 <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	dcb4      	bgt.n	8007032 <_dtoa_r+0xa82>
 80070c8:	d102      	bne.n	80070d0 <_dtoa_r+0xb20>
 80070ca:	9b00      	ldr	r3, [sp, #0]
 80070cc:	07db      	lsls	r3, r3, #31
 80070ce:	d4b0      	bmi.n	8007032 <_dtoa_r+0xa82>
 80070d0:	4633      	mov	r3, r6
 80070d2:	461e      	mov	r6, r3
 80070d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070d8:	2a30      	cmp	r2, #48	@ 0x30
 80070da:	d0fa      	beq.n	80070d2 <_dtoa_r+0xb22>
 80070dc:	e4b5      	b.n	8006a4a <_dtoa_r+0x49a>
 80070de:	459a      	cmp	sl, r3
 80070e0:	d1a8      	bne.n	8007034 <_dtoa_r+0xa84>
 80070e2:	2331      	movs	r3, #49	@ 0x31
 80070e4:	f108 0801 	add.w	r8, r8, #1
 80070e8:	f88a 3000 	strb.w	r3, [sl]
 80070ec:	e4ad      	b.n	8006a4a <_dtoa_r+0x49a>
 80070ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800714c <_dtoa_r+0xb9c>
 80070f4:	b11b      	cbz	r3, 80070fe <_dtoa_r+0xb4e>
 80070f6:	f10a 0308 	add.w	r3, sl, #8
 80070fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80070fc:	6013      	str	r3, [r2, #0]
 80070fe:	4650      	mov	r0, sl
 8007100:	b017      	add	sp, #92	@ 0x5c
 8007102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007106:	9b07      	ldr	r3, [sp, #28]
 8007108:	2b01      	cmp	r3, #1
 800710a:	f77f ae2e 	ble.w	8006d6a <_dtoa_r+0x7ba>
 800710e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007110:	9308      	str	r3, [sp, #32]
 8007112:	2001      	movs	r0, #1
 8007114:	e64d      	b.n	8006db2 <_dtoa_r+0x802>
 8007116:	f1bb 0f00 	cmp.w	fp, #0
 800711a:	f77f aed9 	ble.w	8006ed0 <_dtoa_r+0x920>
 800711e:	4656      	mov	r6, sl
 8007120:	9802      	ldr	r0, [sp, #8]
 8007122:	4621      	mov	r1, r4
 8007124:	f7ff f9b9 	bl	800649a <quorem>
 8007128:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800712c:	f806 3b01 	strb.w	r3, [r6], #1
 8007130:	eba6 020a 	sub.w	r2, r6, sl
 8007134:	4593      	cmp	fp, r2
 8007136:	ddb4      	ble.n	80070a2 <_dtoa_r+0xaf2>
 8007138:	9902      	ldr	r1, [sp, #8]
 800713a:	2300      	movs	r3, #0
 800713c:	220a      	movs	r2, #10
 800713e:	4648      	mov	r0, r9
 8007140:	f000 f8b2 	bl	80072a8 <__multadd>
 8007144:	9002      	str	r0, [sp, #8]
 8007146:	e7eb      	b.n	8007120 <_dtoa_r+0xb70>
 8007148:	080087f0 	.word	0x080087f0
 800714c:	08008774 	.word	0x08008774

08007150 <_free_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4605      	mov	r5, r0
 8007154:	2900      	cmp	r1, #0
 8007156:	d041      	beq.n	80071dc <_free_r+0x8c>
 8007158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800715c:	1f0c      	subs	r4, r1, #4
 800715e:	2b00      	cmp	r3, #0
 8007160:	bfb8      	it	lt
 8007162:	18e4      	addlt	r4, r4, r3
 8007164:	f7fe fa88 	bl	8005678 <__malloc_lock>
 8007168:	4a1d      	ldr	r2, [pc, #116]	@ (80071e0 <_free_r+0x90>)
 800716a:	6813      	ldr	r3, [r2, #0]
 800716c:	b933      	cbnz	r3, 800717c <_free_r+0x2c>
 800716e:	6063      	str	r3, [r4, #4]
 8007170:	6014      	str	r4, [r2, #0]
 8007172:	4628      	mov	r0, r5
 8007174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007178:	f7fe ba84 	b.w	8005684 <__malloc_unlock>
 800717c:	42a3      	cmp	r3, r4
 800717e:	d908      	bls.n	8007192 <_free_r+0x42>
 8007180:	6820      	ldr	r0, [r4, #0]
 8007182:	1821      	adds	r1, r4, r0
 8007184:	428b      	cmp	r3, r1
 8007186:	bf01      	itttt	eq
 8007188:	6819      	ldreq	r1, [r3, #0]
 800718a:	685b      	ldreq	r3, [r3, #4]
 800718c:	1809      	addeq	r1, r1, r0
 800718e:	6021      	streq	r1, [r4, #0]
 8007190:	e7ed      	b.n	800716e <_free_r+0x1e>
 8007192:	461a      	mov	r2, r3
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	b10b      	cbz	r3, 800719c <_free_r+0x4c>
 8007198:	42a3      	cmp	r3, r4
 800719a:	d9fa      	bls.n	8007192 <_free_r+0x42>
 800719c:	6811      	ldr	r1, [r2, #0]
 800719e:	1850      	adds	r0, r2, r1
 80071a0:	42a0      	cmp	r0, r4
 80071a2:	d10b      	bne.n	80071bc <_free_r+0x6c>
 80071a4:	6820      	ldr	r0, [r4, #0]
 80071a6:	4401      	add	r1, r0
 80071a8:	1850      	adds	r0, r2, r1
 80071aa:	4283      	cmp	r3, r0
 80071ac:	6011      	str	r1, [r2, #0]
 80071ae:	d1e0      	bne.n	8007172 <_free_r+0x22>
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	6053      	str	r3, [r2, #4]
 80071b6:	4408      	add	r0, r1
 80071b8:	6010      	str	r0, [r2, #0]
 80071ba:	e7da      	b.n	8007172 <_free_r+0x22>
 80071bc:	d902      	bls.n	80071c4 <_free_r+0x74>
 80071be:	230c      	movs	r3, #12
 80071c0:	602b      	str	r3, [r5, #0]
 80071c2:	e7d6      	b.n	8007172 <_free_r+0x22>
 80071c4:	6820      	ldr	r0, [r4, #0]
 80071c6:	1821      	adds	r1, r4, r0
 80071c8:	428b      	cmp	r3, r1
 80071ca:	bf04      	itt	eq
 80071cc:	6819      	ldreq	r1, [r3, #0]
 80071ce:	685b      	ldreq	r3, [r3, #4]
 80071d0:	6063      	str	r3, [r4, #4]
 80071d2:	bf04      	itt	eq
 80071d4:	1809      	addeq	r1, r1, r0
 80071d6:	6021      	streq	r1, [r4, #0]
 80071d8:	6054      	str	r4, [r2, #4]
 80071da:	e7ca      	b.n	8007172 <_free_r+0x22>
 80071dc:	bd38      	pop	{r3, r4, r5, pc}
 80071de:	bf00      	nop
 80071e0:	20000ad0 	.word	0x20000ad0

080071e4 <_Balloc>:
 80071e4:	b570      	push	{r4, r5, r6, lr}
 80071e6:	69c6      	ldr	r6, [r0, #28]
 80071e8:	4604      	mov	r4, r0
 80071ea:	460d      	mov	r5, r1
 80071ec:	b976      	cbnz	r6, 800720c <_Balloc+0x28>
 80071ee:	2010      	movs	r0, #16
 80071f0:	f7fe f998 	bl	8005524 <malloc>
 80071f4:	4602      	mov	r2, r0
 80071f6:	61e0      	str	r0, [r4, #28]
 80071f8:	b920      	cbnz	r0, 8007204 <_Balloc+0x20>
 80071fa:	4b18      	ldr	r3, [pc, #96]	@ (800725c <_Balloc+0x78>)
 80071fc:	4818      	ldr	r0, [pc, #96]	@ (8007260 <_Balloc+0x7c>)
 80071fe:	216b      	movs	r1, #107	@ 0x6b
 8007200:	f000 fe10 	bl	8007e24 <__assert_func>
 8007204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007208:	6006      	str	r6, [r0, #0]
 800720a:	60c6      	str	r6, [r0, #12]
 800720c:	69e6      	ldr	r6, [r4, #28]
 800720e:	68f3      	ldr	r3, [r6, #12]
 8007210:	b183      	cbz	r3, 8007234 <_Balloc+0x50>
 8007212:	69e3      	ldr	r3, [r4, #28]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800721a:	b9b8      	cbnz	r0, 800724c <_Balloc+0x68>
 800721c:	2101      	movs	r1, #1
 800721e:	fa01 f605 	lsl.w	r6, r1, r5
 8007222:	1d72      	adds	r2, r6, #5
 8007224:	0092      	lsls	r2, r2, #2
 8007226:	4620      	mov	r0, r4
 8007228:	f000 fe1a 	bl	8007e60 <_calloc_r>
 800722c:	b160      	cbz	r0, 8007248 <_Balloc+0x64>
 800722e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007232:	e00e      	b.n	8007252 <_Balloc+0x6e>
 8007234:	2221      	movs	r2, #33	@ 0x21
 8007236:	2104      	movs	r1, #4
 8007238:	4620      	mov	r0, r4
 800723a:	f000 fe11 	bl	8007e60 <_calloc_r>
 800723e:	69e3      	ldr	r3, [r4, #28]
 8007240:	60f0      	str	r0, [r6, #12]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1e4      	bne.n	8007212 <_Balloc+0x2e>
 8007248:	2000      	movs	r0, #0
 800724a:	bd70      	pop	{r4, r5, r6, pc}
 800724c:	6802      	ldr	r2, [r0, #0]
 800724e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007252:	2300      	movs	r3, #0
 8007254:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007258:	e7f7      	b.n	800724a <_Balloc+0x66>
 800725a:	bf00      	nop
 800725c:	08008781 	.word	0x08008781
 8007260:	08008801 	.word	0x08008801

08007264 <_Bfree>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	69c6      	ldr	r6, [r0, #28]
 8007268:	4605      	mov	r5, r0
 800726a:	460c      	mov	r4, r1
 800726c:	b976      	cbnz	r6, 800728c <_Bfree+0x28>
 800726e:	2010      	movs	r0, #16
 8007270:	f7fe f958 	bl	8005524 <malloc>
 8007274:	4602      	mov	r2, r0
 8007276:	61e8      	str	r0, [r5, #28]
 8007278:	b920      	cbnz	r0, 8007284 <_Bfree+0x20>
 800727a:	4b09      	ldr	r3, [pc, #36]	@ (80072a0 <_Bfree+0x3c>)
 800727c:	4809      	ldr	r0, [pc, #36]	@ (80072a4 <_Bfree+0x40>)
 800727e:	218f      	movs	r1, #143	@ 0x8f
 8007280:	f000 fdd0 	bl	8007e24 <__assert_func>
 8007284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007288:	6006      	str	r6, [r0, #0]
 800728a:	60c6      	str	r6, [r0, #12]
 800728c:	b13c      	cbz	r4, 800729e <_Bfree+0x3a>
 800728e:	69eb      	ldr	r3, [r5, #28]
 8007290:	6862      	ldr	r2, [r4, #4]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007298:	6021      	str	r1, [r4, #0]
 800729a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800729e:	bd70      	pop	{r4, r5, r6, pc}
 80072a0:	08008781 	.word	0x08008781
 80072a4:	08008801 	.word	0x08008801

080072a8 <__multadd>:
 80072a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ac:	690d      	ldr	r5, [r1, #16]
 80072ae:	4607      	mov	r7, r0
 80072b0:	460c      	mov	r4, r1
 80072b2:	461e      	mov	r6, r3
 80072b4:	f101 0c14 	add.w	ip, r1, #20
 80072b8:	2000      	movs	r0, #0
 80072ba:	f8dc 3000 	ldr.w	r3, [ip]
 80072be:	b299      	uxth	r1, r3
 80072c0:	fb02 6101 	mla	r1, r2, r1, r6
 80072c4:	0c1e      	lsrs	r6, r3, #16
 80072c6:	0c0b      	lsrs	r3, r1, #16
 80072c8:	fb02 3306 	mla	r3, r2, r6, r3
 80072cc:	b289      	uxth	r1, r1
 80072ce:	3001      	adds	r0, #1
 80072d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072d4:	4285      	cmp	r5, r0
 80072d6:	f84c 1b04 	str.w	r1, [ip], #4
 80072da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072de:	dcec      	bgt.n	80072ba <__multadd+0x12>
 80072e0:	b30e      	cbz	r6, 8007326 <__multadd+0x7e>
 80072e2:	68a3      	ldr	r3, [r4, #8]
 80072e4:	42ab      	cmp	r3, r5
 80072e6:	dc19      	bgt.n	800731c <__multadd+0x74>
 80072e8:	6861      	ldr	r1, [r4, #4]
 80072ea:	4638      	mov	r0, r7
 80072ec:	3101      	adds	r1, #1
 80072ee:	f7ff ff79 	bl	80071e4 <_Balloc>
 80072f2:	4680      	mov	r8, r0
 80072f4:	b928      	cbnz	r0, 8007302 <__multadd+0x5a>
 80072f6:	4602      	mov	r2, r0
 80072f8:	4b0c      	ldr	r3, [pc, #48]	@ (800732c <__multadd+0x84>)
 80072fa:	480d      	ldr	r0, [pc, #52]	@ (8007330 <__multadd+0x88>)
 80072fc:	21ba      	movs	r1, #186	@ 0xba
 80072fe:	f000 fd91 	bl	8007e24 <__assert_func>
 8007302:	6922      	ldr	r2, [r4, #16]
 8007304:	3202      	adds	r2, #2
 8007306:	f104 010c 	add.w	r1, r4, #12
 800730a:	0092      	lsls	r2, r2, #2
 800730c:	300c      	adds	r0, #12
 800730e:	f7ff f8b6 	bl	800647e <memcpy>
 8007312:	4621      	mov	r1, r4
 8007314:	4638      	mov	r0, r7
 8007316:	f7ff ffa5 	bl	8007264 <_Bfree>
 800731a:	4644      	mov	r4, r8
 800731c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007320:	3501      	adds	r5, #1
 8007322:	615e      	str	r6, [r3, #20]
 8007324:	6125      	str	r5, [r4, #16]
 8007326:	4620      	mov	r0, r4
 8007328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800732c:	080087f0 	.word	0x080087f0
 8007330:	08008801 	.word	0x08008801

08007334 <__hi0bits>:
 8007334:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007338:	4603      	mov	r3, r0
 800733a:	bf36      	itet	cc
 800733c:	0403      	lslcc	r3, r0, #16
 800733e:	2000      	movcs	r0, #0
 8007340:	2010      	movcc	r0, #16
 8007342:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007346:	bf3c      	itt	cc
 8007348:	021b      	lslcc	r3, r3, #8
 800734a:	3008      	addcc	r0, #8
 800734c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007350:	bf3c      	itt	cc
 8007352:	011b      	lslcc	r3, r3, #4
 8007354:	3004      	addcc	r0, #4
 8007356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800735a:	bf3c      	itt	cc
 800735c:	009b      	lslcc	r3, r3, #2
 800735e:	3002      	addcc	r0, #2
 8007360:	2b00      	cmp	r3, #0
 8007362:	db05      	blt.n	8007370 <__hi0bits+0x3c>
 8007364:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007368:	f100 0001 	add.w	r0, r0, #1
 800736c:	bf08      	it	eq
 800736e:	2020      	moveq	r0, #32
 8007370:	4770      	bx	lr

08007372 <__lo0bits>:
 8007372:	6803      	ldr	r3, [r0, #0]
 8007374:	4602      	mov	r2, r0
 8007376:	f013 0007 	ands.w	r0, r3, #7
 800737a:	d00b      	beq.n	8007394 <__lo0bits+0x22>
 800737c:	07d9      	lsls	r1, r3, #31
 800737e:	d421      	bmi.n	80073c4 <__lo0bits+0x52>
 8007380:	0798      	lsls	r0, r3, #30
 8007382:	bf49      	itett	mi
 8007384:	085b      	lsrmi	r3, r3, #1
 8007386:	089b      	lsrpl	r3, r3, #2
 8007388:	2001      	movmi	r0, #1
 800738a:	6013      	strmi	r3, [r2, #0]
 800738c:	bf5c      	itt	pl
 800738e:	6013      	strpl	r3, [r2, #0]
 8007390:	2002      	movpl	r0, #2
 8007392:	4770      	bx	lr
 8007394:	b299      	uxth	r1, r3
 8007396:	b909      	cbnz	r1, 800739c <__lo0bits+0x2a>
 8007398:	0c1b      	lsrs	r3, r3, #16
 800739a:	2010      	movs	r0, #16
 800739c:	b2d9      	uxtb	r1, r3
 800739e:	b909      	cbnz	r1, 80073a4 <__lo0bits+0x32>
 80073a0:	3008      	adds	r0, #8
 80073a2:	0a1b      	lsrs	r3, r3, #8
 80073a4:	0719      	lsls	r1, r3, #28
 80073a6:	bf04      	itt	eq
 80073a8:	091b      	lsreq	r3, r3, #4
 80073aa:	3004      	addeq	r0, #4
 80073ac:	0799      	lsls	r1, r3, #30
 80073ae:	bf04      	itt	eq
 80073b0:	089b      	lsreq	r3, r3, #2
 80073b2:	3002      	addeq	r0, #2
 80073b4:	07d9      	lsls	r1, r3, #31
 80073b6:	d403      	bmi.n	80073c0 <__lo0bits+0x4e>
 80073b8:	085b      	lsrs	r3, r3, #1
 80073ba:	f100 0001 	add.w	r0, r0, #1
 80073be:	d003      	beq.n	80073c8 <__lo0bits+0x56>
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	4770      	bx	lr
 80073c4:	2000      	movs	r0, #0
 80073c6:	4770      	bx	lr
 80073c8:	2020      	movs	r0, #32
 80073ca:	4770      	bx	lr

080073cc <__i2b>:
 80073cc:	b510      	push	{r4, lr}
 80073ce:	460c      	mov	r4, r1
 80073d0:	2101      	movs	r1, #1
 80073d2:	f7ff ff07 	bl	80071e4 <_Balloc>
 80073d6:	4602      	mov	r2, r0
 80073d8:	b928      	cbnz	r0, 80073e6 <__i2b+0x1a>
 80073da:	4b05      	ldr	r3, [pc, #20]	@ (80073f0 <__i2b+0x24>)
 80073dc:	4805      	ldr	r0, [pc, #20]	@ (80073f4 <__i2b+0x28>)
 80073de:	f240 1145 	movw	r1, #325	@ 0x145
 80073e2:	f000 fd1f 	bl	8007e24 <__assert_func>
 80073e6:	2301      	movs	r3, #1
 80073e8:	6144      	str	r4, [r0, #20]
 80073ea:	6103      	str	r3, [r0, #16]
 80073ec:	bd10      	pop	{r4, pc}
 80073ee:	bf00      	nop
 80073f0:	080087f0 	.word	0x080087f0
 80073f4:	08008801 	.word	0x08008801

080073f8 <__multiply>:
 80073f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073fc:	4617      	mov	r7, r2
 80073fe:	690a      	ldr	r2, [r1, #16]
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	429a      	cmp	r2, r3
 8007404:	bfa8      	it	ge
 8007406:	463b      	movge	r3, r7
 8007408:	4689      	mov	r9, r1
 800740a:	bfa4      	itt	ge
 800740c:	460f      	movge	r7, r1
 800740e:	4699      	movge	r9, r3
 8007410:	693d      	ldr	r5, [r7, #16]
 8007412:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	6879      	ldr	r1, [r7, #4]
 800741a:	eb05 060a 	add.w	r6, r5, sl
 800741e:	42b3      	cmp	r3, r6
 8007420:	b085      	sub	sp, #20
 8007422:	bfb8      	it	lt
 8007424:	3101      	addlt	r1, #1
 8007426:	f7ff fedd 	bl	80071e4 <_Balloc>
 800742a:	b930      	cbnz	r0, 800743a <__multiply+0x42>
 800742c:	4602      	mov	r2, r0
 800742e:	4b41      	ldr	r3, [pc, #260]	@ (8007534 <__multiply+0x13c>)
 8007430:	4841      	ldr	r0, [pc, #260]	@ (8007538 <__multiply+0x140>)
 8007432:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007436:	f000 fcf5 	bl	8007e24 <__assert_func>
 800743a:	f100 0414 	add.w	r4, r0, #20
 800743e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007442:	4623      	mov	r3, r4
 8007444:	2200      	movs	r2, #0
 8007446:	4573      	cmp	r3, lr
 8007448:	d320      	bcc.n	800748c <__multiply+0x94>
 800744a:	f107 0814 	add.w	r8, r7, #20
 800744e:	f109 0114 	add.w	r1, r9, #20
 8007452:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007456:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800745a:	9302      	str	r3, [sp, #8]
 800745c:	1beb      	subs	r3, r5, r7
 800745e:	3b15      	subs	r3, #21
 8007460:	f023 0303 	bic.w	r3, r3, #3
 8007464:	3304      	adds	r3, #4
 8007466:	3715      	adds	r7, #21
 8007468:	42bd      	cmp	r5, r7
 800746a:	bf38      	it	cc
 800746c:	2304      	movcc	r3, #4
 800746e:	9301      	str	r3, [sp, #4]
 8007470:	9b02      	ldr	r3, [sp, #8]
 8007472:	9103      	str	r1, [sp, #12]
 8007474:	428b      	cmp	r3, r1
 8007476:	d80c      	bhi.n	8007492 <__multiply+0x9a>
 8007478:	2e00      	cmp	r6, #0
 800747a:	dd03      	ble.n	8007484 <__multiply+0x8c>
 800747c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007480:	2b00      	cmp	r3, #0
 8007482:	d055      	beq.n	8007530 <__multiply+0x138>
 8007484:	6106      	str	r6, [r0, #16]
 8007486:	b005      	add	sp, #20
 8007488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800748c:	f843 2b04 	str.w	r2, [r3], #4
 8007490:	e7d9      	b.n	8007446 <__multiply+0x4e>
 8007492:	f8b1 a000 	ldrh.w	sl, [r1]
 8007496:	f1ba 0f00 	cmp.w	sl, #0
 800749a:	d01f      	beq.n	80074dc <__multiply+0xe4>
 800749c:	46c4      	mov	ip, r8
 800749e:	46a1      	mov	r9, r4
 80074a0:	2700      	movs	r7, #0
 80074a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80074a6:	f8d9 3000 	ldr.w	r3, [r9]
 80074aa:	fa1f fb82 	uxth.w	fp, r2
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80074b4:	443b      	add	r3, r7
 80074b6:	f8d9 7000 	ldr.w	r7, [r9]
 80074ba:	0c12      	lsrs	r2, r2, #16
 80074bc:	0c3f      	lsrs	r7, r7, #16
 80074be:	fb0a 7202 	mla	r2, sl, r2, r7
 80074c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074cc:	4565      	cmp	r5, ip
 80074ce:	f849 3b04 	str.w	r3, [r9], #4
 80074d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80074d6:	d8e4      	bhi.n	80074a2 <__multiply+0xaa>
 80074d8:	9b01      	ldr	r3, [sp, #4]
 80074da:	50e7      	str	r7, [r4, r3]
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80074e2:	3104      	adds	r1, #4
 80074e4:	f1b9 0f00 	cmp.w	r9, #0
 80074e8:	d020      	beq.n	800752c <__multiply+0x134>
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	4647      	mov	r7, r8
 80074ee:	46a4      	mov	ip, r4
 80074f0:	f04f 0a00 	mov.w	sl, #0
 80074f4:	f8b7 b000 	ldrh.w	fp, [r7]
 80074f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80074fc:	fb09 220b 	mla	r2, r9, fp, r2
 8007500:	4452      	add	r2, sl
 8007502:	b29b      	uxth	r3, r3
 8007504:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007508:	f84c 3b04 	str.w	r3, [ip], #4
 800750c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007510:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007514:	f8bc 3000 	ldrh.w	r3, [ip]
 8007518:	fb09 330a 	mla	r3, r9, sl, r3
 800751c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007520:	42bd      	cmp	r5, r7
 8007522:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007526:	d8e5      	bhi.n	80074f4 <__multiply+0xfc>
 8007528:	9a01      	ldr	r2, [sp, #4]
 800752a:	50a3      	str	r3, [r4, r2]
 800752c:	3404      	adds	r4, #4
 800752e:	e79f      	b.n	8007470 <__multiply+0x78>
 8007530:	3e01      	subs	r6, #1
 8007532:	e7a1      	b.n	8007478 <__multiply+0x80>
 8007534:	080087f0 	.word	0x080087f0
 8007538:	08008801 	.word	0x08008801

0800753c <__pow5mult>:
 800753c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007540:	4615      	mov	r5, r2
 8007542:	f012 0203 	ands.w	r2, r2, #3
 8007546:	4607      	mov	r7, r0
 8007548:	460e      	mov	r6, r1
 800754a:	d007      	beq.n	800755c <__pow5mult+0x20>
 800754c:	4c25      	ldr	r4, [pc, #148]	@ (80075e4 <__pow5mult+0xa8>)
 800754e:	3a01      	subs	r2, #1
 8007550:	2300      	movs	r3, #0
 8007552:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007556:	f7ff fea7 	bl	80072a8 <__multadd>
 800755a:	4606      	mov	r6, r0
 800755c:	10ad      	asrs	r5, r5, #2
 800755e:	d03d      	beq.n	80075dc <__pow5mult+0xa0>
 8007560:	69fc      	ldr	r4, [r7, #28]
 8007562:	b97c      	cbnz	r4, 8007584 <__pow5mult+0x48>
 8007564:	2010      	movs	r0, #16
 8007566:	f7fd ffdd 	bl	8005524 <malloc>
 800756a:	4602      	mov	r2, r0
 800756c:	61f8      	str	r0, [r7, #28]
 800756e:	b928      	cbnz	r0, 800757c <__pow5mult+0x40>
 8007570:	4b1d      	ldr	r3, [pc, #116]	@ (80075e8 <__pow5mult+0xac>)
 8007572:	481e      	ldr	r0, [pc, #120]	@ (80075ec <__pow5mult+0xb0>)
 8007574:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007578:	f000 fc54 	bl	8007e24 <__assert_func>
 800757c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007580:	6004      	str	r4, [r0, #0]
 8007582:	60c4      	str	r4, [r0, #12]
 8007584:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007588:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800758c:	b94c      	cbnz	r4, 80075a2 <__pow5mult+0x66>
 800758e:	f240 2171 	movw	r1, #625	@ 0x271
 8007592:	4638      	mov	r0, r7
 8007594:	f7ff ff1a 	bl	80073cc <__i2b>
 8007598:	2300      	movs	r3, #0
 800759a:	f8c8 0008 	str.w	r0, [r8, #8]
 800759e:	4604      	mov	r4, r0
 80075a0:	6003      	str	r3, [r0, #0]
 80075a2:	f04f 0900 	mov.w	r9, #0
 80075a6:	07eb      	lsls	r3, r5, #31
 80075a8:	d50a      	bpl.n	80075c0 <__pow5mult+0x84>
 80075aa:	4631      	mov	r1, r6
 80075ac:	4622      	mov	r2, r4
 80075ae:	4638      	mov	r0, r7
 80075b0:	f7ff ff22 	bl	80073f8 <__multiply>
 80075b4:	4631      	mov	r1, r6
 80075b6:	4680      	mov	r8, r0
 80075b8:	4638      	mov	r0, r7
 80075ba:	f7ff fe53 	bl	8007264 <_Bfree>
 80075be:	4646      	mov	r6, r8
 80075c0:	106d      	asrs	r5, r5, #1
 80075c2:	d00b      	beq.n	80075dc <__pow5mult+0xa0>
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	b938      	cbnz	r0, 80075d8 <__pow5mult+0x9c>
 80075c8:	4622      	mov	r2, r4
 80075ca:	4621      	mov	r1, r4
 80075cc:	4638      	mov	r0, r7
 80075ce:	f7ff ff13 	bl	80073f8 <__multiply>
 80075d2:	6020      	str	r0, [r4, #0]
 80075d4:	f8c0 9000 	str.w	r9, [r0]
 80075d8:	4604      	mov	r4, r0
 80075da:	e7e4      	b.n	80075a6 <__pow5mult+0x6a>
 80075dc:	4630      	mov	r0, r6
 80075de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075e2:	bf00      	nop
 80075e4:	080088b4 	.word	0x080088b4
 80075e8:	08008781 	.word	0x08008781
 80075ec:	08008801 	.word	0x08008801

080075f0 <__lshift>:
 80075f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f4:	460c      	mov	r4, r1
 80075f6:	6849      	ldr	r1, [r1, #4]
 80075f8:	6923      	ldr	r3, [r4, #16]
 80075fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80075fe:	68a3      	ldr	r3, [r4, #8]
 8007600:	4607      	mov	r7, r0
 8007602:	4691      	mov	r9, r2
 8007604:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007608:	f108 0601 	add.w	r6, r8, #1
 800760c:	42b3      	cmp	r3, r6
 800760e:	db0b      	blt.n	8007628 <__lshift+0x38>
 8007610:	4638      	mov	r0, r7
 8007612:	f7ff fde7 	bl	80071e4 <_Balloc>
 8007616:	4605      	mov	r5, r0
 8007618:	b948      	cbnz	r0, 800762e <__lshift+0x3e>
 800761a:	4602      	mov	r2, r0
 800761c:	4b28      	ldr	r3, [pc, #160]	@ (80076c0 <__lshift+0xd0>)
 800761e:	4829      	ldr	r0, [pc, #164]	@ (80076c4 <__lshift+0xd4>)
 8007620:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007624:	f000 fbfe 	bl	8007e24 <__assert_func>
 8007628:	3101      	adds	r1, #1
 800762a:	005b      	lsls	r3, r3, #1
 800762c:	e7ee      	b.n	800760c <__lshift+0x1c>
 800762e:	2300      	movs	r3, #0
 8007630:	f100 0114 	add.w	r1, r0, #20
 8007634:	f100 0210 	add.w	r2, r0, #16
 8007638:	4618      	mov	r0, r3
 800763a:	4553      	cmp	r3, sl
 800763c:	db33      	blt.n	80076a6 <__lshift+0xb6>
 800763e:	6920      	ldr	r0, [r4, #16]
 8007640:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007644:	f104 0314 	add.w	r3, r4, #20
 8007648:	f019 091f 	ands.w	r9, r9, #31
 800764c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007650:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007654:	d02b      	beq.n	80076ae <__lshift+0xbe>
 8007656:	f1c9 0e20 	rsb	lr, r9, #32
 800765a:	468a      	mov	sl, r1
 800765c:	2200      	movs	r2, #0
 800765e:	6818      	ldr	r0, [r3, #0]
 8007660:	fa00 f009 	lsl.w	r0, r0, r9
 8007664:	4310      	orrs	r0, r2
 8007666:	f84a 0b04 	str.w	r0, [sl], #4
 800766a:	f853 2b04 	ldr.w	r2, [r3], #4
 800766e:	459c      	cmp	ip, r3
 8007670:	fa22 f20e 	lsr.w	r2, r2, lr
 8007674:	d8f3      	bhi.n	800765e <__lshift+0x6e>
 8007676:	ebac 0304 	sub.w	r3, ip, r4
 800767a:	3b15      	subs	r3, #21
 800767c:	f023 0303 	bic.w	r3, r3, #3
 8007680:	3304      	adds	r3, #4
 8007682:	f104 0015 	add.w	r0, r4, #21
 8007686:	4560      	cmp	r0, ip
 8007688:	bf88      	it	hi
 800768a:	2304      	movhi	r3, #4
 800768c:	50ca      	str	r2, [r1, r3]
 800768e:	b10a      	cbz	r2, 8007694 <__lshift+0xa4>
 8007690:	f108 0602 	add.w	r6, r8, #2
 8007694:	3e01      	subs	r6, #1
 8007696:	4638      	mov	r0, r7
 8007698:	612e      	str	r6, [r5, #16]
 800769a:	4621      	mov	r1, r4
 800769c:	f7ff fde2 	bl	8007264 <_Bfree>
 80076a0:	4628      	mov	r0, r5
 80076a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80076aa:	3301      	adds	r3, #1
 80076ac:	e7c5      	b.n	800763a <__lshift+0x4a>
 80076ae:	3904      	subs	r1, #4
 80076b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80076b8:	459c      	cmp	ip, r3
 80076ba:	d8f9      	bhi.n	80076b0 <__lshift+0xc0>
 80076bc:	e7ea      	b.n	8007694 <__lshift+0xa4>
 80076be:	bf00      	nop
 80076c0:	080087f0 	.word	0x080087f0
 80076c4:	08008801 	.word	0x08008801

080076c8 <__mcmp>:
 80076c8:	690a      	ldr	r2, [r1, #16]
 80076ca:	4603      	mov	r3, r0
 80076cc:	6900      	ldr	r0, [r0, #16]
 80076ce:	1a80      	subs	r0, r0, r2
 80076d0:	b530      	push	{r4, r5, lr}
 80076d2:	d10e      	bne.n	80076f2 <__mcmp+0x2a>
 80076d4:	3314      	adds	r3, #20
 80076d6:	3114      	adds	r1, #20
 80076d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80076dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80076e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80076e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80076e8:	4295      	cmp	r5, r2
 80076ea:	d003      	beq.n	80076f4 <__mcmp+0x2c>
 80076ec:	d205      	bcs.n	80076fa <__mcmp+0x32>
 80076ee:	f04f 30ff 	mov.w	r0, #4294967295
 80076f2:	bd30      	pop	{r4, r5, pc}
 80076f4:	42a3      	cmp	r3, r4
 80076f6:	d3f3      	bcc.n	80076e0 <__mcmp+0x18>
 80076f8:	e7fb      	b.n	80076f2 <__mcmp+0x2a>
 80076fa:	2001      	movs	r0, #1
 80076fc:	e7f9      	b.n	80076f2 <__mcmp+0x2a>
	...

08007700 <__mdiff>:
 8007700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007704:	4689      	mov	r9, r1
 8007706:	4606      	mov	r6, r0
 8007708:	4611      	mov	r1, r2
 800770a:	4648      	mov	r0, r9
 800770c:	4614      	mov	r4, r2
 800770e:	f7ff ffdb 	bl	80076c8 <__mcmp>
 8007712:	1e05      	subs	r5, r0, #0
 8007714:	d112      	bne.n	800773c <__mdiff+0x3c>
 8007716:	4629      	mov	r1, r5
 8007718:	4630      	mov	r0, r6
 800771a:	f7ff fd63 	bl	80071e4 <_Balloc>
 800771e:	4602      	mov	r2, r0
 8007720:	b928      	cbnz	r0, 800772e <__mdiff+0x2e>
 8007722:	4b3f      	ldr	r3, [pc, #252]	@ (8007820 <__mdiff+0x120>)
 8007724:	f240 2137 	movw	r1, #567	@ 0x237
 8007728:	483e      	ldr	r0, [pc, #248]	@ (8007824 <__mdiff+0x124>)
 800772a:	f000 fb7b 	bl	8007e24 <__assert_func>
 800772e:	2301      	movs	r3, #1
 8007730:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007734:	4610      	mov	r0, r2
 8007736:	b003      	add	sp, #12
 8007738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773c:	bfbc      	itt	lt
 800773e:	464b      	movlt	r3, r9
 8007740:	46a1      	movlt	r9, r4
 8007742:	4630      	mov	r0, r6
 8007744:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007748:	bfba      	itte	lt
 800774a:	461c      	movlt	r4, r3
 800774c:	2501      	movlt	r5, #1
 800774e:	2500      	movge	r5, #0
 8007750:	f7ff fd48 	bl	80071e4 <_Balloc>
 8007754:	4602      	mov	r2, r0
 8007756:	b918      	cbnz	r0, 8007760 <__mdiff+0x60>
 8007758:	4b31      	ldr	r3, [pc, #196]	@ (8007820 <__mdiff+0x120>)
 800775a:	f240 2145 	movw	r1, #581	@ 0x245
 800775e:	e7e3      	b.n	8007728 <__mdiff+0x28>
 8007760:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007764:	6926      	ldr	r6, [r4, #16]
 8007766:	60c5      	str	r5, [r0, #12]
 8007768:	f109 0310 	add.w	r3, r9, #16
 800776c:	f109 0514 	add.w	r5, r9, #20
 8007770:	f104 0e14 	add.w	lr, r4, #20
 8007774:	f100 0b14 	add.w	fp, r0, #20
 8007778:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800777c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007780:	9301      	str	r3, [sp, #4]
 8007782:	46d9      	mov	r9, fp
 8007784:	f04f 0c00 	mov.w	ip, #0
 8007788:	9b01      	ldr	r3, [sp, #4]
 800778a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800778e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007792:	9301      	str	r3, [sp, #4]
 8007794:	fa1f f38a 	uxth.w	r3, sl
 8007798:	4619      	mov	r1, r3
 800779a:	b283      	uxth	r3, r0
 800779c:	1acb      	subs	r3, r1, r3
 800779e:	0c00      	lsrs	r0, r0, #16
 80077a0:	4463      	add	r3, ip
 80077a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077b0:	4576      	cmp	r6, lr
 80077b2:	f849 3b04 	str.w	r3, [r9], #4
 80077b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80077ba:	d8e5      	bhi.n	8007788 <__mdiff+0x88>
 80077bc:	1b33      	subs	r3, r6, r4
 80077be:	3b15      	subs	r3, #21
 80077c0:	f023 0303 	bic.w	r3, r3, #3
 80077c4:	3415      	adds	r4, #21
 80077c6:	3304      	adds	r3, #4
 80077c8:	42a6      	cmp	r6, r4
 80077ca:	bf38      	it	cc
 80077cc:	2304      	movcc	r3, #4
 80077ce:	441d      	add	r5, r3
 80077d0:	445b      	add	r3, fp
 80077d2:	461e      	mov	r6, r3
 80077d4:	462c      	mov	r4, r5
 80077d6:	4544      	cmp	r4, r8
 80077d8:	d30e      	bcc.n	80077f8 <__mdiff+0xf8>
 80077da:	f108 0103 	add.w	r1, r8, #3
 80077de:	1b49      	subs	r1, r1, r5
 80077e0:	f021 0103 	bic.w	r1, r1, #3
 80077e4:	3d03      	subs	r5, #3
 80077e6:	45a8      	cmp	r8, r5
 80077e8:	bf38      	it	cc
 80077ea:	2100      	movcc	r1, #0
 80077ec:	440b      	add	r3, r1
 80077ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80077f2:	b191      	cbz	r1, 800781a <__mdiff+0x11a>
 80077f4:	6117      	str	r7, [r2, #16]
 80077f6:	e79d      	b.n	8007734 <__mdiff+0x34>
 80077f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80077fc:	46e6      	mov	lr, ip
 80077fe:	0c08      	lsrs	r0, r1, #16
 8007800:	fa1c fc81 	uxtah	ip, ip, r1
 8007804:	4471      	add	r1, lr
 8007806:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800780a:	b289      	uxth	r1, r1
 800780c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007810:	f846 1b04 	str.w	r1, [r6], #4
 8007814:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007818:	e7dd      	b.n	80077d6 <__mdiff+0xd6>
 800781a:	3f01      	subs	r7, #1
 800781c:	e7e7      	b.n	80077ee <__mdiff+0xee>
 800781e:	bf00      	nop
 8007820:	080087f0 	.word	0x080087f0
 8007824:	08008801 	.word	0x08008801

08007828 <__d2b>:
 8007828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800782c:	460f      	mov	r7, r1
 800782e:	2101      	movs	r1, #1
 8007830:	ec59 8b10 	vmov	r8, r9, d0
 8007834:	4616      	mov	r6, r2
 8007836:	f7ff fcd5 	bl	80071e4 <_Balloc>
 800783a:	4604      	mov	r4, r0
 800783c:	b930      	cbnz	r0, 800784c <__d2b+0x24>
 800783e:	4602      	mov	r2, r0
 8007840:	4b23      	ldr	r3, [pc, #140]	@ (80078d0 <__d2b+0xa8>)
 8007842:	4824      	ldr	r0, [pc, #144]	@ (80078d4 <__d2b+0xac>)
 8007844:	f240 310f 	movw	r1, #783	@ 0x30f
 8007848:	f000 faec 	bl	8007e24 <__assert_func>
 800784c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007850:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007854:	b10d      	cbz	r5, 800785a <__d2b+0x32>
 8007856:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800785a:	9301      	str	r3, [sp, #4]
 800785c:	f1b8 0300 	subs.w	r3, r8, #0
 8007860:	d023      	beq.n	80078aa <__d2b+0x82>
 8007862:	4668      	mov	r0, sp
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	f7ff fd84 	bl	8007372 <__lo0bits>
 800786a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800786e:	b1d0      	cbz	r0, 80078a6 <__d2b+0x7e>
 8007870:	f1c0 0320 	rsb	r3, r0, #32
 8007874:	fa02 f303 	lsl.w	r3, r2, r3
 8007878:	430b      	orrs	r3, r1
 800787a:	40c2      	lsrs	r2, r0
 800787c:	6163      	str	r3, [r4, #20]
 800787e:	9201      	str	r2, [sp, #4]
 8007880:	9b01      	ldr	r3, [sp, #4]
 8007882:	61a3      	str	r3, [r4, #24]
 8007884:	2b00      	cmp	r3, #0
 8007886:	bf0c      	ite	eq
 8007888:	2201      	moveq	r2, #1
 800788a:	2202      	movne	r2, #2
 800788c:	6122      	str	r2, [r4, #16]
 800788e:	b1a5      	cbz	r5, 80078ba <__d2b+0x92>
 8007890:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007894:	4405      	add	r5, r0
 8007896:	603d      	str	r5, [r7, #0]
 8007898:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800789c:	6030      	str	r0, [r6, #0]
 800789e:	4620      	mov	r0, r4
 80078a0:	b003      	add	sp, #12
 80078a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078a6:	6161      	str	r1, [r4, #20]
 80078a8:	e7ea      	b.n	8007880 <__d2b+0x58>
 80078aa:	a801      	add	r0, sp, #4
 80078ac:	f7ff fd61 	bl	8007372 <__lo0bits>
 80078b0:	9b01      	ldr	r3, [sp, #4]
 80078b2:	6163      	str	r3, [r4, #20]
 80078b4:	3020      	adds	r0, #32
 80078b6:	2201      	movs	r2, #1
 80078b8:	e7e8      	b.n	800788c <__d2b+0x64>
 80078ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80078c2:	6038      	str	r0, [r7, #0]
 80078c4:	6918      	ldr	r0, [r3, #16]
 80078c6:	f7ff fd35 	bl	8007334 <__hi0bits>
 80078ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078ce:	e7e5      	b.n	800789c <__d2b+0x74>
 80078d0:	080087f0 	.word	0x080087f0
 80078d4:	08008801 	.word	0x08008801

080078d8 <__sfputc_r>:
 80078d8:	6893      	ldr	r3, [r2, #8]
 80078da:	3b01      	subs	r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	b410      	push	{r4}
 80078e0:	6093      	str	r3, [r2, #8]
 80078e2:	da08      	bge.n	80078f6 <__sfputc_r+0x1e>
 80078e4:	6994      	ldr	r4, [r2, #24]
 80078e6:	42a3      	cmp	r3, r4
 80078e8:	db01      	blt.n	80078ee <__sfputc_r+0x16>
 80078ea:	290a      	cmp	r1, #10
 80078ec:	d103      	bne.n	80078f6 <__sfputc_r+0x1e>
 80078ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078f2:	f7fe bca0 	b.w	8006236 <__swbuf_r>
 80078f6:	6813      	ldr	r3, [r2, #0]
 80078f8:	1c58      	adds	r0, r3, #1
 80078fa:	6010      	str	r0, [r2, #0]
 80078fc:	7019      	strb	r1, [r3, #0]
 80078fe:	4608      	mov	r0, r1
 8007900:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007904:	4770      	bx	lr

08007906 <__sfputs_r>:
 8007906:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007908:	4606      	mov	r6, r0
 800790a:	460f      	mov	r7, r1
 800790c:	4614      	mov	r4, r2
 800790e:	18d5      	adds	r5, r2, r3
 8007910:	42ac      	cmp	r4, r5
 8007912:	d101      	bne.n	8007918 <__sfputs_r+0x12>
 8007914:	2000      	movs	r0, #0
 8007916:	e007      	b.n	8007928 <__sfputs_r+0x22>
 8007918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791c:	463a      	mov	r2, r7
 800791e:	4630      	mov	r0, r6
 8007920:	f7ff ffda 	bl	80078d8 <__sfputc_r>
 8007924:	1c43      	adds	r3, r0, #1
 8007926:	d1f3      	bne.n	8007910 <__sfputs_r+0xa>
 8007928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800792c <_vfiprintf_r>:
 800792c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007930:	460d      	mov	r5, r1
 8007932:	b09d      	sub	sp, #116	@ 0x74
 8007934:	4614      	mov	r4, r2
 8007936:	4698      	mov	r8, r3
 8007938:	4606      	mov	r6, r0
 800793a:	b118      	cbz	r0, 8007944 <_vfiprintf_r+0x18>
 800793c:	6a03      	ldr	r3, [r0, #32]
 800793e:	b90b      	cbnz	r3, 8007944 <_vfiprintf_r+0x18>
 8007940:	f7fe fb88 	bl	8006054 <__sinit>
 8007944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007946:	07d9      	lsls	r1, r3, #31
 8007948:	d405      	bmi.n	8007956 <_vfiprintf_r+0x2a>
 800794a:	89ab      	ldrh	r3, [r5, #12]
 800794c:	059a      	lsls	r2, r3, #22
 800794e:	d402      	bmi.n	8007956 <_vfiprintf_r+0x2a>
 8007950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007952:	f7fe fd92 	bl	800647a <__retarget_lock_acquire_recursive>
 8007956:	89ab      	ldrh	r3, [r5, #12]
 8007958:	071b      	lsls	r3, r3, #28
 800795a:	d501      	bpl.n	8007960 <_vfiprintf_r+0x34>
 800795c:	692b      	ldr	r3, [r5, #16]
 800795e:	b99b      	cbnz	r3, 8007988 <_vfiprintf_r+0x5c>
 8007960:	4629      	mov	r1, r5
 8007962:	4630      	mov	r0, r6
 8007964:	f7fe fca6 	bl	80062b4 <__swsetup_r>
 8007968:	b170      	cbz	r0, 8007988 <_vfiprintf_r+0x5c>
 800796a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800796c:	07dc      	lsls	r4, r3, #31
 800796e:	d504      	bpl.n	800797a <_vfiprintf_r+0x4e>
 8007970:	f04f 30ff 	mov.w	r0, #4294967295
 8007974:	b01d      	add	sp, #116	@ 0x74
 8007976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797a:	89ab      	ldrh	r3, [r5, #12]
 800797c:	0598      	lsls	r0, r3, #22
 800797e:	d4f7      	bmi.n	8007970 <_vfiprintf_r+0x44>
 8007980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007982:	f7fe fd7b 	bl	800647c <__retarget_lock_release_recursive>
 8007986:	e7f3      	b.n	8007970 <_vfiprintf_r+0x44>
 8007988:	2300      	movs	r3, #0
 800798a:	9309      	str	r3, [sp, #36]	@ 0x24
 800798c:	2320      	movs	r3, #32
 800798e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007992:	f8cd 800c 	str.w	r8, [sp, #12]
 8007996:	2330      	movs	r3, #48	@ 0x30
 8007998:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b48 <_vfiprintf_r+0x21c>
 800799c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079a0:	f04f 0901 	mov.w	r9, #1
 80079a4:	4623      	mov	r3, r4
 80079a6:	469a      	mov	sl, r3
 80079a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ac:	b10a      	cbz	r2, 80079b2 <_vfiprintf_r+0x86>
 80079ae:	2a25      	cmp	r2, #37	@ 0x25
 80079b0:	d1f9      	bne.n	80079a6 <_vfiprintf_r+0x7a>
 80079b2:	ebba 0b04 	subs.w	fp, sl, r4
 80079b6:	d00b      	beq.n	80079d0 <_vfiprintf_r+0xa4>
 80079b8:	465b      	mov	r3, fp
 80079ba:	4622      	mov	r2, r4
 80079bc:	4629      	mov	r1, r5
 80079be:	4630      	mov	r0, r6
 80079c0:	f7ff ffa1 	bl	8007906 <__sfputs_r>
 80079c4:	3001      	adds	r0, #1
 80079c6:	f000 80a7 	beq.w	8007b18 <_vfiprintf_r+0x1ec>
 80079ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079cc:	445a      	add	r2, fp
 80079ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80079d0:	f89a 3000 	ldrb.w	r3, [sl]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f000 809f 	beq.w	8007b18 <_vfiprintf_r+0x1ec>
 80079da:	2300      	movs	r3, #0
 80079dc:	f04f 32ff 	mov.w	r2, #4294967295
 80079e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079e4:	f10a 0a01 	add.w	sl, sl, #1
 80079e8:	9304      	str	r3, [sp, #16]
 80079ea:	9307      	str	r3, [sp, #28]
 80079ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80079f2:	4654      	mov	r4, sl
 80079f4:	2205      	movs	r2, #5
 80079f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079fa:	4853      	ldr	r0, [pc, #332]	@ (8007b48 <_vfiprintf_r+0x21c>)
 80079fc:	f7f8 fbe8 	bl	80001d0 <memchr>
 8007a00:	9a04      	ldr	r2, [sp, #16]
 8007a02:	b9d8      	cbnz	r0, 8007a3c <_vfiprintf_r+0x110>
 8007a04:	06d1      	lsls	r1, r2, #27
 8007a06:	bf44      	itt	mi
 8007a08:	2320      	movmi	r3, #32
 8007a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a0e:	0713      	lsls	r3, r2, #28
 8007a10:	bf44      	itt	mi
 8007a12:	232b      	movmi	r3, #43	@ 0x2b
 8007a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a18:	f89a 3000 	ldrb.w	r3, [sl]
 8007a1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a1e:	d015      	beq.n	8007a4c <_vfiprintf_r+0x120>
 8007a20:	9a07      	ldr	r2, [sp, #28]
 8007a22:	4654      	mov	r4, sl
 8007a24:	2000      	movs	r0, #0
 8007a26:	f04f 0c0a 	mov.w	ip, #10
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a30:	3b30      	subs	r3, #48	@ 0x30
 8007a32:	2b09      	cmp	r3, #9
 8007a34:	d94b      	bls.n	8007ace <_vfiprintf_r+0x1a2>
 8007a36:	b1b0      	cbz	r0, 8007a66 <_vfiprintf_r+0x13a>
 8007a38:	9207      	str	r2, [sp, #28]
 8007a3a:	e014      	b.n	8007a66 <_vfiprintf_r+0x13a>
 8007a3c:	eba0 0308 	sub.w	r3, r0, r8
 8007a40:	fa09 f303 	lsl.w	r3, r9, r3
 8007a44:	4313      	orrs	r3, r2
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	46a2      	mov	sl, r4
 8007a4a:	e7d2      	b.n	80079f2 <_vfiprintf_r+0xc6>
 8007a4c:	9b03      	ldr	r3, [sp, #12]
 8007a4e:	1d19      	adds	r1, r3, #4
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	9103      	str	r1, [sp, #12]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	bfbb      	ittet	lt
 8007a58:	425b      	neglt	r3, r3
 8007a5a:	f042 0202 	orrlt.w	r2, r2, #2
 8007a5e:	9307      	strge	r3, [sp, #28]
 8007a60:	9307      	strlt	r3, [sp, #28]
 8007a62:	bfb8      	it	lt
 8007a64:	9204      	strlt	r2, [sp, #16]
 8007a66:	7823      	ldrb	r3, [r4, #0]
 8007a68:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a6a:	d10a      	bne.n	8007a82 <_vfiprintf_r+0x156>
 8007a6c:	7863      	ldrb	r3, [r4, #1]
 8007a6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a70:	d132      	bne.n	8007ad8 <_vfiprintf_r+0x1ac>
 8007a72:	9b03      	ldr	r3, [sp, #12]
 8007a74:	1d1a      	adds	r2, r3, #4
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	9203      	str	r2, [sp, #12]
 8007a7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a7e:	3402      	adds	r4, #2
 8007a80:	9305      	str	r3, [sp, #20]
 8007a82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b58 <_vfiprintf_r+0x22c>
 8007a86:	7821      	ldrb	r1, [r4, #0]
 8007a88:	2203      	movs	r2, #3
 8007a8a:	4650      	mov	r0, sl
 8007a8c:	f7f8 fba0 	bl	80001d0 <memchr>
 8007a90:	b138      	cbz	r0, 8007aa2 <_vfiprintf_r+0x176>
 8007a92:	9b04      	ldr	r3, [sp, #16]
 8007a94:	eba0 000a 	sub.w	r0, r0, sl
 8007a98:	2240      	movs	r2, #64	@ 0x40
 8007a9a:	4082      	lsls	r2, r0
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	3401      	adds	r4, #1
 8007aa0:	9304      	str	r3, [sp, #16]
 8007aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa6:	4829      	ldr	r0, [pc, #164]	@ (8007b4c <_vfiprintf_r+0x220>)
 8007aa8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007aac:	2206      	movs	r2, #6
 8007aae:	f7f8 fb8f 	bl	80001d0 <memchr>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d03f      	beq.n	8007b36 <_vfiprintf_r+0x20a>
 8007ab6:	4b26      	ldr	r3, [pc, #152]	@ (8007b50 <_vfiprintf_r+0x224>)
 8007ab8:	bb1b      	cbnz	r3, 8007b02 <_vfiprintf_r+0x1d6>
 8007aba:	9b03      	ldr	r3, [sp, #12]
 8007abc:	3307      	adds	r3, #7
 8007abe:	f023 0307 	bic.w	r3, r3, #7
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	9303      	str	r3, [sp, #12]
 8007ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac8:	443b      	add	r3, r7
 8007aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007acc:	e76a      	b.n	80079a4 <_vfiprintf_r+0x78>
 8007ace:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ad2:	460c      	mov	r4, r1
 8007ad4:	2001      	movs	r0, #1
 8007ad6:	e7a8      	b.n	8007a2a <_vfiprintf_r+0xfe>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	3401      	adds	r4, #1
 8007adc:	9305      	str	r3, [sp, #20]
 8007ade:	4619      	mov	r1, r3
 8007ae0:	f04f 0c0a 	mov.w	ip, #10
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aea:	3a30      	subs	r2, #48	@ 0x30
 8007aec:	2a09      	cmp	r2, #9
 8007aee:	d903      	bls.n	8007af8 <_vfiprintf_r+0x1cc>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d0c6      	beq.n	8007a82 <_vfiprintf_r+0x156>
 8007af4:	9105      	str	r1, [sp, #20]
 8007af6:	e7c4      	b.n	8007a82 <_vfiprintf_r+0x156>
 8007af8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007afc:	4604      	mov	r4, r0
 8007afe:	2301      	movs	r3, #1
 8007b00:	e7f0      	b.n	8007ae4 <_vfiprintf_r+0x1b8>
 8007b02:	ab03      	add	r3, sp, #12
 8007b04:	9300      	str	r3, [sp, #0]
 8007b06:	462a      	mov	r2, r5
 8007b08:	4b12      	ldr	r3, [pc, #72]	@ (8007b54 <_vfiprintf_r+0x228>)
 8007b0a:	a904      	add	r1, sp, #16
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	f7fd fe5f 	bl	80057d0 <_printf_float>
 8007b12:	4607      	mov	r7, r0
 8007b14:	1c78      	adds	r0, r7, #1
 8007b16:	d1d6      	bne.n	8007ac6 <_vfiprintf_r+0x19a>
 8007b18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b1a:	07d9      	lsls	r1, r3, #31
 8007b1c:	d405      	bmi.n	8007b2a <_vfiprintf_r+0x1fe>
 8007b1e:	89ab      	ldrh	r3, [r5, #12]
 8007b20:	059a      	lsls	r2, r3, #22
 8007b22:	d402      	bmi.n	8007b2a <_vfiprintf_r+0x1fe>
 8007b24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b26:	f7fe fca9 	bl	800647c <__retarget_lock_release_recursive>
 8007b2a:	89ab      	ldrh	r3, [r5, #12]
 8007b2c:	065b      	lsls	r3, r3, #25
 8007b2e:	f53f af1f 	bmi.w	8007970 <_vfiprintf_r+0x44>
 8007b32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b34:	e71e      	b.n	8007974 <_vfiprintf_r+0x48>
 8007b36:	ab03      	add	r3, sp, #12
 8007b38:	9300      	str	r3, [sp, #0]
 8007b3a:	462a      	mov	r2, r5
 8007b3c:	4b05      	ldr	r3, [pc, #20]	@ (8007b54 <_vfiprintf_r+0x228>)
 8007b3e:	a904      	add	r1, sp, #16
 8007b40:	4630      	mov	r0, r6
 8007b42:	f7fe f8dd 	bl	8005d00 <_printf_i>
 8007b46:	e7e4      	b.n	8007b12 <_vfiprintf_r+0x1e6>
 8007b48:	0800885a 	.word	0x0800885a
 8007b4c:	08008864 	.word	0x08008864
 8007b50:	080057d1 	.word	0x080057d1
 8007b54:	08007907 	.word	0x08007907
 8007b58:	08008860 	.word	0x08008860

08007b5c <__sflush_r>:
 8007b5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b64:	0716      	lsls	r6, r2, #28
 8007b66:	4605      	mov	r5, r0
 8007b68:	460c      	mov	r4, r1
 8007b6a:	d454      	bmi.n	8007c16 <__sflush_r+0xba>
 8007b6c:	684b      	ldr	r3, [r1, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	dc02      	bgt.n	8007b78 <__sflush_r+0x1c>
 8007b72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	dd48      	ble.n	8007c0a <__sflush_r+0xae>
 8007b78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b7a:	2e00      	cmp	r6, #0
 8007b7c:	d045      	beq.n	8007c0a <__sflush_r+0xae>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b84:	682f      	ldr	r7, [r5, #0]
 8007b86:	6a21      	ldr	r1, [r4, #32]
 8007b88:	602b      	str	r3, [r5, #0]
 8007b8a:	d030      	beq.n	8007bee <__sflush_r+0x92>
 8007b8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b8e:	89a3      	ldrh	r3, [r4, #12]
 8007b90:	0759      	lsls	r1, r3, #29
 8007b92:	d505      	bpl.n	8007ba0 <__sflush_r+0x44>
 8007b94:	6863      	ldr	r3, [r4, #4]
 8007b96:	1ad2      	subs	r2, r2, r3
 8007b98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b9a:	b10b      	cbz	r3, 8007ba0 <__sflush_r+0x44>
 8007b9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b9e:	1ad2      	subs	r2, r2, r3
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ba4:	6a21      	ldr	r1, [r4, #32]
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	47b0      	blx	r6
 8007baa:	1c43      	adds	r3, r0, #1
 8007bac:	89a3      	ldrh	r3, [r4, #12]
 8007bae:	d106      	bne.n	8007bbe <__sflush_r+0x62>
 8007bb0:	6829      	ldr	r1, [r5, #0]
 8007bb2:	291d      	cmp	r1, #29
 8007bb4:	d82b      	bhi.n	8007c0e <__sflush_r+0xb2>
 8007bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8007c60 <__sflush_r+0x104>)
 8007bb8:	40ca      	lsrs	r2, r1
 8007bba:	07d6      	lsls	r6, r2, #31
 8007bbc:	d527      	bpl.n	8007c0e <__sflush_r+0xb2>
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	6062      	str	r2, [r4, #4]
 8007bc2:	04d9      	lsls	r1, r3, #19
 8007bc4:	6922      	ldr	r2, [r4, #16]
 8007bc6:	6022      	str	r2, [r4, #0]
 8007bc8:	d504      	bpl.n	8007bd4 <__sflush_r+0x78>
 8007bca:	1c42      	adds	r2, r0, #1
 8007bcc:	d101      	bne.n	8007bd2 <__sflush_r+0x76>
 8007bce:	682b      	ldr	r3, [r5, #0]
 8007bd0:	b903      	cbnz	r3, 8007bd4 <__sflush_r+0x78>
 8007bd2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bd6:	602f      	str	r7, [r5, #0]
 8007bd8:	b1b9      	cbz	r1, 8007c0a <__sflush_r+0xae>
 8007bda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bde:	4299      	cmp	r1, r3
 8007be0:	d002      	beq.n	8007be8 <__sflush_r+0x8c>
 8007be2:	4628      	mov	r0, r5
 8007be4:	f7ff fab4 	bl	8007150 <_free_r>
 8007be8:	2300      	movs	r3, #0
 8007bea:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bec:	e00d      	b.n	8007c0a <__sflush_r+0xae>
 8007bee:	2301      	movs	r3, #1
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	47b0      	blx	r6
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	1c50      	adds	r0, r2, #1
 8007bf8:	d1c9      	bne.n	8007b8e <__sflush_r+0x32>
 8007bfa:	682b      	ldr	r3, [r5, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d0c6      	beq.n	8007b8e <__sflush_r+0x32>
 8007c00:	2b1d      	cmp	r3, #29
 8007c02:	d001      	beq.n	8007c08 <__sflush_r+0xac>
 8007c04:	2b16      	cmp	r3, #22
 8007c06:	d11e      	bne.n	8007c46 <__sflush_r+0xea>
 8007c08:	602f      	str	r7, [r5, #0]
 8007c0a:	2000      	movs	r0, #0
 8007c0c:	e022      	b.n	8007c54 <__sflush_r+0xf8>
 8007c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c12:	b21b      	sxth	r3, r3
 8007c14:	e01b      	b.n	8007c4e <__sflush_r+0xf2>
 8007c16:	690f      	ldr	r7, [r1, #16]
 8007c18:	2f00      	cmp	r7, #0
 8007c1a:	d0f6      	beq.n	8007c0a <__sflush_r+0xae>
 8007c1c:	0793      	lsls	r3, r2, #30
 8007c1e:	680e      	ldr	r6, [r1, #0]
 8007c20:	bf08      	it	eq
 8007c22:	694b      	ldreq	r3, [r1, #20]
 8007c24:	600f      	str	r7, [r1, #0]
 8007c26:	bf18      	it	ne
 8007c28:	2300      	movne	r3, #0
 8007c2a:	eba6 0807 	sub.w	r8, r6, r7
 8007c2e:	608b      	str	r3, [r1, #8]
 8007c30:	f1b8 0f00 	cmp.w	r8, #0
 8007c34:	dde9      	ble.n	8007c0a <__sflush_r+0xae>
 8007c36:	6a21      	ldr	r1, [r4, #32]
 8007c38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c3a:	4643      	mov	r3, r8
 8007c3c:	463a      	mov	r2, r7
 8007c3e:	4628      	mov	r0, r5
 8007c40:	47b0      	blx	r6
 8007c42:	2800      	cmp	r0, #0
 8007c44:	dc08      	bgt.n	8007c58 <__sflush_r+0xfc>
 8007c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c4e:	81a3      	strh	r3, [r4, #12]
 8007c50:	f04f 30ff 	mov.w	r0, #4294967295
 8007c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c58:	4407      	add	r7, r0
 8007c5a:	eba8 0800 	sub.w	r8, r8, r0
 8007c5e:	e7e7      	b.n	8007c30 <__sflush_r+0xd4>
 8007c60:	20400001 	.word	0x20400001

08007c64 <_fflush_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	690b      	ldr	r3, [r1, #16]
 8007c68:	4605      	mov	r5, r0
 8007c6a:	460c      	mov	r4, r1
 8007c6c:	b913      	cbnz	r3, 8007c74 <_fflush_r+0x10>
 8007c6e:	2500      	movs	r5, #0
 8007c70:	4628      	mov	r0, r5
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	b118      	cbz	r0, 8007c7e <_fflush_r+0x1a>
 8007c76:	6a03      	ldr	r3, [r0, #32]
 8007c78:	b90b      	cbnz	r3, 8007c7e <_fflush_r+0x1a>
 8007c7a:	f7fe f9eb 	bl	8006054 <__sinit>
 8007c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d0f3      	beq.n	8007c6e <_fflush_r+0xa>
 8007c86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c88:	07d0      	lsls	r0, r2, #31
 8007c8a:	d404      	bmi.n	8007c96 <_fflush_r+0x32>
 8007c8c:	0599      	lsls	r1, r3, #22
 8007c8e:	d402      	bmi.n	8007c96 <_fflush_r+0x32>
 8007c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c92:	f7fe fbf2 	bl	800647a <__retarget_lock_acquire_recursive>
 8007c96:	4628      	mov	r0, r5
 8007c98:	4621      	mov	r1, r4
 8007c9a:	f7ff ff5f 	bl	8007b5c <__sflush_r>
 8007c9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ca0:	07da      	lsls	r2, r3, #31
 8007ca2:	4605      	mov	r5, r0
 8007ca4:	d4e4      	bmi.n	8007c70 <_fflush_r+0xc>
 8007ca6:	89a3      	ldrh	r3, [r4, #12]
 8007ca8:	059b      	lsls	r3, r3, #22
 8007caa:	d4e1      	bmi.n	8007c70 <_fflush_r+0xc>
 8007cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cae:	f7fe fbe5 	bl	800647c <__retarget_lock_release_recursive>
 8007cb2:	e7dd      	b.n	8007c70 <_fflush_r+0xc>

08007cb4 <__swhatbuf_r>:
 8007cb4:	b570      	push	{r4, r5, r6, lr}
 8007cb6:	460c      	mov	r4, r1
 8007cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cbc:	2900      	cmp	r1, #0
 8007cbe:	b096      	sub	sp, #88	@ 0x58
 8007cc0:	4615      	mov	r5, r2
 8007cc2:	461e      	mov	r6, r3
 8007cc4:	da0d      	bge.n	8007ce2 <__swhatbuf_r+0x2e>
 8007cc6:	89a3      	ldrh	r3, [r4, #12]
 8007cc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ccc:	f04f 0100 	mov.w	r1, #0
 8007cd0:	bf14      	ite	ne
 8007cd2:	2340      	movne	r3, #64	@ 0x40
 8007cd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cd8:	2000      	movs	r0, #0
 8007cda:	6031      	str	r1, [r6, #0]
 8007cdc:	602b      	str	r3, [r5, #0]
 8007cde:	b016      	add	sp, #88	@ 0x58
 8007ce0:	bd70      	pop	{r4, r5, r6, pc}
 8007ce2:	466a      	mov	r2, sp
 8007ce4:	f000 f87c 	bl	8007de0 <_fstat_r>
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	dbec      	blt.n	8007cc6 <__swhatbuf_r+0x12>
 8007cec:	9901      	ldr	r1, [sp, #4]
 8007cee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007cf2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cf6:	4259      	negs	r1, r3
 8007cf8:	4159      	adcs	r1, r3
 8007cfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cfe:	e7eb      	b.n	8007cd8 <__swhatbuf_r+0x24>

08007d00 <__smakebuf_r>:
 8007d00:	898b      	ldrh	r3, [r1, #12]
 8007d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d04:	079d      	lsls	r5, r3, #30
 8007d06:	4606      	mov	r6, r0
 8007d08:	460c      	mov	r4, r1
 8007d0a:	d507      	bpl.n	8007d1c <__smakebuf_r+0x1c>
 8007d0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	6123      	str	r3, [r4, #16]
 8007d14:	2301      	movs	r3, #1
 8007d16:	6163      	str	r3, [r4, #20]
 8007d18:	b003      	add	sp, #12
 8007d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d1c:	ab01      	add	r3, sp, #4
 8007d1e:	466a      	mov	r2, sp
 8007d20:	f7ff ffc8 	bl	8007cb4 <__swhatbuf_r>
 8007d24:	9f00      	ldr	r7, [sp, #0]
 8007d26:	4605      	mov	r5, r0
 8007d28:	4639      	mov	r1, r7
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	f7fd fc24 	bl	8005578 <_malloc_r>
 8007d30:	b948      	cbnz	r0, 8007d46 <__smakebuf_r+0x46>
 8007d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d36:	059a      	lsls	r2, r3, #22
 8007d38:	d4ee      	bmi.n	8007d18 <__smakebuf_r+0x18>
 8007d3a:	f023 0303 	bic.w	r3, r3, #3
 8007d3e:	f043 0302 	orr.w	r3, r3, #2
 8007d42:	81a3      	strh	r3, [r4, #12]
 8007d44:	e7e2      	b.n	8007d0c <__smakebuf_r+0xc>
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	6020      	str	r0, [r4, #0]
 8007d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d4e:	81a3      	strh	r3, [r4, #12]
 8007d50:	9b01      	ldr	r3, [sp, #4]
 8007d52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d56:	b15b      	cbz	r3, 8007d70 <__smakebuf_r+0x70>
 8007d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	f000 f851 	bl	8007e04 <_isatty_r>
 8007d62:	b128      	cbz	r0, 8007d70 <__smakebuf_r+0x70>
 8007d64:	89a3      	ldrh	r3, [r4, #12]
 8007d66:	f023 0303 	bic.w	r3, r3, #3
 8007d6a:	f043 0301 	orr.w	r3, r3, #1
 8007d6e:	81a3      	strh	r3, [r4, #12]
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	431d      	orrs	r5, r3
 8007d74:	81a5      	strh	r5, [r4, #12]
 8007d76:	e7cf      	b.n	8007d18 <__smakebuf_r+0x18>

08007d78 <_putc_r>:
 8007d78:	b570      	push	{r4, r5, r6, lr}
 8007d7a:	460d      	mov	r5, r1
 8007d7c:	4614      	mov	r4, r2
 8007d7e:	4606      	mov	r6, r0
 8007d80:	b118      	cbz	r0, 8007d8a <_putc_r+0x12>
 8007d82:	6a03      	ldr	r3, [r0, #32]
 8007d84:	b90b      	cbnz	r3, 8007d8a <_putc_r+0x12>
 8007d86:	f7fe f965 	bl	8006054 <__sinit>
 8007d8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d8c:	07d8      	lsls	r0, r3, #31
 8007d8e:	d405      	bmi.n	8007d9c <_putc_r+0x24>
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	0599      	lsls	r1, r3, #22
 8007d94:	d402      	bmi.n	8007d9c <_putc_r+0x24>
 8007d96:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d98:	f7fe fb6f 	bl	800647a <__retarget_lock_acquire_recursive>
 8007d9c:	68a3      	ldr	r3, [r4, #8]
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	da05      	bge.n	8007db2 <_putc_r+0x3a>
 8007da6:	69a2      	ldr	r2, [r4, #24]
 8007da8:	4293      	cmp	r3, r2
 8007daa:	db12      	blt.n	8007dd2 <_putc_r+0x5a>
 8007dac:	b2eb      	uxtb	r3, r5
 8007dae:	2b0a      	cmp	r3, #10
 8007db0:	d00f      	beq.n	8007dd2 <_putc_r+0x5a>
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	1c5a      	adds	r2, r3, #1
 8007db6:	6022      	str	r2, [r4, #0]
 8007db8:	701d      	strb	r5, [r3, #0]
 8007dba:	b2ed      	uxtb	r5, r5
 8007dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dbe:	07da      	lsls	r2, r3, #31
 8007dc0:	d405      	bmi.n	8007dce <_putc_r+0x56>
 8007dc2:	89a3      	ldrh	r3, [r4, #12]
 8007dc4:	059b      	lsls	r3, r3, #22
 8007dc6:	d402      	bmi.n	8007dce <_putc_r+0x56>
 8007dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dca:	f7fe fb57 	bl	800647c <__retarget_lock_release_recursive>
 8007dce:	4628      	mov	r0, r5
 8007dd0:	bd70      	pop	{r4, r5, r6, pc}
 8007dd2:	4629      	mov	r1, r5
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f7fe fa2d 	bl	8006236 <__swbuf_r>
 8007ddc:	4605      	mov	r5, r0
 8007dde:	e7ed      	b.n	8007dbc <_putc_r+0x44>

08007de0 <_fstat_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4d07      	ldr	r5, [pc, #28]	@ (8007e00 <_fstat_r+0x20>)
 8007de4:	2300      	movs	r3, #0
 8007de6:	4604      	mov	r4, r0
 8007de8:	4608      	mov	r0, r1
 8007dea:	4611      	mov	r1, r2
 8007dec:	602b      	str	r3, [r5, #0]
 8007dee:	f7f9 fc37 	bl	8001660 <_fstat>
 8007df2:	1c43      	adds	r3, r0, #1
 8007df4:	d102      	bne.n	8007dfc <_fstat_r+0x1c>
 8007df6:	682b      	ldr	r3, [r5, #0]
 8007df8:	b103      	cbz	r3, 8007dfc <_fstat_r+0x1c>
 8007dfa:	6023      	str	r3, [r4, #0]
 8007dfc:	bd38      	pop	{r3, r4, r5, pc}
 8007dfe:	bf00      	nop
 8007e00:	20000c10 	.word	0x20000c10

08007e04 <_isatty_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4d06      	ldr	r5, [pc, #24]	@ (8007e20 <_isatty_r+0x1c>)
 8007e08:	2300      	movs	r3, #0
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	4608      	mov	r0, r1
 8007e0e:	602b      	str	r3, [r5, #0]
 8007e10:	f7f9 fc36 	bl	8001680 <_isatty>
 8007e14:	1c43      	adds	r3, r0, #1
 8007e16:	d102      	bne.n	8007e1e <_isatty_r+0x1a>
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	b103      	cbz	r3, 8007e1e <_isatty_r+0x1a>
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	bd38      	pop	{r3, r4, r5, pc}
 8007e20:	20000c10 	.word	0x20000c10

08007e24 <__assert_func>:
 8007e24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e26:	4614      	mov	r4, r2
 8007e28:	461a      	mov	r2, r3
 8007e2a:	4b09      	ldr	r3, [pc, #36]	@ (8007e50 <__assert_func+0x2c>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4605      	mov	r5, r0
 8007e30:	68d8      	ldr	r0, [r3, #12]
 8007e32:	b14c      	cbz	r4, 8007e48 <__assert_func+0x24>
 8007e34:	4b07      	ldr	r3, [pc, #28]	@ (8007e54 <__assert_func+0x30>)
 8007e36:	9100      	str	r1, [sp, #0]
 8007e38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e3c:	4906      	ldr	r1, [pc, #24]	@ (8007e58 <__assert_func+0x34>)
 8007e3e:	462b      	mov	r3, r5
 8007e40:	f000 f842 	bl	8007ec8 <fiprintf>
 8007e44:	f000 f852 	bl	8007eec <abort>
 8007e48:	4b04      	ldr	r3, [pc, #16]	@ (8007e5c <__assert_func+0x38>)
 8007e4a:	461c      	mov	r4, r3
 8007e4c:	e7f3      	b.n	8007e36 <__assert_func+0x12>
 8007e4e:	bf00      	nop
 8007e50:	20000748 	.word	0x20000748
 8007e54:	08008875 	.word	0x08008875
 8007e58:	08008882 	.word	0x08008882
 8007e5c:	080088b0 	.word	0x080088b0

08007e60 <_calloc_r>:
 8007e60:	b570      	push	{r4, r5, r6, lr}
 8007e62:	fba1 5402 	umull	r5, r4, r1, r2
 8007e66:	b934      	cbnz	r4, 8007e76 <_calloc_r+0x16>
 8007e68:	4629      	mov	r1, r5
 8007e6a:	f7fd fb85 	bl	8005578 <_malloc_r>
 8007e6e:	4606      	mov	r6, r0
 8007e70:	b928      	cbnz	r0, 8007e7e <_calloc_r+0x1e>
 8007e72:	4630      	mov	r0, r6
 8007e74:	bd70      	pop	{r4, r5, r6, pc}
 8007e76:	220c      	movs	r2, #12
 8007e78:	6002      	str	r2, [r0, #0]
 8007e7a:	2600      	movs	r6, #0
 8007e7c:	e7f9      	b.n	8007e72 <_calloc_r+0x12>
 8007e7e:	462a      	mov	r2, r5
 8007e80:	4621      	mov	r1, r4
 8007e82:	f7fe fa6d 	bl	8006360 <memset>
 8007e86:	e7f4      	b.n	8007e72 <_calloc_r+0x12>

08007e88 <__ascii_mbtowc>:
 8007e88:	b082      	sub	sp, #8
 8007e8a:	b901      	cbnz	r1, 8007e8e <__ascii_mbtowc+0x6>
 8007e8c:	a901      	add	r1, sp, #4
 8007e8e:	b142      	cbz	r2, 8007ea2 <__ascii_mbtowc+0x1a>
 8007e90:	b14b      	cbz	r3, 8007ea6 <__ascii_mbtowc+0x1e>
 8007e92:	7813      	ldrb	r3, [r2, #0]
 8007e94:	600b      	str	r3, [r1, #0]
 8007e96:	7812      	ldrb	r2, [r2, #0]
 8007e98:	1e10      	subs	r0, r2, #0
 8007e9a:	bf18      	it	ne
 8007e9c:	2001      	movne	r0, #1
 8007e9e:	b002      	add	sp, #8
 8007ea0:	4770      	bx	lr
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	e7fb      	b.n	8007e9e <__ascii_mbtowc+0x16>
 8007ea6:	f06f 0001 	mvn.w	r0, #1
 8007eaa:	e7f8      	b.n	8007e9e <__ascii_mbtowc+0x16>

08007eac <__ascii_wctomb>:
 8007eac:	4603      	mov	r3, r0
 8007eae:	4608      	mov	r0, r1
 8007eb0:	b141      	cbz	r1, 8007ec4 <__ascii_wctomb+0x18>
 8007eb2:	2aff      	cmp	r2, #255	@ 0xff
 8007eb4:	d904      	bls.n	8007ec0 <__ascii_wctomb+0x14>
 8007eb6:	228a      	movs	r2, #138	@ 0x8a
 8007eb8:	601a      	str	r2, [r3, #0]
 8007eba:	f04f 30ff 	mov.w	r0, #4294967295
 8007ebe:	4770      	bx	lr
 8007ec0:	700a      	strb	r2, [r1, #0]
 8007ec2:	2001      	movs	r0, #1
 8007ec4:	4770      	bx	lr
	...

08007ec8 <fiprintf>:
 8007ec8:	b40e      	push	{r1, r2, r3}
 8007eca:	b503      	push	{r0, r1, lr}
 8007ecc:	4601      	mov	r1, r0
 8007ece:	ab03      	add	r3, sp, #12
 8007ed0:	4805      	ldr	r0, [pc, #20]	@ (8007ee8 <fiprintf+0x20>)
 8007ed2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed6:	6800      	ldr	r0, [r0, #0]
 8007ed8:	9301      	str	r3, [sp, #4]
 8007eda:	f7ff fd27 	bl	800792c <_vfiprintf_r>
 8007ede:	b002      	add	sp, #8
 8007ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ee4:	b003      	add	sp, #12
 8007ee6:	4770      	bx	lr
 8007ee8:	20000748 	.word	0x20000748

08007eec <abort>:
 8007eec:	b508      	push	{r3, lr}
 8007eee:	2006      	movs	r0, #6
 8007ef0:	f000 f82c 	bl	8007f4c <raise>
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	f7f9 fb63 	bl	80015c0 <_exit>

08007efa <_raise_r>:
 8007efa:	291f      	cmp	r1, #31
 8007efc:	b538      	push	{r3, r4, r5, lr}
 8007efe:	4605      	mov	r5, r0
 8007f00:	460c      	mov	r4, r1
 8007f02:	d904      	bls.n	8007f0e <_raise_r+0x14>
 8007f04:	2316      	movs	r3, #22
 8007f06:	6003      	str	r3, [r0, #0]
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0c:	bd38      	pop	{r3, r4, r5, pc}
 8007f0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007f10:	b112      	cbz	r2, 8007f18 <_raise_r+0x1e>
 8007f12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f16:	b94b      	cbnz	r3, 8007f2c <_raise_r+0x32>
 8007f18:	4628      	mov	r0, r5
 8007f1a:	f000 f831 	bl	8007f80 <_getpid_r>
 8007f1e:	4622      	mov	r2, r4
 8007f20:	4601      	mov	r1, r0
 8007f22:	4628      	mov	r0, r5
 8007f24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f28:	f000 b818 	b.w	8007f5c <_kill_r>
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d00a      	beq.n	8007f46 <_raise_r+0x4c>
 8007f30:	1c59      	adds	r1, r3, #1
 8007f32:	d103      	bne.n	8007f3c <_raise_r+0x42>
 8007f34:	2316      	movs	r3, #22
 8007f36:	6003      	str	r3, [r0, #0]
 8007f38:	2001      	movs	r0, #1
 8007f3a:	e7e7      	b.n	8007f0c <_raise_r+0x12>
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f42:	4620      	mov	r0, r4
 8007f44:	4798      	blx	r3
 8007f46:	2000      	movs	r0, #0
 8007f48:	e7e0      	b.n	8007f0c <_raise_r+0x12>
	...

08007f4c <raise>:
 8007f4c:	4b02      	ldr	r3, [pc, #8]	@ (8007f58 <raise+0xc>)
 8007f4e:	4601      	mov	r1, r0
 8007f50:	6818      	ldr	r0, [r3, #0]
 8007f52:	f7ff bfd2 	b.w	8007efa <_raise_r>
 8007f56:	bf00      	nop
 8007f58:	20000748 	.word	0x20000748

08007f5c <_kill_r>:
 8007f5c:	b538      	push	{r3, r4, r5, lr}
 8007f5e:	4d07      	ldr	r5, [pc, #28]	@ (8007f7c <_kill_r+0x20>)
 8007f60:	2300      	movs	r3, #0
 8007f62:	4604      	mov	r4, r0
 8007f64:	4608      	mov	r0, r1
 8007f66:	4611      	mov	r1, r2
 8007f68:	602b      	str	r3, [r5, #0]
 8007f6a:	f7f9 fb19 	bl	80015a0 <_kill>
 8007f6e:	1c43      	adds	r3, r0, #1
 8007f70:	d102      	bne.n	8007f78 <_kill_r+0x1c>
 8007f72:	682b      	ldr	r3, [r5, #0]
 8007f74:	b103      	cbz	r3, 8007f78 <_kill_r+0x1c>
 8007f76:	6023      	str	r3, [r4, #0]
 8007f78:	bd38      	pop	{r3, r4, r5, pc}
 8007f7a:	bf00      	nop
 8007f7c:	20000c10 	.word	0x20000c10

08007f80 <_getpid_r>:
 8007f80:	f7f9 bb06 	b.w	8001590 <_getpid>

08007f84 <expf>:
 8007f84:	b508      	push	{r3, lr}
 8007f86:	ed2d 8b02 	vpush	{d8}
 8007f8a:	eef0 8a40 	vmov.f32	s17, s0
 8007f8e:	f000 f85f 	bl	8008050 <__ieee754_expf>
 8007f92:	eeb0 8a40 	vmov.f32	s16, s0
 8007f96:	eeb0 0a68 	vmov.f32	s0, s17
 8007f9a:	f000 f829 	bl	8007ff0 <finitef>
 8007f9e:	b160      	cbz	r0, 8007fba <expf+0x36>
 8007fa0:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8007fe0 <expf+0x5c>
 8007fa4:	eef4 8ae7 	vcmpe.f32	s17, s15
 8007fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fac:	dd0a      	ble.n	8007fc4 <expf+0x40>
 8007fae:	f7fe fa39 	bl	8006424 <__errno>
 8007fb2:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8007fe4 <expf+0x60>
 8007fb6:	2322      	movs	r3, #34	@ 0x22
 8007fb8:	6003      	str	r3, [r0, #0]
 8007fba:	eeb0 0a48 	vmov.f32	s0, s16
 8007fbe:	ecbd 8b02 	vpop	{d8}
 8007fc2:	bd08      	pop	{r3, pc}
 8007fc4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8007fe8 <expf+0x64>
 8007fc8:	eef4 8ae7 	vcmpe.f32	s17, s15
 8007fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fd0:	d5f3      	bpl.n	8007fba <expf+0x36>
 8007fd2:	f7fe fa27 	bl	8006424 <__errno>
 8007fd6:	2322      	movs	r3, #34	@ 0x22
 8007fd8:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8007fec <expf+0x68>
 8007fdc:	6003      	str	r3, [r0, #0]
 8007fde:	e7ec      	b.n	8007fba <expf+0x36>
 8007fe0:	42b17217 	.word	0x42b17217
 8007fe4:	7f800000 	.word	0x7f800000
 8007fe8:	c2cff1b5 	.word	0xc2cff1b5
 8007fec:	00000000 	.word	0x00000000

08007ff0 <finitef>:
 8007ff0:	ee10 3a10 	vmov	r3, s0
 8007ff4:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8007ff8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007ffc:	bfac      	ite	ge
 8007ffe:	2000      	movge	r0, #0
 8008000:	2001      	movlt	r0, #1
 8008002:	4770      	bx	lr

08008004 <with_errnof>:
 8008004:	b510      	push	{r4, lr}
 8008006:	ed2d 8b02 	vpush	{d8}
 800800a:	eeb0 8a40 	vmov.f32	s16, s0
 800800e:	4604      	mov	r4, r0
 8008010:	f7fe fa08 	bl	8006424 <__errno>
 8008014:	eeb0 0a48 	vmov.f32	s0, s16
 8008018:	ecbd 8b02 	vpop	{d8}
 800801c:	6004      	str	r4, [r0, #0]
 800801e:	bd10      	pop	{r4, pc}

08008020 <xflowf>:
 8008020:	b130      	cbz	r0, 8008030 <xflowf+0x10>
 8008022:	eef1 7a40 	vneg.f32	s15, s0
 8008026:	ee27 0a80 	vmul.f32	s0, s15, s0
 800802a:	2022      	movs	r0, #34	@ 0x22
 800802c:	f7ff bfea 	b.w	8008004 <with_errnof>
 8008030:	eef0 7a40 	vmov.f32	s15, s0
 8008034:	e7f7      	b.n	8008026 <xflowf+0x6>
	...

08008038 <__math_uflowf>:
 8008038:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008040 <__math_uflowf+0x8>
 800803c:	f7ff bff0 	b.w	8008020 <xflowf>
 8008040:	10000000 	.word	0x10000000

08008044 <__math_oflowf>:
 8008044:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800804c <__math_oflowf+0x8>
 8008048:	f7ff bfea 	b.w	8008020 <xflowf>
 800804c:	70000000 	.word	0x70000000

08008050 <__ieee754_expf>:
 8008050:	ee10 2a10 	vmov	r2, s0
 8008054:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8008058:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800805c:	d902      	bls.n	8008064 <__ieee754_expf+0x14>
 800805e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008062:	4770      	bx	lr
 8008064:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8008068:	d106      	bne.n	8008078 <__ieee754_expf+0x28>
 800806a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80081a4 <__ieee754_expf+0x154>
 800806e:	2900      	cmp	r1, #0
 8008070:	bf18      	it	ne
 8008072:	eeb0 0a67 	vmovne.f32	s0, s15
 8008076:	4770      	bx	lr
 8008078:	484b      	ldr	r0, [pc, #300]	@ (80081a8 <__ieee754_expf+0x158>)
 800807a:	4282      	cmp	r2, r0
 800807c:	dd02      	ble.n	8008084 <__ieee754_expf+0x34>
 800807e:	2000      	movs	r0, #0
 8008080:	f7ff bfe0 	b.w	8008044 <__math_oflowf>
 8008084:	2a00      	cmp	r2, #0
 8008086:	da05      	bge.n	8008094 <__ieee754_expf+0x44>
 8008088:	4a48      	ldr	r2, [pc, #288]	@ (80081ac <__ieee754_expf+0x15c>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d902      	bls.n	8008094 <__ieee754_expf+0x44>
 800808e:	2000      	movs	r0, #0
 8008090:	f7ff bfd2 	b.w	8008038 <__math_uflowf>
 8008094:	4a46      	ldr	r2, [pc, #280]	@ (80081b0 <__ieee754_expf+0x160>)
 8008096:	4293      	cmp	r3, r2
 8008098:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800809c:	d952      	bls.n	8008144 <__ieee754_expf+0xf4>
 800809e:	4a45      	ldr	r2, [pc, #276]	@ (80081b4 <__ieee754_expf+0x164>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80080a6:	d834      	bhi.n	8008112 <__ieee754_expf+0xc2>
 80080a8:	4b43      	ldr	r3, [pc, #268]	@ (80081b8 <__ieee754_expf+0x168>)
 80080aa:	4413      	add	r3, r2
 80080ac:	ed93 7a00 	vldr	s14, [r3]
 80080b0:	4b42      	ldr	r3, [pc, #264]	@ (80081bc <__ieee754_expf+0x16c>)
 80080b2:	4413      	add	r3, r2
 80080b4:	ee30 7a47 	vsub.f32	s14, s0, s14
 80080b8:	f081 0201 	eor.w	r2, r1, #1
 80080bc:	edd3 7a00 	vldr	s15, [r3]
 80080c0:	1a52      	subs	r2, r2, r1
 80080c2:	ee37 0a67 	vsub.f32	s0, s14, s15
 80080c6:	ee20 6a00 	vmul.f32	s12, s0, s0
 80080ca:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 80081c0 <__ieee754_expf+0x170>
 80080ce:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80081c4 <__ieee754_expf+0x174>
 80080d2:	eee6 6a05 	vfma.f32	s13, s12, s10
 80080d6:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80081c8 <__ieee754_expf+0x178>
 80080da:	eea6 5a86 	vfma.f32	s10, s13, s12
 80080de:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80081cc <__ieee754_expf+0x17c>
 80080e2:	eee5 6a06 	vfma.f32	s13, s10, s12
 80080e6:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80081d0 <__ieee754_expf+0x180>
 80080ea:	eea6 5a86 	vfma.f32	s10, s13, s12
 80080ee:	eef0 6a40 	vmov.f32	s13, s0
 80080f2:	eee5 6a46 	vfms.f32	s13, s10, s12
 80080f6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80080fa:	ee20 5a26 	vmul.f32	s10, s0, s13
 80080fe:	bb92      	cbnz	r2, 8008166 <__ieee754_expf+0x116>
 8008100:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8008104:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8008108:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800810c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8008110:	4770      	bx	lr
 8008112:	4b30      	ldr	r3, [pc, #192]	@ (80081d4 <__ieee754_expf+0x184>)
 8008114:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80081d8 <__ieee754_expf+0x188>
 8008118:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80081dc <__ieee754_expf+0x18c>
 800811c:	4413      	add	r3, r2
 800811e:	edd3 7a00 	vldr	s15, [r3]
 8008122:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008126:	eeb0 7a40 	vmov.f32	s14, s0
 800812a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800812e:	ee17 2a90 	vmov	r2, s15
 8008132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008136:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800813a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80081e0 <__ieee754_expf+0x190>
 800813e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008142:	e7be      	b.n	80080c2 <__ieee754_expf+0x72>
 8008144:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8008148:	d20b      	bcs.n	8008162 <__ieee754_expf+0x112>
 800814a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80081e4 <__ieee754_expf+0x194>
 800814e:	ee70 6a26 	vadd.f32	s13, s0, s13
 8008152:	eef4 6ae5 	vcmpe.f32	s13, s11
 8008156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800815a:	dd02      	ble.n	8008162 <__ieee754_expf+0x112>
 800815c:	ee30 0a25 	vadd.f32	s0, s0, s11
 8008160:	4770      	bx	lr
 8008162:	2200      	movs	r2, #0
 8008164:	e7af      	b.n	80080c6 <__ieee754_expf+0x76>
 8008166:	ee36 6a66 	vsub.f32	s12, s12, s13
 800816a:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800816e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8008172:	bfb8      	it	lt
 8008174:	3264      	addlt	r2, #100	@ 0x64
 8008176:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800817a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800817e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8008182:	ee17 3a90 	vmov	r3, s15
 8008186:	bfab      	itete	ge
 8008188:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800818c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8008190:	ee00 3a10 	vmovge	s0, r3
 8008194:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 80081e8 <__ieee754_expf+0x198>
 8008198:	bfbc      	itt	lt
 800819a:	ee00 3a10 	vmovlt	s0, r3
 800819e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80081a2:	4770      	bx	lr
 80081a4:	00000000 	.word	0x00000000
 80081a8:	42b17217 	.word	0x42b17217
 80081ac:	42cff1b5 	.word	0x42cff1b5
 80081b0:	3eb17218 	.word	0x3eb17218
 80081b4:	3f851591 	.word	0x3f851591
 80081b8:	08008abc 	.word	0x08008abc
 80081bc:	08008ab4 	.word	0x08008ab4
 80081c0:	3331bb4c 	.word	0x3331bb4c
 80081c4:	b5ddea0e 	.word	0xb5ddea0e
 80081c8:	388ab355 	.word	0x388ab355
 80081cc:	bb360b61 	.word	0xbb360b61
 80081d0:	3e2aaaab 	.word	0x3e2aaaab
 80081d4:	08008ac4 	.word	0x08008ac4
 80081d8:	3fb8aa3b 	.word	0x3fb8aa3b
 80081dc:	3f317180 	.word	0x3f317180
 80081e0:	3717f7d1 	.word	0x3717f7d1
 80081e4:	7149f2ca 	.word	0x7149f2ca
 80081e8:	0d800000 	.word	0x0d800000

080081ec <_init>:
 80081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ee:	bf00      	nop
 80081f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081f2:	bc08      	pop	{r3}
 80081f4:	469e      	mov	lr, r3
 80081f6:	4770      	bx	lr

080081f8 <_fini>:
 80081f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fa:	bf00      	nop
 80081fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fe:	bc08      	pop	{r3}
 8008200:	469e      	mov	lr, r3
 8008202:	4770      	bx	lr
