







.version 7.4
.target sm_52
.address_size 64



.visible .entry _Z14nw_gpu0_kernelPhS_Pijjj(
.param .u64 _Z14nw_gpu0_kernelPhS_Pijjj_param_0,
.param .u64 _Z14nw_gpu0_kernelPhS_Pijjj_param_1,
.param .u64 _Z14nw_gpu0_kernelPhS_Pijjj_param_2,
.param .u32 _Z14nw_gpu0_kernelPhS_Pijjj_param_3,
.param .u32 _Z14nw_gpu0_kernelPhS_Pijjj_param_4,
.param .u32 _Z14nw_gpu0_kernelPhS_Pijjj_param_5
)
{
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<47>;
.reg .b64 %rd<19>;


ld.param.u64 %rd2, [_Z14nw_gpu0_kernelPhS_Pijjj_param_0];
ld.param.u64 %rd3, [_Z14nw_gpu0_kernelPhS_Pijjj_param_1];
ld.param.u64 %rd4, [_Z14nw_gpu0_kernelPhS_Pijjj_param_2];
ld.param.u32 %r17, [_Z14nw_gpu0_kernelPhS_Pijjj_param_3];
ld.param.u32 %r18, [_Z14nw_gpu0_kernelPhS_Pijjj_param_4];
ld.param.u32 %r19, [_Z14nw_gpu0_kernelPhS_Pijjj_param_5];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %ntid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r23, %r22, %r24;
mov.u32 %r42, 0;
setp.eq.s32 %p1, %r19, 1;
@%p1 bra $L__BB0_3;

setp.ne.s32 %p2, %r19, 2;
mov.u32 %r43, %r42;
@%p2 bra $L__BB0_4;

not.b32 %r25, %r1;
add.s32 %r42, %r25, %r17;
add.s32 %r26, %r1, %r17;
sub.s32 %r43, %r26, %r18;
bra.uni $L__BB0_4;

$L__BB0_3:
not.b32 %r27, %r1;
add.s32 %r42, %r27, %r18;
mov.u32 %r43, %r1;

$L__BB0_4:
setp.ge.u32 %p3, %r1, %r18;
@%p3 bra $L__BB0_17;

setp.eq.s32 %p4, %r43, 0;
@%p4 bra $L__BB0_7;

add.s32 %r28, %r43, -1;
mad.lo.s32 %r29, %r28, %r17, %r42;
mul.wide.u32 %rd5, %r29, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r44, [%rd6];
bra.uni $L__BB0_8;

$L__BB0_7:
not.b32 %r44, %r42;

$L__BB0_8:
setp.eq.s32 %p5, %r42, 0;
@%p5 bra $L__BB0_10;

mad.lo.s32 %r30, %r43, %r17, %r42;
add.s32 %r31, %r30, -1;
mul.wide.u32 %rd7, %r31, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r45, [%rd8];
bra.uni $L__BB0_11;

$L__BB0_10:
not.b32 %r45, %r43;

$L__BB0_11:
@%p4 bra $L__BB0_15;

@%p5 bra $L__BB0_14;

add.s32 %r32, %r43, -1;
mad.lo.s32 %r33, %r32, %r17, %r42;
add.s32 %r34, %r33, -1;
mul.wide.u32 %rd9, %r34, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.u32 %r46, [%rd10];
bra.uni $L__BB0_16;

$L__BB0_15:
neg.s32 %r46, %r42;
bra.uni $L__BB0_16;

$L__BB0_14:
neg.s32 %r46, %r43;

$L__BB0_16:
cvt.s64.s32 %rd11, %r43;
cvta.to.global.u64 %rd12, %rd3;
add.s64 %rd13, %rd12, %rd11;
cvt.s64.s32 %rd14, %r42;
cvta.to.global.u64 %rd15, %rd2;
add.s64 %rd16, %rd15, %rd14;
ld.global.u8 %rs1, [%rd16];
ld.global.u8 %rs2, [%rd13];
setp.eq.s16 %p8, %rs2, %rs1;
selp.b32 %r35, 1, -1, %p8;
add.s32 %r36, %r35, %r46;
add.s32 %r37, %r45, -1;
add.s32 %r38, %r44, -1;
max.s32 %r39, %r38, %r37;
max.s32 %r40, %r36, %r39;
mad.lo.s32 %r41, %r43, %r17, %r42;
mul.wide.u32 %rd17, %r41, 4;
add.s64 %rd18, %rd1, %rd17;
st.global.u32 [%rd18], %r40;

$L__BB0_17:
ret;

}

