#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 22 16:14:31 2016
# Process ID: 8092
# Current directory: /home/josefonseca/Documents/thesis/verilog/tanh
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/tanh/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/tanh/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.xpr
INFO: [Project 1-313] Project file moved from '/home/jfonseca/thesis/verilog/tanh/tanh_synth' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory '/home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.ip_user_files/ipstatic', nor could it be found using path '/home/jfonseca/thesis/verilog/tanh/tanh_synth/tanh_synth.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5813.602 ; gain = 124.680 ; free physical = 3566 ; free virtual = 9281
file mkdir /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/constrs_1
file mkdir /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/constrs_1/new
close [ open /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/constrs_1/new/tanh_const.xdc w ]
add_files -fileset constrs_1 /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.srcs/constrs_1/new/tanh_const.xdc
open_run impl_1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6042.527 ; gain = 0.996 ; free physical = 3315 ; free virtual = 9093
Restored from archive | CPU: 0.050000 secs | Memory: 0.178551 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6042.527 ; gain = 0.996 ; free physical = 3315 ; free virtual = 9093
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6209.777 ; gain = 375.391 ; free physical = 3144 ; free virtual = 8929
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 16:17:47 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/synth_1/runme.log
[Wed Jun 22 16:17:47 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 16:21:48 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/synth_1/runme.log
[Wed Jun 22 16:21:48 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 16:23:39 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/synth_1/runme.log
[Wed Jun 22 16:23:39 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/tanh/tanh_synth/tanh_synth.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 16:25:15 2016...
