[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamMultiConcat/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 162
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv
n<> u<161> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<161> s<160> l<1:1>
  n<> u<160> t<Source_text> p<161> c<39> l<1:1> el<18:10>
    n<> u<39> t<Description> p<160> c<38> s<159> l<1:1> el<7:10>
      n<> u<38> t<Module_declaration> p<39> c<36> l<1:1> el<7:10>
        n<> u<36> t<Module_ansi_header> p<38> c<2> s<37> l<1:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<36> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<36> s<12> l<1:8> el<1:11>
          n<> u<12> t<Parameter_port_list> p<36> c<11> s<35> l<2:1> el<4:2>
            n<> u<11> t<Parameter_port_declaration> p<12> c<10> l<3:4> el<3:23>
              n<> u<10> t<Parameter_declaration> p<11> c<6> l<3:4> el<3:23>
                n<> u<6> t<Data_type_or_implicit> p<10> c<5> s<9> l<3:14> el<3:17>
                  n<> u<5> t<Data_type> p<6> c<4> l<3:14> el<3:17>
                    n<> u<4> t<IntegerAtomType_Int> p<5> l<3:14> el<3:17>
                n<> u<9> t<List_of_param_assignments> p<10> c<8> l<3:18> el<3:23>
                  n<> u<8> t<Param_assignment> p<9> c<7> l<3:18> el<3:23>
                    n<Width> u<7> t<STRING_CONST> p<8> l<3:18> el<3:23>
          n<> u<35> t<List_of_port_declarations> p<36> c<34> l<4:3> el<6:2>
            n<> u<34> t<Ansi_port_declaration> p<35> c<32> l<5:4> el<5:29>
              n<> u<32> t<Net_port_header> p<34> c<13> s<33> l<5:4> el<5:21>
                n<> u<13> t<PortDir_Inp> p<32> s<31> l<5:4> el<5:9>
                n<> u<31> t<Net_port_type> p<32> c<30> l<5:10> el<5:21>
                  n<> u<30> t<Data_type_or_implicit> p<31> c<29> l<5:10> el<5:21>
                    n<> u<29> t<Packed_dimension> p<30> c<28> l<5:10> el<5:21>
                      n<> u<28> t<Constant_range> p<29> c<23> l<5:11> el<5:20>
                        n<> u<23> t<Constant_expression> p<28> c<17> s<27> l<5:11> el<5:18>
                          n<> u<17> t<Constant_expression> p<23> c<16> s<22> l<5:11> el<5:16>
                            n<> u<16> t<Constant_primary> p<17> c<15> l<5:11> el<5:16>
                              n<> u<15> t<Primary_literal> p<16> c<14> l<5:11> el<5:16>
                                n<Width> u<14> t<STRING_CONST> p<15> l<5:11> el<5:16>
                          n<> u<22> t<BinOp_Minus> p<23> s<21> l<5:16> el<5:17>
                          n<> u<21> t<Constant_expression> p<23> c<20> l<5:17> el<5:18>
                            n<> u<20> t<Constant_primary> p<21> c<19> l<5:17> el<5:18>
                              n<> u<19> t<Primary_literal> p<20> c<18> l<5:17> el<5:18>
                                n<1> u<18> t<INT_CONST> p<19> l<5:17> el<5:18>
                        n<> u<27> t<Constant_expression> p<28> c<26> l<5:19> el<5:20>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<5:19> el<5:20>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<5:19> el<5:20>
                              n<0> u<24> t<INT_CONST> p<25> l<5:19> el<5:20>
              n<wmask_i> u<33> t<STRING_CONST> p<34> l<5:22> el<5:29>
        n<> u<37> t<ENDMODULE> p<38> l<7:1> el<7:10>
    n<> u<159> t<Description> p<160> c<158> l<9:1> el<18:10>
      n<> u<158> t<Module_declaration> p<159> c<42> l<9:1> el<18:10>
        n<> u<42> t<Module_ansi_header> p<158> c<40> s<60> l<9:1> el<9:12>
          n<module> u<40> t<Module_keyword> p<42> s<41> l<9:1> el<9:7>
          n<top> u<41> t<STRING_CONST> p<42> l<9:8> el<9:11>
        n<> u<60> t<Non_port_module_item> p<158> c<59> s<78> l<10:4> el<10:29>
          n<> u<59> t<Module_or_generate_item> p<60> c<58> l<10:4> el<10:29>
            n<> u<58> t<Module_common_item> p<59> c<57> l<10:4> el<10:29>
              n<> u<57> t<Module_or_generate_item_declaration> p<58> c<56> l<10:4> el<10:29>
                n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<10:4> el<10:29>
                  n<> u<55> t<Parameter_declaration> p<56> c<45> l<10:4> el<10:28>
                    n<> u<45> t<Data_type_or_implicit> p<55> c<44> s<54> l<10:14> el<10:17>
                      n<> u<44> t<Data_type> p<45> c<43> l<10:14> el<10:17>
                        n<> u<43> t<IntegerAtomType_Int> p<44> l<10:14> el<10:17>
                    n<> u<54> t<List_of_param_assignments> p<55> c<53> l<10:18> el<10:28>
                      n<> u<53> t<Param_assignment> p<54> c<46> l<10:18> el<10:28>
                        n<Width> u<46> t<STRING_CONST> p<53> s<52> l<10:18> el<10:23>
                        n<> u<52> t<Constant_param_expression> p<53> c<51> l<10:26> el<10:28>
                          n<> u<51> t<Constant_mintypmax_expression> p<52> c<50> l<10:26> el<10:28>
                            n<> u<50> t<Constant_expression> p<51> c<49> l<10:26> el<10:28>
                              n<> u<49> t<Constant_primary> p<50> c<48> l<10:26> el<10:28>
                                n<> u<48> t<Primary_literal> p<49> c<47> l<10:26> el<10:28>
                                  n<16> u<47> t<INT_CONST> p<48> l<10:26> el<10:28>
        n<> u<78> t<Non_port_module_item> p<158> c<77> s<110> l<11:4> el<11:31>
          n<> u<77> t<Module_or_generate_item> p<78> c<76> l<11:4> el<11:31>
            n<> u<76> t<Module_common_item> p<77> c<75> l<11:4> el<11:31>
              n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<11:4> el<11:31>
                n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<11:4> el<11:31>
                  n<> u<73> t<Parameter_declaration> p<74> c<63> l<11:4> el<11:30>
                    n<> u<63> t<Data_type_or_implicit> p<73> c<62> s<72> l<11:14> el<11:17>
                      n<> u<62> t<Data_type> p<63> c<61> l<11:14> el<11:17>
                        n<> u<61> t<IntegerAtomType_Int> p<62> l<11:14> el<11:17>
                    n<> u<72> t<List_of_param_assignments> p<73> c<71> l<11:18> el<11:30>
                      n<> u<71> t<Param_assignment> p<72> c<64> l<11:18> el<11:30>
                        n<EccWidth> u<64> t<STRING_CONST> p<71> s<70> l<11:18> el<11:26>
                        n<> u<70> t<Constant_param_expression> p<71> c<69> l<11:29> el<11:30>
                          n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<11:29> el<11:30>
                            n<> u<68> t<Constant_expression> p<69> c<67> l<11:29> el<11:30>
                              n<> u<67> t<Constant_primary> p<68> c<66> l<11:29> el<11:30>
                                n<> u<66> t<Primary_literal> p<67> c<65> l<11:29> el<11:30>
                                  n<3> u<65> t<INT_CONST> p<66> l<11:29> el<11:30>
        n<> u<110> t<Non_port_module_item> p<158> c<109> s<156> l<12:1> el<12:44>
          n<> u<109> t<Module_or_generate_item> p<110> c<108> l<12:1> el<12:44>
            n<> u<108> t<Module_common_item> p<109> c<107> l<12:1> el<12:44>
              n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<12:1> el<12:44>
                n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<12:1> el<12:44>
                  n<> u<105> t<Parameter_declaration> p<106> c<81> l<12:1> el<12:43>
                    n<> u<81> t<Data_type_or_implicit> p<105> c<80> s<104> l<12:11> el<12:14>
                      n<> u<80> t<Data_type> p<81> c<79> l<12:11> el<12:14>
                        n<> u<79> t<IntegerAtomType_Int> p<80> l<12:11> el<12:14>
                    n<> u<104> t<List_of_param_assignments> p<105> c<103> l<12:15> el<12:43>
                      n<> u<103> t<Param_assignment> p<104> c<82> l<12:15> el<12:43>
                        n<BBB> u<82> t<STRING_CONST> p<103> s<102> l<12:15> el<12:18>
                        n<> u<102> t<Constant_param_expression> p<103> c<101> l<12:21> el<12:43>
                          n<> u<101> t<Constant_mintypmax_expression> p<102> c<100> l<12:21> el<12:43>
                            n<> u<100> t<Constant_expression> p<101> c<99> l<12:21> el<12:43>
                              n<> u<99> t<Constant_primary> p<100> c<98> l<12:21> el<12:43>
                                n<> u<98> t<Constant_multiple_concatenation> p<99> c<92> l<12:21> el<12:43>
                                  n<> u<92> t<Constant_expression> p<98> c<86> s<97> l<12:22> el<12:36>
                                    n<> u<86> t<Constant_expression> p<92> c<85> s<91> l<12:22> el<12:27>
                                      n<> u<85> t<Constant_primary> p<86> c<84> l<12:22> el<12:27>
                                        n<> u<84> t<Primary_literal> p<85> c<83> l<12:22> el<12:27>
                                          n<Width> u<83> t<STRING_CONST> p<84> l<12:22> el<12:27>
                                    n<> u<91> t<BinOp_Plus> p<92> s<90> l<12:27> el<12:28>
                                    n<> u<90> t<Constant_expression> p<92> c<89> l<12:28> el<12:36>
                                      n<> u<89> t<Constant_primary> p<90> c<88> l<12:28> el<12:36>
                                        n<> u<88> t<Primary_literal> p<89> c<87> l<12:28> el<12:36>
                                          n<EccWidth> u<87> t<STRING_CONST> p<88> l<12:28> el<12:36>
                                  n<> u<97> t<Constant_concatenation> p<98> c<96> l<12:36> el<12:42>
                                    n<> u<96> t<Constant_expression> p<97> c<95> l<12:37> el<12:41>
                                      n<> u<95> t<Constant_primary> p<96> c<94> l<12:37> el<12:41>
                                        n<> u<94> t<Primary_literal> p<95> c<93> l<12:37> el<12:41>
                                          n<> u<93> t<Number_1Tickb1> p<94> l<12:37> el<12:41>
        n<> u<156> t<Non_port_module_item> p<158> c<155> s<157> l<13:4> el<17:6>
          n<> u<155> t<Module_or_generate_item> p<156> c<154> l<13:4> el<17:6>
            n<> u<154> t<Module_instantiation> p<155> c<111> l<13:4> el<17:6>
              n<dut> u<111> t<STRING_CONST> p<154> s<127> l<13:4> el<13:7>
              n<> u<127> t<Parameter_value_assignment> p<154> c<126> s<153> l<13:8> el<15:5>
                n<> u<126> t<List_of_parameter_assignments> p<127> c<125> l<14:7> el<14:31>
                  n<> u<125> t<Named_parameter_assignment> p<126> c<112> l<14:7> el<14:31>
                    n<Width> u<112> t<STRING_CONST> p<125> s<124> l<14:8> el<14:13>
                    n<> u<124> t<Param_expression> p<125> c<123> l<14:14> el<14:30>
                      n<> u<123> t<Mintypmax_expression> p<124> c<122> l<14:14> el<14:30>
                        n<> u<122> t<Expression> p<123> c<116> l<14:14> el<14:30>
                          n<> u<116> t<Expression> p<122> c<115> s<121> l<14:14> el<14:19>
                            n<> u<115> t<Primary> p<116> c<114> l<14:14> el<14:19>
                              n<> u<114> t<Primary_literal> p<115> c<113> l<14:14> el<14:19>
                                n<Width> u<113> t<STRING_CONST> p<114> l<14:14> el<14:19>
                          n<> u<121> t<BinOp_Plus> p<122> s<120> l<14:20> el<14:21>
                          n<> u<120> t<Expression> p<122> c<119> l<14:22> el<14:30>
                            n<> u<119> t<Primary> p<120> c<118> l<14:22> el<14:30>
                              n<> u<118> t<Primary_literal> p<119> c<117> l<14:22> el<14:30>
                                n<EccWidth> u<117> t<STRING_CONST> p<118> l<14:22> el<14:30>
              n<> u<153> t<Hierarchical_instance> p<154> c<129> l<15:6> el<17:5>
                n<> u<129> t<Name_of_instance> p<153> c<128> s<152> l<15:6> el<15:11>
                  n<u_dut> u<128> t<STRING_CONST> p<129> l<15:6> el<15:11>
                n<> u<152> t<List_of_port_connections> p<153> c<151> l<16:7> el<16:41>
                  n<> u<151> t<Named_port_connection> p<152> c<130> l<16:7> el<16:41>
                    n<wmask_i> u<130> t<STRING_CONST> p<151> s<149> l<16:8> el<16:15>
                    n<> u<149> t<OPEN_PARENS> p<151> s<148> l<16:15> el<16:16>
                    n<> u<148> t<Expression> p<151> c<147> s<150> l<16:16> el<16:40>
                      n<> u<147> t<Primary> p<148> c<146> l<16:16> el<16:40>
                        n<> u<146> t<Multiple_concatenation> p<147> c<140> l<16:16> el<16:40>
                          n<> u<140> t<Expression> p<146> c<134> s<145> l<16:17> el<16:33>
                            n<> u<134> t<Expression> p<140> c<133> s<139> l<16:17> el<16:22>
                              n<> u<133> t<Primary> p<134> c<132> l<16:17> el<16:22>
                                n<> u<132> t<Primary_literal> p<133> c<131> l<16:17> el<16:22>
                                  n<Width> u<131> t<STRING_CONST> p<132> l<16:17> el<16:22>
                            n<> u<139> t<BinOp_Plus> p<140> s<138> l<16:23> el<16:24>
                            n<> u<138> t<Expression> p<140> c<137> l<16:25> el<16:33>
                              n<> u<137> t<Primary> p<138> c<136> l<16:25> el<16:33>
                                n<> u<136> t<Primary_literal> p<137> c<135> l<16:25> el<16:33>
                                  n<EccWidth> u<135> t<STRING_CONST> p<136> l<16:25> el<16:33>
                          n<> u<145> t<Concatenation> p<146> c<144> l<16:33> el<16:39>
                            n<> u<144> t<Expression> p<145> c<143> l<16:34> el<16:38>
                              n<> u<143> t<Primary> p<144> c<142> l<16:34> el<16:38>
                                n<> u<142> t<Primary_literal> p<143> c<141> l<16:34> el<16:38>
                                  n<> u<141> t<Number_1Tickb1> p<142> l<16:34> el<16:38>
                    n<> u<150> t<CLOSE_PARENS> p<151> l<16:40> el<16:41>
        n<> u<157> t<ENDMODULE> p<158> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv:9:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv:9:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              10
Design                                                 1
IntTypespec                                            4
LogicNet                                               1
Module                                                 2
ModuleTypespec                                         1
Operation                                              9
ParamAssign                                            4
Parameter                                              4
Port                                                   2
Range                                                  3
RefModule                                              1
RefObj                                                 7
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamMultiConcat/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.Width), line:3:18, endln:3:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.Width), line:3:14, endln:3:17
      |vpiParent:
      \_Parameter: (work@dut.Width), line:3:18, endln:3:23
      |vpiFullName:work@dut.Width
      |vpiActual:
      \_IntTypespec: , line:3:14, endln:3:17
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@dut.Width
  |vpiParamAssign:
  \_ParamAssign: , line:3:18, endln:3:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
    |vpiLhs:
    \_Parameter: (work@dut.Width), line:3:18, endln:3:23
  |vpiTypedef:
  \_IntTypespec: , line:3:14, endln:3:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:3:14, endln:3:17
  |vpiImportTypespec:
  \_LogicNet: (work@dut.wmask_i), line:5:22, endln:5:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
    |vpiName:wmask_i
    |vpiFullName:work@dut.wmask_i
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.wmask_i), line:5:22, endln:5:29
  |vpiPort:
  \_Port: (wmask_i), line:5:22, endln:5:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
    |vpiName:wmask_i
    |vpiDirection:1
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.Width), line:10:18, endln:10:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |UINT:16
    |vpiTypespec:
    \_RefTypespec: (work@top.Width), line:10:14, endln:10:17
      |vpiParent:
      \_Parameter: (work@top.Width), line:10:18, endln:10:28
      |vpiFullName:work@top.Width
      |vpiActual:
      \_IntTypespec: , line:10:14, endln:10:17
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top.Width
  |vpiParameter:
  \_Parameter: (work@top.EccWidth), line:11:18, endln:11:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |UINT:3
    |vpiTypespec:
    \_RefTypespec: (work@top.EccWidth), line:11:14, endln:11:17
      |vpiParent:
      \_Parameter: (work@top.EccWidth), line:11:18, endln:11:30
      |vpiFullName:work@top.EccWidth
      |vpiActual:
      \_IntTypespec: , line:11:14, endln:11:17
    |vpiSigned:1
    |vpiName:EccWidth
    |vpiFullName:work@top.EccWidth
  |vpiParameter:
  \_Parameter: (work@top.BBB), line:12:15, endln:12:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.BBB), line:12:11, endln:12:14
      |vpiParent:
      \_Parameter: (work@top.BBB), line:12:15, endln:12:43
      |vpiFullName:work@top.BBB
      |vpiActual:
      \_IntTypespec: , line:12:11, endln:12:14
    |vpiSigned:1
    |vpiName:BBB
    |vpiFullName:work@top.BBB
  |vpiParamAssign:
  \_ParamAssign: , line:10:18, endln:10:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiRhs:
    \_Constant: , line:10:26, endln:10:28
      |vpiParent:
      \_ParamAssign: , line:10:18, endln:10:28
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.Width), line:10:18, endln:10:28
  |vpiParamAssign:
  \_ParamAssign: , line:11:18, endln:11:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiRhs:
    \_Constant: , line:11:29, endln:11:30
      |vpiParent:
      \_ParamAssign: , line:11:18, endln:11:30
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.EccWidth), line:11:18, endln:11:30
  |vpiParamAssign:
  \_ParamAssign: , line:12:15, endln:12:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiRhs:
    \_Operation: , line:12:21, endln:12:43
      |vpiParent:
      \_ParamAssign: , line:12:15, endln:12:43
      |vpiOpType:34
      |vpiOperand:
      \_Operation: , line:12:22, endln:12:36
        |vpiParent:
        \_Operation: , line:12:21, endln:12:43
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.Width), line:12:22, endln:12:27
          |vpiParent:
          \_Operation: , line:12:22, endln:12:36
          |vpiName:Width
          |vpiFullName:work@top.Width
          |vpiActual:
          \_Parameter: (work@top.Width), line:10:18, endln:10:28
        |vpiOperand:
        \_RefObj: (work@top.EccWidth), line:12:28, endln:12:36
          |vpiParent:
          \_Operation: , line:12:22, endln:12:36
          |vpiName:EccWidth
          |vpiFullName:work@top.EccWidth
          |vpiActual:
          \_Parameter: (work@top.EccWidth), line:11:18, endln:11:30
      |vpiOperand:
      \_Operation: , line:12:36, endln:12:42
        |vpiParent:
        \_Operation: , line:12:21, endln:12:43
        |vpiOpType:33
        |vpiOperand:
        \_Constant: , line:12:37, endln:12:41
          |vpiParent:
          \_Operation: , line:12:36, endln:12:42
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.BBB), line:12:15, endln:12:43
  |vpiTypedef:
  \_IntTypespec: , line:10:14, endln:10:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:11:14, endln:11:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:12:11, endln:12:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (dut), line:13:4, endln:13:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiName:dut
  |vpiImportTypespec:
  \_IntTypespec: , line:10:14, endln:10:17
  |vpiImportTypespec:
  \_IntTypespec: , line:11:14, endln:11:17
  |vpiImportTypespec:
  \_IntTypespec: , line:12:11, endln:12:14
  |vpiImportTypespec:
  \_ModuleTypespec: (dut), line:13:4, endln:13:7
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:13:4, endln:13:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:9:1, endln:18:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv, line:1:1, endln:7:10
    |vpiPort:
    \_Port: (wmask_i), line:16:8, endln:16:15
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:13:4, endln:13:7
      |vpiName:wmask_i
      |vpiHighConn:
      \_Operation: , line:16:16, endln:16:40
        |vpiParent:
        \_Port: (wmask_i), line:16:8, endln:16:15
        |vpiOpType:34
        |vpiOperand:
        \_Operation: , line:16:17, endln:16:33
          |vpiParent:
          \_Operation: , line:16:16, endln:16:40
          |vpiOpType:24
          |vpiOperand:
          \_RefObj: (work@top.u_dut.wmask_i.Width), line:16:17, endln:16:22
            |vpiParent:
            \_Operation: , line:16:17, endln:16:33
            |vpiName:Width
            |vpiFullName:work@top.u_dut.wmask_i.Width
            |vpiActual:
            \_Parameter: (work@top.Width), line:10:18, endln:10:28
          |vpiOperand:
          \_RefObj: (work@top.u_dut.wmask_i.EccWidth), line:16:25, endln:16:33
            |vpiParent:
            \_Operation: , line:16:17, endln:16:33
            |vpiName:EccWidth
            |vpiFullName:work@top.u_dut.wmask_i.EccWidth
            |vpiActual:
            \_Parameter: (work@top.EccWidth), line:11:18, endln:11:30
        |vpiOperand:
        \_Operation: , line:16:33, endln:16:39
          |vpiParent:
          \_Operation: , line:16:16, endln:16:40
          |vpiOpType:33
          |vpiOperand:
          \_Constant: , line:16:34, endln:16:38
            |vpiParent:
            \_Operation: , line:16:33, endln:16:39
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
