A3.7.1 Reads and writes 
<P></P>
<P>Each memory access is either a read or a write. Explicit memory accesses are the memory accesses required by the function of an instruction. The following can cause memory accesses that are not explicit:<BR><FONT class=clozed>&#8226; instruction fetches<BR>&#8226; cache loads and write-backs</FONT></P>
<P>Except where otherwise stated, the memory ordering requirements only apply to <FONT class=clozed>explicit memory accesses</FONT>.</P>
<P><FONT class=extract></FONT>&nbsp;