<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonGenPredicate.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonGenPredicate.cpp.html'>HexagonGenPredicate.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonGenPredicate.cpp --------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="30">30</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="31">31</th><td><u>#include &lt;map&gt;</u></td></tr>
<tr><th id="32">32</th><td><u>#include &lt;queue&gt;</u></td></tr>
<tr><th id="33">33</th><td><u>#include &lt;set&gt;</u></td></tr>
<tr><th id="34">34</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "gen-pred"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <em>void</em> <a class="decl fn" href="#134" title='llvm::initializeHexagonGenPredicatePass' data-ref="_ZN4llvm33initializeHexagonGenPredicatePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeHexagonGenPredicatePassERNS_12PassRegistryE">initializeHexagonGenPredicatePass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>&amp; <dfn class="local col1 decl" id="1Registry" title='Registry' data-type='llvm::PassRegistry &amp;' data-ref="1Registry" data-ref-filename="1Registry">Registry</dfn>);</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<a class="decl fn" href="#_ZN4llvm25createHexagonGenPredicateEv" title='llvm::createHexagonGenPredicate' data-ref="_ZN4llvm25createHexagonGenPredicateEv" data-ref-filename="_ZN4llvm25createHexagonGenPredicateEv">createHexagonGenPredicate</a>();</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> {</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i  data-doc="(anonymousnamespace)::RegisterSubReg">// FIXME: Use TargetInstrInfo::RegSubRegPair</i></td></tr>
<tr><th id="50">50</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</dfn> {</td></tr>
<tr><th id="51">51</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-type='llvm::Register' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</dfn>;</td></tr>
<tr><th id="52">52</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-type='unsigned int' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114RegisterSubRegC1Ejj" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-type='void (anonymous namespace)::RegisterSubReg::RegisterSubReg(unsigned int r = 0, unsigned int s = 0)' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1Ejj" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1Ejj">RegisterSubReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2r" title='r' data-type='unsigned int' data-ref="2r" data-ref-filename="2r">r</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col3 decl" id="3s" title='s' data-type='unsigned int' data-ref="3s" data-ref-filename="3s">s</dfn> = <var>0</var>) : <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='w' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><a class="local col2 ref" href="#2r" title='r' data-ref="2r" data-ref-filename="2r">r</a>), <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='w' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>(<a class="local col3 ref" href="#3s" title='s' data-ref="3s" data-ref-filename="3s">s</a>) {}</td></tr>
<tr><th id="55">55</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-type='void (anonymous namespace)::RegisterSubReg::RegisterSubReg(const llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE">RegisterSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="4MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="4MO" data-ref-filename="4MO">MO</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='w' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_">(</a><a class="local col4 ref" href="#4MO" title='MO' data-ref="4MO" data-ref-filename="4MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='w' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>(<a class="local col4 ref" href="#4MO" title='MO' data-ref="4MO" data-ref-filename="4MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {}</td></tr>
<tr><th id="56">56</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-type='void (anonymous namespace)::RegisterSubReg::RegisterSubReg(const llvm::Register &amp; Reg)' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE">RegisterSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col5 decl" id="5Reg" title='Reg' data-type='const llvm::Register &amp;' data-ref="5Reg" data-ref-filename="5Reg">Reg</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='w' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg" data-ref-filename="5Reg">Reg</a>), <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='w' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>(<var>0</var>) {}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114RegisterSubRegeqERKS0_" title='(anonymous namespace)::RegisterSubReg::operator==' data-type='bool (anonymous namespace)::RegisterSubReg::operator==(const (anonymous namespace)::RegisterSubReg &amp; Reg) const' data-ref="_ZNK12_GLOBAL__N_114RegisterSubRegeqERKS0_" data-ref-filename="_ZNK12_GLOBAL__N_114RegisterSubRegeqERKS0_"><b>operator</b>==</dfn> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> &amp;<dfn class="local col6 decl" id="6Reg" title='Reg' data-type='const (anonymous namespace)::RegisterSubReg &amp;' data-ref="6Reg" data-ref-filename="6Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="59">59</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg" data-ref-filename="6Reg">Reg</a>.<a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a> == <a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg" data-ref-filename="6Reg">Reg</a>.<a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>;</td></tr>
<tr><th id="60">60</th><td>    }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114RegisterSubRegltERKS0_" title='(anonymous namespace)::RegisterSubReg::operator&lt;' data-type='bool (anonymous namespace)::RegisterSubReg::operator&lt;(const (anonymous namespace)::RegisterSubReg &amp; Reg) const' data-ref="_ZNK12_GLOBAL__N_114RegisterSubRegltERKS0_" data-ref-filename="_ZNK12_GLOBAL__N_114RegisterSubRegltERKS0_"><b>operator</b>&lt;</dfn> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> &amp;<dfn class="local col7 decl" id="7Reg" title='Reg' data-type='const (anonymous namespace)::RegisterSubReg &amp;' data-ref="7Reg" data-ref-filename="7Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="63">63</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a> &lt; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>.<a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a> || (<a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>.<a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a> &lt; <a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg" data-ref-filename="7Reg">Reg</a>.<a class="tu member field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>);</td></tr>
<tr><th id="64">64</th><td>    }</td></tr>
<tr><th id="65">65</th><td>  };</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister" data-ref-filename="(anonymousnamespace)..PrintRegister">PrintRegister</dfn> {</td></tr>
<tr><th id="68">68</th><td>    <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegister &amp; PR)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" data-ref-filename="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="8OS" data-ref-filename="8OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister" data-ref-filename="(anonymousnamespace)..PrintRegister">PrintRegister</a> &amp;<dfn class="local col9 decl" id="9PR" title='PR' data-type='const (anonymous namespace)::PrintRegister &amp;' data-ref="9PR" data-ref-filename="9PR">PR</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113PrintRegisterC1ENS_14RegisterSubRegERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::PrintRegister::PrintRegister' data-type='void (anonymous namespace)::PrintRegister::PrintRegister((anonymous namespace)::RegisterSubReg R, const llvm::TargetRegisterInfo &amp; I)' data-ref="_ZN12_GLOBAL__N_113PrintRegisterC1ENS_14RegisterSubRegERKN4llvm18TargetRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_113PrintRegisterC1ENS_14RegisterSubRegERKN4llvm18TargetRegisterInfoE">PrintRegister</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col0 decl" id="10R" title='R' data-type='(anonymous namespace)::RegisterSubReg' data-ref="10R" data-ref-filename="10R">R</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11I" title='I' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="11I" data-ref-filename="11I">I</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-use='w' data-ref="(anonymousnamespace)::PrintRegister::Reg" data-ref-filename="(anonymousnamespace)..PrintRegister..Reg">Reg</a><a class="tu ref fn" href="#50" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_">(</a><a class="local col0 ref" href="#10R" title='R' data-ref="10R" data-ref-filename="10R">R</a>), <a class="tu member field" href="#(anonymousnamespace)::PrintRegister::TRI" title='(anonymous namespace)::PrintRegister::TRI' data-use='w' data-ref="(anonymousnamespace)::PrintRegister::TRI" data-ref-filename="(anonymousnamespace)..PrintRegister..TRI">TRI</a>(<a class="local col1 ref" href="#11I" title='I' data-ref="11I" data-ref-filename="11I">I</a>) {}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>private</b>:</td></tr>
<tr><th id="73">73</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="tu decl field" id="(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-type='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::PrintRegister::Reg" data-ref-filename="(anonymousnamespace)..PrintRegister..Reg">Reg</dfn>;</td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::PrintRegister::TRI" title='(anonymous namespace)::PrintRegister::TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="(anonymousnamespace)::PrintRegister::TRI" data-ref-filename="(anonymousnamespace)..PrintRegister..TRI">TRI</dfn>;</td></tr>
<tr><th id="75">75</th><td>  };</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegister &amp; PR)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" data-ref-filename="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="12OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="12OS" data-ref-filename="12OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister" data-ref-filename="(anonymousnamespace)..PrintRegister">PrintRegister</a> &amp;<dfn class="local col3 decl" id="13PR" title='PR' data-type='const (anonymous namespace)::PrintRegister &amp;' data-ref="13PR" data-ref-filename="13PR">PR</dfn>)</td></tr>
<tr><th id="78">78</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#185" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a>;</td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegister &amp; PR)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" data-ref-filename="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="14OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="14OS" data-ref-filename="14OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister" data-ref-filename="(anonymousnamespace)..PrintRegister">PrintRegister</a> &amp;<dfn class="local col5 decl" id="15PR" title='PR' data-type='const (anonymous namespace)::PrintRegister &amp;' data-ref="15PR" data-ref-filename="15PR">PR</dfn>) {</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <a class="local col4 ref" href="#14OS" title='OS' data-ref="14OS" data-ref-filename="14OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#15PR" title='PR' data-ref="15PR" data-ref-filename="15PR">PR</a>.<a class="tu ref field" href="#(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-use='m' data-ref="(anonymousnamespace)::PrintRegister::Reg" data-ref-filename="(anonymousnamespace)..PrintRegister..Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>, &amp;<a class="local col5 ref" href="#15PR" title='PR' data-ref="15PR" data-ref-filename="15PR">PR</a>.<a class="tu ref field" href="#(anonymousnamespace)::PrintRegister::TRI" title='(anonymous namespace)::PrintRegister::TRI' data-use='a' data-ref="(anonymousnamespace)::PrintRegister::TRI" data-ref-filename="(anonymousnamespace)..PrintRegister..TRI">TRI</a>, <a class="local col5 ref" href="#15PR" title='PR' data-ref="15PR" data-ref-filename="15PR">PR</a>.<a class="tu ref field" href="#(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-use='m' data-ref="(anonymousnamespace)::PrintRegister::Reg" data-ref-filename="(anonymousnamespace)..PrintRegister..Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>);</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="84">84</th><td>  <b>public</b>:</td></tr>
<tr><th id="85">85</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::ID" title='(anonymous namespace)::HexagonGenPredicate::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonGenPredicate::ID" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..ID">ID</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev" title='(anonymous namespace)::HexagonGenPredicate::HexagonGenPredicate' data-type='void (anonymous namespace)::HexagonGenPredicate::HexagonGenPredicate()' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev">HexagonGenPredicate</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::ID" title='(anonymous namespace)::HexagonGenPredicate::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonGenPredicate::ID" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..ID">ID</a>) {</td></tr>
<tr><th id="88">88</th><td>      <a class="ref fn" href="#134" title='llvm::initializeHexagonGenPredicatePass' data-ref="_ZN4llvm33initializeHexagonGenPredicatePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeHexagonGenPredicatePassERNS_12PassRegistryE">initializeHexagonGenPredicatePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119HexagonGenPredicate11getPassNameEv" title='(anonymous namespace)::HexagonGenPredicate::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonGenPredicate::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119HexagonGenPredicate11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_119HexagonGenPredicate11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="92">92</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon generate predicate operations"</q>;</td></tr>
<tr><th id="93">93</th><td>    }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119HexagonGenPredicate16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonGenPredicate::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonGenPredicate::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119HexagonGenPredicate16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_119HexagonGenPredicate16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="16AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="16AU" data-ref-filename="16AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="96">96</th><td>      <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU" data-ref-filename="16AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="97">97</th><td>      <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU" data-ref-filename="16AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="98">98</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU" data-ref-filename="16AU">AU</a></span>);</td></tr>
<tr><th id="99">99</th><td>    }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>    <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonGenPredicate::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF" data-ref-filename="17MF">MF</dfn>) override;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <b>private</b>:</td></tr>
<tr><th id="104">104</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..VectOfInst">VectOfInst</dfn> = <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" data-ref-filename="llvm..SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="105">105</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenPredicate::SetOfReg" title='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-type='std::set&lt;RegisterSubReg&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::SetOfReg" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..SetOfReg">SetOfReg</dfn> = <span class="namespace">std::</span><span class='type' title='std::set' data-ref="std::set" data-ref-filename="std..set">set</span>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a>&gt;;</td></tr>
<tr><th id="106">106</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" title='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-type='std::map&lt;RegisterSubReg, RegisterSubReg&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..RegToRegMap">RegToRegMap</dfn> = <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a>, <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a>&gt;;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" data-ref-filename="llvm..HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="109">109</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::HexagonGenPredicate::TRI" title='(anonymous namespace)::HexagonGenPredicate::TRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonGenPredicate::TRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="110">110</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="111">111</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::SetOfReg" title='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-type='std::set&lt;RegisterSubReg&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::SetOfReg" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..SetOfReg">SetOfReg</a> <dfn class="tu decl field" id="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-type='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</dfn>;</td></tr>
<tr><th id="112">112</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..VectOfInst">VectOfInst</a> <dfn class="tu decl field" id="(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-type='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PUsers">PUsers</dfn>;</td></tr>
<tr><th id="113">113</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" title='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-type='std::map&lt;RegisterSubReg, RegisterSubReg&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..RegToRegMap">RegToRegMap</a> <dfn class="tu decl field" id="(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-type='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..G2P">G2P</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-type='bool (anonymous namespace)::HexagonGenPredicate::isPredReg(llvm::Register R)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE">isPredReg</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="18R" title='R' data-type='llvm::Register' data-ref="18R" data-ref-filename="18R">R</dfn>);</td></tr>
<tr><th id="116">116</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::collectPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::collectPredicateGPR(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE">collectPredicateGPR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="19MF" data-ref-filename="19MF">MF</dfn>);</td></tr>
<tr><th id="117">117</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::processPredicateGPR(const (anonymous namespace)::RegisterSubReg &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE">processPredicateGPR</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> &amp;<dfn class="local col0 decl" id="20Reg" title='Reg' data-type='const (anonymous namespace)::RegisterSubReg &amp;' data-ref="20Reg" data-ref-filename="20Reg">Reg</dfn>);</td></tr>
<tr><th id="118">118</th><td>    <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-type='unsigned int (anonymous namespace)::HexagonGenPredicate::getPredForm(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</a>(<em>unsigned</em> <dfn class="local col1 decl" id="21Opc" title='Opc' data-type='unsigned int' data-ref="21Opc" data-ref-filename="21Opc">Opc</dfn>);</td></tr>
<tr><th id="119">119</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="22MI" data-ref-filename="22MI">MI</dfn>);</td></tr>
<tr><th id="120">120</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" title='(anonymous namespace)::HexagonGenPredicate::isScalarCmp' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarCmp(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj">isScalarCmp</a>(<em>unsigned</em> <dfn class="local col3 decl" id="23Opc" title='Opc' data-type='unsigned int' data-ref="23Opc" data-ref-filename="23Opc">Opc</dfn>);</td></tr>
<tr><th id="121">121</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::isScalarPred' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarPred((anonymous namespace)::RegisterSubReg PredReg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE">isScalarPred</a>(<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col4 decl" id="24PredReg" title='PredReg' data-type='(anonymous namespace)::RegisterSubReg' data-ref="24PredReg" data-ref-filename="24PredReg">PredReg</dfn>);</td></tr>
<tr><th id="122">122</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-type='(anonymous namespace)::RegisterSubReg (anonymous namespace)::HexagonGenPredicate::getPredRegFor(const (anonymous namespace)::RegisterSubReg &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE">getPredRegFor</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> &amp;<dfn class="local col5 decl" id="25Reg" title='Reg' data-type='const (anonymous namespace)::RegisterSubReg &amp;' data-ref="25Reg" data-ref-filename="25Reg">Reg</dfn>);</td></tr>
<tr><th id="123">123</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::convertToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::convertToPredForm(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE">convertToPredForm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr *' data-ref="26MI" data-ref-filename="26MI">MI</dfn>);</td></tr>
<tr><th id="124">124</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::eliminatePredCopies' data-type='bool (anonymous namespace)::HexagonGenPredicate::eliminatePredCopies(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE">eliminatePredCopies</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="27MF" data-ref-filename="27MF">MF</dfn>);</td></tr>
<tr><th id="125">125</th><td>  };</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonGenPredicate::ID" title='(anonymous namespace)::HexagonGenPredicate::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonGenPredicate::ID" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeHexagonGenPredicatePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonGenPredicate, <q>"hexagon-gen-pred"</q>,</td></tr>
<tr><th id="132">132</th><td>  <q>"Hexagon generate predicate operations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="133">133</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="134">134</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Hexagon generate predicate operations&quot;, &quot;hexagon-gen-pred&quot;, &amp;HexagonGenPredicate::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonGenPredicate&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonGenPredicatePassFlag; void llvm::initializeHexagonGenPredicatePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonGenPredicatePassFlag, initializeHexagonGenPredicatePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-gen-pred"</q>,</td></tr>
<tr><th id="135">135</th><td>  <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon generate predicate operations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-type='bool (anonymous namespace)::HexagonGenPredicate::isPredReg(llvm::Register R)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE">isPredReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28R" title='R' data-type='llvm::Register' data-ref="28R" data-ref-filename="28R">R</dfn>) {</td></tr>
<tr><th id="138">138</th><td>  <b>if</b> (!<a class="local col8 ref" href="#28R" title='R' data-ref="28R" data-ref-filename="28R">R</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="140">140</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="29RC" data-ref-filename="29RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#28R" title='R' data-ref="28R" data-ref-filename="28R">R</a>);</td></tr>
<tr><th id="141">141</th><td>  <b>return</b> <a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a> == &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClass" title='llvm::Hexagon::PredRegsRegClass' data-ref="llvm::Hexagon::PredRegsRegClass" data-ref-filename="llvm..Hexagon..PredRegsRegClass">PredRegsRegClass</a>;</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-type='unsigned int (anonymous namespace)::HexagonGenPredicate::getPredForm(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30Opc" title='Opc' data-type='unsigned int' data-ref="30Opc" data-ref-filename="30Opc">Opc</dfn>) {</td></tr>
<tr><th id="145">145</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <b>switch</b> (<a class="local col0 ref" href="#30Opc" title='Opc' data-ref="30Opc" data-ref-filename="30Opc">Opc</a>) {</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_and" title='llvm::Hexagon::A2_and' data-ref="llvm::Hexagon::A2_and" data-ref-filename="llvm..Hexagon..A2_and">A2_and</a>:</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_andp" title='llvm::Hexagon::A2_andp' data-ref="llvm::Hexagon::A2_andp" data-ref-filename="llvm..Hexagon..A2_andp">A2_andp</a>:</td></tr>
<tr><th id="150">150</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_and" title='llvm::Hexagon::C2_and' data-ref="llvm::Hexagon::C2_and" data-ref-filename="llvm..Hexagon..C2_and">C2_and</a>;</td></tr>
<tr><th id="151">151</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_andn" title='llvm::Hexagon::A4_andn' data-ref="llvm::Hexagon::A4_andn" data-ref-filename="llvm..Hexagon..A4_andn">A4_andn</a>:</td></tr>
<tr><th id="152">152</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_andnp" title='llvm::Hexagon::A4_andnp' data-ref="llvm::Hexagon::A4_andnp" data-ref-filename="llvm..Hexagon..A4_andnp">A4_andnp</a>:</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_andn" title='llvm::Hexagon::C2_andn' data-ref="llvm::Hexagon::C2_andn" data-ref-filename="llvm..Hexagon..C2_andn">C2_andn</a>;</td></tr>
<tr><th id="154">154</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_and" title='llvm::Hexagon::M4_and_and' data-ref="llvm::Hexagon::M4_and_and" data-ref-filename="llvm..Hexagon..M4_and_and">M4_and_and</a>:</td></tr>
<tr><th id="155">155</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_and" title='llvm::Hexagon::C4_and_and' data-ref="llvm::Hexagon::C4_and_and" data-ref-filename="llvm..Hexagon..C4_and_and">C4_and_and</a>;</td></tr>
<tr><th id="156">156</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_andn" title='llvm::Hexagon::M4_and_andn' data-ref="llvm::Hexagon::M4_and_andn" data-ref-filename="llvm..Hexagon..M4_and_andn">M4_and_andn</a>:</td></tr>
<tr><th id="157">157</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_andn" title='llvm::Hexagon::C4_and_andn' data-ref="llvm::Hexagon::C4_and_andn" data-ref-filename="llvm..Hexagon..C4_and_andn">C4_and_andn</a>;</td></tr>
<tr><th id="158">158</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_or" title='llvm::Hexagon::M4_and_or' data-ref="llvm::Hexagon::M4_and_or" data-ref-filename="llvm..Hexagon..M4_and_or">M4_and_or</a>:</td></tr>
<tr><th id="159">159</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_or" title='llvm::Hexagon::C4_and_or' data-ref="llvm::Hexagon::C4_and_or" data-ref-filename="llvm..Hexagon..C4_and_or">C4_and_or</a>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_or" title='llvm::Hexagon::A2_or' data-ref="llvm::Hexagon::A2_or" data-ref-filename="llvm..Hexagon..A2_or">A2_or</a>:</td></tr>
<tr><th id="162">162</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_orp" title='llvm::Hexagon::A2_orp' data-ref="llvm::Hexagon::A2_orp" data-ref-filename="llvm..Hexagon..A2_orp">A2_orp</a>:</td></tr>
<tr><th id="163">163</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_or" title='llvm::Hexagon::C2_or' data-ref="llvm::Hexagon::C2_or" data-ref-filename="llvm..Hexagon..C2_or">C2_or</a>;</td></tr>
<tr><th id="164">164</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_orn" title='llvm::Hexagon::A4_orn' data-ref="llvm::Hexagon::A4_orn" data-ref-filename="llvm..Hexagon..A4_orn">A4_orn</a>:</td></tr>
<tr><th id="165">165</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_ornp" title='llvm::Hexagon::A4_ornp' data-ref="llvm::Hexagon::A4_ornp" data-ref-filename="llvm..Hexagon..A4_ornp">A4_ornp</a>:</td></tr>
<tr><th id="166">166</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_orn" title='llvm::Hexagon::C2_orn' data-ref="llvm::Hexagon::C2_orn" data-ref-filename="llvm..Hexagon..C2_orn">C2_orn</a>;</td></tr>
<tr><th id="167">167</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_and" title='llvm::Hexagon::M4_or_and' data-ref="llvm::Hexagon::M4_or_and" data-ref-filename="llvm..Hexagon..M4_or_and">M4_or_and</a>:</td></tr>
<tr><th id="168">168</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_and" title='llvm::Hexagon::C4_or_and' data-ref="llvm::Hexagon::C4_or_and" data-ref-filename="llvm..Hexagon..C4_or_and">C4_or_and</a>;</td></tr>
<tr><th id="169">169</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_andn" title='llvm::Hexagon::M4_or_andn' data-ref="llvm::Hexagon::M4_or_andn" data-ref-filename="llvm..Hexagon..M4_or_andn">M4_or_andn</a>:</td></tr>
<tr><th id="170">170</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_andn" title='llvm::Hexagon::C4_or_andn' data-ref="llvm::Hexagon::C4_or_andn" data-ref-filename="llvm..Hexagon..C4_or_andn">C4_or_andn</a>;</td></tr>
<tr><th id="171">171</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_or" title='llvm::Hexagon::M4_or_or' data-ref="llvm::Hexagon::M4_or_or" data-ref-filename="llvm..Hexagon..M4_or_or">M4_or_or</a>:</td></tr>
<tr><th id="172">172</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_or" title='llvm::Hexagon::C4_or_or' data-ref="llvm::Hexagon::C4_or_or" data-ref-filename="llvm..Hexagon..C4_or_or">C4_or_or</a>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_xor" title='llvm::Hexagon::A2_xor' data-ref="llvm::Hexagon::A2_xor" data-ref-filename="llvm..Hexagon..A2_xor">A2_xor</a>:</td></tr>
<tr><th id="175">175</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_xorp" title='llvm::Hexagon::A2_xorp' data-ref="llvm::Hexagon::A2_xorp" data-ref-filename="llvm..Hexagon..A2_xorp">A2_xorp</a>:</td></tr>
<tr><th id="176">176</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_xor" title='llvm::Hexagon::C2_xor' data-ref="llvm::Hexagon::C2_xor" data-ref-filename="llvm..Hexagon..C2_xor">C2_xor</a>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_tfrrp" title='llvm::Hexagon::C2_tfrrp' data-ref="llvm::Hexagon::C2_tfrrp" data-ref-filename="llvm..Hexagon..C2_tfrrp">C2_tfrrp</a>:</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::COPY" title='llvm::Hexagon::COPY' data-ref="llvm::Hexagon::COPY" data-ref-filename="llvm..Hexagon..COPY">COPY</a>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td>  <i>// The opcode corresponding to 0 is TargetOpcode::PHI. We can use 0 here</i></td></tr>
<tr><th id="182">182</th><td><i>  // to denote "none", but we need to make sure that none of the valid opcodes</i></td></tr>
<tr><th id="183">183</th><td><i>  // that we return will ever be 0.</i></td></tr>
<tr><th id="184">184</th><td>  <b>static_assert</b>(<a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PHI" title='llvm::Hexagon::PHI' data-ref="llvm::Hexagon::PHI" data-ref-filename="llvm..Hexagon..PHI">PHI</a> == <var>0</var>, <q>"Use different value for &lt;none&gt;"</q>);</td></tr>
<tr><th id="185">185</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="31MI" data-ref-filename="31MI">MI</dfn>) {</td></tr>
<tr><th id="189">189</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32Opc" title='Opc' data-type='unsigned int' data-ref="32Opc" data-ref-filename="32Opc">Opc</dfn> = <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</a>(<a class="local col2 ref" href="#32Opc" title='Opc' data-ref="32Opc" data-ref-filename="32Opc">Opc</a>) != <var>0</var>)</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// Comparisons against 0 are also convertible. This does not apply to</i></td></tr>
<tr><th id="194">194</th><td><i>  // A4_rcmpeqi or A4_rcmpneqi, since they produce values 0 or 1, which</i></td></tr>
<tr><th id="195">195</th><td><i>  // may not match the value that the predicate register would have if</i></td></tr>
<tr><th id="196">196</th><td><i>  // it was converted to a predicate form.</i></td></tr>
<tr><th id="197">197</th><td>  <b>switch</b> (<a class="local col2 ref" href="#32Opc" title='Opc' data-ref="32Opc" data-ref-filename="32Opc">Opc</a>) {</td></tr>
<tr><th id="198">198</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpeqi" title='llvm::Hexagon::C2_cmpeqi' data-ref="llvm::Hexagon::C2_cmpeqi" data-ref-filename="llvm..Hexagon..C2_cmpeqi">C2_cmpeqi</a>:</td></tr>
<tr><th id="199">199</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmpneqi" title='llvm::Hexagon::C4_cmpneqi' data-ref="llvm::Hexagon::C4_cmpneqi" data-ref-filename="llvm..Hexagon..C4_cmpneqi">C4_cmpneqi</a>:</td></tr>
<tr><th id="200">200</th><td>      <b>if</b> (<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)</td></tr>
<tr><th id="201">201</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="202">202</th><td>      <b>break</b>;</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::collectPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::collectPredicateGPR(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE">collectPredicateGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="33MF" data-ref-filename="33MF">MF</dfn>) {</td></tr>
<tr><th id="208">208</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col4 decl" id="34A" title='A' data-type='MachineFunction::iterator' data-ref="34A" data-ref-filename="34A">A</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col5 decl" id="35Z" title='Z' data-type='MachineFunction::iterator' data-ref="35Z" data-ref-filename="35Z">Z</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col4 ref" href="#34A" title='A' data-ref="34A" data-ref-filename="34A">A</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#35Z" title='Z' data-ref="35Z" data-ref-filename="35Z">Z</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#34A" title='A' data-ref="34A" data-ref-filename="34A">A</a>) {</td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="36B" data-ref-filename="36B">B</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#34A" title='A' data-ref="34A" data-ref-filename="34A">A</a>;</td></tr>
<tr><th id="210">210</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="37I" title='I' data-type='MachineBasicBlock::iterator' data-ref="37I" data-ref-filename="37I">I</dfn> = <a class="local col6 ref" href="#36B" title='B' data-ref="36B" data-ref-filename="36B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="38E" title='E' data-type='MachineBasicBlock::iterator' data-ref="38E" data-ref-filename="38E">E</dfn> = <a class="local col6 ref" href="#36B" title='B' data-ref="36B" data-ref-filename="36B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#38E" title='E' data-ref="38E" data-ref-filename="38E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>) {</td></tr>
<tr><th id="211">211</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI" data-ref-filename="39MI">MI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>;</td></tr>
<tr><th id="212">212</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="40Opc" title='Opc' data-type='unsigned int' data-ref="40Opc" data-ref-filename="40Opc">Opc</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="213">213</th><td>      <b>switch</b> (<a class="local col0 ref" href="#40Opc" title='Opc' data-ref="40Opc" data-ref-filename="40Opc">Opc</a>) {</td></tr>
<tr><th id="214">214</th><td>        <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_tfrpr" title='llvm::Hexagon::C2_tfrpr' data-ref="llvm::Hexagon::C2_tfrpr" data-ref-filename="llvm..Hexagon..C2_tfrpr">C2_tfrpr</a>:</td></tr>
<tr><th id="215">215</th><td>        <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>:</td></tr>
<tr><th id="216">216</th><td>          <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE">isPredReg</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="217">217</th><td>            <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col1 decl" id="41RD" title='RD' data-type='(anonymous namespace)::RegisterSubReg' data-ref="41RD" data-ref-filename="41RD">RD</dfn> = <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE"></a><a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="218">218</th><td>            <b>if</b> (<a class="local col1 ref" href="#41RD" title='RD' data-ref="41RD" data-ref-filename="41RD">RD</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="219">219</th><td>              <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</a>.<span class='tu ref fn' title='std::set::insert' data-use='c' data-ref="_ZNSt3set6insertERKT_" data-ref-filename="_ZNSt3set6insertERKT_">insert</span>(<a class="local col1 ref" href="#41RD" title='RD' data-ref="41RD" data-ref-filename="41RD">RD</a>);</td></tr>
<tr><th id="220">220</th><td>          }</td></tr>
<tr><th id="221">221</th><td>          <b>break</b>;</td></tr>
<tr><th id="222">222</th><td>      }</td></tr>
<tr><th id="223">223</th><td>    }</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::processPredicateGPR(const (anonymous namespace)::RegisterSubReg &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE">processPredicateGPR</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> &amp;<dfn class="local col2 decl" id="42Reg" title='Reg' data-type='const (anonymous namespace)::RegisterSubReg &amp;' data-ref="42Reg" data-ref-filename="42Reg">Reg</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>": "</q> &lt;&lt; printReg(Reg.R, TRI, Reg.S) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="229">229</th><td>  <b>using</b> <dfn class="local col3 typedef" id="43use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_iterator' data-ref="43use_iterator" data-ref-filename="43use_iterator">use_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator" data-ref-filename="llvm..MachineRegisterInfo..use_iterator">use_iterator</a>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="local col3 typedef" href="#43use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_iterator' data-ref="43use_iterator" data-ref-filename="43use_iterator">use_iterator</a> <dfn class="local col4 decl" id="44I" title='I' data-type='use_iterator' data-ref="44I" data-ref-filename="44I">I</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE">use_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg" data-ref-filename="42Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>), <dfn class="local col5 decl" id="45E" title='E' data-type='use_iterator' data-ref="45E" data-ref-filename="45E">E</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (<a class="local col4 ref" href="#44I" title='I' data-ref="44I" data-ref-filename="44I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="local col5 ref" href="#45E" title='E' data-ref="45E" data-ref-filename="45E">E</a>) {</td></tr>
<tr><th id="233">233</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Dead reg: "</q> &lt;&lt; printReg(Reg.R, TRI, Reg.S) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="234">234</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="46DefI" data-ref-filename="46DefI">DefI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg" data-ref-filename="42Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>);</td></tr>
<tr><th id="235">235</th><td>    <a class="local col6 ref" href="#46DefI" title='DefI' data-ref="46DefI" data-ref-filename="46DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="236">236</th><td>    <b>return</b>;</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <b>for</b> (; <a class="local col4 ref" href="#44I" title='I' data-ref="44I" data-ref-filename="44I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#45E" title='E' data-ref="45E" data-ref-filename="45E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I" data-ref-filename="44I">I</a>) {</td></tr>
<tr><th id="240">240</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="47UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="47UseI" data-ref-filename="47UseI">UseI</dfn> = <a class="local col4 ref" href="#44I" title='I' data-ref="44I" data-ref-filename="44I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="241">241</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<a class="local col7 ref" href="#47UseI" title='UseI' data-ref="47UseI" data-ref-filename="47UseI">UseI</a>))</td></tr>
<tr><th id="242">242</th><td>      <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PUsers">PUsers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#47UseI" title='UseI' data-ref="47UseI" data-ref-filename="47UseI">UseI</a>);</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-type='(anonymous namespace)::RegisterSubReg (anonymous namespace)::HexagonGenPredicate::getPredRegFor(const (anonymous namespace)::RegisterSubReg &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE">getPredRegFor</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> &amp;<dfn class="local col8 decl" id="48Reg" title='Reg' data-type='const (anonymous namespace)::RegisterSubReg &amp;' data-ref="48Reg" data-ref-filename="48Reg">Reg</dfn>) {</td></tr>
<tr><th id="247">247</th><td>  <i>// Create a predicate register for a given Reg. The newly created register</i></td></tr>
<tr><th id="248">248</th><td><i>  // will have its value copied from Reg, so that it can be later used as</i></td></tr>
<tr><th id="249">249</th><td><i>  // an operand in other instructions.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.R.isVirtual());</td></tr>
<tr><th id="251">251</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" title='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-type='std::map&lt;RegisterSubReg, RegisterSubReg&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..RegToRegMap">RegToRegMap</a>::<span class='typedef' title='std::map&lt;(anonymous namespace)::RegisterSubReg, (anonymous namespace)::RegisterSubReg, std::less&lt;(anonymous namespace)::RegisterSubReg&gt;, std::allocator&lt;std::pair&lt;const (anonymous namespace)::RegisterSubReg, (anonymous namespace)::RegisterSubReg&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{(anonymousnamespace)::RegisterSubReg,(anonymousnamespace)::RegisterSubReg,std::less{(anonymousnamespace)::RegisterSubReg},std::allocator{std:14235530" data-ref-filename="std..map{(anonymousnamespace)..RegisterSubReg,(anonymousnamespace)..RegisterSubReg,std..less{(anonymousnamespace)..RegisterSubReg},std..allocator{std.14235530">iterator</span> <dfn class="local col9 decl" id="49F" title='F' data-type='RegToRegMap::iterator' data-ref="49F" data-ref-filename="49F">F</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..G2P">G2P</a>.<span class='tu ref fn' title='std::map::find' data-use='c' data-ref="_ZNSt3map4findERKT_" data-ref-filename="_ZNSt3map4findERKT_">find</span>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>);</td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (<a class="local col9 ref" href="#49F" title='F' data-ref="49F" data-ref-filename="49F">F</a> <span class='tu ref fn' title='std::operator!=' data-use='c' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..G2P">G2P</a>.<span class='tu ref fn' title='std::map::end' data-use='c' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>())</td></tr>
<tr><th id="253">253</th><td>    <b>return</b> <a class="tu ref fn fake" href="#50" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_"></a><a class="local col9 ref" href="#49F" title='F' data-ref="49F" data-ref-filename="49F">F</a><span class='tu ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='tu ref field' title='std::pair&lt;const (anonymous namespace)::RegisterSubReg, (anonymous namespace)::RegisterSubReg&gt;::second' data-use='r' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>": "</q> &lt;&lt; PrintRegister(Reg, *TRI));</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="50DefI" data-ref-filename="50DefI">DefI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>);</td></tr>
<tr><th id="257">257</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefI);</td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51Opc" title='Opc' data-type='unsigned int' data-ref="51Opc" data-ref-filename="51Opc">Opc</dfn> = <a class="local col0 ref" href="#50DefI" title='DefI' data-ref="50DefI" data-ref-filename="50DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="259">259</th><td>  <b>if</b> (<a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc" data-ref-filename="51Opc">Opc</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_tfrpr" title='llvm::Hexagon::C2_tfrpr' data-ref="llvm::Hexagon::C2_tfrpr" data-ref-filename="llvm..Hexagon..C2_tfrpr">C2_tfrpr</a> || <a class="local col1 ref" href="#51Opc" title='Opc' data-ref="51Opc" data-ref-filename="51Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>) {</td></tr>
<tr><th id="260">260</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefI-&gt;getOperand(<var>0</var>).isDef() &amp;&amp; DefI-&gt;getOperand(<var>1</var>).isUse());</td></tr>
<tr><th id="261">261</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col2 decl" id="52PR" title='PR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="52PR" data-ref-filename="52PR">PR</dfn> = <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE"></a><a class="local col0 ref" href="#50DefI" title='DefI' data-ref="50DefI" data-ref-filename="50DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="262">262</th><td>    <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..G2P">G2P</a>.<span class='tu ref fn' title='std::map::insert' data-use='c' data-ref="_ZNSt3map6insertEOTL0__" data-ref-filename="_ZNSt3map6insertEOTL0__">insert</span>(<span class="namespace">std::</span><span class='tu ref fn' title='std::make_pair' data-use='c' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>, <span class='refarg'><a class="local col2 ref" href="#52PR" title='PR' data-ref="52PR" data-ref-filename="52PR">PR</a></span>));</td></tr>
<tr><th id="263">263</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" -&gt; "</q> &lt;&lt; PrintRegister(PR, *TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <a class="local col2 ref" href="#52PR" title='PR' data-ref="52PR" data-ref-filename="52PR">PR</a>;</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="53B" data-ref-filename="53B">B</dfn> = *<a class="local col0 ref" href="#50DefI" title='DefI' data-ref="50DefI" data-ref-filename="50DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="268">268</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="54DL" title='DL' data-type='llvm::DebugLoc' data-ref="54DL" data-ref-filename="54DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#50DefI" title='DefI' data-ref="50DefI" data-ref-filename="50DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="55PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="55PredRC" data-ref-filename="55PredRC">PredRC</dfn> = &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClass" title='llvm::Hexagon::PredRegsRegClass' data-ref="llvm::Hexagon::PredRegsRegClass" data-ref-filename="llvm..Hexagon..PredRegsRegClass">PredRegsRegClass</a>;</td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="56NewPR" title='NewPR' data-type='llvm::Register' data-ref="56NewPR" data-ref-filename="56NewPR">NewPR</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#55PredRC" title='PredRC' data-ref="55PredRC" data-ref-filename="55PredRC">PredRC</a>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// For convertible instructions, do not modify them, so that they can</i></td></tr>
<tr><th id="273">273</th><td><i>  // be converted later.  Generate a copy from Reg to NewPR.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<a class="local col0 ref" href="#50DefI" title='DefI' data-ref="50DefI" data-ref-filename="50DefI">DefI</a>)) {</td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="57DefIt" title='DefIt' data-type='MachineBasicBlock::iterator' data-ref="57DefIt" data-ref-filename="57DefIt">DefIt</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#50DefI" title='DefI' data-ref="50DefI" data-ref-filename="50DefI">DefI</a>;</td></tr>
<tr><th id="276">276</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#53B" title='B' data-ref="53B" data-ref-filename="53B">B</a></span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#57DefIt" title='DefIt' data-ref="57DefIt" data-ref-filename="57DefIt">DefIt</a>), <a class="local col4 ref" href="#54DL" title='DL' data-ref="54DL" data-ref-filename="54DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#56NewPR" title='NewPR' data-ref="56NewPR" data-ref-filename="56NewPR">NewPR</a>)</td></tr>
<tr><th id="277">277</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>, <var>0</var>, <a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>);</td></tr>
<tr><th id="278">278</th><td>    <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..G2P">G2P</a>.<span class='tu ref fn' title='std::map::insert' data-use='c' data-ref="_ZNSt3map6insertEOTL0__" data-ref-filename="_ZNSt3map6insertEOTL0__">insert</span>(<span class="namespace">std::</span><span class='tu ref fn' title='std::make_pair' data-use='c' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>, <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE">(</a><a class="local col6 ref" href="#56NewPR" title='NewPR' data-ref="56NewPR" data-ref-filename="56NewPR">NewPR</a>)));</td></tr>
<tr><th id="279">279</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" -&gt; !"</q> &lt;&lt; PrintRegister(RegisterSubReg(NewPR), *TRI)</td></tr>
<tr><th id="280">280</th><td>                      &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="281">281</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE">(</a><a class="local col6 ref" href="#56NewPR" title='NewPR' data-ref="56NewPR" data-ref-filename="56NewPR">NewPR</a>);</td></tr>
<tr><th id="282">282</th><td>  }</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid argument"</q>);</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" title='(anonymous namespace)::HexagonGenPredicate::isScalarCmp' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarCmp(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj">isScalarCmp</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58Opc" title='Opc' data-type='unsigned int' data-ref="58Opc" data-ref-filename="58Opc">Opc</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <b>switch</b> (<a class="local col8 ref" href="#58Opc" title='Opc' data-ref="58Opc" data-ref-filename="58Opc">Opc</a>) {</td></tr>
<tr><th id="289">289</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpeq" title='llvm::Hexagon::C2_cmpeq' data-ref="llvm::Hexagon::C2_cmpeq" data-ref-filename="llvm..Hexagon..C2_cmpeq">C2_cmpeq</a>:</td></tr>
<tr><th id="290">290</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgt" title='llvm::Hexagon::C2_cmpgt' data-ref="llvm::Hexagon::C2_cmpgt" data-ref-filename="llvm..Hexagon..C2_cmpgt">C2_cmpgt</a>:</td></tr>
<tr><th id="291">291</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgtu" title='llvm::Hexagon::C2_cmpgtu' data-ref="llvm::Hexagon::C2_cmpgtu" data-ref-filename="llvm..Hexagon..C2_cmpgtu">C2_cmpgtu</a>:</td></tr>
<tr><th id="292">292</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpeqp" title='llvm::Hexagon::C2_cmpeqp' data-ref="llvm::Hexagon::C2_cmpeqp" data-ref-filename="llvm..Hexagon..C2_cmpeqp">C2_cmpeqp</a>:</td></tr>
<tr><th id="293">293</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgtp" title='llvm::Hexagon::C2_cmpgtp' data-ref="llvm::Hexagon::C2_cmpgtp" data-ref-filename="llvm..Hexagon..C2_cmpgtp">C2_cmpgtp</a>:</td></tr>
<tr><th id="294">294</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgtup" title='llvm::Hexagon::C2_cmpgtup' data-ref="llvm::Hexagon::C2_cmpgtup" data-ref-filename="llvm..Hexagon..C2_cmpgtup">C2_cmpgtup</a>:</td></tr>
<tr><th id="295">295</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpeqi" title='llvm::Hexagon::C2_cmpeqi' data-ref="llvm::Hexagon::C2_cmpeqi" data-ref-filename="llvm..Hexagon..C2_cmpeqi">C2_cmpeqi</a>:</td></tr>
<tr><th id="296">296</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgti" title='llvm::Hexagon::C2_cmpgti' data-ref="llvm::Hexagon::C2_cmpgti" data-ref-filename="llvm..Hexagon..C2_cmpgti">C2_cmpgti</a>:</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgtui" title='llvm::Hexagon::C2_cmpgtui' data-ref="llvm::Hexagon::C2_cmpgtui" data-ref-filename="llvm..Hexagon..C2_cmpgtui">C2_cmpgtui</a>:</td></tr>
<tr><th id="298">298</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgei" title='llvm::Hexagon::C2_cmpgei' data-ref="llvm::Hexagon::C2_cmpgei" data-ref-filename="llvm..Hexagon..C2_cmpgei">C2_cmpgei</a>:</td></tr>
<tr><th id="299">299</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpgeui" title='llvm::Hexagon::C2_cmpgeui' data-ref="llvm::Hexagon::C2_cmpgeui" data-ref-filename="llvm..Hexagon..C2_cmpgeui">C2_cmpgeui</a>:</td></tr>
<tr><th id="300">300</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmpneqi" title='llvm::Hexagon::C4_cmpneqi' data-ref="llvm::Hexagon::C4_cmpneqi" data-ref-filename="llvm..Hexagon..C4_cmpneqi">C4_cmpneqi</a>:</td></tr>
<tr><th id="301">301</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmpltei" title='llvm::Hexagon::C4_cmpltei' data-ref="llvm::Hexagon::C4_cmpltei" data-ref-filename="llvm..Hexagon..C4_cmpltei">C4_cmpltei</a>:</td></tr>
<tr><th id="302">302</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmplteui" title='llvm::Hexagon::C4_cmplteui' data-ref="llvm::Hexagon::C4_cmplteui" data-ref-filename="llvm..Hexagon..C4_cmplteui">C4_cmplteui</a>:</td></tr>
<tr><th id="303">303</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmpneq" title='llvm::Hexagon::C4_cmpneq' data-ref="llvm::Hexagon::C4_cmpneq" data-ref-filename="llvm..Hexagon..C4_cmpneq">C4_cmpneq</a>:</td></tr>
<tr><th id="304">304</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmplte" title='llvm::Hexagon::C4_cmplte' data-ref="llvm::Hexagon::C4_cmplte" data-ref-filename="llvm..Hexagon..C4_cmplte">C4_cmplte</a>:</td></tr>
<tr><th id="305">305</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmplteu" title='llvm::Hexagon::C4_cmplteu' data-ref="llvm::Hexagon::C4_cmplteu" data-ref-filename="llvm..Hexagon..C4_cmplteu">C4_cmplteu</a>:</td></tr>
<tr><th id="306">306</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpbeq" title='llvm::Hexagon::A4_cmpbeq' data-ref="llvm::Hexagon::A4_cmpbeq" data-ref-filename="llvm..Hexagon..A4_cmpbeq">A4_cmpbeq</a>:</td></tr>
<tr><th id="307">307</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpbeqi" title='llvm::Hexagon::A4_cmpbeqi' data-ref="llvm::Hexagon::A4_cmpbeqi" data-ref-filename="llvm..Hexagon..A4_cmpbeqi">A4_cmpbeqi</a>:</td></tr>
<tr><th id="308">308</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpbgtu" title='llvm::Hexagon::A4_cmpbgtu' data-ref="llvm::Hexagon::A4_cmpbgtu" data-ref-filename="llvm..Hexagon..A4_cmpbgtu">A4_cmpbgtu</a>:</td></tr>
<tr><th id="309">309</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpbgtui" title='llvm::Hexagon::A4_cmpbgtui' data-ref="llvm::Hexagon::A4_cmpbgtui" data-ref-filename="llvm..Hexagon..A4_cmpbgtui">A4_cmpbgtui</a>:</td></tr>
<tr><th id="310">310</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpbgt" title='llvm::Hexagon::A4_cmpbgt' data-ref="llvm::Hexagon::A4_cmpbgt" data-ref-filename="llvm..Hexagon..A4_cmpbgt">A4_cmpbgt</a>:</td></tr>
<tr><th id="311">311</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpbgti" title='llvm::Hexagon::A4_cmpbgti' data-ref="llvm::Hexagon::A4_cmpbgti" data-ref-filename="llvm..Hexagon..A4_cmpbgti">A4_cmpbgti</a>:</td></tr>
<tr><th id="312">312</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpheq" title='llvm::Hexagon::A4_cmpheq' data-ref="llvm::Hexagon::A4_cmpheq" data-ref-filename="llvm..Hexagon..A4_cmpheq">A4_cmpheq</a>:</td></tr>
<tr><th id="313">313</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmphgt" title='llvm::Hexagon::A4_cmphgt' data-ref="llvm::Hexagon::A4_cmphgt" data-ref-filename="llvm..Hexagon..A4_cmphgt">A4_cmphgt</a>:</td></tr>
<tr><th id="314">314</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmphgtu" title='llvm::Hexagon::A4_cmphgtu' data-ref="llvm::Hexagon::A4_cmphgtu" data-ref-filename="llvm..Hexagon..A4_cmphgtu">A4_cmphgtu</a>:</td></tr>
<tr><th id="315">315</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmpheqi" title='llvm::Hexagon::A4_cmpheqi' data-ref="llvm::Hexagon::A4_cmpheqi" data-ref-filename="llvm..Hexagon..A4_cmpheqi">A4_cmpheqi</a>:</td></tr>
<tr><th id="316">316</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmphgti" title='llvm::Hexagon::A4_cmphgti' data-ref="llvm::Hexagon::A4_cmphgti" data-ref-filename="llvm..Hexagon..A4_cmphgti">A4_cmphgti</a>:</td></tr>
<tr><th id="317">317</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_cmphgtui" title='llvm::Hexagon::A4_cmphgtui' data-ref="llvm::Hexagon::A4_cmphgtui" data-ref-filename="llvm..Hexagon..A4_cmphgtui">A4_cmphgtui</a>:</td></tr>
<tr><th id="318">318</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::isScalarPred' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarPred((anonymous namespace)::RegisterSubReg PredReg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE">isScalarPred</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col9 decl" id="59PredReg" title='PredReg' data-type='(anonymous namespace)::RegisterSubReg' data-ref="59PredReg" data-ref-filename="59PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="324">324</th><td>  <span class="namespace">std::</span><span class='type' title='std::queue' data-ref="std::queue" data-ref-filename="std..queue">queue</span>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a>&gt; <span class='tu ref fn fake' title='std::queue::queue&lt;_Tp, _Sequence&gt;' data-use='c' data-ref="_ZNSt5queueC1Ev" data-ref-filename="_ZNSt5queueC1Ev"></span><dfn class="local col0 decl" id="60WorkQ" title='WorkQ' data-type='std::queue&lt;RegisterSubReg&gt;' data-ref="60WorkQ" data-ref-filename="60WorkQ">WorkQ</dfn>;</td></tr>
<tr><th id="325">325</th><td>  <a class="local col0 ref" href="#60WorkQ" title='WorkQ' data-ref="60WorkQ" data-ref-filename="60WorkQ">WorkQ</a>.<span class='tu ref fn' title='std::queue::push' data-use='c' data-ref="_ZNSt5queue4pushERKNT0_10value_typeE" data-ref-filename="_ZNSt5queue4pushERKNT0_10value_typeE">push</span>(<a class="local col9 ref" href="#59PredReg" title='PredReg' data-ref="59PredReg" data-ref-filename="59PredReg">PredReg</a>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <b>while</b> (!<a class="local col0 ref" href="#60WorkQ" title='WorkQ' data-ref="60WorkQ" data-ref-filename="60WorkQ">WorkQ</a>.<span class='tu ref fn' title='std::queue::empty' data-use='c' data-ref="_ZNKSt5queue5emptyEv" data-ref-filename="_ZNKSt5queue5emptyEv">empty</span>()) {</td></tr>
<tr><th id="328">328</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col1 decl" id="61PR" title='PR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="61PR" data-ref-filename="61PR">PR</dfn> = <a class="tu ref fn fake" href="#50" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_"></a><a class="local col0 ref" href="#60WorkQ" title='WorkQ' data-ref="60WorkQ" data-ref-filename="60WorkQ">WorkQ</a>.<span class='tu ref fn' title='std::queue::front' data-use='c' data-ref="_ZNSt5queue5frontEv" data-ref-filename="_ZNSt5queue5frontEv">front</span>();</td></tr>
<tr><th id="329">329</th><td>    <a class="local col0 ref" href="#60WorkQ" title='WorkQ' data-ref="60WorkQ" data-ref-filename="60WorkQ">WorkQ</a>.<span class='tu ref fn' title='std::queue::pop' data-use='c' data-ref="_ZNSt5queue3popEv" data-ref-filename="_ZNSt5queue3popEv">pop</span>();</td></tr>
<tr><th id="330">330</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62DefI" title='DefI' data-type='const llvm::MachineInstr *' data-ref="62DefI" data-ref-filename="62DefI">DefI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61PR" title='PR' data-ref="61PR" data-ref-filename="61PR">PR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>);</td></tr>
<tr><th id="331">331</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62DefI" title='DefI' data-ref="62DefI" data-ref-filename="62DefI">DefI</a>)</td></tr>
<tr><th id="332">332</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63DefOpc" title='DefOpc' data-type='unsigned int' data-ref="63DefOpc" data-ref-filename="63DefOpc">DefOpc</dfn> = <a class="local col2 ref" href="#62DefI" title='DefI' data-ref="62DefI" data-ref-filename="62DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="334">334</th><td>    <b>switch</b> (<a class="local col3 ref" href="#63DefOpc" title='DefOpc' data-ref="63DefOpc" data-ref-filename="63DefOpc">DefOpc</a>) {</td></tr>
<tr><th id="335">335</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>: {</td></tr>
<tr><th id="336">336</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="64PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="64PredRC" data-ref-filename="64PredRC">PredRC</dfn> = &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClass" title='llvm::Hexagon::PredRegsRegClass' data-ref="llvm::Hexagon::PredRegsRegClass" data-ref-filename="llvm..Hexagon..PredRegsRegClass">PredRegsRegClass</a>;</td></tr>
<tr><th id="337">337</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61PR" title='PR' data-ref="61PR" data-ref-filename="61PR">PR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>) != <a class="local col4 ref" href="#64PredRC" title='PredRC' data-ref="64PredRC" data-ref-filename="64PredRC">PredRC</a>)</td></tr>
<tr><th id="338">338</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="339">339</th><td>        <i>// If it is a copy between two predicate registers, fall through.</i></td></tr>
<tr><th id="340">340</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="341">341</th><td>      }</td></tr>
<tr><th id="342">342</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_and" title='llvm::Hexagon::C2_and' data-ref="llvm::Hexagon::C2_and" data-ref-filename="llvm..Hexagon..C2_and">C2_and</a>:</td></tr>
<tr><th id="343">343</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_andn" title='llvm::Hexagon::C2_andn' data-ref="llvm::Hexagon::C2_andn" data-ref-filename="llvm..Hexagon..C2_andn">C2_andn</a>:</td></tr>
<tr><th id="344">344</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_and" title='llvm::Hexagon::C4_and_and' data-ref="llvm::Hexagon::C4_and_and" data-ref-filename="llvm..Hexagon..C4_and_and">C4_and_and</a>:</td></tr>
<tr><th id="345">345</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_andn" title='llvm::Hexagon::C4_and_andn' data-ref="llvm::Hexagon::C4_and_andn" data-ref-filename="llvm..Hexagon..C4_and_andn">C4_and_andn</a>:</td></tr>
<tr><th id="346">346</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_or" title='llvm::Hexagon::C4_and_or' data-ref="llvm::Hexagon::C4_and_or" data-ref-filename="llvm..Hexagon..C4_and_or">C4_and_or</a>:</td></tr>
<tr><th id="347">347</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_or" title='llvm::Hexagon::C2_or' data-ref="llvm::Hexagon::C2_or" data-ref-filename="llvm..Hexagon..C2_or">C2_or</a>:</td></tr>
<tr><th id="348">348</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_orn" title='llvm::Hexagon::C2_orn' data-ref="llvm::Hexagon::C2_orn" data-ref-filename="llvm..Hexagon..C2_orn">C2_orn</a>:</td></tr>
<tr><th id="349">349</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_and" title='llvm::Hexagon::C4_or_and' data-ref="llvm::Hexagon::C4_or_and" data-ref-filename="llvm..Hexagon..C4_or_and">C4_or_and</a>:</td></tr>
<tr><th id="350">350</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_andn" title='llvm::Hexagon::C4_or_andn' data-ref="llvm::Hexagon::C4_or_andn" data-ref-filename="llvm..Hexagon..C4_or_andn">C4_or_andn</a>:</td></tr>
<tr><th id="351">351</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_or" title='llvm::Hexagon::C4_or_or' data-ref="llvm::Hexagon::C4_or_or" data-ref-filename="llvm..Hexagon..C4_or_or">C4_or_or</a>:</td></tr>
<tr><th id="352">352</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_orn" title='llvm::Hexagon::C4_or_orn' data-ref="llvm::Hexagon::C4_or_orn" data-ref-filename="llvm..Hexagon..C4_or_orn">C4_or_orn</a>:</td></tr>
<tr><th id="353">353</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_xor" title='llvm::Hexagon::C2_xor' data-ref="llvm::Hexagon::C2_xor" data-ref-filename="llvm..Hexagon..C2_xor">C2_xor</a>:</td></tr>
<tr><th id="354">354</th><td>        <i>// Add operands to the queue.</i></td></tr>
<tr><th id="355">355</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="65MO" data-ref-filename="65MO">MO</dfn> : <a class="local col2 ref" href="#62DefI" title='DefI' data-ref="62DefI" data-ref-filename="62DefI">DefI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="356">356</th><td>          <b>if</b> (<a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO" data-ref-filename="65MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO" data-ref-filename="65MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="357">357</th><td>            <a class="local col0 ref" href="#60WorkQ" title='WorkQ' data-ref="60WorkQ" data-ref-filename="60WorkQ">WorkQ</a>.<span class='tu ref fn' title='std::queue::push' data-use='c' data-ref="_ZNSt5queue4pushEONT0_10value_typeE" data-ref-filename="_ZNSt5queue4pushEONT0_10value_typeE">push</span>(<a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE">(</a><a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO" data-ref-filename="65MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="358">358</th><td>        <b>break</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>      <i>// All non-vector compares are ok, everything else is bad.</i></td></tr>
<tr><th id="361">361</th><td>      <b>default</b>:</td></tr>
<tr><th id="362">362</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" title='(anonymous namespace)::HexagonGenPredicate::isScalarCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj">isScalarCmp</a>(<a class="local col3 ref" href="#63DefOpc" title='DefOpc' data-ref="63DefOpc" data-ref-filename="63DefOpc">DefOpc</a>);</td></tr>
<tr><th id="363">363</th><td>    }</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::convertToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::convertToPredForm(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE">convertToPredForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr *' data-ref="66MI" data-ref-filename="66MI">MI</dfn>) {</td></tr>
<tr><th id="370">370</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>": "</q> &lt;&lt; MI &lt;&lt; <q>" "</q> &lt;&lt; *MI);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67Opc" title='Opc' data-type='unsigned int' data-ref="67Opc" data-ref-filename="67Opc">Opc</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="373">373</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isConvertibleToPredForm(MI));</td></tr>
<tr><th id="374">374</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68NumOps" title='NumOps' data-type='unsigned int' data-ref="68NumOps" data-ref-filename="68NumOps">NumOps</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="375">375</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69i" title='i' data-type='unsigned int' data-ref="69i" data-ref-filename="69i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#69i" title='i' data-ref="69i" data-ref-filename="69i">i</a> &lt; <a class="local col8 ref" href="#68NumOps" title='NumOps' data-ref="68NumOps" data-ref-filename="68NumOps">NumOps</a>; ++<a class="local col9 ref" href="#69i" title='i' data-ref="69i" data-ref-filename="69i">i</a>) {</td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="70MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="70MO" data-ref-filename="70MO">MO</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i" data-ref-filename="69i">i</a>);</td></tr>
<tr><th id="377">377</th><td>    <b>if</b> (!<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="378">378</th><td>      <b>continue</b>;</td></tr>
<tr><th id="379">379</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='(anonymous namespace)::RegisterSubReg' data-ref="71Reg" data-ref-filename="71Reg">Reg</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE">(</a><a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO" data-ref-filename="70MO">MO</a>);</td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg" data-ref-filename="71Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a> &amp;&amp; <a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg" data-ref-filename="71Reg">Reg</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a> != <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::isub_lo" title='llvm::Hexagon::isub_lo' data-ref="llvm::Hexagon::isub_lo" data-ref-filename="llvm..Hexagon..isub_lo">isub_lo</a>)</td></tr>
<tr><th id="381">381</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="382">382</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</a>.<span class='tu ref fn' title='std::set::count' data-use='c' data-ref="_ZNKSt3set5countERKT_" data-ref-filename="_ZNKSt3set5countERKT_">count</span>(<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg" data-ref-filename="71Reg">Reg</a>))</td></tr>
<tr><th id="383">383</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="72B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="72B" data-ref-filename="72B">B</dfn> = *<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="73DL" title='DL' data-type='llvm::DebugLoc' data-ref="73DL" data-ref-filename="73DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74NewOpc" title='NewOpc' data-type='unsigned int' data-ref="74NewOpc" data-ref-filename="74NewOpc">NewOpc</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</a>(<a class="local col7 ref" href="#67Opc" title='Opc' data-ref="67Opc" data-ref-filename="67Opc">Opc</a>);</td></tr>
<tr><th id="390">390</th><td>  <i>// Special case for comparisons against 0.</i></td></tr>
<tr><th id="391">391</th><td>  <b>if</b> (<a class="local col4 ref" href="#74NewOpc" title='NewOpc' data-ref="74NewOpc" data-ref-filename="74NewOpc">NewOpc</a> == <var>0</var>) {</td></tr>
<tr><th id="392">392</th><td>    <b>switch</b> (<a class="local col7 ref" href="#67Opc" title='Opc' data-ref="67Opc" data-ref-filename="67Opc">Opc</a>) {</td></tr>
<tr><th id="393">393</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_cmpeqi" title='llvm::Hexagon::C2_cmpeqi' data-ref="llvm::Hexagon::C2_cmpeqi" data-ref-filename="llvm..Hexagon..C2_cmpeqi">C2_cmpeqi</a>:</td></tr>
<tr><th id="394">394</th><td>        <a class="local col4 ref" href="#74NewOpc" title='NewOpc' data-ref="74NewOpc" data-ref-filename="74NewOpc">NewOpc</a> = <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_not" title='llvm::Hexagon::C2_not' data-ref="llvm::Hexagon::C2_not" data-ref-filename="llvm..Hexagon..C2_not">C2_not</a>;</td></tr>
<tr><th id="395">395</th><td>        <b>break</b>;</td></tr>
<tr><th id="396">396</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_cmpneqi" title='llvm::Hexagon::C4_cmpneqi' data-ref="llvm::Hexagon::C4_cmpneqi" data-ref-filename="llvm..Hexagon..C4_cmpneqi">C4_cmpneqi</a>:</td></tr>
<tr><th id="397">397</th><td>        <a class="local col4 ref" href="#74NewOpc" title='NewOpc' data-ref="74NewOpc" data-ref-filename="74NewOpc">NewOpc</a> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>;</td></tr>
<tr><th id="398">398</th><td>        <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>      <b>default</b>:</td></tr>
<tr><th id="400">400</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="401">401</th><td>    }</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>    <i>// If it's a scalar predicate register, then all bits in it are</i></td></tr>
<tr><th id="404">404</th><td><i>    // the same. Otherwise, to determine whether all bits are 0 or not</i></td></tr>
<tr><th id="405">405</th><td><i>    // we would need to use any8.</i></td></tr>
<tr><th id="406">406</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col5 decl" id="75PR" title='PR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="75PR" data-ref-filename="75PR">PR</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE">getPredRegFor</a>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE"></a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::isScalarPred' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE">isScalarPred</a>(<a class="tu ref fn fake" href="#50" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKS0_"></a><a class="local col5 ref" href="#75PR" title='PR' data-ref="75PR" data-ref-filename="75PR">PR</a>))</td></tr>
<tr><th id="408">408</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="409">409</th><td>    <i>// This will skip the immediate argument when creating the predicate</i></td></tr>
<tr><th id="410">410</th><td><i>    // version instruction.</i></td></tr>
<tr><th id="411">411</th><td>    <a class="local col8 ref" href="#68NumOps" title='NumOps' data-ref="68NumOps" data-ref-filename="68NumOps">NumOps</a> = <var>2</var>;</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i>// Some sanity: check that def is in operand #0.</i></td></tr>
<tr><th id="415">415</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="76Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="76Op0" data-ref-filename="76Op0">Op0</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="416">416</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op0.isDef());</td></tr>
<tr><th id="417">417</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col7 decl" id="77OutR" title='OutR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="77OutR" data-ref-filename="77OutR">OutR</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE">(</a><a class="local col6 ref" href="#76Op0" title='Op0' data-ref="76Op0" data-ref-filename="76Op0">Op0</a>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i>// Don't use getPredRegFor, since it will create an association between</i></td></tr>
<tr><th id="420">420</th><td><i>  // the argument and a created predicate register (i.e. it will insert a</i></td></tr>
<tr><th id="421">421</th><td><i>  // copy if a new predicate register is created).</i></td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="78PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="78PredRC" data-ref-filename="78PredRC">PredRC</dfn> = &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClass" title='llvm::Hexagon::PredRegsRegClass' data-ref="llvm::Hexagon::PredRegsRegClass" data-ref-filename="llvm..Hexagon..PredRegsRegClass">PredRegsRegClass</a>;</td></tr>
<tr><th id="423">423</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col9 decl" id="79NewPR" title='NewPR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="79NewPR" data-ref-filename="79NewPR">NewPR</dfn> = <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#78PredRC" title='PredRC' data-ref="78PredRC" data-ref-filename="78PredRC">PredRC</a>);</td></tr>
<tr><th id="424">424</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="80MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="80MIB" data-ref-filename="80MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#72B" title='B' data-ref="72B" data-ref-filename="72B">B</a></span>, <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col3 ref" href="#73DL" title='DL' data-ref="73DL" data-ref-filename="73DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74NewOpc" title='NewOpc' data-ref="74NewOpc" data-ref-filename="74NewOpc">NewOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79NewPR" title='NewPR' data-ref="79NewPR" data-ref-filename="79NewPR">NewPR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>);</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <i>// Add predicate counterparts of the GPRs.</i></td></tr>
<tr><th id="427">427</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81i" title='i' data-type='unsigned int' data-ref="81i" data-ref-filename="81i">i</dfn> = <var>1</var>; <a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a> &lt; <a class="local col8 ref" href="#68NumOps" title='NumOps' data-ref="68NumOps" data-ref-filename="68NumOps">NumOps</a>; ++<a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a>) {</td></tr>
<tr><th id="428">428</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col2 decl" id="82GPR" title='GPR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="82GPR" data-ref-filename="82GPR">GPR</dfn> = <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE"></a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a>);</td></tr>
<tr><th id="429">429</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col3 decl" id="83Pred" title='Pred' data-type='(anonymous namespace)::RegisterSubReg' data-ref="83Pred" data-ref-filename="83Pred">Pred</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE">getPredRegFor</a>(<a class="local col2 ref" href="#82GPR" title='GPR' data-ref="82GPR" data-ref-filename="82GPR">GPR</a>);</td></tr>
<tr><th id="430">430</th><td>    <a class="local col0 ref" href="#80MIB" title='MIB' data-ref="80MIB" data-ref-filename="80MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#83Pred" title='Pred' data-ref="83Pred" data-ref-filename="83Pred">Pred</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>, <var>0</var>, <a class="local col3 ref" href="#83Pred" title='Pred' data-ref="83Pred" data-ref-filename="83Pred">Pred</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>);</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"generated: "</q> &lt;&lt; *MIB);</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <i>// Generate a copy-out: NewGPR = NewPR, and replace all uses of OutR</i></td></tr>
<tr><th id="435">435</th><td><i>  // with NewGPR.</i></td></tr>
<tr><th id="436">436</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="84RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="84RC" data-ref-filename="84RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#77OutR" title='OutR' data-ref="77OutR" data-ref-filename="77OutR">OutR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>);</td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="85NewOutR" title='NewOutR' data-type='llvm::Register' data-ref="85NewOutR" data-ref-filename="85NewOutR">NewOutR</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#84RC" title='RC' data-ref="84RC" data-ref-filename="84RC">RC</a>);</td></tr>
<tr><th id="438">438</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#72B" title='B' data-ref="72B" data-ref-filename="72B">B</a></span>, <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col3 ref" href="#73DL" title='DL' data-ref="73DL" data-ref-filename="73DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#85NewOutR" title='NewOutR' data-ref="85NewOutR" data-ref-filename="85NewOutR">NewOutR</a>)</td></tr>
<tr><th id="439">439</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#79NewPR" title='NewPR' data-ref="79NewPR" data-ref-filename="79NewPR">NewPR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>, <var>0</var>, <a class="local col9 ref" href="#79NewPR" title='NewPR' data-ref="79NewPR" data-ref-filename="79NewPR">NewPR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::S" title='(anonymous namespace)::RegisterSubReg::S' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::S" data-ref-filename="(anonymousnamespace)..RegisterSubReg..S">S</a>);</td></tr>
<tr><th id="440">440</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#77OutR" title='OutR' data-ref="77OutR" data-ref-filename="77OutR">OutR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#85NewOutR" title='NewOutR' data-ref="85NewOutR" data-ref-filename="85NewOutR">NewOutR</a>);</td></tr>
<tr><th id="441">441</th><td>  <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// If the processed instruction was C2_tfrrp (i.e. Rn = Pm; Pk = Rn),</i></td></tr>
<tr><th id="444">444</th><td><i>  // then the output will be a predicate register.  Do not visit the</i></td></tr>
<tr><th id="445">445</th><td><i>  // users of it.</i></td></tr>
<tr><th id="446">446</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEN4llvm8RegisterE">isPredReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#85NewOutR" title='NewOutR' data-ref="85NewOutR" data-ref-filename="85NewOutR">NewOutR</a>)) {</td></tr>
<tr><th id="447">447</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col6 decl" id="86R" title='R' data-type='(anonymous namespace)::RegisterSubReg' data-ref="86R" data-ref-filename="86R">R</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm8RegisterE">(</a><a class="local col5 ref" href="#85NewOutR" title='NewOutR' data-ref="85NewOutR" data-ref-filename="85NewOutR">NewOutR</a>);</td></tr>
<tr><th id="448">448</th><td>    <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</a>.<span class='tu ref fn' title='std::set::insert' data-use='c' data-ref="_ZNSt3set6insertERKT_" data-ref-filename="_ZNSt3set6insertERKT_">insert</span>(<a class="local col6 ref" href="#86R" title='R' data-ref="86R" data-ref-filename="86R">R</a>);</td></tr>
<tr><th id="449">449</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE">processPredicateGPR</a>(<a class="local col6 ref" href="#86R" title='R' data-ref="86R" data-ref-filename="86R">R</a>);</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="452">452</th><td>}</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::eliminatePredCopies' data-type='bool (anonymous namespace)::HexagonGenPredicate::eliminatePredCopies(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE">eliminatePredCopies</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF" data-ref-filename="87MF">MF</dfn>) {</td></tr>
<tr><th id="455">455</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="456">456</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="88PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="88PredRC" data-ref-filename="88PredRC">PredRC</dfn> = &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClass" title='llvm::Hexagon::PredRegsRegClass' data-ref="llvm::Hexagon::PredRegsRegClass" data-ref-filename="llvm..Hexagon..PredRegsRegClass">PredRegsRegClass</a>;</td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89Changed" title='Changed' data-type='bool' data-ref="89Changed" data-ref-filename="89Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="458">458</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..VectOfInst">VectOfInst</a> <a class="ref fn fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev" data-ref-filename="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col0 decl" id="90Erase" title='Erase' data-type='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-ref="90Erase" data-ref-filename="90Erase">Erase</dfn>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i>// First, replace copies</i></td></tr>
<tr><th id="461">461</th><td><i>  //   IntR = PredR1</i></td></tr>
<tr><th id="462">462</th><td><i>  //   PredR2 = IntR</i></td></tr>
<tr><th id="463">463</th><td><i>  // with</i></td></tr>
<tr><th id="464">464</th><td><i>  //   PredR2 = PredR1</i></td></tr>
<tr><th id="465">465</th><td><i>  // Such sequences can be generated when a copy-into-pred is generated from</i></td></tr>
<tr><th id="466">466</th><td><i>  // a gpr register holding a result of a convertible instruction. After</i></td></tr>
<tr><th id="467">467</th><td><i>  // the convertible instruction is converted, its predicate result will be</i></td></tr>
<tr><th id="468">468</th><td><i>  // copied back into the original gpr.</i></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="91MBB" data-ref-filename="91MBB">MBB</dfn> : <a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF" data-ref-filename="87MF">MF</a>) {</td></tr>
<tr><th id="471">471</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="92MI" data-ref-filename="92MI">MI</dfn> : <a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB" data-ref-filename="91MBB">MBB</a>) {</td></tr>
<tr><th id="472">472</th><td>      <b>if</b> (<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>)</td></tr>
<tr><th id="473">473</th><td>        <b>continue</b>;</td></tr>
<tr><th id="474">474</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col3 decl" id="93DR" title='DR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="93DR" data-ref-filename="93DR">DR</dfn> = <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE"></a><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="475">475</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSubReg" title='(anonymous namespace)::RegisterSubReg' data-ref="(anonymousnamespace)::RegisterSubReg" data-ref-filename="(anonymousnamespace)..RegisterSubReg">RegisterSubReg</a> <dfn class="local col4 decl" id="94SR" title='SR' data-type='(anonymous namespace)::RegisterSubReg' data-ref="94SR" data-ref-filename="94SR">SR</dfn> = <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterSubReg::RegisterSubReg' data-use='c' data-ref="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_114RegisterSubRegC1ERKN4llvm14MachineOperandE"></a><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (!<a class="local col3 ref" href="#93DR" title='DR' data-ref="93DR" data-ref-filename="93DR">DR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="477">477</th><td>        <b>continue</b>;</td></tr>
<tr><th id="478">478</th><td>      <b>if</b> (!<a class="local col4 ref" href="#94SR" title='SR' data-ref="94SR" data-ref-filename="94SR">SR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='m' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="479">479</th><td>        <b>continue</b>;</td></tr>
<tr><th id="480">480</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93DR" title='DR' data-ref="93DR" data-ref-filename="93DR">DR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>) != <a class="local col8 ref" href="#88PredRC" title='PredRC' data-ref="88PredRC" data-ref-filename="88PredRC">PredRC</a>)</td></tr>
<tr><th id="481">481</th><td>        <b>continue</b>;</td></tr>
<tr><th id="482">482</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#94SR" title='SR' data-ref="94SR" data-ref-filename="94SR">SR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>) != <a class="local col8 ref" href="#88PredRC" title='PredRC' data-ref="88PredRC" data-ref-filename="88PredRC">PredRC</a>)</td></tr>
<tr><th id="483">483</th><td>        <b>continue</b>;</td></tr>
<tr><th id="484">484</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!DR.S &amp;&amp; !SR.S &amp;&amp; <q>"Unexpected subregister"</q>);</td></tr>
<tr><th id="485">485</th><td>      <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93DR" title='DR' data-ref="93DR" data-ref-filename="93DR">DR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#94SR" title='SR' data-ref="94SR" data-ref-filename="94SR">SR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegisterSubReg::R" title='(anonymous namespace)::RegisterSubReg::R' data-use='r' data-ref="(anonymousnamespace)::RegisterSubReg::R" data-ref-filename="(anonymousnamespace)..RegisterSubReg..R">R</a>);</td></tr>
<tr><th id="486">486</th><td>      <a class="local col0 ref" href="#90Erase" title='Erase' data-ref="90Erase" data-ref-filename="90Erase">Erase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>);</td></tr>
<tr><th id="487">487</th><td>      <a class="local col9 ref" href="#89Changed" title='Changed' data-ref="89Changed" data-ref-filename="89Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="488">488</th><td>    }</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..VectOfInst">VectOfInst</a>::<a class="typedef" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169" data-ref-filename="llvm..SetVector{llvm..MachineInstr*,std..vector{llvm..MachineInstr*,std..allocator{llvm..MachineInstr*}},llvm..DenseSet{llvm..MachineInstr*,llvm..Dens7051169">iterator</a> <dfn class="local col5 decl" id="95I" title='I' data-type='VectOfInst::iterator' data-ref="95I" data-ref-filename="95I">I</dfn> = <a class="local col0 ref" href="#90Erase" title='Erase' data-ref="90Erase" data-ref-filename="90Erase">Erase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv" data-ref-filename="_ZN4llvm9SetVector5beginEv">begin</a>(), <dfn class="local col6 decl" id="96E" title='E' data-type='VectOfInst::iterator' data-ref="96E" data-ref-filename="96E">E</dfn> = <a class="local col0 ref" href="#90Erase" title='Erase' data-ref="90Erase" data-ref-filename="90Erase">Erase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv" data-ref-filename="_ZN4llvm9SetVector3endEv">end</a>(); <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col6 ref" href="#96E" title='E' data-ref="96E" data-ref-filename="96E">E</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>)</td></tr>
<tr><th id="492">492</th><td>    (<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <b>return</b> <a class="local col9 ref" href="#89Changed" title='Changed' data-ref="89Changed" data-ref-filename="89Changed">Changed</a>;</td></tr>
<tr><th id="495">495</th><td>}</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonGenPredicate::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="97MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="97MF" data-ref-filename="97MF">MF</dfn>) {</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF" data-ref-filename="97MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TII">TII</a> = <a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF" data-ref-filename="97MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="502">502</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::TRI" title='(anonymous namespace)::HexagonGenPredicate::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonGenPredicate::TRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..TRI">TRI</a> = <a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF" data-ref-filename="97MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="503">503</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..MRI">MRI</a> = &amp;<a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF" data-ref-filename="97MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="504">504</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</a>.<span class='tu ref fn' title='std::set::clear' data-use='c' data-ref="_ZNSt3set5clearEv" data-ref-filename="_ZNSt3set5clearEv">clear</span>();</td></tr>
<tr><th id="505">505</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PUsers">PUsers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv" data-ref-filename="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="506">506</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..G2P">G2P</a>.<span class='tu ref fn' title='std::map::clear' data-use='c' data-ref="_ZNSt3map5clearEv" data-ref-filename="_ZNSt3map5clearEv">clear</span>();</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <em>bool</em> <dfn class="local col8 decl" id="98Changed" title='Changed' data-type='bool' data-ref="98Changed" data-ref-filename="98Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="509">509</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::collectPredicateGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE">collectPredicateGPR</a>(<span class='refarg'><a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF" data-ref-filename="97MF">MF</a></span>);</td></tr>
<tr><th id="510">510</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::SetOfReg" title='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-type='std::set&lt;RegisterSubReg&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::SetOfReg" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..SetOfReg">SetOfReg</a>::<span class='typedef' title='std::set&lt;(anonymous namespace)::RegisterSubReg, std::less&lt;(anonymous namespace)::RegisterSubReg&gt;, std::allocator&lt;(anonymous namespace)::RegisterSubReg&gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{(anonymousnamespace)::RegisterSubReg,std::less{(anonymousnamespace)::RegisterSubReg},std::allocator{(anonymousnamespace)::RegisterSubReg}}::iterator" data-ref-filename="std..set{(anonymousnamespace)..RegisterSubReg,std..less{(anonymousnamespace)..RegisterSubReg},std..allocator{(anonymousnamespace)..RegisterSubReg}}..iterator">iterator</span> <dfn class="local col9 decl" id="99I" title='I' data-type='SetOfReg::iterator' data-ref="99I" data-ref-filename="99I">I</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</a>.<span class='tu ref fn' title='std::set::begin' data-use='c' data-ref="_ZNKSt3set5beginEv" data-ref-filename="_ZNKSt3set5beginEv">begin</span>(), <dfn class="local col0 decl" id="100E" title='E' data-type='SetOfReg::iterator' data-ref="100E" data-ref-filename="100E">E</dfn> = <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PredGPRs">PredGPRs</a>.<span class='tu ref fn' title='std::set::end' data-use='c' data-ref="_ZNKSt3set3endEv" data-ref-filename="_ZNKSt3set3endEv">end</span>(); <a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a> <span class='tu ref fn' title='std::operator!=' data-use='c' data-ref="_ZStneRKSt23_Rb_tree_const_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt23_Rb_tree_const_iteratorIT_ES4_">!=</span> <a class="local col0 ref" href="#100E" title='E' data-ref="100E" data-ref-filename="100E">E</a>; <span class='tu ref fn' title='std::_Rb_tree_const_iterator::operator++' data-use='c' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv" data-ref-filename="_ZNSt23_Rb_tree_const_iteratorppEv">++</span><a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>)</td></tr>
<tr><th id="511">511</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE">processPredicateGPR</a>(<span class='tu ref fn' title='std::_Rb_tree_const_iterator::operator*' data-use='c' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv" data-ref-filename="_ZNKSt23_Rb_tree_const_iteratordeEv">*</span><a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>bool</em> <dfn class="local col1 decl" id="101Again" title='Again' data-type='bool' data-ref="101Again" data-ref-filename="101Again">Again</dfn>;</td></tr>
<tr><th id="514">514</th><td>  <b>do</b> {</td></tr>
<tr><th id="515">515</th><td>    <a class="local col1 ref" href="#101Again" title='Again' data-ref="101Again" data-ref-filename="101Again">Again</a> = <b>false</b>;</td></tr>
<tr><th id="516">516</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..VectOfInst">VectOfInst</a> <a class="ref fn fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev" data-ref-filename="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col2 decl" id="102Processed" title='Processed' data-type='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-ref="102Processed" data-ref-filename="102Processed">Processed</dfn>, <a class="ref fn fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev" data-ref-filename="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col3 decl" id="103Copy" title='Copy' data-type='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-ref="103Copy" data-ref-filename="103Copy">Copy</dfn>;</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>    <b>using</b> <dfn class="local col4 typedef" id="104iterator" title='iterator' data-type='VectOfInst::iterator' data-ref="104iterator" data-ref-filename="104iterator">iterator</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..VectOfInst">VectOfInst</a>::<a class="typedef" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169" data-ref-filename="llvm..SetVector{llvm..MachineInstr*,std..vector{llvm..MachineInstr*,std..allocator{llvm..MachineInstr*}},llvm..DenseSet{llvm..MachineInstr*,llvm..Dens7051169">iterator</a>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <a class="local col3 ref" href="#103Copy" title='Copy' data-ref="103Copy" data-ref-filename="103Copy">Copy</a> <a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#40" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::operator=' data-ref="_ZN4llvm9SetVectorIPNS_12MachineInstrESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEaSERKSA_" data-ref-filename="_ZN4llvm9SetVectorIPNS_12MachineInstrESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEaSERKSA_">=</a> <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PUsers">PUsers</a>;</td></tr>
<tr><th id="521">521</th><td>    <b>for</b> (<a class="local col4 typedef" href="#104iterator" title='iterator' data-type='VectOfInst::iterator' data-ref="104iterator" data-ref-filename="104iterator">iterator</a> <dfn class="local col5 decl" id="105I" title='I' data-type='iterator' data-ref="105I" data-ref-filename="105I">I</dfn> = <a class="local col3 ref" href="#103Copy" title='Copy' data-ref="103Copy" data-ref-filename="103Copy">Copy</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv" data-ref-filename="_ZN4llvm9SetVector5beginEv">begin</a>(), <dfn class="local col6 decl" id="106E" title='E' data-type='iterator' data-ref="106E" data-ref-filename="106E">E</dfn> = <a class="local col3 ref" href="#103Copy" title='Copy' data-ref="103Copy" data-ref-filename="103Copy">Copy</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv" data-ref-filename="_ZN4llvm9SetVector3endEv">end</a>(); <a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col6 ref" href="#106E" title='E' data-ref="106E" data-ref-filename="106E">E</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>) {</td></tr>
<tr><th id="522">522</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="107MI" title='MI' data-type='llvm::MachineInstr *' data-ref="107MI" data-ref-filename="107MI">MI</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col5 ref" href="#105I" title='I' data-ref="105I" data-ref-filename="105I">I</a>;</td></tr>
<tr><th id="523">523</th><td>      <em>bool</em> <dfn class="local col8 decl" id="108Done" title='Done' data-type='bool' data-ref="108Done" data-ref-filename="108Done">Done</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::convertToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE">convertToPredForm</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>);</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (<a class="local col8 ref" href="#108Done" title='Done' data-ref="108Done" data-ref-filename="108Done">Done</a>) {</td></tr>
<tr><th id="525">525</th><td>        <a class="local col2 ref" href="#102Processed" title='Processed' data-ref="102Processed" data-ref-filename="102Processed">Processed</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>);</td></tr>
<tr><th id="526">526</th><td>        <a class="local col1 ref" href="#101Again" title='Again' data-ref="101Again" data-ref-filename="101Again">Again</a> = <b>true</b>;</td></tr>
<tr><th id="527">527</th><td>      }</td></tr>
<tr><th id="528">528</th><td>    }</td></tr>
<tr><th id="529">529</th><td>    <a class="local col8 ref" href="#98Changed" title='Changed' data-ref="98Changed" data-ref-filename="98Changed">Changed</a> |= <a class="local col1 ref" href="#101Again" title='Again' data-ref="101Again" data-ref-filename="101Again">Again</a>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>    <em>auto</em> <dfn class="local col9 decl" id="109Done" title='Done' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp:531:17)' data-ref="109Done" data-ref-filename="109Done">Done</dfn> = [<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#40" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::SetVector' data-ref="_ZN4llvm9SetVectorIPNS_12MachineInstrESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEC1ERKSA_" data-ref-filename="_ZN4llvm9SetVectorIPNS_12MachineInstrESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEC1ERKSA_"><a class="local col2 ref" href="#102Processed" title='Processed' data-ref="102Processed" data-ref-filename="102Processed">Processed</a></a>] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110MI" title='MI' data-type='llvm::MachineInstr *' data-ref="110MI" data-ref-filename="110MI">MI</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="532">532</th><td>      <b>return</b> <a class="local col2 ref" href="#102Processed" title='Processed' data-ref="102Processed" data-ref-filename="102Processed">Processed</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_" data-ref-filename="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI" data-ref-filename="110MI">MI</a>);</td></tr>
<tr><th id="533">533</th><td>    };</td></tr>
<tr><th id="534">534</th><td>    <a class="tu member field" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate..PUsers">PUsers</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector9remove_ifETL0__" title='llvm::SetVector::remove_if' data-use='c' data-ref="_ZN4llvm9SetVector9remove_ifETL0__" data-ref-filename="_ZN4llvm9SetVector9remove_ifETL0__">remove_if</a>(<a class="tu ref fn fake" href="#531" title='(anonymous namespace)::HexagonGenPredicate::runOnMachineFunction(llvm::MachineFunction &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionEEN3$_0C1ERKS4_" data-ref-filename="_ZZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionEEN3$_0C1ERKS4_"></a><a class="local col9 ref" href="#109Done" title='Done' data-ref="109Done" data-ref-filename="109Done">Done</a>);</td></tr>
<tr><th id="535">535</th><td>  } <b>while</b> (<a class="local col1 ref" href="#101Again" title='Again' data-ref="101Again" data-ref-filename="101Again">Again</a>);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <a class="local col8 ref" href="#98Changed" title='Changed' data-ref="98Changed" data-ref-filename="98Changed">Changed</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::eliminatePredCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE">eliminatePredCopies</a>(<span class='refarg'><a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF" data-ref-filename="97MF">MF</a></span>);</td></tr>
<tr><th id="538">538</th><td>  <b>return</b> <a class="local col8 ref" href="#98Changed" title='Changed' data-ref="98Changed" data-ref-filename="98Changed">Changed</a>;</td></tr>
<tr><th id="539">539</th><td>}</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25createHexagonGenPredicateEv" title='llvm::createHexagonGenPredicate' data-ref="_ZN4llvm25createHexagonGenPredicateEv" data-ref-filename="_ZN4llvm25createHexagonGenPredicateEv">createHexagonGenPredicate</dfn>() {</td></tr>
<tr><th id="542">542</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate" data-ref-filename="(anonymousnamespace)..HexagonGenPredicate">HexagonGenPredicate</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev" title='(anonymous namespace)::HexagonGenPredicate::HexagonGenPredicate' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev">(</a>);</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>