;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; S0
S0__0__DR EQU CYREG_GPIO_PRT6_DR
S0__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
S0__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
S0__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
S0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
S0__0__HSIOM_MASK EQU 0x00F00000
S0__0__HSIOM_SHIFT EQU 20
S0__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
S0__0__INTR EQU CYREG_GPIO_PRT6_INTR
S0__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
S0__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
S0__0__MASK EQU 0x20
S0__0__PC EQU CYREG_GPIO_PRT6_PC
S0__0__PC2 EQU CYREG_GPIO_PRT6_PC2
S0__0__PORT EQU 6
S0__0__PS EQU CYREG_GPIO_PRT6_PS
S0__0__SHIFT EQU 5
S0__DR EQU CYREG_GPIO_PRT6_DR
S0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
S0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
S0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
S0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
S0__INTR EQU CYREG_GPIO_PRT6_INTR
S0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
S0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
S0__MASK EQU 0x20
S0__PC EQU CYREG_GPIO_PRT6_PC
S0__PC2 EQU CYREG_GPIO_PRT6_PC2
S0__PORT EQU 6
S0__PS EQU CYREG_GPIO_PRT6_PS
S0__SHIFT EQU 5

; S1
S1__0__DR EQU CYREG_GPIO_PRT3_DR
S1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
S1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
S1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
S1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
S1__0__HSIOM_MASK EQU 0x000000F0
S1__0__HSIOM_SHIFT EQU 4
S1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
S1__0__INTR EQU CYREG_GPIO_PRT3_INTR
S1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
S1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
S1__0__MASK EQU 0x02
S1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
S1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
S1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
S1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
S1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
S1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
S1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
S1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
S1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
S1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
S1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
S1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
S1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
S1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
S1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
S1__0__PC EQU CYREG_GPIO_PRT3_PC
S1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
S1__0__PORT EQU 3
S1__0__PS EQU CYREG_GPIO_PRT3_PS
S1__0__SHIFT EQU 1
S1__DR EQU CYREG_GPIO_PRT3_DR
S1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
S1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
S1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
S1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
S1__INTR EQU CYREG_GPIO_PRT3_INTR
S1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
S1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
S1__MASK EQU 0x02
S1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
S1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
S1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
S1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
S1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
S1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
S1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
S1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
S1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
S1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
S1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
S1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
S1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
S1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
S1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
S1__PC EQU CYREG_GPIO_PRT3_PC
S1__PC2 EQU CYREG_GPIO_PRT3_PC2
S1__PORT EQU 3
S1__PS EQU CYREG_GPIO_PRT3_PS
S1__SHIFT EQU 1

; S2
S2__0__DR EQU CYREG_GPIO_PRT6_DR
S2__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
S2__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
S2__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
S2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
S2__0__HSIOM_MASK EQU 0x000F0000
S2__0__HSIOM_SHIFT EQU 16
S2__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
S2__0__INTR EQU CYREG_GPIO_PRT6_INTR
S2__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
S2__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
S2__0__MASK EQU 0x10
S2__0__PC EQU CYREG_GPIO_PRT6_PC
S2__0__PC2 EQU CYREG_GPIO_PRT6_PC2
S2__0__PORT EQU 6
S2__0__PS EQU CYREG_GPIO_PRT6_PS
S2__0__SHIFT EQU 4
S2__DR EQU CYREG_GPIO_PRT6_DR
S2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
S2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
S2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
S2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
S2__INTR EQU CYREG_GPIO_PRT6_INTR
S2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
S2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
S2__MASK EQU 0x10
S2__PC EQU CYREG_GPIO_PRT6_PC
S2__PC2 EQU CYREG_GPIO_PRT6_PC2
S2__PORT EQU 6
S2__PS EQU CYREG_GPIO_PRT6_PS
S2__SHIFT EQU 4

; S3
S3__0__DR EQU CYREG_GPIO_PRT3_DR
S3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
S3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
S3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
S3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
S3__0__HSIOM_MASK EQU 0x0000000F
S3__0__HSIOM_SHIFT EQU 0
S3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
S3__0__INTR EQU CYREG_GPIO_PRT3_INTR
S3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
S3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
S3__0__MASK EQU 0x01
S3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
S3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
S3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
S3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
S3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
S3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
S3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
S3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
S3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
S3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
S3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
S3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
S3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
S3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
S3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
S3__0__PC EQU CYREG_GPIO_PRT3_PC
S3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
S3__0__PORT EQU 3
S3__0__PS EQU CYREG_GPIO_PRT3_PS
S3__0__SHIFT EQU 0
S3__DR EQU CYREG_GPIO_PRT3_DR
S3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
S3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
S3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
S3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
S3__INTR EQU CYREG_GPIO_PRT3_INTR
S3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
S3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
S3__MASK EQU 0x01
S3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
S3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
S3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
S3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
S3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
S3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
S3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
S3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
S3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
S3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
S3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
S3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
S3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
S3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
S3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
S3__PC EQU CYREG_GPIO_PRT3_PC
S3__PC2 EQU CYREG_GPIO_PRT3_PC2
S3__PORT EQU 3
S3__PS EQU CYREG_GPIO_PRT3_PS
S3__SHIFT EQU 0

; CTRL
CTRL__0__DR EQU CYREG_GPIO_PRT0_DR
CTRL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CTRL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CTRL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CTRL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CTRL__0__HSIOM_MASK EQU 0x0F000000
CTRL__0__HSIOM_SHIFT EQU 24
CTRL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__0__INTR EQU CYREG_GPIO_PRT0_INTR
CTRL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CTRL__0__MASK EQU 0x40
CTRL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CTRL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CTRL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CTRL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CTRL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CTRL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CTRL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CTRL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CTRL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CTRL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CTRL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CTRL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CTRL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CTRL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CTRL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CTRL__0__PC EQU CYREG_GPIO_PRT0_PC
CTRL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CTRL__0__PORT EQU 0
CTRL__0__PS EQU CYREG_GPIO_PRT0_PS
CTRL__0__SHIFT EQU 6
CTRL__DR EQU CYREG_GPIO_PRT0_DR
CTRL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CTRL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CTRL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CTRL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__INTR EQU CYREG_GPIO_PRT0_INTR
CTRL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CTRL__MASK EQU 0x40
CTRL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CTRL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CTRL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CTRL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CTRL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CTRL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CTRL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CTRL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CTRL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CTRL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CTRL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CTRL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CTRL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CTRL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CTRL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CTRL__PC EQU CYREG_GPIO_PRT0_PC
CTRL__PC2 EQU CYREG_GPIO_PRT0_PC2
CTRL__PORT EQU 0
CTRL__PS EQU CYREG_GPIO_PRT0_PS
CTRL__SHIFT EQU 6

; SPIM
SPIM_miso_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPIM_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPIM_miso_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPIM_miso_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPIM_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPIM_miso_m__0__HSIOM_GPIO EQU 0
SPIM_miso_m__0__HSIOM_I2C EQU 14
SPIM_miso_m__0__HSIOM_I2C_SDA EQU 14
SPIM_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPIM_miso_m__0__HSIOM_SHIFT EQU 4
SPIM_miso_m__0__HSIOM_SPI EQU 15
SPIM_miso_m__0__HSIOM_SPI_MISO EQU 15
SPIM_miso_m__0__HSIOM_UART EQU 9
SPIM_miso_m__0__HSIOM_UART_TX EQU 9
SPIM_miso_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_miso_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPIM_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPIM_miso_m__0__MASK EQU 0x02
SPIM_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPIM_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPIM_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPIM_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPIM_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPIM_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPIM_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPIM_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPIM_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPIM_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPIM_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPIM_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPIM_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPIM_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPIM_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPIM_miso_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPIM_miso_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPIM_miso_m__0__PORT EQU 1
SPIM_miso_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPIM_miso_m__0__SHIFT EQU 1
SPIM_miso_m__DR EQU CYREG_GPIO_PRT1_DR
SPIM_miso_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPIM_miso_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPIM_miso_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPIM_miso_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_miso_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPIM_miso_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_miso_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPIM_miso_m__MASK EQU 0x02
SPIM_miso_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPIM_miso_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPIM_miso_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPIM_miso_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPIM_miso_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPIM_miso_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPIM_miso_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPIM_miso_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPIM_miso_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPIM_miso_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPIM_miso_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPIM_miso_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPIM_miso_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPIM_miso_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPIM_miso_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPIM_miso_m__PC EQU CYREG_GPIO_PRT1_PC
SPIM_miso_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPIM_miso_m__PORT EQU 1
SPIM_miso_m__PS EQU CYREG_GPIO_PRT1_PS
SPIM_miso_m__SHIFT EQU 1
SPIM_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPIM_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPIM_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPIM_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPIM_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPIM_mosi_m__0__HSIOM_GPIO EQU 0
SPIM_mosi_m__0__HSIOM_I2C EQU 14
SPIM_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPIM_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPIM_mosi_m__0__HSIOM_SHIFT EQU 0
SPIM_mosi_m__0__HSIOM_SPI EQU 15
SPIM_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPIM_mosi_m__0__HSIOM_UART EQU 9
SPIM_mosi_m__0__HSIOM_UART_RX EQU 9
SPIM_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPIM_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPIM_mosi_m__0__MASK EQU 0x01
SPIM_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPIM_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPIM_mosi_m__0__OUT_SEL_VAL EQU -1
SPIM_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPIM_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPIM_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPIM_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPIM_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPIM_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPIM_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPIM_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPIM_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPIM_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPIM_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPIM_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPIM_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPIM_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPIM_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPIM_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPIM_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPIM_mosi_m__0__PORT EQU 1
SPIM_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPIM_mosi_m__0__SHIFT EQU 0
SPIM_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
SPIM_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPIM_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPIM_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPIM_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPIM_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPIM_mosi_m__MASK EQU 0x01
SPIM_mosi_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPIM_mosi_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPIM_mosi_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPIM_mosi_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPIM_mosi_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPIM_mosi_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPIM_mosi_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPIM_mosi_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPIM_mosi_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPIM_mosi_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPIM_mosi_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPIM_mosi_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPIM_mosi_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPIM_mosi_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPIM_mosi_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPIM_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
SPIM_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPIM_mosi_m__PORT EQU 1
SPIM_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
SPIM_mosi_m__SHIFT EQU 0
SPIM_SCB__CTRL EQU CYREG_SCB0_CTRL
SPIM_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPIM_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPIM_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPIM_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPIM_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPIM_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPIM_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPIM_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPIM_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPIM_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPIM_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPIM_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPIM_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPIM_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPIM_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPIM_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPIM_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPIM_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPIM_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPIM_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPIM_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPIM_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPIM_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPIM_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPIM_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPIM_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPIM_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPIM_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPIM_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPIM_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPIM_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPIM_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPIM_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPIM_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPIM_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPIM_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPIM_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPIM_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPIM_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPIM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPIM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPIM_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPIM_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPIM_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPIM_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPIM_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPIM_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPIM_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPIM_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPIM_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPIM_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPIM_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPIM_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPIM_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPIM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPIM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPIM_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPIM_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPIM_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPIM_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPIM_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPIM_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPIM_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPIM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPIM_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPIM_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPIM_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPIM_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPIM_SCB__SS0_POSISTION EQU 0
SPIM_SCB__SS1_POSISTION EQU 1
SPIM_SCB__SS2_POSISTION EQU 2
SPIM_SCB__SS3_POSISTION EQU 3
SPIM_SCB__STATUS EQU CYREG_SCB0_STATUS
SPIM_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPIM_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPIM_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPIM_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPIM_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPIM_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPIM_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPIM_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPIM_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPIM_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPIM_SCBCLK__DIV_ID EQU 0x00000042
SPIM_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
SPIM_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPIM_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPIM_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPIM_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPIM_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPIM_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPIM_sclk_m__0__HSIOM_GPIO EQU 0
SPIM_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPIM_sclk_m__0__HSIOM_SHIFT EQU 8
SPIM_sclk_m__0__HSIOM_SPI EQU 15
SPIM_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPIM_sclk_m__0__HSIOM_UART EQU 9
SPIM_sclk_m__0__HSIOM_UART_CTS EQU 9
SPIM_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPIM_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPIM_sclk_m__0__MASK EQU 0x04
SPIM_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPIM_sclk_m__0__OUT_SEL_SHIFT EQU 4
SPIM_sclk_m__0__OUT_SEL_VAL EQU -1
SPIM_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPIM_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPIM_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPIM_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPIM_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPIM_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPIM_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPIM_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPIM_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPIM_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPIM_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPIM_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPIM_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPIM_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPIM_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPIM_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPIM_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPIM_sclk_m__0__PORT EQU 1
SPIM_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPIM_sclk_m__0__SHIFT EQU 2
SPIM_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
SPIM_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPIM_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPIM_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPIM_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPIM_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPIM_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPIM_sclk_m__MASK EQU 0x04
SPIM_sclk_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPIM_sclk_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPIM_sclk_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPIM_sclk_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPIM_sclk_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPIM_sclk_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPIM_sclk_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPIM_sclk_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPIM_sclk_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPIM_sclk_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPIM_sclk_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPIM_sclk_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPIM_sclk_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPIM_sclk_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPIM_sclk_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPIM_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
SPIM_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPIM_sclk_m__PORT EQU 1
SPIM_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
SPIM_sclk_m__SHIFT EQU 2

; UART
UART_AMOSI_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_AMOSI_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_AMOSI_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_AMOSI_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_AMOSI_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_AMOSI_tx__0__HSIOM_MASK EQU 0x00F00000
UART_AMOSI_tx__0__HSIOM_SHIFT EQU 20
UART_AMOSI_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_AMOSI_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_AMOSI_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_AMOSI_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_AMOSI_tx__0__MASK EQU 0x20
UART_AMOSI_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_AMOSI_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_AMOSI_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_AMOSI_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_AMOSI_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_AMOSI_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_AMOSI_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_AMOSI_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_AMOSI_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_AMOSI_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_AMOSI_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_AMOSI_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_AMOSI_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_AMOSI_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_AMOSI_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_AMOSI_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_AMOSI_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_AMOSI_tx__0__PORT EQU 0
UART_AMOSI_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_AMOSI_tx__0__SHIFT EQU 5
UART_AMOSI_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_AMOSI_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_AMOSI_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_AMOSI_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_AMOSI_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_AMOSI_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_AMOSI_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_AMOSI_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_AMOSI_tx__MASK EQU 0x20
UART_AMOSI_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_AMOSI_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_AMOSI_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_AMOSI_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_AMOSI_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_AMOSI_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_AMOSI_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_AMOSI_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_AMOSI_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_AMOSI_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_AMOSI_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_AMOSI_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_AMOSI_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_AMOSI_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_AMOSI_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_AMOSI_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_AMOSI_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_AMOSI_tx__PORT EQU 0
UART_AMOSI_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_AMOSI_tx__SHIFT EQU 5
UART_rx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx__0__PORT EQU 5
UART_rx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT5_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT5_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx__PORT EQU 5
UART_rx__PS EQU CYREG_GPIO_PRT5_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB2_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB2_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB2_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB2_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
UART_SCBCLK__DIV_ID EQU 0x00000046
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL6
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__0__PORT EQU 5
UART_tx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__PORT EQU 5
UART_tx__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__SHIFT EQU 1

; EZI2C
EZI2C_SCB__CTRL EQU CYREG_SCB3_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB3_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB3_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB3_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x800
EZI2C_SCB_IRQ__INTC_NUMBER EQU 11
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
EZI2C_SCBCLK__DIV_ID EQU 0x00000044
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT7_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT7_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT7_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT7_PC2
EZI2C_scl__0__PORT EQU 7
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT7_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT7_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT7_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT7_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT7_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT7_PC2
EZI2C_scl__PORT EQU 7
EZI2C_scl__PS EQU CYREG_GPIO_PRT7_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT7_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT7_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT7_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT7_PC2
EZI2C_sda__0__PORT EQU 7
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT7_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT7_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT7_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT7_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT7_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT7_PC2
EZI2C_sda__PORT EQU 7
EZI2C_sda__PS EQU CYREG_GPIO_PRT7_PS
EZI2C_sda__SHIFT EQU 1

; Pin_Red
Pin_Red__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Red__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Red__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Red__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Red__0__HSIOM_MASK EQU 0xF0000000
Pin_Red__0__HSIOM_SHIFT EQU 28
Pin_Red__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Red__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Red__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Red__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Red__0__MASK EQU 0x80
Pin_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Red__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Red__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Red__0__PORT EQU 1
Pin_Red__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Red__0__SHIFT EQU 7
Pin_Red__DR EQU CYREG_GPIO_PRT1_DR
Pin_Red__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Red__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Red__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Red__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Red__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Red__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Red__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Red__MASK EQU 0x80
Pin_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Red__PC EQU CYREG_GPIO_PRT1_PC
Pin_Red__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Red__PORT EQU 1
Pin_Red__PS EQU CYREG_GPIO_PRT1_PS
Pin_Red__SHIFT EQU 7

; Pin_Blue
Pin_Blue__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_Blue__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_Blue__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_Blue__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_Blue__0__HSIOM_MASK EQU 0x00F00000
Pin_Blue__0__HSIOM_SHIFT EQU 20
Pin_Blue__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Blue__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_Blue__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Blue__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_Blue__0__MASK EQU 0x20
Pin_Blue__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_Blue__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_Blue__0__PORT EQU 5
Pin_Blue__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_Blue__0__SHIFT EQU 5
Pin_Blue__DR EQU CYREG_GPIO_PRT5_DR
Pin_Blue__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_Blue__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_Blue__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_Blue__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Blue__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_Blue__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Blue__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_Blue__MASK EQU 0x20
Pin_Blue__PC EQU CYREG_GPIO_PRT5_PC
Pin_Blue__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_Blue__PORT EQU 5
Pin_Blue__PS EQU CYREG_GPIO_PRT5_PS
Pin_Blue__SHIFT EQU 5

; Pin_Green
Pin_Green__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_Green__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_Green__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_Green__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_Green__0__HSIOM_MASK EQU 0x00000F00
Pin_Green__0__HSIOM_SHIFT EQU 8
Pin_Green__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Green__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_Green__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Green__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_Green__0__MASK EQU 0x04
Pin_Green__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_Green__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_Green__0__PORT EQU 5
Pin_Green__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_Green__0__SHIFT EQU 2
Pin_Green__DR EQU CYREG_GPIO_PRT5_DR
Pin_Green__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_Green__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_Green__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_Green__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Green__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_Green__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_Green__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_Green__MASK EQU 0x04
Pin_Green__PC EQU CYREG_GPIO_PRT5_PC
Pin_Green__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_Green__PORT EQU 5
Pin_Green__PS EQU CYREG_GPIO_PRT5_PS
Pin_Green__SHIFT EQU 2

; SPI_Master
SPI_Master_miso_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_miso_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_miso_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_Master_miso_m__0__HSIOM_GPIO EQU 0
SPI_Master_miso_m__0__HSIOM_I2C EQU 14
SPI_Master_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_Master_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_Master_miso_m__0__HSIOM_SHIFT EQU 4
SPI_Master_miso_m__0__HSIOM_SPI EQU 15
SPI_Master_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_Master_miso_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_miso_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_miso_m__0__MASK EQU 0x02
SPI_Master_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_miso_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_miso_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_miso_m__0__PORT EQU 2
SPI_Master_miso_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_miso_m__0__SHIFT EQU 1
SPI_Master_miso_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_miso_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_miso_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_miso_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_miso_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_miso_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_miso_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_miso_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_miso_m__MASK EQU 0x02
SPI_Master_miso_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_miso_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_miso_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_miso_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_miso_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_miso_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_miso_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_miso_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_miso_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_miso_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_miso_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_miso_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_miso_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_miso_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_miso_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_miso_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_miso_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_miso_m__PORT EQU 2
SPI_Master_miso_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_miso_m__SHIFT EQU 1
SPI_Master_mosi_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_Master_mosi_m__0__HSIOM_GPIO EQU 0
SPI_Master_mosi_m__0__HSIOM_I2C EQU 14
SPI_Master_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_Master_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_Master_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_Master_mosi_m__0__HSIOM_SPI EQU 15
SPI_Master_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_Master_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_mosi_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_mosi_m__0__MASK EQU 0x01
SPI_Master_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_Master_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPI_Master_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_Master_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_mosi_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_mosi_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_mosi_m__0__PORT EQU 2
SPI_Master_mosi_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_mosi_m__0__SHIFT EQU 0
SPI_Master_mosi_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_mosi_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_mosi_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_mosi_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_mosi_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_mosi_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_mosi_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_mosi_m__MASK EQU 0x01
SPI_Master_mosi_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_mosi_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_mosi_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_mosi_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_mosi_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_mosi_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_mosi_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_mosi_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_mosi_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_mosi_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_mosi_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_mosi_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_mosi_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_mosi_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_mosi_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_mosi_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_mosi_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_mosi_m__PORT EQU 2
SPI_Master_mosi_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_mosi_m__SHIFT EQU 0
SPI_Master_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_Master_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_Master_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_Master_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_Master_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_Master_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_Master_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_Master_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_Master_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_Master_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_Master_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_Master_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_Master_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_Master_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_Master_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_Master_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_Master_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_Master_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_Master_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_Master_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_Master_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_Master_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_Master_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_Master_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_Master_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_Master_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_Master_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_Master_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_Master_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_Master_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_Master_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_Master_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_Master_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_Master_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_Master_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_Master_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_Master_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_Master_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_Master_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_Master_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_Master_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_Master_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_Master_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_Master_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_Master_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_Master_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_Master_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_Master_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_Master_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_Master_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_Master_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_Master_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_Master_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_Master_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_Master_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_Master_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_Master_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_Master_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_Master_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_Master_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_Master_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_Master_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_Master_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_Master_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_Master_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_Master_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_Master_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_Master_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_Master_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_Master_SCB__SS0_POSISTION EQU 0
SPI_Master_SCB__SS1_POSISTION EQU 1
SPI_Master_SCB__SS2_POSISTION EQU 2
SPI_Master_SCB__SS3_POSISTION EQU 3
SPI_Master_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_Master_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_Master_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_Master_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_Master_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_Master_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_Master_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_Master_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_Master_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_Master_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_Master_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
SPI_Master_SCBCLK__DIV_ID EQU 0x00000043
SPI_Master_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
SPI_Master_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_Master_sclk_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_Master_sclk_m__0__HSIOM_GPIO EQU 0
SPI_Master_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_Master_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_Master_sclk_m__0__HSIOM_SPI EQU 15
SPI_Master_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_Master_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_sclk_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_sclk_m__0__MASK EQU 0x04
SPI_Master_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_Master_sclk_m__0__OUT_SEL_SHIFT EQU 4
SPI_Master_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_Master_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_sclk_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_sclk_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_sclk_m__0__PORT EQU 2
SPI_Master_sclk_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_sclk_m__0__SHIFT EQU 2
SPI_Master_sclk_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_sclk_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_sclk_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_sclk_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_sclk_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_sclk_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_sclk_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_sclk_m__MASK EQU 0x04
SPI_Master_sclk_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_sclk_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_sclk_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_sclk_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_sclk_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_sclk_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_sclk_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_sclk_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_sclk_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_sclk_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_sclk_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_sclk_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_sclk_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_sclk_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_sclk_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_sclk_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_sclk_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_sclk_m__PORT EQU 2
SPI_Master_sclk_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_sclk_m__SHIFT EQU 2
SPI_Master_ss0_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_Master_ss0_m__0__HSIOM_GPIO EQU 0
SPI_Master_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_Master_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_Master_ss0_m__0__HSIOM_SPI EQU 15
SPI_Master_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_Master_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_ss0_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_ss0_m__0__MASK EQU 0x08
SPI_Master_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_Master_ss0_m__0__OUT_SEL_SHIFT EQU 6
SPI_Master_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_Master_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_ss0_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_ss0_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_ss0_m__0__PORT EQU 2
SPI_Master_ss0_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_ss0_m__0__SHIFT EQU 3
SPI_Master_ss0_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_Master_ss0_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_Master_ss0_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_Master_ss0_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_Master_ss0_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_ss0_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_Master_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_Master_ss0_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_Master_ss0_m__MASK EQU 0x08
SPI_Master_ss0_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_Master_ss0_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_Master_ss0_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_Master_ss0_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_Master_ss0_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_Master_ss0_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_Master_ss0_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_Master_ss0_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_Master_ss0_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_Master_ss0_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_Master_ss0_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_Master_ss0_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_Master_ss0_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_Master_ss0_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_Master_ss0_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_Master_ss0_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_Master_ss0_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_Master_ss0_m__PORT EQU 2
SPI_Master_ss0_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_Master_ss0_m__SHIFT EQU 3

; isr_millis
isr_millis__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_millis__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_millis__INTC_MASK EQU 0x01
isr_millis__INTC_NUMBER EQU 0
isr_millis__INTC_PRIOR_MASK EQU 0xC0
isr_millis__INTC_PRIOR_NUM EQU 3
isr_millis__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_millis__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_millis__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_micros
Clock_micros__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_micros__DIV_ID EQU 0x00000045
Clock_micros__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
Clock_micros__PA_DIV_ID EQU 0x000000FF

; Mux_CapSense
Mux_CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
Mux_CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Mux_CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Mux_CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Mux_CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Mux_CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
Mux_CapSense_Cmod__0__HSIOM_SHIFT EQU 0
Mux_CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Mux_CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
Mux_CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Mux_CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Mux_CapSense_Cmod__0__MASK EQU 0x01
Mux_CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
Mux_CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Mux_CapSense_Cmod__0__PORT EQU 4
Mux_CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
Mux_CapSense_Cmod__0__SHIFT EQU 0
Mux_CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
Mux_CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Mux_CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Mux_CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Mux_CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Mux_CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
Mux_CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Mux_CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Mux_CapSense_Cmod__Cmod__MASK EQU 0x01
Mux_CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
Mux_CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
Mux_CapSense_Cmod__Cmod__PORT EQU 4
Mux_CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
Mux_CapSense_Cmod__Cmod__SHIFT EQU 0
Mux_CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
Mux_CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Mux_CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Mux_CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Mux_CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Mux_CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
Mux_CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Mux_CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Mux_CapSense_Cmod__MASK EQU 0x01
Mux_CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
Mux_CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
Mux_CapSense_Cmod__PORT EQU 4
Mux_CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
Mux_CapSense_Cmod__SHIFT EQU 0
Mux_CapSense_CSD__CSD_CONFIG EQU CYREG_CSD0_CONFIG
Mux_CapSense_CSD__CSD_COUNTER EQU CYREG_CSD0_COUNTER
Mux_CapSense_CSD__CSD_ID EQU CYREG_CSD0_ID
Mux_CapSense_CSD__CSD_INTR EQU CYREG_CSD0_INTR
Mux_CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
Mux_CapSense_CSD__CSD_NUMBER EQU 0
Mux_CapSense_CSD__CSD_PWM EQU CYREG_CSD0_PWM
Mux_CapSense_CSD__CSD_STATUS EQU CYREG_CSD0_STATUS
Mux_CapSense_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
Mux_CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
Mux_CapSense_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
Mux_CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17
Mux_CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
Mux_CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
Mux_CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
Mux_CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
Mux_CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Mux_CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Mux_CapSense_ISR__INTC_MASK EQU 0x20000
Mux_CapSense_ISR__INTC_NUMBER EQU 17
Mux_CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
Mux_CapSense_ISR__INTC_PRIOR_NUM EQU 3
Mux_CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Mux_CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Mux_CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Mux_CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Mux_CapSense_ModClk__DIV_ID EQU 0x00000040
Mux_CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Mux_CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
Mux_CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
Mux_CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Mux_CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Mux_CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Mux_CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Mux_CapSense_Sns__0__HSIOM_MASK EQU 0x00F00000
Mux_CapSense_Sns__0__HSIOM_SHIFT EQU 20
Mux_CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__0__MASK EQU 0x20
Mux_CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mux_CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mux_CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mux_CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mux_CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mux_CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mux_CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mux_CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mux_CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mux_CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mux_CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mux_CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mux_CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mux_CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mux_CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mux_CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
Mux_CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Mux_CapSense_Sns__0__PORT EQU 2
Mux_CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
Mux_CapSense_Sns__0__SHIFT EQU 5
Mux_CapSense_Sns__1__DR EQU CYREG_GPIO_PRT6_DR
Mux_CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Mux_CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Mux_CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Mux_CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Mux_CapSense_Sns__1__HSIOM_MASK EQU 0x000000F0
Mux_CapSense_Sns__1__HSIOM_SHIFT EQU 4
Mux_CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__1__MASK EQU 0x02
Mux_CapSense_Sns__1__PC EQU CYREG_GPIO_PRT6_PC
Mux_CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT6_PC2
Mux_CapSense_Sns__1__PORT EQU 6
Mux_CapSense_Sns__1__PS EQU CYREG_GPIO_PRT6_PS
Mux_CapSense_Sns__1__SHIFT EQU 1
Mux_CapSense_Sns__2__DR EQU CYREG_GPIO_PRT1_DR
Mux_CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Mux_CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Mux_CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Mux_CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Mux_CapSense_Sns__2__HSIOM_MASK EQU 0x000F0000
Mux_CapSense_Sns__2__HSIOM_SHIFT EQU 16
Mux_CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__2__MASK EQU 0x10
Mux_CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Mux_CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Mux_CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Mux_CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Mux_CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Mux_CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Mux_CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Mux_CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Mux_CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Mux_CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Mux_CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Mux_CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Mux_CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Mux_CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Mux_CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Mux_CapSense_Sns__2__PC EQU CYREG_GPIO_PRT1_PC
Mux_CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT1_PC2
Mux_CapSense_Sns__2__PORT EQU 1
Mux_CapSense_Sns__2__PS EQU CYREG_GPIO_PRT1_PS
Mux_CapSense_Sns__2__SHIFT EQU 4
Mux_CapSense_Sns__3__DR EQU CYREG_GPIO_PRT2_DR
Mux_CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Mux_CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Mux_CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Mux_CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Mux_CapSense_Sns__3__HSIOM_MASK EQU 0xF0000000
Mux_CapSense_Sns__3__HSIOM_SHIFT EQU 28
Mux_CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__3__MASK EQU 0x80
Mux_CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mux_CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mux_CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mux_CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mux_CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mux_CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mux_CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mux_CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mux_CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mux_CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mux_CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mux_CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mux_CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mux_CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mux_CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mux_CapSense_Sns__3__PC EQU CYREG_GPIO_PRT2_PC
Mux_CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT2_PC2
Mux_CapSense_Sns__3__PORT EQU 2
Mux_CapSense_Sns__3__PS EQU CYREG_GPIO_PRT2_PS
Mux_CapSense_Sns__3__SHIFT EQU 7
Mux_CapSense_Sns__4__DR EQU CYREG_GPIO_PRT3_DR
Mux_CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Mux_CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Mux_CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Mux_CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Mux_CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
Mux_CapSense_Sns__4__HSIOM_SHIFT EQU 20
Mux_CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mux_CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT3_INTR
Mux_CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mux_CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Mux_CapSense_Sns__4__MASK EQU 0x20
Mux_CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mux_CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mux_CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mux_CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mux_CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mux_CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mux_CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mux_CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mux_CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mux_CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mux_CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mux_CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mux_CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mux_CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mux_CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mux_CapSense_Sns__4__PC EQU CYREG_GPIO_PRT3_PC
Mux_CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT3_PC2
Mux_CapSense_Sns__4__PORT EQU 3
Mux_CapSense_Sns__4__PS EQU CYREG_GPIO_PRT3_PS
Mux_CapSense_Sns__4__SHIFT EQU 5
Mux_CapSense_Sns__5__DR EQU CYREG_GPIO_PRT1_DR
Mux_CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Mux_CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Mux_CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Mux_CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Mux_CapSense_Sns__5__HSIOM_MASK EQU 0x00F00000
Mux_CapSense_Sns__5__HSIOM_SHIFT EQU 20
Mux_CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__5__MASK EQU 0x20
Mux_CapSense_Sns__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Mux_CapSense_Sns__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Mux_CapSense_Sns__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Mux_CapSense_Sns__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Mux_CapSense_Sns__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Mux_CapSense_Sns__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Mux_CapSense_Sns__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Mux_CapSense_Sns__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Mux_CapSense_Sns__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Mux_CapSense_Sns__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Mux_CapSense_Sns__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Mux_CapSense_Sns__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Mux_CapSense_Sns__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Mux_CapSense_Sns__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Mux_CapSense_Sns__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Mux_CapSense_Sns__5__PC EQU CYREG_GPIO_PRT1_PC
Mux_CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT1_PC2
Mux_CapSense_Sns__5__PORT EQU 1
Mux_CapSense_Sns__5__PS EQU CYREG_GPIO_PRT1_PS
Mux_CapSense_Sns__5__SHIFT EQU 5
Mux_CapSense_Sns__6__DR EQU CYREG_GPIO_PRT6_DR
Mux_CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Mux_CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Mux_CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Mux_CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Mux_CapSense_Sns__6__HSIOM_MASK EQU 0x0000000F
Mux_CapSense_Sns__6__HSIOM_SHIFT EQU 0
Mux_CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__6__MASK EQU 0x01
Mux_CapSense_Sns__6__PC EQU CYREG_GPIO_PRT6_PC
Mux_CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT6_PC2
Mux_CapSense_Sns__6__PORT EQU 6
Mux_CapSense_Sns__6__PS EQU CYREG_GPIO_PRT6_PS
Mux_CapSense_Sns__6__SHIFT EQU 0
Mux_CapSense_Sns__7__DR EQU CYREG_GPIO_PRT2_DR
Mux_CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Mux_CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Mux_CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Mux_CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Mux_CapSense_Sns__7__HSIOM_MASK EQU 0x000F0000
Mux_CapSense_Sns__7__HSIOM_SHIFT EQU 16
Mux_CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__7__MASK EQU 0x10
Mux_CapSense_Sns__7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mux_CapSense_Sns__7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mux_CapSense_Sns__7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mux_CapSense_Sns__7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mux_CapSense_Sns__7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mux_CapSense_Sns__7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mux_CapSense_Sns__7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mux_CapSense_Sns__7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mux_CapSense_Sns__7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mux_CapSense_Sns__7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mux_CapSense_Sns__7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mux_CapSense_Sns__7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mux_CapSense_Sns__7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mux_CapSense_Sns__7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mux_CapSense_Sns__7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mux_CapSense_Sns__7__PC EQU CYREG_GPIO_PRT2_PC
Mux_CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT2_PC2
Mux_CapSense_Sns__7__PORT EQU 2
Mux_CapSense_Sns__7__PS EQU CYREG_GPIO_PRT2_PS
Mux_CapSense_Sns__7__SHIFT EQU 4
Mux_CapSense_Sns__MatrixButtons0_Col0__DR EQU CYREG_GPIO_PRT2_DR
Mux_CapSense_Sns__MatrixButtons0_Col0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Col0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Col0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Col0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col0__INTR EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__MatrixButtons0_Col0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__MatrixButtons0_Col0__MASK EQU 0x20
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mux_CapSense_Sns__MatrixButtons0_Col0__PC EQU CYREG_GPIO_PRT2_PC
Mux_CapSense_Sns__MatrixButtons0_Col0__PC2 EQU CYREG_GPIO_PRT2_PC2
Mux_CapSense_Sns__MatrixButtons0_Col0__PORT EQU 2
Mux_CapSense_Sns__MatrixButtons0_Col0__PS EQU CYREG_GPIO_PRT2_PS
Mux_CapSense_Sns__MatrixButtons0_Col0__SHIFT EQU 5
Mux_CapSense_Sns__MatrixButtons0_Col1__DR EQU CYREG_GPIO_PRT6_DR
Mux_CapSense_Sns__MatrixButtons0_Col1__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Col1__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Col1__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Col1__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col1__INTR EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__MatrixButtons0_Col1__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col1__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__MatrixButtons0_Col1__MASK EQU 0x02
Mux_CapSense_Sns__MatrixButtons0_Col1__PC EQU CYREG_GPIO_PRT6_PC
Mux_CapSense_Sns__MatrixButtons0_Col1__PC2 EQU CYREG_GPIO_PRT6_PC2
Mux_CapSense_Sns__MatrixButtons0_Col1__PORT EQU 6
Mux_CapSense_Sns__MatrixButtons0_Col1__PS EQU CYREG_GPIO_PRT6_PS
Mux_CapSense_Sns__MatrixButtons0_Col1__SHIFT EQU 1
Mux_CapSense_Sns__MatrixButtons0_Col2__DR EQU CYREG_GPIO_PRT1_DR
Mux_CapSense_Sns__MatrixButtons0_Col2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Col2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Col2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Col2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col2__INTR EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__MatrixButtons0_Col2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__MatrixButtons0_Col2__MASK EQU 0x10
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Mux_CapSense_Sns__MatrixButtons0_Col2__PC EQU CYREG_GPIO_PRT1_PC
Mux_CapSense_Sns__MatrixButtons0_Col2__PC2 EQU CYREG_GPIO_PRT1_PC2
Mux_CapSense_Sns__MatrixButtons0_Col2__PORT EQU 1
Mux_CapSense_Sns__MatrixButtons0_Col2__PS EQU CYREG_GPIO_PRT1_PS
Mux_CapSense_Sns__MatrixButtons0_Col2__SHIFT EQU 4
Mux_CapSense_Sns__MatrixButtons0_Col3__DR EQU CYREG_GPIO_PRT2_DR
Mux_CapSense_Sns__MatrixButtons0_Col3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Col3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Col3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Col3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col3__INTR EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__MatrixButtons0_Col3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Col3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__MatrixButtons0_Col3__MASK EQU 0x80
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mux_CapSense_Sns__MatrixButtons0_Col3__PC EQU CYREG_GPIO_PRT2_PC
Mux_CapSense_Sns__MatrixButtons0_Col3__PC2 EQU CYREG_GPIO_PRT2_PC2
Mux_CapSense_Sns__MatrixButtons0_Col3__PORT EQU 2
Mux_CapSense_Sns__MatrixButtons0_Col3__PS EQU CYREG_GPIO_PRT2_PS
Mux_CapSense_Sns__MatrixButtons0_Col3__SHIFT EQU 7
Mux_CapSense_Sns__MatrixButtons0_Row0__DR EQU CYREG_GPIO_PRT3_DR
Mux_CapSense_Sns__MatrixButtons0_Row0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Row0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Row0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Row0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row0__INTR EQU CYREG_GPIO_PRT3_INTR
Mux_CapSense_Sns__MatrixButtons0_Row0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Mux_CapSense_Sns__MatrixButtons0_Row0__MASK EQU 0x20
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mux_CapSense_Sns__MatrixButtons0_Row0__PC EQU CYREG_GPIO_PRT3_PC
Mux_CapSense_Sns__MatrixButtons0_Row0__PC2 EQU CYREG_GPIO_PRT3_PC2
Mux_CapSense_Sns__MatrixButtons0_Row0__PORT EQU 3
Mux_CapSense_Sns__MatrixButtons0_Row0__PS EQU CYREG_GPIO_PRT3_PS
Mux_CapSense_Sns__MatrixButtons0_Row0__SHIFT EQU 5
Mux_CapSense_Sns__MatrixButtons0_Row1__DR EQU CYREG_GPIO_PRT1_DR
Mux_CapSense_Sns__MatrixButtons0_Row1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Row1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Row1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Row1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row1__INTR EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__MatrixButtons0_Row1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Mux_CapSense_Sns__MatrixButtons0_Row1__MASK EQU 0x20
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Mux_CapSense_Sns__MatrixButtons0_Row1__PC EQU CYREG_GPIO_PRT1_PC
Mux_CapSense_Sns__MatrixButtons0_Row1__PC2 EQU CYREG_GPIO_PRT1_PC2
Mux_CapSense_Sns__MatrixButtons0_Row1__PORT EQU 1
Mux_CapSense_Sns__MatrixButtons0_Row1__PS EQU CYREG_GPIO_PRT1_PS
Mux_CapSense_Sns__MatrixButtons0_Row1__SHIFT EQU 5
Mux_CapSense_Sns__MatrixButtons0_Row2__DR EQU CYREG_GPIO_PRT6_DR
Mux_CapSense_Sns__MatrixButtons0_Row2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Row2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Row2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Row2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row2__INTR EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__MatrixButtons0_Row2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Mux_CapSense_Sns__MatrixButtons0_Row2__MASK EQU 0x01
Mux_CapSense_Sns__MatrixButtons0_Row2__PC EQU CYREG_GPIO_PRT6_PC
Mux_CapSense_Sns__MatrixButtons0_Row2__PC2 EQU CYREG_GPIO_PRT6_PC2
Mux_CapSense_Sns__MatrixButtons0_Row2__PORT EQU 6
Mux_CapSense_Sns__MatrixButtons0_Row2__PS EQU CYREG_GPIO_PRT6_PS
Mux_CapSense_Sns__MatrixButtons0_Row2__SHIFT EQU 0
Mux_CapSense_Sns__MatrixButtons0_Row3__DR EQU CYREG_GPIO_PRT2_DR
Mux_CapSense_Sns__MatrixButtons0_Row3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Mux_CapSense_Sns__MatrixButtons0_Row3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Mux_CapSense_Sns__MatrixButtons0_Row3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Mux_CapSense_Sns__MatrixButtons0_Row3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row3__INTR EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__MatrixButtons0_Row3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Mux_CapSense_Sns__MatrixButtons0_Row3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Mux_CapSense_Sns__MatrixButtons0_Row3__MASK EQU 0x10
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mux_CapSense_Sns__MatrixButtons0_Row3__PC EQU CYREG_GPIO_PRT2_PC
Mux_CapSense_Sns__MatrixButtons0_Row3__PC2 EQU CYREG_GPIO_PRT2_PC2
Mux_CapSense_Sns__MatrixButtons0_Row3__PORT EQU 2
Mux_CapSense_Sns__MatrixButtons0_Row3__PS EQU CYREG_GPIO_PRT2_PS
Mux_CapSense_Sns__MatrixButtons0_Row3__SHIFT EQU 4
Mux_CapSense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
Mux_CapSense_SnsClk__DIV_ID EQU 0x00000041
Mux_CapSense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Mux_CapSense_SnsClk__PA_DIV_ID EQU 0x000000FF

; Counter_micros
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Counter_micros_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Counter_micros_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Counter_micros_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Counter_micros_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Counter_micros_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Counter_micros_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Counter_micros_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Counter_micros_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Counter_micros_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Counter_micros_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Counter_micros_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Counter_micros_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Counter_micros_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Counter_micros_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Counter_micros_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Counter_micros_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Counter_micros_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Counter_micros_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Counter_micros_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Counter_micros_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Counter_micros_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F11
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Counter_micros_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Counter_micros_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_UDB_W8_A02
Counter_micros_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_UDB_W8_A12
Counter_micros_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Counter_micros_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_UDB_W8_D02
Counter_micros_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_UDB_W8_D12
Counter_micros_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Counter_micros_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Counter_micros_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_UDB_W8_F02
Counter_micros_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_UDB_W8_F12
Counter_micros_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Counter_micros_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_UDB_W8_A03
Counter_micros_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_UDB_W8_A13
Counter_micros_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Counter_micros_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_UDB_W8_D03
Counter_micros_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_UDB_W8_D13
Counter_micros_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Counter_micros_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Counter_micros_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_UDB_W8_F03
Counter_micros_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_UDB_W8_F13
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
Counter_micros_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_micros_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_micros_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_micros_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_micros_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_micros_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_micros_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_micros_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_micros_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_micros_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_micros_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_micros_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x11E611A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
