

================================================================
== Vitis HLS Report for 'sha256_transform'
================================================================
* Date:           Fri Jul 28 01:15:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shav2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   32|   32|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 32, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i8 %data, i64 0, i64 0" [sha1/sha256_impl1.cpp:35]   --->   Operation 52 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.66ns)   --->   "%data_load = load i6 %data_addr" [sha1/sha256_impl1.cpp:35]   --->   Operation 53 'load' 'data_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i8 %data, i64 0, i64 1" [sha1/sha256_impl1.cpp:35]   --->   Operation 54 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.66ns)   --->   "%data_load_1 = load i6 %data_addr_1" [sha1/sha256_impl1.cpp:35]   --->   Operation 55 'load' 'data_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 56 [1/2] (0.66ns)   --->   "%data_load = load i6 %data_addr" [sha1/sha256_impl1.cpp:35]   --->   Operation 56 'load' 'data_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/2] (0.66ns)   --->   "%data_load_1 = load i6 %data_addr_1" [sha1/sha256_impl1.cpp:35]   --->   Operation 57 'load' 'data_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i8 %data, i64 0, i64 2" [sha1/sha256_impl1.cpp:35]   --->   Operation 58 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.66ns)   --->   "%data_load_2 = load i6 %data_addr_2" [sha1/sha256_impl1.cpp:35]   --->   Operation 59 'load' 'data_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr i8 %data, i64 0, i64 3" [sha1/sha256_impl1.cpp:35]   --->   Operation 60 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.66ns)   --->   "%data_load_3 = load i6 %data_addr_3" [sha1/sha256_impl1.cpp:35]   --->   Operation 61 'load' 'data_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 62 [1/2] (0.66ns)   --->   "%data_load_2 = load i6 %data_addr_2" [sha1/sha256_impl1.cpp:35]   --->   Operation 62 'load' 'data_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 63 [1/2] (0.66ns)   --->   "%data_load_3 = load i6 %data_addr_3" [sha1/sha256_impl1.cpp:35]   --->   Operation 63 'load' 'data_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr i8 %data, i64 0, i64 4" [sha1/sha256_impl1.cpp:35]   --->   Operation 64 'getelementptr' 'data_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (0.66ns)   --->   "%data_load_16 = load i6 %data_addr_4" [sha1/sha256_impl1.cpp:35]   --->   Operation 65 'load' 'data_load_16' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr i8 %data, i64 0, i64 5" [sha1/sha256_impl1.cpp:35]   --->   Operation 66 'getelementptr' 'data_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.66ns)   --->   "%data_load_17 = load i6 %data_addr_5" [sha1/sha256_impl1.cpp:35]   --->   Operation 67 'load' 'data_load_17' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 0.66>
ST_4 : Operation 68 [1/2] (0.66ns)   --->   "%data_load_16 = load i6 %data_addr_4" [sha1/sha256_impl1.cpp:35]   --->   Operation 68 'load' 'data_load_16' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/2] (0.66ns)   --->   "%data_load_17 = load i6 %data_addr_5" [sha1/sha256_impl1.cpp:35]   --->   Operation 69 'load' 'data_load_17' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr i8 %data, i64 0, i64 6" [sha1/sha256_impl1.cpp:35]   --->   Operation 70 'getelementptr' 'data_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.66ns)   --->   "%data_load_18 = load i6 %data_addr_6" [sha1/sha256_impl1.cpp:35]   --->   Operation 71 'load' 'data_load_18' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr i8 %data, i64 0, i64 7" [sha1/sha256_impl1.cpp:35]   --->   Operation 72 'getelementptr' 'data_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (0.66ns)   --->   "%data_load_19 = load i6 %data_addr_7" [sha1/sha256_impl1.cpp:35]   --->   Operation 73 'load' 'data_load_19' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.66>
ST_5 : Operation 74 [1/2] (0.66ns)   --->   "%data_load_18 = load i6 %data_addr_6" [sha1/sha256_impl1.cpp:35]   --->   Operation 74 'load' 'data_load_18' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 75 [1/2] (0.66ns)   --->   "%data_load_19 = load i6 %data_addr_7" [sha1/sha256_impl1.cpp:35]   --->   Operation 75 'load' 'data_load_19' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%data_addr_8 = getelementptr i8 %data, i64 0, i64 8" [sha1/sha256_impl1.cpp:35]   --->   Operation 76 'getelementptr' 'data_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (0.66ns)   --->   "%data_load_20 = load i6 %data_addr_8" [sha1/sha256_impl1.cpp:35]   --->   Operation 77 'load' 'data_load_20' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%data_addr_9 = getelementptr i8 %data, i64 0, i64 9" [sha1/sha256_impl1.cpp:35]   --->   Operation 78 'getelementptr' 'data_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.66ns)   --->   "%data_load_21 = load i6 %data_addr_9" [sha1/sha256_impl1.cpp:35]   --->   Operation 79 'load' 'data_load_21' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 0.66>
ST_6 : Operation 80 [1/2] (0.66ns)   --->   "%data_load_20 = load i6 %data_addr_8" [sha1/sha256_impl1.cpp:35]   --->   Operation 80 'load' 'data_load_20' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 81 [1/2] (0.66ns)   --->   "%data_load_21 = load i6 %data_addr_9" [sha1/sha256_impl1.cpp:35]   --->   Operation 81 'load' 'data_load_21' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%data_addr_10 = getelementptr i8 %data, i64 0, i64 10" [sha1/sha256_impl1.cpp:35]   --->   Operation 82 'getelementptr' 'data_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (0.66ns)   --->   "%data_load_22 = load i6 %data_addr_10" [sha1/sha256_impl1.cpp:35]   --->   Operation 83 'load' 'data_load_22' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%data_addr_11 = getelementptr i8 %data, i64 0, i64 11" [sha1/sha256_impl1.cpp:35]   --->   Operation 84 'getelementptr' 'data_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (0.66ns)   --->   "%data_load_23 = load i6 %data_addr_11" [sha1/sha256_impl1.cpp:35]   --->   Operation 85 'load' 'data_load_23' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 0.66>
ST_7 : Operation 86 [1/2] (0.66ns)   --->   "%data_load_22 = load i6 %data_addr_10" [sha1/sha256_impl1.cpp:35]   --->   Operation 86 'load' 'data_load_22' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 87 [1/2] (0.66ns)   --->   "%data_load_23 = load i6 %data_addr_11" [sha1/sha256_impl1.cpp:35]   --->   Operation 87 'load' 'data_load_23' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%data_addr_12 = getelementptr i8 %data, i64 0, i64 12" [sha1/sha256_impl1.cpp:35]   --->   Operation 88 'getelementptr' 'data_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (0.66ns)   --->   "%data_load_24 = load i6 %data_addr_12" [sha1/sha256_impl1.cpp:35]   --->   Operation 89 'load' 'data_load_24' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%data_addr_13 = getelementptr i8 %data, i64 0, i64 13" [sha1/sha256_impl1.cpp:35]   --->   Operation 90 'getelementptr' 'data_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (0.66ns)   --->   "%data_load_25 = load i6 %data_addr_13" [sha1/sha256_impl1.cpp:35]   --->   Operation 91 'load' 'data_load_25' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 0.66>
ST_8 : Operation 92 [1/2] (0.66ns)   --->   "%data_load_24 = load i6 %data_addr_12" [sha1/sha256_impl1.cpp:35]   --->   Operation 92 'load' 'data_load_24' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_8 : Operation 93 [1/2] (0.66ns)   --->   "%data_load_25 = load i6 %data_addr_13" [sha1/sha256_impl1.cpp:35]   --->   Operation 93 'load' 'data_load_25' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%data_addr_14 = getelementptr i8 %data, i64 0, i64 14" [sha1/sha256_impl1.cpp:35]   --->   Operation 94 'getelementptr' 'data_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (0.66ns)   --->   "%data_load_26 = load i6 %data_addr_14" [sha1/sha256_impl1.cpp:35]   --->   Operation 95 'load' 'data_load_26' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%data_addr_15 = getelementptr i8 %data, i64 0, i64 15" [sha1/sha256_impl1.cpp:35]   --->   Operation 96 'getelementptr' 'data_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (0.66ns)   --->   "%data_load_27 = load i6 %data_addr_15" [sha1/sha256_impl1.cpp:35]   --->   Operation 97 'load' 'data_load_27' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.66>
ST_9 : Operation 98 [1/2] (0.66ns)   --->   "%data_load_26 = load i6 %data_addr_14" [sha1/sha256_impl1.cpp:35]   --->   Operation 98 'load' 'data_load_26' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_9 : Operation 99 [1/2] (0.66ns)   --->   "%data_load_27 = load i6 %data_addr_15" [sha1/sha256_impl1.cpp:35]   --->   Operation 99 'load' 'data_load_27' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%data_addr_16 = getelementptr i8 %data, i64 0, i64 16" [sha1/sha256_impl1.cpp:35]   --->   Operation 100 'getelementptr' 'data_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (0.66ns)   --->   "%data_load_4 = load i6 %data_addr_16" [sha1/sha256_impl1.cpp:35]   --->   Operation 101 'load' 'data_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%data_addr_17 = getelementptr i8 %data, i64 0, i64 17" [sha1/sha256_impl1.cpp:35]   --->   Operation 102 'getelementptr' 'data_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.66ns)   --->   "%data_load_28 = load i6 %data_addr_17" [sha1/sha256_impl1.cpp:35]   --->   Operation 103 'load' 'data_load_28' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.66>
ST_10 : Operation 104 [1/2] (0.66ns)   --->   "%data_load_4 = load i6 %data_addr_16" [sha1/sha256_impl1.cpp:35]   --->   Operation 104 'load' 'data_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_10 : Operation 105 [1/2] (0.66ns)   --->   "%data_load_28 = load i6 %data_addr_17" [sha1/sha256_impl1.cpp:35]   --->   Operation 105 'load' 'data_load_28' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%data_addr_18 = getelementptr i8 %data, i64 0, i64 18" [sha1/sha256_impl1.cpp:35]   --->   Operation 106 'getelementptr' 'data_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.66ns)   --->   "%data_load_29 = load i6 %data_addr_18" [sha1/sha256_impl1.cpp:35]   --->   Operation 107 'load' 'data_load_29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%data_addr_19 = getelementptr i8 %data, i64 0, i64 19" [sha1/sha256_impl1.cpp:35]   --->   Operation 108 'getelementptr' 'data_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (0.66ns)   --->   "%data_load_30 = load i6 %data_addr_19" [sha1/sha256_impl1.cpp:35]   --->   Operation 109 'load' 'data_load_30' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.66>
ST_11 : Operation 110 [1/2] (0.66ns)   --->   "%data_load_29 = load i6 %data_addr_18" [sha1/sha256_impl1.cpp:35]   --->   Operation 110 'load' 'data_load_29' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_11 : Operation 111 [1/2] (0.66ns)   --->   "%data_load_30 = load i6 %data_addr_19" [sha1/sha256_impl1.cpp:35]   --->   Operation 111 'load' 'data_load_30' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%data_addr_20 = getelementptr i8 %data, i64 0, i64 20" [sha1/sha256_impl1.cpp:35]   --->   Operation 112 'getelementptr' 'data_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (0.66ns)   --->   "%data_load_5 = load i6 %data_addr_20" [sha1/sha256_impl1.cpp:35]   --->   Operation 113 'load' 'data_load_5' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%data_addr_21 = getelementptr i8 %data, i64 0, i64 21" [sha1/sha256_impl1.cpp:35]   --->   Operation 114 'getelementptr' 'data_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [2/2] (0.66ns)   --->   "%data_load_31 = load i6 %data_addr_21" [sha1/sha256_impl1.cpp:35]   --->   Operation 115 'load' 'data_load_31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 0.66>
ST_12 : Operation 116 [1/2] (0.66ns)   --->   "%data_load_5 = load i6 %data_addr_20" [sha1/sha256_impl1.cpp:35]   --->   Operation 116 'load' 'data_load_5' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_12 : Operation 117 [1/2] (0.66ns)   --->   "%data_load_31 = load i6 %data_addr_21" [sha1/sha256_impl1.cpp:35]   --->   Operation 117 'load' 'data_load_31' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%data_addr_22 = getelementptr i8 %data, i64 0, i64 22" [sha1/sha256_impl1.cpp:35]   --->   Operation 118 'getelementptr' 'data_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (0.66ns)   --->   "%data_load_32 = load i6 %data_addr_22" [sha1/sha256_impl1.cpp:35]   --->   Operation 119 'load' 'data_load_32' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%data_addr_23 = getelementptr i8 %data, i64 0, i64 23" [sha1/sha256_impl1.cpp:35]   --->   Operation 120 'getelementptr' 'data_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (0.66ns)   --->   "%data_load_33 = load i6 %data_addr_23" [sha1/sha256_impl1.cpp:35]   --->   Operation 121 'load' 'data_load_33' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 0.66>
ST_13 : Operation 122 [1/2] (0.66ns)   --->   "%data_load_32 = load i6 %data_addr_22" [sha1/sha256_impl1.cpp:35]   --->   Operation 122 'load' 'data_load_32' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_13 : Operation 123 [1/2] (0.66ns)   --->   "%data_load_33 = load i6 %data_addr_23" [sha1/sha256_impl1.cpp:35]   --->   Operation 123 'load' 'data_load_33' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%data_addr_24 = getelementptr i8 %data, i64 0, i64 24" [sha1/sha256_impl1.cpp:35]   --->   Operation 124 'getelementptr' 'data_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (0.66ns)   --->   "%data_load_6 = load i6 %data_addr_24" [sha1/sha256_impl1.cpp:35]   --->   Operation 125 'load' 'data_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%data_addr_25 = getelementptr i8 %data, i64 0, i64 25" [sha1/sha256_impl1.cpp:35]   --->   Operation 126 'getelementptr' 'data_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [2/2] (0.66ns)   --->   "%data_load_34 = load i6 %data_addr_25" [sha1/sha256_impl1.cpp:35]   --->   Operation 127 'load' 'data_load_34' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 0.66>
ST_14 : Operation 128 [1/2] (0.66ns)   --->   "%data_load_6 = load i6 %data_addr_24" [sha1/sha256_impl1.cpp:35]   --->   Operation 128 'load' 'data_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_14 : Operation 129 [1/2] (0.66ns)   --->   "%data_load_34 = load i6 %data_addr_25" [sha1/sha256_impl1.cpp:35]   --->   Operation 129 'load' 'data_load_34' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%data_addr_26 = getelementptr i8 %data, i64 0, i64 26" [sha1/sha256_impl1.cpp:35]   --->   Operation 130 'getelementptr' 'data_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (0.66ns)   --->   "%data_load_35 = load i6 %data_addr_26" [sha1/sha256_impl1.cpp:35]   --->   Operation 131 'load' 'data_load_35' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%data_addr_27 = getelementptr i8 %data, i64 0, i64 27" [sha1/sha256_impl1.cpp:35]   --->   Operation 132 'getelementptr' 'data_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [2/2] (0.66ns)   --->   "%data_load_36 = load i6 %data_addr_27" [sha1/sha256_impl1.cpp:35]   --->   Operation 133 'load' 'data_load_36' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 0.66>
ST_15 : Operation 134 [1/2] (0.66ns)   --->   "%data_load_35 = load i6 %data_addr_26" [sha1/sha256_impl1.cpp:35]   --->   Operation 134 'load' 'data_load_35' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_15 : Operation 135 [1/2] (0.66ns)   --->   "%data_load_36 = load i6 %data_addr_27" [sha1/sha256_impl1.cpp:35]   --->   Operation 135 'load' 'data_load_36' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%data_addr_28 = getelementptr i8 %data, i64 0, i64 28" [sha1/sha256_impl1.cpp:35]   --->   Operation 136 'getelementptr' 'data_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [2/2] (0.66ns)   --->   "%data_load_7 = load i6 %data_addr_28" [sha1/sha256_impl1.cpp:35]   --->   Operation 137 'load' 'data_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%data_addr_29 = getelementptr i8 %data, i64 0, i64 29" [sha1/sha256_impl1.cpp:35]   --->   Operation 138 'getelementptr' 'data_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [2/2] (0.66ns)   --->   "%data_load_37 = load i6 %data_addr_29" [sha1/sha256_impl1.cpp:35]   --->   Operation 139 'load' 'data_load_37' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 0.66>
ST_16 : Operation 140 [1/2] (0.66ns)   --->   "%data_load_7 = load i6 %data_addr_28" [sha1/sha256_impl1.cpp:35]   --->   Operation 140 'load' 'data_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_16 : Operation 141 [1/2] (0.66ns)   --->   "%data_load_37 = load i6 %data_addr_29" [sha1/sha256_impl1.cpp:35]   --->   Operation 141 'load' 'data_load_37' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%data_addr_30 = getelementptr i8 %data, i64 0, i64 30" [sha1/sha256_impl1.cpp:35]   --->   Operation 142 'getelementptr' 'data_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [2/2] (0.66ns)   --->   "%data_load_38 = load i6 %data_addr_30" [sha1/sha256_impl1.cpp:35]   --->   Operation 143 'load' 'data_load_38' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%data_addr_31 = getelementptr i8 %data, i64 0, i64 31" [sha1/sha256_impl1.cpp:35]   --->   Operation 144 'getelementptr' 'data_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [2/2] (0.66ns)   --->   "%data_load_39 = load i6 %data_addr_31" [sha1/sha256_impl1.cpp:35]   --->   Operation 145 'load' 'data_load_39' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 0.66>
ST_17 : Operation 146 [1/2] (0.66ns)   --->   "%data_load_38 = load i6 %data_addr_30" [sha1/sha256_impl1.cpp:35]   --->   Operation 146 'load' 'data_load_38' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_17 : Operation 147 [1/2] (0.66ns)   --->   "%data_load_39 = load i6 %data_addr_31" [sha1/sha256_impl1.cpp:35]   --->   Operation 147 'load' 'data_load_39' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i8 %data, i64 0, i64 32" [sha1/sha256_impl1.cpp:35]   --->   Operation 148 'getelementptr' 'data_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [2/2] (0.66ns)   --->   "%data_load_8 = load i6 %data_addr_32" [sha1/sha256_impl1.cpp:35]   --->   Operation 149 'load' 'data_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i8 %data, i64 0, i64 33" [sha1/sha256_impl1.cpp:35]   --->   Operation 150 'getelementptr' 'data_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [2/2] (0.66ns)   --->   "%data_load_40 = load i6 %data_addr_33" [sha1/sha256_impl1.cpp:35]   --->   Operation 151 'load' 'data_load_40' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 0.66>
ST_18 : Operation 152 [1/2] (0.66ns)   --->   "%data_load_8 = load i6 %data_addr_32" [sha1/sha256_impl1.cpp:35]   --->   Operation 152 'load' 'data_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_18 : Operation 153 [1/2] (0.66ns)   --->   "%data_load_40 = load i6 %data_addr_33" [sha1/sha256_impl1.cpp:35]   --->   Operation 153 'load' 'data_load_40' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%data_addr_34 = getelementptr i8 %data, i64 0, i64 34" [sha1/sha256_impl1.cpp:35]   --->   Operation 154 'getelementptr' 'data_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [2/2] (0.66ns)   --->   "%data_load_41 = load i6 %data_addr_34" [sha1/sha256_impl1.cpp:35]   --->   Operation 155 'load' 'data_load_41' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%data_addr_35 = getelementptr i8 %data, i64 0, i64 35" [sha1/sha256_impl1.cpp:35]   --->   Operation 156 'getelementptr' 'data_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [2/2] (0.66ns)   --->   "%data_load_42 = load i6 %data_addr_35" [sha1/sha256_impl1.cpp:35]   --->   Operation 157 'load' 'data_load_42' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 0.66>
ST_19 : Operation 158 [1/2] (0.66ns)   --->   "%data_load_41 = load i6 %data_addr_34" [sha1/sha256_impl1.cpp:35]   --->   Operation 158 'load' 'data_load_41' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_19 : Operation 159 [1/2] (0.66ns)   --->   "%data_load_42 = load i6 %data_addr_35" [sha1/sha256_impl1.cpp:35]   --->   Operation 159 'load' 'data_load_42' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%data_addr_36 = getelementptr i8 %data, i64 0, i64 36" [sha1/sha256_impl1.cpp:35]   --->   Operation 160 'getelementptr' 'data_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [2/2] (0.66ns)   --->   "%data_load_9 = load i6 %data_addr_36" [sha1/sha256_impl1.cpp:35]   --->   Operation 161 'load' 'data_load_9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%data_addr_37 = getelementptr i8 %data, i64 0, i64 37" [sha1/sha256_impl1.cpp:35]   --->   Operation 162 'getelementptr' 'data_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [2/2] (0.66ns)   --->   "%data_load_43 = load i6 %data_addr_37" [sha1/sha256_impl1.cpp:35]   --->   Operation 163 'load' 'data_load_43' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 0.66>
ST_20 : Operation 164 [1/2] (0.66ns)   --->   "%data_load_9 = load i6 %data_addr_36" [sha1/sha256_impl1.cpp:35]   --->   Operation 164 'load' 'data_load_9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_20 : Operation 165 [1/2] (0.66ns)   --->   "%data_load_43 = load i6 %data_addr_37" [sha1/sha256_impl1.cpp:35]   --->   Operation 165 'load' 'data_load_43' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%data_addr_38 = getelementptr i8 %data, i64 0, i64 38" [sha1/sha256_impl1.cpp:35]   --->   Operation 166 'getelementptr' 'data_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [2/2] (0.66ns)   --->   "%data_load_44 = load i6 %data_addr_38" [sha1/sha256_impl1.cpp:35]   --->   Operation 167 'load' 'data_load_44' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%data_addr_39 = getelementptr i8 %data, i64 0, i64 39" [sha1/sha256_impl1.cpp:35]   --->   Operation 168 'getelementptr' 'data_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [2/2] (0.66ns)   --->   "%data_load_45 = load i6 %data_addr_39" [sha1/sha256_impl1.cpp:35]   --->   Operation 169 'load' 'data_load_45' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 0.66>
ST_21 : Operation 170 [1/2] (0.66ns)   --->   "%data_load_44 = load i6 %data_addr_38" [sha1/sha256_impl1.cpp:35]   --->   Operation 170 'load' 'data_load_44' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_21 : Operation 171 [1/2] (0.66ns)   --->   "%data_load_45 = load i6 %data_addr_39" [sha1/sha256_impl1.cpp:35]   --->   Operation 171 'load' 'data_load_45' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%data_addr_40 = getelementptr i8 %data, i64 0, i64 40" [sha1/sha256_impl1.cpp:35]   --->   Operation 172 'getelementptr' 'data_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [2/2] (0.66ns)   --->   "%data_load_10 = load i6 %data_addr_40" [sha1/sha256_impl1.cpp:35]   --->   Operation 173 'load' 'data_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%data_addr_41 = getelementptr i8 %data, i64 0, i64 41" [sha1/sha256_impl1.cpp:35]   --->   Operation 174 'getelementptr' 'data_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [2/2] (0.66ns)   --->   "%data_load_46 = load i6 %data_addr_41" [sha1/sha256_impl1.cpp:35]   --->   Operation 175 'load' 'data_load_46' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 0.66>
ST_22 : Operation 176 [1/2] (0.66ns)   --->   "%data_load_10 = load i6 %data_addr_40" [sha1/sha256_impl1.cpp:35]   --->   Operation 176 'load' 'data_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_22 : Operation 177 [1/2] (0.66ns)   --->   "%data_load_46 = load i6 %data_addr_41" [sha1/sha256_impl1.cpp:35]   --->   Operation 177 'load' 'data_load_46' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%data_addr_42 = getelementptr i8 %data, i64 0, i64 42" [sha1/sha256_impl1.cpp:35]   --->   Operation 178 'getelementptr' 'data_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [2/2] (0.66ns)   --->   "%data_load_47 = load i6 %data_addr_42" [sha1/sha256_impl1.cpp:35]   --->   Operation 179 'load' 'data_load_47' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%data_addr_43 = getelementptr i8 %data, i64 0, i64 43" [sha1/sha256_impl1.cpp:35]   --->   Operation 180 'getelementptr' 'data_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [2/2] (0.66ns)   --->   "%data_load_48 = load i6 %data_addr_43" [sha1/sha256_impl1.cpp:35]   --->   Operation 181 'load' 'data_load_48' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.66>
ST_23 : Operation 182 [1/2] (0.66ns)   --->   "%data_load_47 = load i6 %data_addr_42" [sha1/sha256_impl1.cpp:35]   --->   Operation 182 'load' 'data_load_47' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_23 : Operation 183 [1/2] (0.66ns)   --->   "%data_load_48 = load i6 %data_addr_43" [sha1/sha256_impl1.cpp:35]   --->   Operation 183 'load' 'data_load_48' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%data_addr_44 = getelementptr i8 %data, i64 0, i64 44" [sha1/sha256_impl1.cpp:35]   --->   Operation 184 'getelementptr' 'data_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [2/2] (0.66ns)   --->   "%data_load_11 = load i6 %data_addr_44" [sha1/sha256_impl1.cpp:35]   --->   Operation 185 'load' 'data_load_11' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%data_addr_45 = getelementptr i8 %data, i64 0, i64 45" [sha1/sha256_impl1.cpp:35]   --->   Operation 186 'getelementptr' 'data_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [2/2] (0.66ns)   --->   "%data_load_49 = load i6 %data_addr_45" [sha1/sha256_impl1.cpp:35]   --->   Operation 187 'load' 'data_load_49' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 0.66>
ST_24 : Operation 188 [1/2] (0.66ns)   --->   "%data_load_11 = load i6 %data_addr_44" [sha1/sha256_impl1.cpp:35]   --->   Operation 188 'load' 'data_load_11' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_24 : Operation 189 [1/2] (0.66ns)   --->   "%data_load_49 = load i6 %data_addr_45" [sha1/sha256_impl1.cpp:35]   --->   Operation 189 'load' 'data_load_49' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%data_addr_46 = getelementptr i8 %data, i64 0, i64 46" [sha1/sha256_impl1.cpp:35]   --->   Operation 190 'getelementptr' 'data_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [2/2] (0.66ns)   --->   "%data_load_50 = load i6 %data_addr_46" [sha1/sha256_impl1.cpp:35]   --->   Operation 191 'load' 'data_load_50' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%data_addr_47 = getelementptr i8 %data, i64 0, i64 47" [sha1/sha256_impl1.cpp:35]   --->   Operation 192 'getelementptr' 'data_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [2/2] (0.66ns)   --->   "%data_load_51 = load i6 %data_addr_47" [sha1/sha256_impl1.cpp:35]   --->   Operation 193 'load' 'data_load_51' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 0.66>
ST_25 : Operation 194 [1/2] (0.66ns)   --->   "%data_load_50 = load i6 %data_addr_46" [sha1/sha256_impl1.cpp:35]   --->   Operation 194 'load' 'data_load_50' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_25 : Operation 195 [1/2] (0.66ns)   --->   "%data_load_51 = load i6 %data_addr_47" [sha1/sha256_impl1.cpp:35]   --->   Operation 195 'load' 'data_load_51' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%data_addr_48 = getelementptr i8 %data, i64 0, i64 48" [sha1/sha256_impl1.cpp:35]   --->   Operation 196 'getelementptr' 'data_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [2/2] (0.66ns)   --->   "%data_load_12 = load i6 %data_addr_48" [sha1/sha256_impl1.cpp:35]   --->   Operation 197 'load' 'data_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%data_addr_49 = getelementptr i8 %data, i64 0, i64 49" [sha1/sha256_impl1.cpp:35]   --->   Operation 198 'getelementptr' 'data_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [2/2] (0.66ns)   --->   "%data_load_52 = load i6 %data_addr_49" [sha1/sha256_impl1.cpp:35]   --->   Operation 199 'load' 'data_load_52' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 0.66>
ST_26 : Operation 200 [1/2] (0.66ns)   --->   "%data_load_12 = load i6 %data_addr_48" [sha1/sha256_impl1.cpp:35]   --->   Operation 200 'load' 'data_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_26 : Operation 201 [1/2] (0.66ns)   --->   "%data_load_52 = load i6 %data_addr_49" [sha1/sha256_impl1.cpp:35]   --->   Operation 201 'load' 'data_load_52' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%data_addr_50 = getelementptr i8 %data, i64 0, i64 50" [sha1/sha256_impl1.cpp:35]   --->   Operation 202 'getelementptr' 'data_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [2/2] (0.66ns)   --->   "%data_load_53 = load i6 %data_addr_50" [sha1/sha256_impl1.cpp:35]   --->   Operation 203 'load' 'data_load_53' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%data_addr_51 = getelementptr i8 %data, i64 0, i64 51" [sha1/sha256_impl1.cpp:35]   --->   Operation 204 'getelementptr' 'data_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [2/2] (0.66ns)   --->   "%data_load_54 = load i6 %data_addr_51" [sha1/sha256_impl1.cpp:35]   --->   Operation 205 'load' 'data_load_54' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 0.94>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%ctx_state_4_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_4_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 206 'read' 'ctx_state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%m_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load, i8 %data_load_1, i8 %data_load_2, i8 %data_load_3" [sha1/sha256_impl1.cpp:35]   --->   Operation 207 'bitconcatenate' 'm_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 208 [1/2] (0.66ns)   --->   "%data_load_53 = load i6 %data_addr_50" [sha1/sha256_impl1.cpp:35]   --->   Operation 208 'load' 'data_load_53' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_27 : Operation 209 [1/2] (0.66ns)   --->   "%data_load_54 = load i6 %data_addr_51" [sha1/sha256_impl1.cpp:35]   --->   Operation 209 'load' 'data_load_54' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%data_addr_52 = getelementptr i8 %data, i64 0, i64 52" [sha1/sha256_impl1.cpp:35]   --->   Operation 210 'getelementptr' 'data_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [2/2] (0.66ns)   --->   "%data_load_13 = load i6 %data_addr_52" [sha1/sha256_impl1.cpp:35]   --->   Operation 211 'load' 'data_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%data_addr_53 = getelementptr i8 %data, i64 0, i64 53" [sha1/sha256_impl1.cpp:35]   --->   Operation 212 'getelementptr' 'data_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [2/2] (0.66ns)   --->   "%data_load_55 = load i6 %data_addr_53" [sha1/sha256_impl1.cpp:35]   --->   Operation 213 'load' 'data_load_55' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_27 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %ctx_state_4_read_1, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 214 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%trunc_ln49 = trunc i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 215 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49, i26 %lshr_ln" [sha1/sha256_impl1.cpp:49]   --->   Operation 216 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%lshr_ln49_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ctx_state_4_read_1, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 217 'partselect' 'lshr_ln49_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%trunc_ln49_1 = trunc i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 218 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%or_ln49_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_1, i21 %lshr_ln49_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 219 'bitconcatenate' 'or_ln49_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%lshr_ln49_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %ctx_state_4_read_1, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 220 'partselect' 'lshr_ln49_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%trunc_ln49_2 = trunc i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 221 'trunc' 'trunc_ln49_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%or_ln49_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_2, i7 %lshr_ln49_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 222 'bitconcatenate' 'or_ln49_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_1)   --->   "%xor_ln49 = xor i32 %or_ln1, i32 %or_ln49_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 223 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_1 = xor i32 %xor_ln49, i32 %or_ln49_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 224 'xor' 'xor_ln49_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_1 = add i32 %m_0, i32 1116352408" [sha1/sha256_impl1.cpp:49]   --->   Operation 225 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 226 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_2 = add i32 %add_ln49_1, i32 %xor_ln49_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 226 'add' 'add_ln49_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.13>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%ctx_state_7_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_7_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 227 'read' 'ctx_state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%ctx_state_6_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_6_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 228 'read' 'ctx_state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%ctx_state_5_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_5_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 229 'read' 'ctx_state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%ctx_state_3_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_3_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 230 'read' 'ctx_state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%ctx_state_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_2_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 231 'read' 'ctx_state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%ctx_state_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_1_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 232 'read' 'ctx_state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%m_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_16, i8 %data_load_17, i8 %data_load_18, i8 %data_load_19" [sha1/sha256_impl1.cpp:35]   --->   Operation 233 'bitconcatenate' 'm_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%m_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_20, i8 %data_load_21, i8 %data_load_22, i8 %data_load_23" [sha1/sha256_impl1.cpp:35]   --->   Operation 234 'bitconcatenate' 'm_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 235 [1/2] (0.66ns)   --->   "%data_load_13 = load i6 %data_addr_52" [sha1/sha256_impl1.cpp:35]   --->   Operation 235 'load' 'data_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_28 : Operation 236 [1/2] (0.66ns)   --->   "%data_load_55 = load i6 %data_addr_53" [sha1/sha256_impl1.cpp:35]   --->   Operation 236 'load' 'data_load_55' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%data_addr_54 = getelementptr i8 %data, i64 0, i64 54" [sha1/sha256_impl1.cpp:35]   --->   Operation 237 'getelementptr' 'data_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 238 [2/2] (0.66ns)   --->   "%data_load_56 = load i6 %data_addr_54" [sha1/sha256_impl1.cpp:35]   --->   Operation 238 'load' 'data_load_56' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%data_addr_55 = getelementptr i8 %data, i64 0, i64 55" [sha1/sha256_impl1.cpp:35]   --->   Operation 239 'getelementptr' 'data_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 240 [2/2] (0.66ns)   --->   "%data_load_57 = load i6 %data_addr_55" [sha1/sha256_impl1.cpp:35]   --->   Operation 240 'load' 'data_load_57' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_28 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_3)   --->   "%and_ln49 = and i32 %ctx_state_5_read_1, i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 241 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_3)   --->   "%xor_ln49_2 = xor i32 %ctx_state_4_read_1, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 242 'xor' 'xor_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_3)   --->   "%and_ln49_1 = and i32 %ctx_state_6_read_1, i32 %xor_ln49_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 243 'and' 'and_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_3 = xor i32 %and_ln49_1, i32 %and_ln49" [sha1/sha256_impl1.cpp:49]   --->   Operation 244 'xor' 'xor_ln49_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i32 %xor_ln49_3, i32 %ctx_state_7_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 245 'add' 'add_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 246 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_3 = add i32 %add_ln49_2, i32 %add_ln49" [sha1/sha256_impl1.cpp:49]   --->   Operation 246 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 247 [1/1] (0.88ns)   --->   "%add_ln54 = add i32 %add_ln49_3, i32 %ctx_state_3_read_1" [sha1/sha256_impl1.cpp:54]   --->   Operation 247 'add' 'add_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%lshr_ln49_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 248 'partselect' 'lshr_ln49_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%trunc_ln49_3 = trunc i32 %add_ln54" [sha1/sha256_impl1.cpp:49]   --->   Operation 249 'trunc' 'trunc_ln49_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%or_ln49_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_3, i26 %lshr_ln49_s" [sha1/sha256_impl1.cpp:49]   --->   Operation 250 'bitconcatenate' 'or_ln49_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%lshr_ln49_64 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 251 'partselect' 'lshr_ln49_64' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%trunc_ln49_4 = trunc i32 %add_ln54" [sha1/sha256_impl1.cpp:49]   --->   Operation 252 'trunc' 'trunc_ln49_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%or_ln49_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_4, i21 %lshr_ln49_64" [sha1/sha256_impl1.cpp:49]   --->   Operation 253 'bitconcatenate' 'or_ln49_64' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%lshr_ln49_65 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 254 'partselect' 'lshr_ln49_65' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%trunc_ln49_5 = trunc i32 %add_ln54" [sha1/sha256_impl1.cpp:49]   --->   Operation 255 'trunc' 'trunc_ln49_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%or_ln49_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_5, i7 %lshr_ln49_65" [sha1/sha256_impl1.cpp:49]   --->   Operation 256 'bitconcatenate' 'or_ln49_65' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_5)   --->   "%xor_ln49_4 = xor i32 %or_ln49_s, i32 %or_ln49_64" [sha1/sha256_impl1.cpp:49]   --->   Operation 257 'xor' 'xor_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_5 = xor i32 %xor_ln49_4, i32 %or_ln49_65" [sha1/sha256_impl1.cpp:49]   --->   Operation 258 'xor' 'xor_ln49_5' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_7)   --->   "%and_ln49_64 = and i32 %add_ln54, i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 259 'and' 'and_ln49_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_7)   --->   "%xor_ln49_6 = xor i32 %add_ln54, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 260 'xor' 'xor_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_7)   --->   "%and_ln49_65 = and i32 %ctx_state_5_read_1, i32 %xor_ln49_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 261 'and' 'and_ln49_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_7 = xor i32 %and_ln49_65, i32 %and_ln49_64" [sha1/sha256_impl1.cpp:49]   --->   Operation 262 'xor' 'xor_ln49_7' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_4 = add i32 %xor_ln49_7, i32 %ctx_state_6_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 263 'add' 'add_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_5 = add i32 %m_1, i32 1899447441" [sha1/sha256_impl1.cpp:49]   --->   Operation 264 'add' 'add_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 265 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_6 = add i32 %add_ln49_5, i32 %xor_ln49_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 265 'add' 'add_ln49_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 266 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_7 = add i32 %add_ln49_6, i32 %add_ln49_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 266 'add' 'add_ln49_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 267 [1/1] (0.88ns)   --->   "%add_ln54_1 = add i32 %add_ln49_7, i32 %ctx_state_2_read_1" [sha1/sha256_impl1.cpp:54]   --->   Operation 267 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%lshr_ln49_66 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_1, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 268 'partselect' 'lshr_ln49_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%trunc_ln49_6 = trunc i32 %add_ln54_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 269 'trunc' 'trunc_ln49_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%or_ln49_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_6, i26 %lshr_ln49_66" [sha1/sha256_impl1.cpp:49]   --->   Operation 270 'bitconcatenate' 'or_ln49_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%lshr_ln49_67 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_1, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 271 'partselect' 'lshr_ln49_67' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%trunc_ln49_7 = trunc i32 %add_ln54_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 272 'trunc' 'trunc_ln49_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%or_ln49_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_7, i21 %lshr_ln49_67" [sha1/sha256_impl1.cpp:49]   --->   Operation 273 'bitconcatenate' 'or_ln49_67' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%lshr_ln49_68 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_1, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 274 'partselect' 'lshr_ln49_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%trunc_ln49_8 = trunc i32 %add_ln54_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 275 'trunc' 'trunc_ln49_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%or_ln49_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_8, i7 %lshr_ln49_68" [sha1/sha256_impl1.cpp:49]   --->   Operation 276 'bitconcatenate' 'or_ln49_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_9)   --->   "%xor_ln49_8 = xor i32 %or_ln49_66, i32 %or_ln49_67" [sha1/sha256_impl1.cpp:49]   --->   Operation 277 'xor' 'xor_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 278 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_9 = xor i32 %xor_ln49_8, i32 %or_ln49_68" [sha1/sha256_impl1.cpp:49]   --->   Operation 278 'xor' 'xor_ln49_9' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_11)   --->   "%and_ln49_2 = and i32 %add_ln54, i32 %add_ln54_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 279 'and' 'and_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_11)   --->   "%xor_ln49_10 = xor i32 %add_ln54_1, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 280 'xor' 'xor_ln49_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_11)   --->   "%and_ln49_66 = and i32 %ctx_state_4_read_1, i32 %xor_ln49_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 281 'and' 'and_ln49_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 282 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_11 = xor i32 %and_ln49_66, i32 %and_ln49_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 282 'xor' 'xor_ln49_11' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_8 = add i32 %xor_ln49_11, i32 3049323471" [sha1/sha256_impl1.cpp:49]   --->   Operation 283 'add' 'add_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_9 = add i32 %xor_ln49_9, i32 %m_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 284 'add' 'add_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 285 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_10 = add i32 %add_ln49_9, i32 %ctx_state_5_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 285 'add' 'add_ln49_10' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 286 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_11 = add i32 %add_ln49_10, i32 %add_ln49_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 286 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 287 [1/1] (0.88ns)   --->   "%add_ln54_2 = add i32 %add_ln49_11, i32 %ctx_state_1_read_1" [sha1/sha256_impl1.cpp:54]   --->   Operation 287 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%lshr_ln49_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_2, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 288 'partselect' 'lshr_ln49_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%trunc_ln49_9 = trunc i32 %add_ln54_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 289 'trunc' 'trunc_ln49_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%or_ln49_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_9, i26 %lshr_ln49_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 290 'bitconcatenate' 'or_ln49_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%lshr_ln49_69 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_2, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 291 'partselect' 'lshr_ln49_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%trunc_ln49_10 = trunc i32 %add_ln54_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 292 'trunc' 'trunc_ln49_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%or_ln49_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_10, i21 %lshr_ln49_69" [sha1/sha256_impl1.cpp:49]   --->   Operation 293 'bitconcatenate' 'or_ln49_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%lshr_ln49_70 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_2, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 294 'partselect' 'lshr_ln49_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%trunc_ln49_11 = trunc i32 %add_ln54_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 295 'trunc' 'trunc_ln49_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%or_ln49_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_11, i7 %lshr_ln49_70" [sha1/sha256_impl1.cpp:49]   --->   Operation 296 'bitconcatenate' 'or_ln49_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_13)   --->   "%xor_ln49_12 = xor i32 %or_ln49_3, i32 %or_ln49_69" [sha1/sha256_impl1.cpp:49]   --->   Operation 297 'xor' 'xor_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_13 = xor i32 %xor_ln49_12, i32 %or_ln49_70" [sha1/sha256_impl1.cpp:49]   --->   Operation 298 'xor' 'xor_ln49_13' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.56>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%ctx_state_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_0_read" [sha1/sha256_impl1.cpp:35]   --->   Operation 299 'read' 'ctx_state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "%m_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_24, i8 %data_load_25, i8 %data_load_26, i8 %data_load_27" [sha1/sha256_impl1.cpp:35]   --->   Operation 300 'bitconcatenate' 'm_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%m_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_4, i8 %data_load_28, i8 %data_load_29, i8 %data_load_30" [sha1/sha256_impl1.cpp:35]   --->   Operation 301 'bitconcatenate' 'm_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "%m_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_5, i8 %data_load_31, i8 %data_load_32, i8 %data_load_33" [sha1/sha256_impl1.cpp:35]   --->   Operation 302 'bitconcatenate' 'm_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 303 [1/2] (0.66ns)   --->   "%data_load_56 = load i6 %data_addr_54" [sha1/sha256_impl1.cpp:35]   --->   Operation 303 'load' 'data_load_56' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_29 : Operation 304 [1/2] (0.66ns)   --->   "%data_load_57 = load i6 %data_addr_55" [sha1/sha256_impl1.cpp:35]   --->   Operation 304 'load' 'data_load_57' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%data_addr_56 = getelementptr i8 %data, i64 0, i64 56" [sha1/sha256_impl1.cpp:35]   --->   Operation 305 'getelementptr' 'data_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [2/2] (0.66ns)   --->   "%data_load_14 = load i6 %data_addr_56" [sha1/sha256_impl1.cpp:35]   --->   Operation 306 'load' 'data_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%data_addr_57 = getelementptr i8 %data, i64 0, i64 57" [sha1/sha256_impl1.cpp:35]   --->   Operation 307 'getelementptr' 'data_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 308 [2/2] (0.66ns)   --->   "%data_load_58 = load i6 %data_addr_57" [sha1/sha256_impl1.cpp:35]   --->   Operation 308 'load' 'data_load_58' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_29 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%lshr_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %ctx_state_0_read_1, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 309 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%trunc_ln50 = trunc i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 310 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50, i30 %lshr_ln1" [sha1/sha256_impl1.cpp:50]   --->   Operation 311 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%lshr_ln50_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %ctx_state_0_read_1, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 312 'partselect' 'lshr_ln50_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%trunc_ln50_1 = trunc i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 313 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%or_ln50_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_1, i19 %lshr_ln50_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 314 'bitconcatenate' 'or_ln50_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%lshr_ln50_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %ctx_state_0_read_1, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 315 'partselect' 'lshr_ln50_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%trunc_ln50_2 = trunc i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 316 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%or_ln50_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_2, i10 %lshr_ln50_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 317 'bitconcatenate' 'or_ln50_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%xor_ln50 = xor i32 %or_ln2, i32 %or_ln50_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 318 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 319 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_1 = xor i32 %xor_ln50, i32 %or_ln50_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 319 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_3)   --->   "%xor_ln50_2 = xor i32 %ctx_state_2_read_1, i32 %ctx_state_1_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 320 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_3)   --->   "%and_ln50 = and i32 %xor_ln50_2, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 321 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_3)   --->   "%and_ln50_1 = and i32 %ctx_state_2_read_1, i32 %ctx_state_1_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 322 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 323 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_3 = xor i32 %and_ln50, i32 %and_ln50_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 323 'xor' 'xor_ln50_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_63 = add i32 %xor_ln50_1, i32 %add_ln49_3" [sha1/sha256_impl1.cpp:58]   --->   Operation 324 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 325 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58 = add i32 %add_ln58_63, i32 %xor_ln50_3" [sha1/sha256_impl1.cpp:58]   --->   Operation 325 'add' 'add_ln58' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%lshr_ln50_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 326 'partselect' 'lshr_ln50_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%trunc_ln50_3 = trunc i32 %add_ln58" [sha1/sha256_impl1.cpp:50]   --->   Operation 327 'trunc' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%or_ln50_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_3, i30 %lshr_ln50_s" [sha1/sha256_impl1.cpp:50]   --->   Operation 328 'bitconcatenate' 'or_ln50_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%lshr_ln50_64 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 329 'partselect' 'lshr_ln50_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%trunc_ln50_4 = trunc i32 %add_ln58" [sha1/sha256_impl1.cpp:50]   --->   Operation 330 'trunc' 'trunc_ln50_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%or_ln50_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_4, i19 %lshr_ln50_64" [sha1/sha256_impl1.cpp:50]   --->   Operation 331 'bitconcatenate' 'or_ln50_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%lshr_ln50_65 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 332 'partselect' 'lshr_ln50_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%trunc_ln50_5 = trunc i32 %add_ln58" [sha1/sha256_impl1.cpp:50]   --->   Operation 333 'trunc' 'trunc_ln50_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%or_ln50_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_5, i10 %lshr_ln50_65" [sha1/sha256_impl1.cpp:50]   --->   Operation 334 'bitconcatenate' 'or_ln50_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_5)   --->   "%xor_ln50_4 = xor i32 %or_ln50_s, i32 %or_ln50_64" [sha1/sha256_impl1.cpp:50]   --->   Operation 335 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 336 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_5 = xor i32 %xor_ln50_4, i32 %or_ln50_65" [sha1/sha256_impl1.cpp:50]   --->   Operation 336 'xor' 'xor_ln50_5' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_7)   --->   "%xor_ln50_6 = xor i32 %ctx_state_1_read_1, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 337 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_7)   --->   "%and_ln50_64 = and i32 %xor_ln50_6, i32 %add_ln58" [sha1/sha256_impl1.cpp:50]   --->   Operation 338 'and' 'and_ln50_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_7)   --->   "%and_ln50_65 = and i32 %ctx_state_1_read_1, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 339 'and' 'and_ln50_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 340 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_7 = xor i32 %and_ln50_64, i32 %and_ln50_65" [sha1/sha256_impl1.cpp:50]   --->   Operation 340 'xor' 'xor_ln50_7' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_64 = add i32 %xor_ln50_5, i32 %add_ln49_7" [sha1/sha256_impl1.cpp:58]   --->   Operation 341 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 342 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_1 = add i32 %add_ln58_64, i32 %xor_ln50_7" [sha1/sha256_impl1.cpp:58]   --->   Operation 342 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%lshr_ln50_66 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_1, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 343 'partselect' 'lshr_ln50_66' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%trunc_ln50_6 = trunc i32 %add_ln58_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 344 'trunc' 'trunc_ln50_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%or_ln50_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_6, i30 %lshr_ln50_66" [sha1/sha256_impl1.cpp:50]   --->   Operation 345 'bitconcatenate' 'or_ln50_66' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%lshr_ln50_67 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_1, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 346 'partselect' 'lshr_ln50_67' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%trunc_ln50_7 = trunc i32 %add_ln58_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 347 'trunc' 'trunc_ln50_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%or_ln50_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_7, i19 %lshr_ln50_67" [sha1/sha256_impl1.cpp:50]   --->   Operation 348 'bitconcatenate' 'or_ln50_67' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%lshr_ln50_68 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_1, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 349 'partselect' 'lshr_ln50_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%trunc_ln50_8 = trunc i32 %add_ln58_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 350 'trunc' 'trunc_ln50_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%or_ln50_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_8, i10 %lshr_ln50_68" [sha1/sha256_impl1.cpp:50]   --->   Operation 351 'bitconcatenate' 'or_ln50_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_8 = xor i32 %or_ln50_66, i32 %or_ln50_67" [sha1/sha256_impl1.cpp:50]   --->   Operation 352 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 353 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_9 = xor i32 %xor_ln50_8, i32 %or_ln50_68" [sha1/sha256_impl1.cpp:50]   --->   Operation 353 'xor' 'xor_ln50_9' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_11)   --->   "%xor_ln50_10 = xor i32 %add_ln58, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 354 'xor' 'xor_ln50_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_11)   --->   "%and_ln50_2 = and i32 %xor_ln50_10, i32 %add_ln58_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 355 'and' 'and_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_11)   --->   "%and_ln50_66 = and i32 %add_ln58, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 356 'and' 'and_ln50_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_11 = xor i32 %and_ln50_2, i32 %and_ln50_66" [sha1/sha256_impl1.cpp:50]   --->   Operation 357 'xor' 'xor_ln50_11' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_65 = add i32 %xor_ln50_9, i32 %add_ln49_11" [sha1/sha256_impl1.cpp:58]   --->   Operation 358 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 359 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_2 = add i32 %add_ln58_65, i32 %xor_ln50_11" [sha1/sha256_impl1.cpp:58]   --->   Operation 359 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_15)   --->   "%and_ln49_3 = and i32 %add_ln54_1, i32 %add_ln54_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 360 'and' 'and_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_15)   --->   "%xor_ln49_14 = xor i32 %add_ln54_2, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 361 'xor' 'xor_ln49_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_15)   --->   "%and_ln49_67 = and i32 %add_ln54, i32 %xor_ln49_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 362 'and' 'and_ln49_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_15 = xor i32 %and_ln49_67, i32 %and_ln49_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 363 'xor' 'xor_ln49_15' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_12 = add i32 %xor_ln49_15, i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 364 'add' 'add_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_13 = add i32 %m_3, i32 3921009573" [sha1/sha256_impl1.cpp:49]   --->   Operation 365 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 366 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_14 = add i32 %add_ln49_13, i32 %xor_ln49_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 366 'add' 'add_ln49_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 367 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_15 = add i32 %add_ln49_14, i32 %add_ln49_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 367 'add' 'add_ln49_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%lshr_ln50_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_2, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 368 'partselect' 'lshr_ln50_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%trunc_ln50_9 = trunc i32 %add_ln58_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 369 'trunc' 'trunc_ln50_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%or_ln50_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_9, i30 %lshr_ln50_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 370 'bitconcatenate' 'or_ln50_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%lshr_ln50_69 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_2, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 371 'partselect' 'lshr_ln50_69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%trunc_ln50_10 = trunc i32 %add_ln58_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 372 'trunc' 'trunc_ln50_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%or_ln50_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_10, i19 %lshr_ln50_69" [sha1/sha256_impl1.cpp:50]   --->   Operation 373 'bitconcatenate' 'or_ln50_69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%lshr_ln50_70 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_2, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 374 'partselect' 'lshr_ln50_70' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%trunc_ln50_11 = trunc i32 %add_ln58_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 375 'trunc' 'trunc_ln50_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%or_ln50_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_11, i10 %lshr_ln50_70" [sha1/sha256_impl1.cpp:50]   --->   Operation 376 'bitconcatenate' 'or_ln50_70' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_13)   --->   "%xor_ln50_12 = xor i32 %or_ln50_3, i32 %or_ln50_69" [sha1/sha256_impl1.cpp:50]   --->   Operation 377 'xor' 'xor_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_13 = xor i32 %xor_ln50_12, i32 %or_ln50_70" [sha1/sha256_impl1.cpp:50]   --->   Operation 378 'xor' 'xor_ln50_13' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_14 = xor i32 %add_ln58, i32 %add_ln58_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 379 'xor' 'xor_ln50_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%and_ln50_3 = and i32 %xor_ln50_14, i32 %add_ln58_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 380 'and' 'and_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%and_ln50_67 = and i32 %add_ln58, i32 %add_ln58_1" [sha1/sha256_impl1.cpp:50]   --->   Operation 381 'and' 'and_ln50_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_15 = xor i32 %and_ln50_3, i32 %and_ln50_67" [sha1/sha256_impl1.cpp:50]   --->   Operation 382 'xor' 'xor_ln50_15' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 383 [1/1] (0.88ns)   --->   "%add_ln54_3 = add i32 %add_ln49_15, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:54]   --->   Operation 383 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_66 = add i32 %xor_ln50_13, i32 %add_ln49_15" [sha1/sha256_impl1.cpp:58]   --->   Operation 384 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 385 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_3 = add i32 %add_ln58_66, i32 %xor_ln50_15" [sha1/sha256_impl1.cpp:58]   --->   Operation 385 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%lshr_ln49_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_3, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 386 'partselect' 'lshr_ln49_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%trunc_ln49_12 = trunc i32 %add_ln54_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 387 'trunc' 'trunc_ln49_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%or_ln49_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_12, i26 %lshr_ln49_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 388 'bitconcatenate' 'or_ln49_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%lshr_ln49_71 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_3, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 389 'partselect' 'lshr_ln49_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%trunc_ln49_13 = trunc i32 %add_ln54_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 390 'trunc' 'trunc_ln49_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%or_ln49_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_13, i21 %lshr_ln49_71" [sha1/sha256_impl1.cpp:49]   --->   Operation 391 'bitconcatenate' 'or_ln49_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%lshr_ln49_72 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_3, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 392 'partselect' 'lshr_ln49_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%trunc_ln49_14 = trunc i32 %add_ln54_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 393 'trunc' 'trunc_ln49_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%or_ln49_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_14, i7 %lshr_ln49_72" [sha1/sha256_impl1.cpp:49]   --->   Operation 394 'bitconcatenate' 'or_ln49_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_17)   --->   "%xor_ln49_16 = xor i32 %or_ln49_4, i32 %or_ln49_71" [sha1/sha256_impl1.cpp:49]   --->   Operation 395 'xor' 'xor_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 396 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_17 = xor i32 %xor_ln49_16, i32 %or_ln49_72" [sha1/sha256_impl1.cpp:49]   --->   Operation 396 'xor' 'xor_ln49_17' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_19)   --->   "%and_ln49_4 = and i32 %add_ln54_2, i32 %add_ln54_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 397 'and' 'and_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_19)   --->   "%xor_ln49_18 = xor i32 %add_ln54_3, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 398 'xor' 'xor_ln49_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_19)   --->   "%and_ln49_68 = and i32 %add_ln54_1, i32 %xor_ln49_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 399 'and' 'and_ln49_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_19 = xor i32 %and_ln49_68, i32 %and_ln49_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 400 'xor' 'xor_ln49_19' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_16 = add i32 %xor_ln49_19, i32 %add_ln54" [sha1/sha256_impl1.cpp:49]   --->   Operation 401 'add' 'add_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_17 = add i32 %m_4, i32 961987163" [sha1/sha256_impl1.cpp:49]   --->   Operation 402 'add' 'add_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 403 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_18 = add i32 %add_ln49_17, i32 %xor_ln49_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 403 'add' 'add_ln49_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 404 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_19 = add i32 %add_ln49_18, i32 %add_ln49_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 404 'add' 'add_ln49_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%lshr_ln50_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_3, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 405 'partselect' 'lshr_ln50_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%trunc_ln50_12 = trunc i32 %add_ln58_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 406 'trunc' 'trunc_ln50_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%or_ln50_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_12, i30 %lshr_ln50_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 407 'bitconcatenate' 'or_ln50_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%lshr_ln50_71 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_3, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 408 'partselect' 'lshr_ln50_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%trunc_ln50_13 = trunc i32 %add_ln58_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 409 'trunc' 'trunc_ln50_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%or_ln50_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_13, i19 %lshr_ln50_71" [sha1/sha256_impl1.cpp:50]   --->   Operation 410 'bitconcatenate' 'or_ln50_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%lshr_ln50_72 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_3, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 411 'partselect' 'lshr_ln50_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%trunc_ln50_14 = trunc i32 %add_ln58_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 412 'trunc' 'trunc_ln50_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%or_ln50_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_14, i10 %lshr_ln50_72" [sha1/sha256_impl1.cpp:50]   --->   Operation 413 'bitconcatenate' 'or_ln50_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_17)   --->   "%xor_ln50_16 = xor i32 %or_ln50_4, i32 %or_ln50_71" [sha1/sha256_impl1.cpp:50]   --->   Operation 414 'xor' 'xor_ln50_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_17 = xor i32 %xor_ln50_16, i32 %or_ln50_72" [sha1/sha256_impl1.cpp:50]   --->   Operation 415 'xor' 'xor_ln50_17' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_19)   --->   "%xor_ln50_18 = xor i32 %add_ln58_1, i32 %add_ln58_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 416 'xor' 'xor_ln50_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_19)   --->   "%and_ln50_4 = and i32 %xor_ln50_18, i32 %add_ln58_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 417 'and' 'and_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_19)   --->   "%and_ln50_68 = and i32 %add_ln58_1, i32 %add_ln58_2" [sha1/sha256_impl1.cpp:50]   --->   Operation 418 'and' 'and_ln50_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_19 = xor i32 %and_ln50_4, i32 %and_ln50_68" [sha1/sha256_impl1.cpp:50]   --->   Operation 419 'xor' 'xor_ln50_19' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 420 [1/1] (0.88ns)   --->   "%add_ln54_4 = add i32 %add_ln49_19, i32 %add_ln58" [sha1/sha256_impl1.cpp:54]   --->   Operation 420 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_67 = add i32 %xor_ln50_17, i32 %add_ln49_19" [sha1/sha256_impl1.cpp:58]   --->   Operation 421 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 422 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_4 = add i32 %add_ln58_67, i32 %xor_ln50_19" [sha1/sha256_impl1.cpp:58]   --->   Operation 422 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%lshr_ln49_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_4, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 423 'partselect' 'lshr_ln49_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%trunc_ln49_15 = trunc i32 %add_ln54_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 424 'trunc' 'trunc_ln49_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%or_ln49_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_15, i26 %lshr_ln49_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 425 'bitconcatenate' 'or_ln49_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%lshr_ln49_73 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_4, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 426 'partselect' 'lshr_ln49_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%trunc_ln49_16 = trunc i32 %add_ln54_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 427 'trunc' 'trunc_ln49_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%or_ln49_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_16, i21 %lshr_ln49_73" [sha1/sha256_impl1.cpp:49]   --->   Operation 428 'bitconcatenate' 'or_ln49_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%lshr_ln49_74 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_4, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 429 'partselect' 'lshr_ln49_74' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%trunc_ln49_17 = trunc i32 %add_ln54_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 430 'trunc' 'trunc_ln49_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%or_ln49_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_17, i7 %lshr_ln49_74" [sha1/sha256_impl1.cpp:49]   --->   Operation 431 'bitconcatenate' 'or_ln49_74' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_21)   --->   "%xor_ln49_20 = xor i32 %or_ln49_5, i32 %or_ln49_73" [sha1/sha256_impl1.cpp:49]   --->   Operation 432 'xor' 'xor_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 433 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_21 = xor i32 %xor_ln49_20, i32 %or_ln49_74" [sha1/sha256_impl1.cpp:49]   --->   Operation 433 'xor' 'xor_ln49_21' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_23)   --->   "%and_ln49_5 = and i32 %add_ln54_3, i32 %add_ln54_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 434 'and' 'and_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_23)   --->   "%xor_ln49_22 = xor i32 %add_ln54_4, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 435 'xor' 'xor_ln49_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_23)   --->   "%and_ln49_69 = and i32 %add_ln54_2, i32 %xor_ln49_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 436 'and' 'and_ln49_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 437 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_23 = xor i32 %and_ln49_69, i32 %and_ln49_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 437 'xor' 'xor_ln49_23' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_20 = add i32 %xor_ln49_23, i32 %add_ln54_1" [sha1/sha256_impl1.cpp:49]   --->   Operation 438 'add' 'add_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_21 = add i32 %m_5, i32 1508970993" [sha1/sha256_impl1.cpp:49]   --->   Operation 439 'add' 'add_ln49_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 440 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_22 = add i32 %add_ln49_21, i32 %xor_ln49_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 440 'add' 'add_ln49_22' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 441 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_23 = add i32 %add_ln49_22, i32 %add_ln49_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 441 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%lshr_ln50_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_4, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 442 'partselect' 'lshr_ln50_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%trunc_ln50_15 = trunc i32 %add_ln58_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 443 'trunc' 'trunc_ln50_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%or_ln50_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_15, i30 %lshr_ln50_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 444 'bitconcatenate' 'or_ln50_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%lshr_ln50_73 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_4, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 445 'partselect' 'lshr_ln50_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%trunc_ln50_16 = trunc i32 %add_ln58_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 446 'trunc' 'trunc_ln50_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%or_ln50_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_16, i19 %lshr_ln50_73" [sha1/sha256_impl1.cpp:50]   --->   Operation 447 'bitconcatenate' 'or_ln50_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%lshr_ln50_74 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_4, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 448 'partselect' 'lshr_ln50_74' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%trunc_ln50_17 = trunc i32 %add_ln58_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 449 'trunc' 'trunc_ln50_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%or_ln50_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_17, i10 %lshr_ln50_74" [sha1/sha256_impl1.cpp:50]   --->   Operation 450 'bitconcatenate' 'or_ln50_74' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_21)   --->   "%xor_ln50_20 = xor i32 %or_ln50_5, i32 %or_ln50_73" [sha1/sha256_impl1.cpp:50]   --->   Operation 451 'xor' 'xor_ln50_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 452 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_21 = xor i32 %xor_ln50_20, i32 %or_ln50_74" [sha1/sha256_impl1.cpp:50]   --->   Operation 452 'xor' 'xor_ln50_21' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.92>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%m_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_6, i8 %data_load_34, i8 %data_load_35, i8 %data_load_36" [sha1/sha256_impl1.cpp:35]   --->   Operation 453 'bitconcatenate' 'm_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%m_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_7, i8 %data_load_37, i8 %data_load_38, i8 %data_load_39" [sha1/sha256_impl1.cpp:35]   --->   Operation 454 'bitconcatenate' 'm_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 455 [1/1] (0.00ns)   --->   "%m_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_8, i8 %data_load_40, i8 %data_load_41, i8 %data_load_42" [sha1/sha256_impl1.cpp:35]   --->   Operation 455 'bitconcatenate' 'm_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 456 [1/2] (0.66ns)   --->   "%data_load_14 = load i6 %data_addr_56" [sha1/sha256_impl1.cpp:35]   --->   Operation 456 'load' 'data_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_30 : Operation 457 [1/2] (0.66ns)   --->   "%data_load_58 = load i6 %data_addr_57" [sha1/sha256_impl1.cpp:35]   --->   Operation 457 'load' 'data_load_58' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_30 : Operation 458 [1/1] (0.00ns)   --->   "%data_addr_58 = getelementptr i8 %data, i64 0, i64 58" [sha1/sha256_impl1.cpp:35]   --->   Operation 458 'getelementptr' 'data_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 459 [2/2] (0.66ns)   --->   "%data_load_59 = load i6 %data_addr_58" [sha1/sha256_impl1.cpp:35]   --->   Operation 459 'load' 'data_load_59' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_30 : Operation 460 [1/1] (0.00ns)   --->   "%data_addr_59 = getelementptr i8 %data, i64 0, i64 59" [sha1/sha256_impl1.cpp:35]   --->   Operation 460 'getelementptr' 'data_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 461 [2/2] (0.66ns)   --->   "%data_load_60 = load i6 %data_addr_59" [sha1/sha256_impl1.cpp:35]   --->   Operation 461 'load' 'data_load_60' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_30 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_23)   --->   "%xor_ln50_22 = xor i32 %add_ln58_2, i32 %add_ln58_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 462 'xor' 'xor_ln50_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_23)   --->   "%and_ln50_5 = and i32 %xor_ln50_22, i32 %add_ln58_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 463 'and' 'and_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_23)   --->   "%and_ln50_69 = and i32 %add_ln58_2, i32 %add_ln58_3" [sha1/sha256_impl1.cpp:50]   --->   Operation 464 'and' 'and_ln50_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_23 = xor i32 %and_ln50_5, i32 %and_ln50_69" [sha1/sha256_impl1.cpp:50]   --->   Operation 465 'xor' 'xor_ln50_23' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 466 [1/1] (0.88ns)   --->   "%add_ln54_5 = add i32 %add_ln49_23, i32 %add_ln58_1" [sha1/sha256_impl1.cpp:54]   --->   Operation 466 'add' 'add_ln54_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_68 = add i32 %xor_ln50_21, i32 %add_ln49_23" [sha1/sha256_impl1.cpp:58]   --->   Operation 467 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 468 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_5 = add i32 %add_ln58_68, i32 %xor_ln50_23" [sha1/sha256_impl1.cpp:58]   --->   Operation 468 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%lshr_ln49_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_5, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 469 'partselect' 'lshr_ln49_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%trunc_ln49_18 = trunc i32 %add_ln54_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 470 'trunc' 'trunc_ln49_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%or_ln49_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_18, i26 %lshr_ln49_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 471 'bitconcatenate' 'or_ln49_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%lshr_ln49_75 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_5, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 472 'partselect' 'lshr_ln49_75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%trunc_ln49_19 = trunc i32 %add_ln54_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 473 'trunc' 'trunc_ln49_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%or_ln49_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_19, i21 %lshr_ln49_75" [sha1/sha256_impl1.cpp:49]   --->   Operation 474 'bitconcatenate' 'or_ln49_75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%lshr_ln49_76 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_5, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 475 'partselect' 'lshr_ln49_76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%trunc_ln49_20 = trunc i32 %add_ln54_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 476 'trunc' 'trunc_ln49_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%or_ln49_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_20, i7 %lshr_ln49_76" [sha1/sha256_impl1.cpp:49]   --->   Operation 477 'bitconcatenate' 'or_ln49_76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_25)   --->   "%xor_ln49_24 = xor i32 %or_ln49_6, i32 %or_ln49_75" [sha1/sha256_impl1.cpp:49]   --->   Operation 478 'xor' 'xor_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 479 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_25 = xor i32 %xor_ln49_24, i32 %or_ln49_76" [sha1/sha256_impl1.cpp:49]   --->   Operation 479 'xor' 'xor_ln49_25' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_27)   --->   "%and_ln49_6 = and i32 %add_ln54_4, i32 %add_ln54_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 480 'and' 'and_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_27)   --->   "%xor_ln49_26 = xor i32 %add_ln54_5, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 481 'xor' 'xor_ln49_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_27)   --->   "%and_ln49_70 = and i32 %add_ln54_3, i32 %xor_ln49_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 482 'and' 'and_ln49_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 483 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_27 = xor i32 %and_ln49_70, i32 %and_ln49_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 483 'xor' 'xor_ln49_27' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_24 = add i32 %xor_ln49_27, i32 2453635748" [sha1/sha256_impl1.cpp:49]   --->   Operation 484 'add' 'add_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_25 = add i32 %xor_ln49_25, i32 %m_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 485 'add' 'add_ln49_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 486 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_26 = add i32 %add_ln49_25, i32 %add_ln54_2" [sha1/sha256_impl1.cpp:49]   --->   Operation 486 'add' 'add_ln49_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 487 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_27 = add i32 %add_ln49_26, i32 %add_ln49_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 487 'add' 'add_ln49_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%lshr_ln50_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_5, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 488 'partselect' 'lshr_ln50_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%trunc_ln50_18 = trunc i32 %add_ln58_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 489 'trunc' 'trunc_ln50_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%or_ln50_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_18, i30 %lshr_ln50_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 490 'bitconcatenate' 'or_ln50_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%lshr_ln50_75 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_5, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 491 'partselect' 'lshr_ln50_75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%trunc_ln50_19 = trunc i32 %add_ln58_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 492 'trunc' 'trunc_ln50_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%or_ln50_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_19, i19 %lshr_ln50_75" [sha1/sha256_impl1.cpp:50]   --->   Operation 493 'bitconcatenate' 'or_ln50_75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%lshr_ln50_76 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_5, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 494 'partselect' 'lshr_ln50_76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%trunc_ln50_20 = trunc i32 %add_ln58_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 495 'trunc' 'trunc_ln50_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%or_ln50_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_20, i10 %lshr_ln50_76" [sha1/sha256_impl1.cpp:50]   --->   Operation 496 'bitconcatenate' 'or_ln50_76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_25)   --->   "%xor_ln50_24 = xor i32 %or_ln50_6, i32 %or_ln50_75" [sha1/sha256_impl1.cpp:50]   --->   Operation 497 'xor' 'xor_ln50_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 498 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_25 = xor i32 %xor_ln50_24, i32 %or_ln50_76" [sha1/sha256_impl1.cpp:50]   --->   Operation 498 'xor' 'xor_ln50_25' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_27)   --->   "%xor_ln50_26 = xor i32 %add_ln58_3, i32 %add_ln58_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 499 'xor' 'xor_ln50_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_27)   --->   "%and_ln50_6 = and i32 %xor_ln50_26, i32 %add_ln58_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 500 'and' 'and_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_27)   --->   "%and_ln50_70 = and i32 %add_ln58_3, i32 %add_ln58_4" [sha1/sha256_impl1.cpp:50]   --->   Operation 501 'and' 'and_ln50_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 502 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_27 = xor i32 %and_ln50_6, i32 %and_ln50_70" [sha1/sha256_impl1.cpp:50]   --->   Operation 502 'xor' 'xor_ln50_27' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 503 [1/1] (0.88ns)   --->   "%add_ln54_6 = add i32 %add_ln49_27, i32 %add_ln58_2" [sha1/sha256_impl1.cpp:54]   --->   Operation 503 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_69 = add i32 %xor_ln50_25, i32 %add_ln49_27" [sha1/sha256_impl1.cpp:58]   --->   Operation 504 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 505 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_6 = add i32 %add_ln58_69, i32 %xor_ln50_27" [sha1/sha256_impl1.cpp:58]   --->   Operation 505 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%lshr_ln49_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_6, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 506 'partselect' 'lshr_ln49_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%trunc_ln49_21 = trunc i32 %add_ln54_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 507 'trunc' 'trunc_ln49_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%or_ln49_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_21, i26 %lshr_ln49_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 508 'bitconcatenate' 'or_ln49_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%lshr_ln49_77 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_6, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 509 'partselect' 'lshr_ln49_77' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%trunc_ln49_22 = trunc i32 %add_ln54_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 510 'trunc' 'trunc_ln49_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%or_ln49_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_22, i21 %lshr_ln49_77" [sha1/sha256_impl1.cpp:49]   --->   Operation 511 'bitconcatenate' 'or_ln49_77' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%lshr_ln49_78 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_6, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 512 'partselect' 'lshr_ln49_78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%trunc_ln49_23 = trunc i32 %add_ln54_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 513 'trunc' 'trunc_ln49_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%or_ln49_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_23, i7 %lshr_ln49_78" [sha1/sha256_impl1.cpp:49]   --->   Operation 514 'bitconcatenate' 'or_ln49_78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_29)   --->   "%xor_ln49_28 = xor i32 %or_ln49_7, i32 %or_ln49_77" [sha1/sha256_impl1.cpp:49]   --->   Operation 515 'xor' 'xor_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 516 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_29 = xor i32 %xor_ln49_28, i32 %or_ln49_78" [sha1/sha256_impl1.cpp:49]   --->   Operation 516 'xor' 'xor_ln49_29' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_31)   --->   "%and_ln49_7 = and i32 %add_ln54_5, i32 %add_ln54_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 517 'and' 'and_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_31)   --->   "%xor_ln49_30 = xor i32 %add_ln54_6, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 518 'xor' 'xor_ln49_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_31)   --->   "%and_ln49_71 = and i32 %add_ln54_4, i32 %xor_ln49_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 519 'and' 'and_ln49_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 520 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_31 = xor i32 %and_ln49_71, i32 %and_ln49_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 520 'xor' 'xor_ln49_31' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_28 = add i32 %xor_ln49_31, i32 2870763221" [sha1/sha256_impl1.cpp:49]   --->   Operation 521 'add' 'add_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_29 = add i32 %xor_ln49_29, i32 %m_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 522 'add' 'add_ln49_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 523 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_30 = add i32 %add_ln49_29, i32 %add_ln54_3" [sha1/sha256_impl1.cpp:49]   --->   Operation 523 'add' 'add_ln49_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 524 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_31 = add i32 %add_ln49_30, i32 %add_ln49_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 524 'add' 'add_ln49_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%lshr_ln50_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_6, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 525 'partselect' 'lshr_ln50_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%trunc_ln50_21 = trunc i32 %add_ln58_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 526 'trunc' 'trunc_ln50_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%or_ln50_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_21, i30 %lshr_ln50_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 527 'bitconcatenate' 'or_ln50_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%lshr_ln50_77 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_6, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 528 'partselect' 'lshr_ln50_77' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%trunc_ln50_22 = trunc i32 %add_ln58_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 529 'trunc' 'trunc_ln50_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%or_ln50_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_22, i19 %lshr_ln50_77" [sha1/sha256_impl1.cpp:50]   --->   Operation 530 'bitconcatenate' 'or_ln50_77' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%lshr_ln50_78 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_6, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 531 'partselect' 'lshr_ln50_78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%trunc_ln50_23 = trunc i32 %add_ln58_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 532 'trunc' 'trunc_ln50_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%or_ln50_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_23, i10 %lshr_ln50_78" [sha1/sha256_impl1.cpp:50]   --->   Operation 533 'bitconcatenate' 'or_ln50_78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_29)   --->   "%xor_ln50_28 = xor i32 %or_ln50_7, i32 %or_ln50_77" [sha1/sha256_impl1.cpp:50]   --->   Operation 534 'xor' 'xor_ln50_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 535 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_29 = xor i32 %xor_ln50_28, i32 %or_ln50_78" [sha1/sha256_impl1.cpp:50]   --->   Operation 535 'xor' 'xor_ln50_29' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 536 [1/1] (0.88ns)   --->   "%add_ln54_7 = add i32 %add_ln49_31, i32 %add_ln58_3" [sha1/sha256_impl1.cpp:54]   --->   Operation 536 'add' 'add_ln54_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%lshr_ln49_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_7, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 537 'partselect' 'lshr_ln49_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%trunc_ln49_24 = trunc i32 %add_ln54_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 538 'trunc' 'trunc_ln49_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%or_ln49_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_24, i26 %lshr_ln49_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 539 'bitconcatenate' 'or_ln49_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%lshr_ln49_79 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_7, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 540 'partselect' 'lshr_ln49_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%trunc_ln49_25 = trunc i32 %add_ln54_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 541 'trunc' 'trunc_ln49_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%or_ln49_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_25, i21 %lshr_ln49_79" [sha1/sha256_impl1.cpp:49]   --->   Operation 542 'bitconcatenate' 'or_ln49_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%lshr_ln49_80 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_7, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 543 'partselect' 'lshr_ln49_80' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%trunc_ln49_26 = trunc i32 %add_ln54_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 544 'trunc' 'trunc_ln49_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%or_ln49_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_26, i7 %lshr_ln49_80" [sha1/sha256_impl1.cpp:49]   --->   Operation 545 'bitconcatenate' 'or_ln49_80' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_33)   --->   "%xor_ln49_32 = xor i32 %or_ln49_8, i32 %or_ln49_79" [sha1/sha256_impl1.cpp:49]   --->   Operation 546 'xor' 'xor_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 547 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_33 = xor i32 %xor_ln49_32, i32 %or_ln49_80" [sha1/sha256_impl1.cpp:49]   --->   Operation 547 'xor' 'xor_ln49_33' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_33 = add i32 %m_8, i32 3624381080" [sha1/sha256_impl1.cpp:49]   --->   Operation 548 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 549 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_34 = add i32 %add_ln49_33, i32 %xor_ln49_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 549 'add' 'add_ln49_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.13>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%m_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_9, i8 %data_load_43, i8 %data_load_44, i8 %data_load_45" [sha1/sha256_impl1.cpp:35]   --->   Operation 550 'bitconcatenate' 'm_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 551 [1/1] (0.00ns)   --->   "%m_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_10, i8 %data_load_46, i8 %data_load_47, i8 %data_load_48" [sha1/sha256_impl1.cpp:35]   --->   Operation 551 'bitconcatenate' 'm_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 552 [1/2] (0.66ns)   --->   "%data_load_59 = load i6 %data_addr_58" [sha1/sha256_impl1.cpp:35]   --->   Operation 552 'load' 'data_load_59' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_31 : Operation 553 [1/2] (0.66ns)   --->   "%data_load_60 = load i6 %data_addr_59" [sha1/sha256_impl1.cpp:35]   --->   Operation 553 'load' 'data_load_60' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%data_addr_60 = getelementptr i8 %data, i64 0, i64 60" [sha1/sha256_impl1.cpp:35]   --->   Operation 554 'getelementptr' 'data_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 555 [2/2] (0.66ns)   --->   "%data_load_15 = load i6 %data_addr_60" [sha1/sha256_impl1.cpp:35]   --->   Operation 555 'load' 'data_load_15' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%data_addr_61 = getelementptr i8 %data, i64 0, i64 61" [sha1/sha256_impl1.cpp:35]   --->   Operation 556 'getelementptr' 'data_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 557 [2/2] (0.66ns)   --->   "%data_load_61 = load i6 %data_addr_61" [sha1/sha256_impl1.cpp:35]   --->   Operation 557 'load' 'data_load_61' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_31 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %data_load_58, i32 1, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 558 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%trunc_ln37 = trunc i8 %data_load_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 559 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7, i1 %trunc_ln37, i8 %data_load_59, i8 %data_load_60, i8 %data_load_14, i7 %tmp" [sha1/sha256_impl1.cpp:37]   --->   Operation 560 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_58, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 561 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%trunc_ln37_1 = trunc i8 %data_load_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 562 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%or_ln37_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %trunc_ln37_1, i8 %data_load_59, i8 %data_load_60, i8 %data_load_14, i5 %tmp_2" [sha1/sha256_impl1.cpp:37]   --->   Operation 563 'bitconcatenate' 'or_ln37_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_59, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 564 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%lshr_ln37_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6, i8 %data_load_14, i8 %data_load_58, i6 %tmp_4" [sha1/sha256_impl1.cpp:37]   --->   Operation 565 'bitconcatenate' 'lshr_ln37_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%zext_ln37 = zext i22 %lshr_ln37_2" [sha1/sha256_impl1.cpp:37]   --->   Operation 566 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%xor_ln37 = xor i32 %zext_ln37, i32 %or_ln37_1" [sha1/sha256_impl1.cpp:37]   --->   Operation 567 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%xor_ln37_1 = xor i32 %xor_ln37, i32 %or_ln" [sha1/sha256_impl1.cpp:37]   --->   Operation 568 'xor' 'xor_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_19, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 569 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%trunc_ln37_2 = trunc i8 %data_load_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 570 'trunc' 'trunc_ln37_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%or_ln37_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_2, i8 %data_load_16, i8 %data_load_17, i8 %data_load_18, i1 %tmp_1" [sha1/sha256_impl1.cpp:37]   --->   Operation 571 'bitconcatenate' 'or_ln37_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_17, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 572 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%trunc_ln37_3 = trunc i8 %data_load_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 573 'trunc' 'trunc_ln37_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%or_ln37_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_3, i8 %data_load_18, i8 %data_load_19, i8 %data_load_16, i6 %tmp_7" [sha1/sha256_impl1.cpp:37]   --->   Operation 574 'bitconcatenate' 'or_ln37_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_19, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 575 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%lshr_ln37_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_16, i8 %data_load_17, i8 %data_load_18, i5 %tmp_9" [sha1/sha256_impl1.cpp:37]   --->   Operation 576 'bitconcatenate' 'lshr_ln37_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%zext_ln37_1 = zext i29 %lshr_ln37_5" [sha1/sha256_impl1.cpp:37]   --->   Operation 577 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%xor_ln37_2 = xor i32 %zext_ln37_1, i32 %or_ln37_3" [sha1/sha256_impl1.cpp:37]   --->   Operation 578 'xor' 'xor_ln37_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%xor_ln37_3 = xor i32 %xor_ln37_2, i32 %or_ln37_2" [sha1/sha256_impl1.cpp:37]   --->   Operation 579 'xor' 'xor_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37 = add i32 %m_9, i32 %m_0" [sha1/sha256_impl1.cpp:37]   --->   Operation 580 'add' 'add_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 581 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_1 = add i32 %xor_ln37_1, i32 %xor_ln37_3" [sha1/sha256_impl1.cpp:37]   --->   Operation 581 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_16 = add i32 %add_ln37_1, i32 %add_ln37" [sha1/sha256_impl1.cpp:37]   --->   Operation 582 'add' 'm_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%lshr_ln37_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_16, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 583 'partselect' 'lshr_ln37_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%trunc_ln37_8 = trunc i32 %m_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 584 'trunc' 'trunc_ln37_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%or_ln37_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_8, i15 %lshr_ln37_3" [sha1/sha256_impl1.cpp:37]   --->   Operation 585 'bitconcatenate' 'or_ln37_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%lshr_ln37_4 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_16, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 586 'partselect' 'lshr_ln37_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%trunc_ln37_9 = trunc i32 %m_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 587 'trunc' 'trunc_ln37_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%or_ln37_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_9, i13 %lshr_ln37_4" [sha1/sha256_impl1.cpp:37]   --->   Operation 588 'bitconcatenate' 'or_ln37_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%lshr_ln37_48 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_16, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 589 'partselect' 'lshr_ln37_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%zext_ln37_4 = zext i22 %lshr_ln37_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 590 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%xor_ln37_8 = xor i32 %zext_ln37_4, i32 %or_ln37_52" [sha1/sha256_impl1.cpp:37]   --->   Operation 591 'xor' 'xor_ln37_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%xor_ln37_9 = xor i32 %xor_ln37_8, i32 %or_ln37_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 592 'xor' 'xor_ln37_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_27, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 593 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%trunc_ln37_10 = trunc i8 %data_load_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 594 'trunc' 'trunc_ln37_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%or_ln37_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_10, i8 %data_load_24, i8 %data_load_25, i8 %data_load_26, i1 %tmp_11" [sha1/sha256_impl1.cpp:37]   --->   Operation 595 'bitconcatenate' 'or_ln37_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_25, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 596 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%trunc_ln37_11 = trunc i8 %data_load_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 597 'trunc' 'trunc_ln37_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%or_ln37_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_11, i8 %data_load_26, i8 %data_load_27, i8 %data_load_24, i6 %tmp_12" [sha1/sha256_impl1.cpp:37]   --->   Operation 598 'bitconcatenate' 'or_ln37_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_27, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 599 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%lshr_ln37_49 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_24, i8 %data_load_25, i8 %data_load_26, i5 %tmp_13" [sha1/sha256_impl1.cpp:37]   --->   Operation 600 'bitconcatenate' 'lshr_ln37_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%zext_ln37_5 = zext i29 %lshr_ln37_49" [sha1/sha256_impl1.cpp:37]   --->   Operation 601 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%xor_ln37_10 = xor i32 %zext_ln37_5, i32 %or_ln37_54" [sha1/sha256_impl1.cpp:37]   --->   Operation 602 'xor' 'xor_ln37_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_7)   --->   "%xor_ln37_11 = xor i32 %xor_ln37_10, i32 %or_ln37_53" [sha1/sha256_impl1.cpp:37]   --->   Operation 603 'xor' 'xor_ln37_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 604 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_7 = add i32 %xor_ln37_9, i32 %xor_ln37_11" [sha1/sha256_impl1.cpp:37]   --->   Operation 604 'add' 'add_ln37_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_31)   --->   "%xor_ln50_30 = xor i32 %add_ln58_4, i32 %add_ln58_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 605 'xor' 'xor_ln50_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_31)   --->   "%and_ln50_7 = and i32 %xor_ln50_30, i32 %add_ln58_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 606 'and' 'and_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_31)   --->   "%and_ln50_71 = and i32 %add_ln58_4, i32 %add_ln58_5" [sha1/sha256_impl1.cpp:50]   --->   Operation 607 'and' 'and_ln50_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 608 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_31 = xor i32 %and_ln50_7, i32 %and_ln50_71" [sha1/sha256_impl1.cpp:50]   --->   Operation 608 'xor' 'xor_ln50_31' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_70 = add i32 %xor_ln50_29, i32 %add_ln49_31" [sha1/sha256_impl1.cpp:58]   --->   Operation 609 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 610 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_7 = add i32 %add_ln58_70, i32 %xor_ln50_31" [sha1/sha256_impl1.cpp:58]   --->   Operation 610 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_35)   --->   "%and_ln49_8 = and i32 %add_ln54_6, i32 %add_ln54_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 611 'and' 'and_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_35)   --->   "%xor_ln49_34 = xor i32 %add_ln54_7, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 612 'xor' 'xor_ln49_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_35)   --->   "%and_ln49_72 = and i32 %add_ln54_5, i32 %xor_ln49_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 613 'and' 'and_ln49_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 614 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_35 = xor i32 %and_ln49_72, i32 %and_ln49_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 614 'xor' 'xor_ln49_35' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_32 = add i32 %xor_ln49_35, i32 %add_ln54_4" [sha1/sha256_impl1.cpp:49]   --->   Operation 615 'add' 'add_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 616 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_35 = add i32 %add_ln49_34, i32 %add_ln49_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 616 'add' 'add_ln49_35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%lshr_ln50_8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_7, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 617 'partselect' 'lshr_ln50_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%trunc_ln50_24 = trunc i32 %add_ln58_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 618 'trunc' 'trunc_ln50_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%or_ln50_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_24, i30 %lshr_ln50_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 619 'bitconcatenate' 'or_ln50_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%lshr_ln50_79 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_7, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 620 'partselect' 'lshr_ln50_79' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%trunc_ln50_25 = trunc i32 %add_ln58_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 621 'trunc' 'trunc_ln50_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%or_ln50_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_25, i19 %lshr_ln50_79" [sha1/sha256_impl1.cpp:50]   --->   Operation 622 'bitconcatenate' 'or_ln50_79' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%lshr_ln50_80 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_7, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 623 'partselect' 'lshr_ln50_80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%trunc_ln50_26 = trunc i32 %add_ln58_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 624 'trunc' 'trunc_ln50_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%or_ln50_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_26, i10 %lshr_ln50_80" [sha1/sha256_impl1.cpp:50]   --->   Operation 625 'bitconcatenate' 'or_ln50_80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_33)   --->   "%xor_ln50_32 = xor i32 %or_ln50_8, i32 %or_ln50_79" [sha1/sha256_impl1.cpp:50]   --->   Operation 626 'xor' 'xor_ln50_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 627 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_33 = xor i32 %xor_ln50_32, i32 %or_ln50_80" [sha1/sha256_impl1.cpp:50]   --->   Operation 627 'xor' 'xor_ln50_33' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_35)   --->   "%xor_ln50_34 = xor i32 %add_ln58_5, i32 %add_ln58_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 628 'xor' 'xor_ln50_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_35)   --->   "%and_ln50_8 = and i32 %xor_ln50_34, i32 %add_ln58_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 629 'and' 'and_ln50_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_35)   --->   "%and_ln50_72 = and i32 %add_ln58_5, i32 %add_ln58_6" [sha1/sha256_impl1.cpp:50]   --->   Operation 630 'and' 'and_ln50_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 631 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_35 = xor i32 %and_ln50_8, i32 %and_ln50_72" [sha1/sha256_impl1.cpp:50]   --->   Operation 631 'xor' 'xor_ln50_35' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 632 [1/1] (0.88ns)   --->   "%add_ln54_8 = add i32 %add_ln49_35, i32 %add_ln58_4" [sha1/sha256_impl1.cpp:54]   --->   Operation 632 'add' 'add_ln54_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_71 = add i32 %xor_ln50_33, i32 %add_ln49_35" [sha1/sha256_impl1.cpp:58]   --->   Operation 633 'add' 'add_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 634 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_8 = add i32 %add_ln58_71, i32 %xor_ln50_35" [sha1/sha256_impl1.cpp:58]   --->   Operation 634 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%lshr_ln49_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_8, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 635 'partselect' 'lshr_ln49_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%trunc_ln49_27 = trunc i32 %add_ln54_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 636 'trunc' 'trunc_ln49_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%or_ln49_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_27, i26 %lshr_ln49_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 637 'bitconcatenate' 'or_ln49_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%lshr_ln49_81 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_8, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 638 'partselect' 'lshr_ln49_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%trunc_ln49_28 = trunc i32 %add_ln54_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 639 'trunc' 'trunc_ln49_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%or_ln49_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_28, i21 %lshr_ln49_81" [sha1/sha256_impl1.cpp:49]   --->   Operation 640 'bitconcatenate' 'or_ln49_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%lshr_ln49_82 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_8, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 641 'partselect' 'lshr_ln49_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%trunc_ln49_29 = trunc i32 %add_ln54_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 642 'trunc' 'trunc_ln49_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%or_ln49_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_29, i7 %lshr_ln49_82" [sha1/sha256_impl1.cpp:49]   --->   Operation 643 'bitconcatenate' 'or_ln49_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_37)   --->   "%xor_ln49_36 = xor i32 %or_ln49_9, i32 %or_ln49_81" [sha1/sha256_impl1.cpp:49]   --->   Operation 644 'xor' 'xor_ln49_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 645 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_37 = xor i32 %xor_ln49_36, i32 %or_ln49_82" [sha1/sha256_impl1.cpp:49]   --->   Operation 645 'xor' 'xor_ln49_37' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_39)   --->   "%and_ln49_9 = and i32 %add_ln54_7, i32 %add_ln54_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 646 'and' 'and_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_39)   --->   "%xor_ln49_38 = xor i32 %add_ln54_8, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 647 'xor' 'xor_ln49_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_39)   --->   "%and_ln49_73 = and i32 %add_ln54_6, i32 %xor_ln49_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 648 'and' 'and_ln49_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 649 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_39 = xor i32 %and_ln49_73, i32 %and_ln49_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 649 'xor' 'xor_ln49_39' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_36 = add i32 %xor_ln49_39, i32 %add_ln54_5" [sha1/sha256_impl1.cpp:49]   --->   Operation 650 'add' 'add_ln49_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_37 = add i32 %m_9, i32 310598401" [sha1/sha256_impl1.cpp:49]   --->   Operation 651 'add' 'add_ln49_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 652 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_38 = add i32 %add_ln49_37, i32 %xor_ln49_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 652 'add' 'add_ln49_38' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 653 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_39 = add i32 %add_ln49_38, i32 %add_ln49_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 653 'add' 'add_ln49_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%lshr_ln50_9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_8, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 654 'partselect' 'lshr_ln50_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%trunc_ln50_27 = trunc i32 %add_ln58_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 655 'trunc' 'trunc_ln50_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%or_ln50_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_27, i30 %lshr_ln50_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 656 'bitconcatenate' 'or_ln50_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%lshr_ln50_81 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_8, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 657 'partselect' 'lshr_ln50_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%trunc_ln50_28 = trunc i32 %add_ln58_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 658 'trunc' 'trunc_ln50_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%or_ln50_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_28, i19 %lshr_ln50_81" [sha1/sha256_impl1.cpp:50]   --->   Operation 659 'bitconcatenate' 'or_ln50_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%lshr_ln50_82 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_8, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 660 'partselect' 'lshr_ln50_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%trunc_ln50_29 = trunc i32 %add_ln58_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 661 'trunc' 'trunc_ln50_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%or_ln50_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_29, i10 %lshr_ln50_82" [sha1/sha256_impl1.cpp:50]   --->   Operation 662 'bitconcatenate' 'or_ln50_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_37)   --->   "%xor_ln50_36 = xor i32 %or_ln50_9, i32 %or_ln50_81" [sha1/sha256_impl1.cpp:50]   --->   Operation 663 'xor' 'xor_ln50_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 664 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_37 = xor i32 %xor_ln50_36, i32 %or_ln50_82" [sha1/sha256_impl1.cpp:50]   --->   Operation 664 'xor' 'xor_ln50_37' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_39)   --->   "%xor_ln50_38 = xor i32 %add_ln58_6, i32 %add_ln58_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 665 'xor' 'xor_ln50_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_39)   --->   "%and_ln50_9 = and i32 %xor_ln50_38, i32 %add_ln58_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 666 'and' 'and_ln50_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_39)   --->   "%and_ln50_73 = and i32 %add_ln58_6, i32 %add_ln58_7" [sha1/sha256_impl1.cpp:50]   --->   Operation 667 'and' 'and_ln50_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 668 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_39 = xor i32 %and_ln50_9, i32 %and_ln50_73" [sha1/sha256_impl1.cpp:50]   --->   Operation 668 'xor' 'xor_ln50_39' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 669 [1/1] (0.88ns)   --->   "%add_ln54_9 = add i32 %add_ln49_39, i32 %add_ln58_5" [sha1/sha256_impl1.cpp:54]   --->   Operation 669 'add' 'add_ln54_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_72 = add i32 %xor_ln50_37, i32 %add_ln49_39" [sha1/sha256_impl1.cpp:58]   --->   Operation 670 'add' 'add_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 671 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_9 = add i32 %add_ln58_72, i32 %xor_ln50_39" [sha1/sha256_impl1.cpp:58]   --->   Operation 671 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%lshr_ln49_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_9, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 672 'partselect' 'lshr_ln49_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%trunc_ln49_30 = trunc i32 %add_ln54_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 673 'trunc' 'trunc_ln49_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%or_ln49_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_30, i26 %lshr_ln49_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 674 'bitconcatenate' 'or_ln49_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%lshr_ln49_83 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_9, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 675 'partselect' 'lshr_ln49_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%trunc_ln49_31 = trunc i32 %add_ln54_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 676 'trunc' 'trunc_ln49_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%or_ln49_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_31, i21 %lshr_ln49_83" [sha1/sha256_impl1.cpp:49]   --->   Operation 677 'bitconcatenate' 'or_ln49_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%lshr_ln49_84 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_9, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 678 'partselect' 'lshr_ln49_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%trunc_ln49_32 = trunc i32 %add_ln54_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 679 'trunc' 'trunc_ln49_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%or_ln49_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_32, i7 %lshr_ln49_84" [sha1/sha256_impl1.cpp:49]   --->   Operation 680 'bitconcatenate' 'or_ln49_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_41)   --->   "%xor_ln49_40 = xor i32 %or_ln49_10, i32 %or_ln49_83" [sha1/sha256_impl1.cpp:49]   --->   Operation 681 'xor' 'xor_ln49_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 682 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_41 = xor i32 %xor_ln49_40, i32 %or_ln49_84" [sha1/sha256_impl1.cpp:49]   --->   Operation 682 'xor' 'xor_ln49_41' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_43)   --->   "%and_ln49_10 = and i32 %add_ln54_8, i32 %add_ln54_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 683 'and' 'and_ln49_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_43)   --->   "%xor_ln49_42 = xor i32 %add_ln54_9, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 684 'xor' 'xor_ln49_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_43)   --->   "%and_ln49_74 = and i32 %add_ln54_7, i32 %xor_ln49_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 685 'and' 'and_ln49_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 686 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_43 = xor i32 %and_ln49_74, i32 %and_ln49_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 686 'xor' 'xor_ln49_43' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_40 = add i32 %xor_ln49_43, i32 %add_ln54_6" [sha1/sha256_impl1.cpp:49]   --->   Operation 687 'add' 'add_ln49_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_41 = add i32 %m_10, i32 607225278" [sha1/sha256_impl1.cpp:49]   --->   Operation 688 'add' 'add_ln49_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 689 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_42 = add i32 %add_ln49_41, i32 %xor_ln49_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 689 'add' 'add_ln49_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 690 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_43 = add i32 %add_ln49_42, i32 %add_ln49_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 690 'add' 'add_ln49_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%lshr_ln50_10 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_9, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 691 'partselect' 'lshr_ln50_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%trunc_ln50_30 = trunc i32 %add_ln58_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 692 'trunc' 'trunc_ln50_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%or_ln50_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_30, i30 %lshr_ln50_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 693 'bitconcatenate' 'or_ln50_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%lshr_ln50_83 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_9, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 694 'partselect' 'lshr_ln50_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%trunc_ln50_31 = trunc i32 %add_ln58_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 695 'trunc' 'trunc_ln50_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%or_ln50_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_31, i19 %lshr_ln50_83" [sha1/sha256_impl1.cpp:50]   --->   Operation 696 'bitconcatenate' 'or_ln50_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%lshr_ln50_84 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_9, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 697 'partselect' 'lshr_ln50_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%trunc_ln50_32 = trunc i32 %add_ln58_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 698 'trunc' 'trunc_ln50_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%or_ln50_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_32, i10 %lshr_ln50_84" [sha1/sha256_impl1.cpp:50]   --->   Operation 699 'bitconcatenate' 'or_ln50_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_41)   --->   "%xor_ln50_40 = xor i32 %or_ln50_10, i32 %or_ln50_83" [sha1/sha256_impl1.cpp:50]   --->   Operation 700 'xor' 'xor_ln50_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 701 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_41 = xor i32 %xor_ln50_40, i32 %or_ln50_84" [sha1/sha256_impl1.cpp:50]   --->   Operation 701 'xor' 'xor_ln50_41' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 702 [1/1] (0.88ns)   --->   "%add_ln54_10 = add i32 %add_ln49_43, i32 %add_ln58_6" [sha1/sha256_impl1.cpp:54]   --->   Operation 702 'add' 'add_ln54_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%lshr_ln49_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_10, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 703 'partselect' 'lshr_ln49_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%trunc_ln49_33 = trunc i32 %add_ln54_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 704 'trunc' 'trunc_ln49_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%or_ln49_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_33, i26 %lshr_ln49_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 705 'bitconcatenate' 'or_ln49_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%lshr_ln49_85 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_10, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 706 'partselect' 'lshr_ln49_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%trunc_ln49_34 = trunc i32 %add_ln54_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 707 'trunc' 'trunc_ln49_34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%or_ln49_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_34, i21 %lshr_ln49_85" [sha1/sha256_impl1.cpp:49]   --->   Operation 708 'bitconcatenate' 'or_ln49_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%lshr_ln49_86 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_10, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 709 'partselect' 'lshr_ln49_86' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%trunc_ln49_35 = trunc i32 %add_ln54_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 710 'trunc' 'trunc_ln49_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%or_ln49_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_35, i7 %lshr_ln49_86" [sha1/sha256_impl1.cpp:49]   --->   Operation 711 'bitconcatenate' 'or_ln49_86' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_45)   --->   "%xor_ln49_44 = xor i32 %or_ln49_11, i32 %or_ln49_85" [sha1/sha256_impl1.cpp:49]   --->   Operation 712 'xor' 'xor_ln49_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 713 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_45 = xor i32 %xor_ln49_44, i32 %or_ln49_86" [sha1/sha256_impl1.cpp:49]   --->   Operation 713 'xor' 'xor_ln49_45' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.56>
ST_32 : Operation 714 [1/1] (0.00ns)   --->   "%m_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_11, i8 %data_load_49, i8 %data_load_50, i8 %data_load_51" [sha1/sha256_impl1.cpp:35]   --->   Operation 714 'bitconcatenate' 'm_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 715 [1/1] (0.00ns)   --->   "%m_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_12, i8 %data_load_52, i8 %data_load_53, i8 %data_load_54" [sha1/sha256_impl1.cpp:35]   --->   Operation 715 'bitconcatenate' 'm_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 716 [1/1] (0.00ns)   --->   "%m_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_13, i8 %data_load_55, i8 %data_load_56, i8 %data_load_57" [sha1/sha256_impl1.cpp:35]   --->   Operation 716 'bitconcatenate' 'm_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 717 [1/2] (0.66ns)   --->   "%data_load_15 = load i6 %data_addr_60" [sha1/sha256_impl1.cpp:35]   --->   Operation 717 'load' 'data_load_15' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_32 : Operation 718 [1/2] (0.66ns)   --->   "%data_load_61 = load i6 %data_addr_61" [sha1/sha256_impl1.cpp:35]   --->   Operation 718 'load' 'data_load_61' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_32 : Operation 719 [1/1] (0.00ns)   --->   "%data_addr_62 = getelementptr i8 %data, i64 0, i64 62" [sha1/sha256_impl1.cpp:35]   --->   Operation 719 'getelementptr' 'data_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 720 [2/2] (0.66ns)   --->   "%data_load_62 = load i6 %data_addr_62" [sha1/sha256_impl1.cpp:35]   --->   Operation 720 'load' 'data_load_62' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_32 : Operation 721 [1/1] (0.00ns)   --->   "%data_addr_63 = getelementptr i8 %data, i64 0, i64 63" [sha1/sha256_impl1.cpp:35]   --->   Operation 721 'getelementptr' 'data_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 722 [2/2] (0.66ns)   --->   "%data_load_63 = load i6 %data_addr_63" [sha1/sha256_impl1.cpp:35]   --->   Operation 722 'load' 'data_load_63' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_32 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_6 = add i32 %m_11, i32 %m_2" [sha1/sha256_impl1.cpp:37]   --->   Operation 723 'add' 'add_ln37_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 724 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_18 = add i32 %add_ln37_7, i32 %add_ln37_6" [sha1/sha256_impl1.cpp:37]   --->   Operation 724 'add' 'm_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%lshr_ln37_54 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_18, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 725 'partselect' 'lshr_ln37_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%trunc_ln37_16 = trunc i32 %m_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 726 'trunc' 'trunc_ln37_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%or_ln37_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_16, i15 %lshr_ln37_54" [sha1/sha256_impl1.cpp:37]   --->   Operation 727 'bitconcatenate' 'or_ln37_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%lshr_ln37_55 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_18, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 728 'partselect' 'lshr_ln37_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%trunc_ln37_17 = trunc i32 %m_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 729 'trunc' 'trunc_ln37_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%or_ln37_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_17, i13 %lshr_ln37_55" [sha1/sha256_impl1.cpp:37]   --->   Operation 730 'bitconcatenate' 'or_ln37_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%lshr_ln37_56 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_18, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 731 'partselect' 'lshr_ln37_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%zext_ln37_8 = zext i22 %lshr_ln37_56" [sha1/sha256_impl1.cpp:37]   --->   Operation 732 'zext' 'zext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%xor_ln37_16 = xor i32 %zext_ln37_8, i32 %or_ln37_59" [sha1/sha256_impl1.cpp:37]   --->   Operation 733 'xor' 'xor_ln37_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%xor_ln37_17 = xor i32 %xor_ln37_16, i32 %or_ln37_4" [sha1/sha256_impl1.cpp:37]   --->   Operation 734 'xor' 'xor_ln37_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_33, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 735 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%trunc_ln37_18 = trunc i8 %data_load_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 736 'trunc' 'trunc_ln37_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%or_ln37_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_18, i8 %data_load_5, i8 %data_load_31, i8 %data_load_32, i1 %tmp_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 737 'bitconcatenate' 'or_ln37_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_31, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 738 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%trunc_ln37_19 = trunc i8 %data_load_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 739 'trunc' 'trunc_ln37_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%or_ln37_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_19, i8 %data_load_32, i8 %data_load_33, i8 %data_load_5, i6 %tmp_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 740 'bitconcatenate' 'or_ln37_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%tmp_19 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_33, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 741 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%lshr_ln37_57 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_5, i8 %data_load_31, i8 %data_load_32, i5 %tmp_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 742 'bitconcatenate' 'lshr_ln37_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%zext_ln37_9 = zext i29 %lshr_ln37_57" [sha1/sha256_impl1.cpp:37]   --->   Operation 743 'zext' 'zext_ln37_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%xor_ln37_18 = xor i32 %zext_ln37_9, i32 %or_ln37_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 744 'xor' 'xor_ln37_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_13)   --->   "%xor_ln37_19 = xor i32 %xor_ln37_18, i32 %or_ln37_60" [sha1/sha256_impl1.cpp:37]   --->   Operation 745 'xor' 'xor_ln37_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_12 = add i32 %m_13, i32 %m_4" [sha1/sha256_impl1.cpp:37]   --->   Operation 746 'add' 'add_ln37_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 747 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_13 = add i32 %xor_ln37_17, i32 %xor_ln37_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 747 'add' 'add_ln37_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 748 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_20 = add i32 %add_ln37_13, i32 %add_ln37_12" [sha1/sha256_impl1.cpp:37]   --->   Operation 748 'add' 'm_20' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%lshr_ln37_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_20, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 749 'partselect' 'lshr_ln37_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%trunc_ln37_24 = trunc i32 %m_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 750 'trunc' 'trunc_ln37_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%or_ln37_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_24, i15 %lshr_ln37_6" [sha1/sha256_impl1.cpp:37]   --->   Operation 751 'bitconcatenate' 'or_ln37_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%lshr_ln37_62 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_20, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 752 'partselect' 'lshr_ln37_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%trunc_ln37_25 = trunc i32 %m_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 753 'trunc' 'trunc_ln37_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%or_ln37_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_25, i13 %lshr_ln37_62" [sha1/sha256_impl1.cpp:37]   --->   Operation 754 'bitconcatenate' 'or_ln37_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%lshr_ln37_63 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_20, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 755 'partselect' 'lshr_ln37_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%zext_ln37_12 = zext i22 %lshr_ln37_63" [sha1/sha256_impl1.cpp:37]   --->   Operation 756 'zext' 'zext_ln37_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%xor_ln37_24 = xor i32 %zext_ln37_12, i32 %or_ln37_65" [sha1/sha256_impl1.cpp:37]   --->   Operation 757 'xor' 'xor_ln37_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%xor_ln37_25 = xor i32 %xor_ln37_24, i32 %or_ln37_6" [sha1/sha256_impl1.cpp:37]   --->   Operation 758 'xor' 'xor_ln37_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_39, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 759 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%trunc_ln37_26 = trunc i8 %data_load_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 760 'trunc' 'trunc_ln37_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%or_ln37_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_26, i8 %data_load_7, i8 %data_load_37, i8 %data_load_38, i1 %tmp_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 761 'bitconcatenate' 'or_ln37_66' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%tmp_24 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_37, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 762 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%trunc_ln37_27 = trunc i8 %data_load_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 763 'trunc' 'trunc_ln37_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%or_ln37_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_27, i8 %data_load_38, i8 %data_load_39, i8 %data_load_7, i6 %tmp_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 764 'bitconcatenate' 'or_ln37_67' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%tmp_25 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_39, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 765 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%lshr_ln37_64 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_7, i8 %data_load_37, i8 %data_load_38, i5 %tmp_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 766 'bitconcatenate' 'lshr_ln37_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%zext_ln37_13 = zext i29 %lshr_ln37_64" [sha1/sha256_impl1.cpp:37]   --->   Operation 767 'zext' 'zext_ln37_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%xor_ln37_26 = xor i32 %zext_ln37_13, i32 %or_ln37_67" [sha1/sha256_impl1.cpp:37]   --->   Operation 768 'xor' 'xor_ln37_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_19)   --->   "%xor_ln37_27 = xor i32 %xor_ln37_26, i32 %or_ln37_66" [sha1/sha256_impl1.cpp:37]   --->   Operation 769 'xor' 'xor_ln37_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 770 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_19 = add i32 %xor_ln37_25, i32 %xor_ln37_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 770 'add' 'add_ln37_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_43)   --->   "%xor_ln50_42 = xor i32 %add_ln58_7, i32 %add_ln58_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 771 'xor' 'xor_ln50_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_43)   --->   "%and_ln50_10 = and i32 %xor_ln50_42, i32 %add_ln58_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 772 'and' 'and_ln50_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_43)   --->   "%and_ln50_74 = and i32 %add_ln58_7, i32 %add_ln58_8" [sha1/sha256_impl1.cpp:50]   --->   Operation 773 'and' 'and_ln50_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 774 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_43 = xor i32 %and_ln50_10, i32 %and_ln50_74" [sha1/sha256_impl1.cpp:50]   --->   Operation 774 'xor' 'xor_ln50_43' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_73 = add i32 %xor_ln50_41, i32 %add_ln49_43" [sha1/sha256_impl1.cpp:58]   --->   Operation 775 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 776 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_10 = add i32 %add_ln58_73, i32 %xor_ln50_43" [sha1/sha256_impl1.cpp:58]   --->   Operation 776 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_47)   --->   "%and_ln49_11 = and i32 %add_ln54_9, i32 %add_ln54_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 777 'and' 'and_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_47)   --->   "%xor_ln49_46 = xor i32 %add_ln54_10, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 778 'xor' 'xor_ln49_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_47)   --->   "%and_ln49_75 = and i32 %add_ln54_8, i32 %xor_ln49_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 779 'and' 'and_ln49_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 780 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_47 = xor i32 %and_ln49_75, i32 %and_ln49_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 780 'xor' 'xor_ln49_47' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_44 = add i32 %xor_ln49_47, i32 %add_ln54_7" [sha1/sha256_impl1.cpp:49]   --->   Operation 781 'add' 'add_ln49_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_45 = add i32 %m_11, i32 1426881987" [sha1/sha256_impl1.cpp:49]   --->   Operation 782 'add' 'add_ln49_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 783 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_46 = add i32 %add_ln49_45, i32 %xor_ln49_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 783 'add' 'add_ln49_46' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 784 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_47 = add i32 %add_ln49_46, i32 %add_ln49_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 784 'add' 'add_ln49_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%lshr_ln50_11 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_10, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 785 'partselect' 'lshr_ln50_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%trunc_ln50_33 = trunc i32 %add_ln58_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 786 'trunc' 'trunc_ln50_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%or_ln50_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_33, i30 %lshr_ln50_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 787 'bitconcatenate' 'or_ln50_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%lshr_ln50_85 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_10, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 788 'partselect' 'lshr_ln50_85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%trunc_ln50_34 = trunc i32 %add_ln58_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 789 'trunc' 'trunc_ln50_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%or_ln50_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_34, i19 %lshr_ln50_85" [sha1/sha256_impl1.cpp:50]   --->   Operation 790 'bitconcatenate' 'or_ln50_85' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%lshr_ln50_86 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_10, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 791 'partselect' 'lshr_ln50_86' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%trunc_ln50_35 = trunc i32 %add_ln58_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 792 'trunc' 'trunc_ln50_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%or_ln50_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_35, i10 %lshr_ln50_86" [sha1/sha256_impl1.cpp:50]   --->   Operation 793 'bitconcatenate' 'or_ln50_86' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_45)   --->   "%xor_ln50_44 = xor i32 %or_ln50_11, i32 %or_ln50_85" [sha1/sha256_impl1.cpp:50]   --->   Operation 794 'xor' 'xor_ln50_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 795 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_45 = xor i32 %xor_ln50_44, i32 %or_ln50_86" [sha1/sha256_impl1.cpp:50]   --->   Operation 795 'xor' 'xor_ln50_45' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_47)   --->   "%xor_ln50_46 = xor i32 %add_ln58_8, i32 %add_ln58_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 796 'xor' 'xor_ln50_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_47)   --->   "%and_ln50_11 = and i32 %xor_ln50_46, i32 %add_ln58_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 797 'and' 'and_ln50_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_47)   --->   "%and_ln50_75 = and i32 %add_ln58_8, i32 %add_ln58_9" [sha1/sha256_impl1.cpp:50]   --->   Operation 798 'and' 'and_ln50_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 799 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_47 = xor i32 %and_ln50_11, i32 %and_ln50_75" [sha1/sha256_impl1.cpp:50]   --->   Operation 799 'xor' 'xor_ln50_47' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 800 [1/1] (0.88ns)   --->   "%add_ln54_11 = add i32 %add_ln49_47, i32 %add_ln58_7" [sha1/sha256_impl1.cpp:54]   --->   Operation 800 'add' 'add_ln54_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_74 = add i32 %xor_ln50_45, i32 %add_ln49_47" [sha1/sha256_impl1.cpp:58]   --->   Operation 801 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 802 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_11 = add i32 %add_ln58_74, i32 %xor_ln50_47" [sha1/sha256_impl1.cpp:58]   --->   Operation 802 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%lshr_ln49_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_11, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 803 'partselect' 'lshr_ln49_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%trunc_ln49_36 = trunc i32 %add_ln54_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 804 'trunc' 'trunc_ln49_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%or_ln49_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_36, i26 %lshr_ln49_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 805 'bitconcatenate' 'or_ln49_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%lshr_ln49_87 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_11, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 806 'partselect' 'lshr_ln49_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%trunc_ln49_37 = trunc i32 %add_ln54_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 807 'trunc' 'trunc_ln49_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%or_ln49_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_37, i21 %lshr_ln49_87" [sha1/sha256_impl1.cpp:49]   --->   Operation 808 'bitconcatenate' 'or_ln49_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%lshr_ln49_88 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_11, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 809 'partselect' 'lshr_ln49_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%trunc_ln49_38 = trunc i32 %add_ln54_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 810 'trunc' 'trunc_ln49_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%or_ln49_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_38, i7 %lshr_ln49_88" [sha1/sha256_impl1.cpp:49]   --->   Operation 811 'bitconcatenate' 'or_ln49_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_49)   --->   "%xor_ln49_48 = xor i32 %or_ln49_12, i32 %or_ln49_87" [sha1/sha256_impl1.cpp:49]   --->   Operation 812 'xor' 'xor_ln49_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 813 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_49 = xor i32 %xor_ln49_48, i32 %or_ln49_88" [sha1/sha256_impl1.cpp:49]   --->   Operation 813 'xor' 'xor_ln49_49' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_51)   --->   "%and_ln49_12 = and i32 %add_ln54_10, i32 %add_ln54_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 814 'and' 'and_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_51)   --->   "%xor_ln49_50 = xor i32 %add_ln54_11, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 815 'xor' 'xor_ln49_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_51)   --->   "%and_ln49_76 = and i32 %add_ln54_9, i32 %xor_ln49_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 816 'and' 'and_ln49_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 817 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_51 = xor i32 %and_ln49_76, i32 %and_ln49_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 817 'xor' 'xor_ln49_51' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_48 = add i32 %xor_ln49_51, i32 %add_ln54_8" [sha1/sha256_impl1.cpp:49]   --->   Operation 818 'add' 'add_ln49_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_49 = add i32 %m_12, i32 1925078388" [sha1/sha256_impl1.cpp:49]   --->   Operation 819 'add' 'add_ln49_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 820 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_50 = add i32 %add_ln49_49, i32 %xor_ln49_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 820 'add' 'add_ln49_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 821 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_51 = add i32 %add_ln49_50, i32 %add_ln49_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 821 'add' 'add_ln49_51' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%lshr_ln50_12 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_11, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 822 'partselect' 'lshr_ln50_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%trunc_ln50_36 = trunc i32 %add_ln58_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 823 'trunc' 'trunc_ln50_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%or_ln50_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_36, i30 %lshr_ln50_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 824 'bitconcatenate' 'or_ln50_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%lshr_ln50_87 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_11, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 825 'partselect' 'lshr_ln50_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%trunc_ln50_37 = trunc i32 %add_ln58_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 826 'trunc' 'trunc_ln50_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%or_ln50_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_37, i19 %lshr_ln50_87" [sha1/sha256_impl1.cpp:50]   --->   Operation 827 'bitconcatenate' 'or_ln50_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%lshr_ln50_88 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_11, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 828 'partselect' 'lshr_ln50_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%trunc_ln50_38 = trunc i32 %add_ln58_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 829 'trunc' 'trunc_ln50_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%or_ln50_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_38, i10 %lshr_ln50_88" [sha1/sha256_impl1.cpp:50]   --->   Operation 830 'bitconcatenate' 'or_ln50_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_49)   --->   "%xor_ln50_48 = xor i32 %or_ln50_12, i32 %or_ln50_87" [sha1/sha256_impl1.cpp:50]   --->   Operation 831 'xor' 'xor_ln50_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 832 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_49 = xor i32 %xor_ln50_48, i32 %or_ln50_88" [sha1/sha256_impl1.cpp:50]   --->   Operation 832 'xor' 'xor_ln50_49' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 833 [1/1] (0.88ns)   --->   "%add_ln54_12 = add i32 %add_ln49_51, i32 %add_ln58_8" [sha1/sha256_impl1.cpp:54]   --->   Operation 833 'add' 'add_ln54_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%lshr_ln49_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_12, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 834 'partselect' 'lshr_ln49_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%trunc_ln49_39 = trunc i32 %add_ln54_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 835 'trunc' 'trunc_ln49_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%or_ln49_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_39, i26 %lshr_ln49_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 836 'bitconcatenate' 'or_ln49_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%lshr_ln49_89 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_12, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 837 'partselect' 'lshr_ln49_89' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%trunc_ln49_40 = trunc i32 %add_ln54_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 838 'trunc' 'trunc_ln49_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%or_ln49_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_40, i21 %lshr_ln49_89" [sha1/sha256_impl1.cpp:49]   --->   Operation 839 'bitconcatenate' 'or_ln49_89' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%lshr_ln49_90 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_12, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 840 'partselect' 'lshr_ln49_90' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%trunc_ln49_41 = trunc i32 %add_ln54_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 841 'trunc' 'trunc_ln49_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%or_ln49_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_41, i7 %lshr_ln49_90" [sha1/sha256_impl1.cpp:49]   --->   Operation 842 'bitconcatenate' 'or_ln49_90' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_53)   --->   "%xor_ln49_52 = xor i32 %or_ln49_13, i32 %or_ln49_89" [sha1/sha256_impl1.cpp:49]   --->   Operation 843 'xor' 'xor_ln49_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 844 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_53 = xor i32 %xor_ln49_52, i32 %or_ln49_90" [sha1/sha256_impl1.cpp:49]   --->   Operation 844 'xor' 'xor_ln49_53' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_55)   --->   "%and_ln49_13 = and i32 %add_ln54_11, i32 %add_ln54_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 845 'and' 'and_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_55)   --->   "%xor_ln49_54 = xor i32 %add_ln54_12, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 846 'xor' 'xor_ln49_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_55)   --->   "%and_ln49_77 = and i32 %add_ln54_10, i32 %xor_ln49_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 847 'and' 'and_ln49_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 848 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_55 = xor i32 %and_ln49_77, i32 %and_ln49_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 848 'xor' 'xor_ln49_55' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_52 = add i32 %xor_ln49_55, i32 2162078206" [sha1/sha256_impl1.cpp:49]   --->   Operation 849 'add' 'add_ln49_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_53 = add i32 %xor_ln49_53, i32 %m_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 850 'add' 'add_ln49_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 851 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_54 = add i32 %add_ln49_53, i32 %add_ln54_9" [sha1/sha256_impl1.cpp:49]   --->   Operation 851 'add' 'add_ln49_54' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 852 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_55 = add i32 %add_ln49_54, i32 %add_ln49_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 852 'add' 'add_ln49_55' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.11>
ST_33 : Operation 853 [1/1] (0.00ns)   --->   "%m_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_14, i8 %data_load_58, i8 %data_load_59, i8 %data_load_60" [sha1/sha256_impl1.cpp:35]   --->   Operation 853 'bitconcatenate' 'm_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 854 [1/2] (0.66ns)   --->   "%data_load_62 = load i6 %data_addr_62" [sha1/sha256_impl1.cpp:35]   --->   Operation 854 'load' 'data_load_62' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_33 : Operation 855 [1/2] (0.66ns)   --->   "%data_load_63 = load i6 %data_addr_63" [sha1/sha256_impl1.cpp:35]   --->   Operation 855 'load' 'data_load_63' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_33 : Operation 856 [1/1] (0.00ns)   --->   "%m_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_15, i8 %data_load_61, i8 %data_load_62, i8 %data_load_63" [sha1/sha256_impl1.cpp:35]   --->   Operation 856 'bitconcatenate' 'm_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %data_load_61, i32 1, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 857 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%trunc_ln37_4 = trunc i8 %data_load_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 858 'trunc' 'trunc_ln37_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%or_ln37_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7, i1 %trunc_ln37_4, i8 %data_load_62, i8 %data_load_63, i8 %data_load_15, i7 %tmp_s" [sha1/sha256_impl1.cpp:37]   --->   Operation 859 'bitconcatenate' 'or_ln37_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_61, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 860 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%trunc_ln37_5 = trunc i8 %data_load_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 861 'trunc' 'trunc_ln37_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%or_ln37_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %trunc_ln37_5, i8 %data_load_62, i8 %data_load_63, i8 %data_load_15, i5 %tmp_3" [sha1/sha256_impl1.cpp:37]   --->   Operation 862 'bitconcatenate' 'or_ln37_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_62, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 863 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%lshr_ln37_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6, i8 %data_load_15, i8 %data_load_61, i6 %tmp_5" [sha1/sha256_impl1.cpp:37]   --->   Operation 864 'bitconcatenate' 'lshr_ln37_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%zext_ln37_2 = zext i22 %lshr_ln37_s" [sha1/sha256_impl1.cpp:37]   --->   Operation 865 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%xor_ln37_4 = xor i32 %zext_ln37_2, i32 %or_ln37_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 866 'xor' 'xor_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%xor_ln37_5 = xor i32 %xor_ln37_4, i32 %or_ln37_s" [sha1/sha256_impl1.cpp:37]   --->   Operation 867 'xor' 'xor_ln37_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_23, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 868 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%trunc_ln37_6 = trunc i8 %data_load_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 869 'trunc' 'trunc_ln37_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%or_ln37_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_6, i8 %data_load_20, i8 %data_load_21, i8 %data_load_22, i1 %tmp_6" [sha1/sha256_impl1.cpp:37]   --->   Operation 870 'bitconcatenate' 'or_ln37_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_21, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 871 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%trunc_ln37_7 = trunc i8 %data_load_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 872 'trunc' 'trunc_ln37_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%or_ln37_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_7, i8 %data_load_22, i8 %data_load_23, i8 %data_load_20, i6 %tmp_8" [sha1/sha256_impl1.cpp:37]   --->   Operation 873 'bitconcatenate' 'or_ln37_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_23, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 874 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%lshr_ln37_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_20, i8 %data_load_21, i8 %data_load_22, i5 %tmp_10" [sha1/sha256_impl1.cpp:37]   --->   Operation 875 'bitconcatenate' 'lshr_ln37_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%zext_ln37_3 = zext i29 %lshr_ln37_1" [sha1/sha256_impl1.cpp:37]   --->   Operation 876 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%xor_ln37_6 = xor i32 %zext_ln37_3, i32 %or_ln37_50" [sha1/sha256_impl1.cpp:37]   --->   Operation 877 'xor' 'xor_ln37_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_4)   --->   "%xor_ln37_7 = xor i32 %xor_ln37_6, i32 %or_ln37_49" [sha1/sha256_impl1.cpp:37]   --->   Operation 878 'xor' 'xor_ln37_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_3 = add i32 %m_10, i32 %m_1" [sha1/sha256_impl1.cpp:37]   --->   Operation 879 'add' 'add_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 880 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_4 = add i32 %xor_ln37_5, i32 %xor_ln37_7" [sha1/sha256_impl1.cpp:37]   --->   Operation 880 'add' 'add_ln37_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 881 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_17 = add i32 %add_ln37_4, i32 %add_ln37_3" [sha1/sha256_impl1.cpp:37]   --->   Operation 881 'add' 'm_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%lshr_ln37_50 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_17, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 882 'partselect' 'lshr_ln37_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%trunc_ln37_12 = trunc i32 %m_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 883 'trunc' 'trunc_ln37_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%or_ln37_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_12, i15 %lshr_ln37_50" [sha1/sha256_impl1.cpp:37]   --->   Operation 884 'bitconcatenate' 'or_ln37_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%lshr_ln37_51 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_17, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 885 'partselect' 'lshr_ln37_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%trunc_ln37_13 = trunc i32 %m_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 886 'trunc' 'trunc_ln37_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%or_ln37_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_13, i13 %lshr_ln37_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 887 'bitconcatenate' 'or_ln37_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%lshr_ln37_52 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_17, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 888 'partselect' 'lshr_ln37_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%zext_ln37_6 = zext i22 %lshr_ln37_52" [sha1/sha256_impl1.cpp:37]   --->   Operation 889 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%xor_ln37_12 = xor i32 %zext_ln37_6, i32 %or_ln37_56" [sha1/sha256_impl1.cpp:37]   --->   Operation 890 'xor' 'xor_ln37_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%xor_ln37_13 = xor i32 %xor_ln37_12, i32 %or_ln37_55" [sha1/sha256_impl1.cpp:37]   --->   Operation 891 'xor' 'xor_ln37_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_30, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 892 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%trunc_ln37_14 = trunc i8 %data_load_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 893 'trunc' 'trunc_ln37_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%or_ln37_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_14, i8 %data_load_4, i8 %data_load_28, i8 %data_load_29, i1 %tmp_14" [sha1/sha256_impl1.cpp:37]   --->   Operation 894 'bitconcatenate' 'or_ln37_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_28, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 895 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%trunc_ln37_15 = trunc i8 %data_load_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 896 'trunc' 'trunc_ln37_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%or_ln37_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_15, i8 %data_load_29, i8 %data_load_30, i8 %data_load_4, i6 %tmp_15" [sha1/sha256_impl1.cpp:37]   --->   Operation 897 'bitconcatenate' 'or_ln37_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_30, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 898 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%lshr_ln37_53 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_4, i8 %data_load_28, i8 %data_load_29, i5 %tmp_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 899 'bitconcatenate' 'lshr_ln37_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%zext_ln37_7 = zext i29 %lshr_ln37_53" [sha1/sha256_impl1.cpp:37]   --->   Operation 900 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%xor_ln37_14 = xor i32 %zext_ln37_7, i32 %or_ln37_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 901 'xor' 'xor_ln37_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_10)   --->   "%xor_ln37_15 = xor i32 %xor_ln37_14, i32 %or_ln37_57" [sha1/sha256_impl1.cpp:37]   --->   Operation 902 'xor' 'xor_ln37_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_9 = add i32 %m_12, i32 %m_3" [sha1/sha256_impl1.cpp:37]   --->   Operation 903 'add' 'add_ln37_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 904 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_10 = add i32 %xor_ln37_13, i32 %xor_ln37_15" [sha1/sha256_impl1.cpp:37]   --->   Operation 904 'add' 'add_ln37_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 905 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_19 = add i32 %add_ln37_10, i32 %add_ln37_9" [sha1/sha256_impl1.cpp:37]   --->   Operation 905 'add' 'm_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%lshr_ln37_58 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_19, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 906 'partselect' 'lshr_ln37_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%trunc_ln37_20 = trunc i32 %m_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 907 'trunc' 'trunc_ln37_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%or_ln37_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_20, i15 %lshr_ln37_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 908 'bitconcatenate' 'or_ln37_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%lshr_ln37_59 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_19, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 909 'partselect' 'lshr_ln37_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%trunc_ln37_21 = trunc i32 %m_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 910 'trunc' 'trunc_ln37_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%or_ln37_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_21, i13 %lshr_ln37_59" [sha1/sha256_impl1.cpp:37]   --->   Operation 911 'bitconcatenate' 'or_ln37_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%lshr_ln37_60 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_19, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 912 'partselect' 'lshr_ln37_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%zext_ln37_10 = zext i22 %lshr_ln37_60" [sha1/sha256_impl1.cpp:37]   --->   Operation 913 'zext' 'zext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%xor_ln37_20 = xor i32 %zext_ln37_10, i32 %or_ln37_62" [sha1/sha256_impl1.cpp:37]   --->   Operation 914 'xor' 'xor_ln37_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%xor_ln37_21 = xor i32 %xor_ln37_20, i32 %or_ln37_5" [sha1/sha256_impl1.cpp:37]   --->   Operation 915 'xor' 'xor_ln37_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_36, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 916 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%trunc_ln37_22 = trunc i8 %data_load_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 917 'trunc' 'trunc_ln37_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%or_ln37_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_22, i8 %data_load_6, i8 %data_load_34, i8 %data_load_35, i1 %tmp_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 918 'bitconcatenate' 'or_ln37_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_34, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 919 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%trunc_ln37_23 = trunc i8 %data_load_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 920 'trunc' 'trunc_ln37_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%or_ln37_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_23, i8 %data_load_35, i8 %data_load_36, i8 %data_load_6, i6 %tmp_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 921 'bitconcatenate' 'or_ln37_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%tmp_22 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_36, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 922 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%lshr_ln37_61 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_6, i8 %data_load_34, i8 %data_load_35, i5 %tmp_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 923 'bitconcatenate' 'lshr_ln37_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%zext_ln37_11 = zext i29 %lshr_ln37_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 924 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%xor_ln37_22 = xor i32 %zext_ln37_11, i32 %or_ln37_64" [sha1/sha256_impl1.cpp:37]   --->   Operation 925 'xor' 'xor_ln37_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_16)   --->   "%xor_ln37_23 = xor i32 %xor_ln37_22, i32 %or_ln37_63" [sha1/sha256_impl1.cpp:37]   --->   Operation 926 'xor' 'xor_ln37_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_15 = add i32 %m_14, i32 %m_5" [sha1/sha256_impl1.cpp:37]   --->   Operation 927 'add' 'add_ln37_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 928 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_16 = add i32 %xor_ln37_21, i32 %xor_ln37_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 928 'add' 'add_ln37_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 929 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_21 = add i32 %add_ln37_16, i32 %add_ln37_15" [sha1/sha256_impl1.cpp:37]   --->   Operation 929 'add' 'm_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_18 = add i32 %m_15, i32 %m_6" [sha1/sha256_impl1.cpp:37]   --->   Operation 930 'add' 'add_ln37_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 931 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_22 = add i32 %add_ln37_19, i32 %add_ln37_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 931 'add' 'm_22' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%lshr_ln37_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_21, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 932 'partselect' 'lshr_ln37_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%trunc_ln37_28 = trunc i32 %m_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 933 'trunc' 'trunc_ln37_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%or_ln37_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_28, i15 %lshr_ln37_7" [sha1/sha256_impl1.cpp:37]   --->   Operation 934 'bitconcatenate' 'or_ln37_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%lshr_ln37_65 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_21, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 935 'partselect' 'lshr_ln37_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%trunc_ln37_29 = trunc i32 %m_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 936 'trunc' 'trunc_ln37_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%or_ln37_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_29, i13 %lshr_ln37_65" [sha1/sha256_impl1.cpp:37]   --->   Operation 937 'bitconcatenate' 'or_ln37_68' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%lshr_ln37_66 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_21, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 938 'partselect' 'lshr_ln37_66' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%zext_ln37_14 = zext i22 %lshr_ln37_66" [sha1/sha256_impl1.cpp:37]   --->   Operation 939 'zext' 'zext_ln37_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%xor_ln37_28 = xor i32 %zext_ln37_14, i32 %or_ln37_68" [sha1/sha256_impl1.cpp:37]   --->   Operation 940 'xor' 'xor_ln37_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%xor_ln37_29 = xor i32 %xor_ln37_28, i32 %or_ln37_7" [sha1/sha256_impl1.cpp:37]   --->   Operation 941 'xor' 'xor_ln37_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_42, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 942 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%trunc_ln37_30 = trunc i8 %data_load_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 943 'trunc' 'trunc_ln37_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%or_ln37_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_30, i8 %data_load_8, i8 %data_load_40, i8 %data_load_41, i1 %tmp_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 944 'bitconcatenate' 'or_ln37_69' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%tmp_27 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_40, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 945 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%trunc_ln37_31 = trunc i8 %data_load_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 946 'trunc' 'trunc_ln37_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%or_ln37_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_31, i8 %data_load_41, i8 %data_load_42, i8 %data_load_8, i6 %tmp_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 947 'bitconcatenate' 'or_ln37_70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%tmp_28 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_42, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 948 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%lshr_ln37_67 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_8, i8 %data_load_40, i8 %data_load_41, i5 %tmp_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 949 'bitconcatenate' 'lshr_ln37_67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%zext_ln37_15 = zext i29 %lshr_ln37_67" [sha1/sha256_impl1.cpp:37]   --->   Operation 950 'zext' 'zext_ln37_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%xor_ln37_30 = xor i32 %zext_ln37_15, i32 %or_ln37_70" [sha1/sha256_impl1.cpp:37]   --->   Operation 951 'xor' 'xor_ln37_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_22)   --->   "%xor_ln37_31 = xor i32 %xor_ln37_30, i32 %or_ln37_69" [sha1/sha256_impl1.cpp:37]   --->   Operation 952 'xor' 'xor_ln37_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 953 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_22 = add i32 %xor_ln37_29, i32 %xor_ln37_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 953 'add' 'add_ln37_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%lshr_ln37_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_22, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 954 'partselect' 'lshr_ln37_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%trunc_ln37_32 = trunc i32 %m_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 955 'trunc' 'trunc_ln37_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%or_ln37_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_32, i15 %lshr_ln37_8" [sha1/sha256_impl1.cpp:37]   --->   Operation 956 'bitconcatenate' 'or_ln37_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%lshr_ln37_68 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_22, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 957 'partselect' 'lshr_ln37_68' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%trunc_ln37_33 = trunc i32 %m_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 958 'trunc' 'trunc_ln37_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%or_ln37_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_33, i13 %lshr_ln37_68" [sha1/sha256_impl1.cpp:37]   --->   Operation 959 'bitconcatenate' 'or_ln37_71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%lshr_ln37_69 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_22, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 960 'partselect' 'lshr_ln37_69' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%zext_ln37_16 = zext i22 %lshr_ln37_69" [sha1/sha256_impl1.cpp:37]   --->   Operation 961 'zext' 'zext_ln37_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%xor_ln37_32 = xor i32 %zext_ln37_16, i32 %or_ln37_71" [sha1/sha256_impl1.cpp:37]   --->   Operation 962 'xor' 'xor_ln37_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%xor_ln37_33 = xor i32 %xor_ln37_32, i32 %or_ln37_8" [sha1/sha256_impl1.cpp:37]   --->   Operation 963 'xor' 'xor_ln37_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_45, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 964 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%trunc_ln37_34 = trunc i8 %data_load_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 965 'trunc' 'trunc_ln37_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%or_ln37_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_34, i8 %data_load_9, i8 %data_load_43, i8 %data_load_44, i1 %tmp_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 966 'bitconcatenate' 'or_ln37_72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_43, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 967 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%trunc_ln37_35 = trunc i8 %data_load_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 968 'trunc' 'trunc_ln37_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%or_ln37_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_35, i8 %data_load_44, i8 %data_load_45, i8 %data_load_9, i6 %tmp_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 969 'bitconcatenate' 'or_ln37_73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%tmp_31 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_45, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 970 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%lshr_ln37_70 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_9, i8 %data_load_43, i8 %data_load_44, i5 %tmp_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 971 'bitconcatenate' 'lshr_ln37_70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%zext_ln37_17 = zext i29 %lshr_ln37_70" [sha1/sha256_impl1.cpp:37]   --->   Operation 972 'zext' 'zext_ln37_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%xor_ln37_34 = xor i32 %zext_ln37_17, i32 %or_ln37_73" [sha1/sha256_impl1.cpp:37]   --->   Operation 973 'xor' 'xor_ln37_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_25)   --->   "%xor_ln37_35 = xor i32 %xor_ln37_34, i32 %or_ln37_72" [sha1/sha256_impl1.cpp:37]   --->   Operation 974 'xor' 'xor_ln37_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_24 = add i32 %m_17, i32 %m_8" [sha1/sha256_impl1.cpp:37]   --->   Operation 975 'add' 'add_ln37_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 976 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_25 = add i32 %xor_ln37_33, i32 %xor_ln37_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 976 'add' 'add_ln37_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 977 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_24 = add i32 %add_ln37_25, i32 %add_ln37_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 977 'add' 'm_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%lshr_ln37_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_24, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 978 'partselect' 'lshr_ln37_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%trunc_ln37_40 = trunc i32 %m_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 979 'trunc' 'trunc_ln37_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%or_ln37_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_40, i15 %lshr_ln37_10" [sha1/sha256_impl1.cpp:37]   --->   Operation 980 'bitconcatenate' 'or_ln37_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%lshr_ln37_74 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_24, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 981 'partselect' 'lshr_ln37_74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%trunc_ln37_41 = trunc i32 %m_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 982 'trunc' 'trunc_ln37_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%or_ln37_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_41, i13 %lshr_ln37_74" [sha1/sha256_impl1.cpp:37]   --->   Operation 983 'bitconcatenate' 'or_ln37_77' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%lshr_ln37_75 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_24, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 984 'partselect' 'lshr_ln37_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%zext_ln37_20 = zext i22 %lshr_ln37_75" [sha1/sha256_impl1.cpp:37]   --->   Operation 985 'zext' 'zext_ln37_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%xor_ln37_40 = xor i32 %zext_ln37_20, i32 %or_ln37_77" [sha1/sha256_impl1.cpp:37]   --->   Operation 986 'xor' 'xor_ln37_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%xor_ln37_41 = xor i32 %xor_ln37_40, i32 %or_ln37_10" [sha1/sha256_impl1.cpp:37]   --->   Operation 987 'xor' 'xor_ln37_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_51, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 988 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%trunc_ln37_42 = trunc i8 %data_load_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 989 'trunc' 'trunc_ln37_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%or_ln37_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_42, i8 %data_load_11, i8 %data_load_49, i8 %data_load_50, i1 %tmp_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 990 'bitconcatenate' 'or_ln37_78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_49, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 991 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%trunc_ln37_43 = trunc i8 %data_load_49" [sha1/sha256_impl1.cpp:37]   --->   Operation 992 'trunc' 'trunc_ln37_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%or_ln37_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_43, i8 %data_load_50, i8 %data_load_51, i8 %data_load_11, i6 %tmp_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 993 'bitconcatenate' 'or_ln37_79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_51, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 994 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%lshr_ln37_76 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_11, i8 %data_load_49, i8 %data_load_50, i5 %tmp_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 995 'bitconcatenate' 'lshr_ln37_76' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%zext_ln37_21 = zext i29 %lshr_ln37_76" [sha1/sha256_impl1.cpp:37]   --->   Operation 996 'zext' 'zext_ln37_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%xor_ln37_42 = xor i32 %zext_ln37_21, i32 %or_ln37_79" [sha1/sha256_impl1.cpp:37]   --->   Operation 997 'xor' 'xor_ln37_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_31)   --->   "%xor_ln37_43 = xor i32 %xor_ln37_42, i32 %or_ln37_78" [sha1/sha256_impl1.cpp:37]   --->   Operation 998 'xor' 'xor_ln37_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_30 = add i32 %m_19, i32 %m_10" [sha1/sha256_impl1.cpp:37]   --->   Operation 999 'add' 'add_ln37_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1000 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_31 = add i32 %xor_ln37_41, i32 %xor_ln37_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 1000 'add' 'add_ln37_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1001 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_26 = add i32 %add_ln37_31, i32 %add_ln37_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 1001 'add' 'm_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%lshr_ln37_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_26, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1002 'partselect' 'lshr_ln37_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%trunc_ln37_48 = trunc i32 %m_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 1003 'trunc' 'trunc_ln37_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%or_ln37_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_48, i15 %lshr_ln37_12" [sha1/sha256_impl1.cpp:37]   --->   Operation 1004 'bitconcatenate' 'or_ln37_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%lshr_ln37_80 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_26, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1005 'partselect' 'lshr_ln37_80' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%trunc_ln37_49 = trunc i32 %m_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 1006 'trunc' 'trunc_ln37_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%or_ln37_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_49, i13 %lshr_ln37_80" [sha1/sha256_impl1.cpp:37]   --->   Operation 1007 'bitconcatenate' 'or_ln37_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%lshr_ln37_81 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_26, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1008 'partselect' 'lshr_ln37_81' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%zext_ln37_24 = zext i22 %lshr_ln37_81" [sha1/sha256_impl1.cpp:37]   --->   Operation 1009 'zext' 'zext_ln37_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%xor_ln37_48 = xor i32 %zext_ln37_24, i32 %or_ln37_83" [sha1/sha256_impl1.cpp:37]   --->   Operation 1010 'xor' 'xor_ln37_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%xor_ln37_49 = xor i32 %xor_ln37_48, i32 %or_ln37_12" [sha1/sha256_impl1.cpp:37]   --->   Operation 1011 'xor' 'xor_ln37_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_57, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1012 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%trunc_ln37_50 = trunc i8 %data_load_57" [sha1/sha256_impl1.cpp:37]   --->   Operation 1013 'trunc' 'trunc_ln37_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%or_ln37_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_50, i8 %data_load_13, i8 %data_load_55, i8 %data_load_56, i1 %tmp_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 1014 'bitconcatenate' 'or_ln37_84' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%tmp_42 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_55, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1015 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%trunc_ln37_51 = trunc i8 %data_load_55" [sha1/sha256_impl1.cpp:37]   --->   Operation 1016 'trunc' 'trunc_ln37_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%or_ln37_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_51, i8 %data_load_56, i8 %data_load_57, i8 %data_load_13, i6 %tmp_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 1017 'bitconcatenate' 'or_ln37_85' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_57, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1018 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%lshr_ln37_82 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_13, i8 %data_load_55, i8 %data_load_56, i5 %tmp_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 1019 'bitconcatenate' 'lshr_ln37_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%zext_ln37_25 = zext i29 %lshr_ln37_82" [sha1/sha256_impl1.cpp:37]   --->   Operation 1020 'zext' 'zext_ln37_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%xor_ln37_50 = xor i32 %zext_ln37_25, i32 %or_ln37_85" [sha1/sha256_impl1.cpp:37]   --->   Operation 1021 'xor' 'xor_ln37_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_37)   --->   "%xor_ln37_51 = xor i32 %xor_ln37_50, i32 %or_ln37_84" [sha1/sha256_impl1.cpp:37]   --->   Operation 1022 'xor' 'xor_ln37_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_36 = add i32 %m_21, i32 %m_12" [sha1/sha256_impl1.cpp:37]   --->   Operation 1023 'add' 'add_ln37_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1024 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_37 = add i32 %xor_ln37_49, i32 %xor_ln37_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 1024 'add' 'add_ln37_37' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1025 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_28 = add i32 %add_ln37_37, i32 %add_ln37_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 1025 'add' 'm_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%lshr_ln37_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_28, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1026 'partselect' 'lshr_ln37_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%trunc_ln37_56 = trunc i32 %m_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 1027 'trunc' 'trunc_ln37_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%or_ln37_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_56, i15 %lshr_ln37_14" [sha1/sha256_impl1.cpp:37]   --->   Operation 1028 'bitconcatenate' 'or_ln37_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%lshr_ln37_86 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_28, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1029 'partselect' 'lshr_ln37_86' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%trunc_ln37_57 = trunc i32 %m_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 1030 'trunc' 'trunc_ln37_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%or_ln37_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_57, i13 %lshr_ln37_86" [sha1/sha256_impl1.cpp:37]   --->   Operation 1031 'bitconcatenate' 'or_ln37_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%lshr_ln37_87 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_28, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1032 'partselect' 'lshr_ln37_87' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%zext_ln37_28 = zext i22 %lshr_ln37_87" [sha1/sha256_impl1.cpp:37]   --->   Operation 1033 'zext' 'zext_ln37_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%xor_ln37_56 = xor i32 %zext_ln37_28, i32 %or_ln37_89" [sha1/sha256_impl1.cpp:37]   --->   Operation 1034 'xor' 'xor_ln37_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%xor_ln37_57 = xor i32 %xor_ln37_56, i32 %or_ln37_14" [sha1/sha256_impl1.cpp:37]   --->   Operation 1035 'xor' 'xor_ln37_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_63, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1036 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%trunc_ln37_58 = trunc i8 %data_load_63" [sha1/sha256_impl1.cpp:37]   --->   Operation 1037 'trunc' 'trunc_ln37_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%or_ln37_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_58, i8 %data_load_15, i8 %data_load_61, i8 %data_load_62, i1 %tmp_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 1038 'bitconcatenate' 'or_ln37_90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%tmp_48 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_61, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1039 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%trunc_ln37_59 = trunc i8 %data_load_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 1040 'trunc' 'trunc_ln37_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%or_ln37_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_59, i8 %data_load_62, i8 %data_load_63, i8 %data_load_15, i6 %tmp_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 1041 'bitconcatenate' 'or_ln37_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_63, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1042 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%lshr_ln37_88 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_15, i8 %data_load_61, i8 %data_load_62, i5 %tmp_49" [sha1/sha256_impl1.cpp:37]   --->   Operation 1043 'bitconcatenate' 'lshr_ln37_88' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%zext_ln37_29 = zext i29 %lshr_ln37_88" [sha1/sha256_impl1.cpp:37]   --->   Operation 1044 'zext' 'zext_ln37_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%xor_ln37_58 = xor i32 %zext_ln37_29, i32 %or_ln37_91" [sha1/sha256_impl1.cpp:37]   --->   Operation 1045 'xor' 'xor_ln37_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_43)   --->   "%xor_ln37_59 = xor i32 %xor_ln37_58, i32 %or_ln37_90" [sha1/sha256_impl1.cpp:37]   --->   Operation 1046 'xor' 'xor_ln37_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1047 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_43 = add i32 %xor_ln37_57, i32 %xor_ln37_59" [sha1/sha256_impl1.cpp:37]   --->   Operation 1047 'add' 'add_ln37_43' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_51)   --->   "%xor_ln50_50 = xor i32 %add_ln58_9, i32 %add_ln58_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 1048 'xor' 'xor_ln50_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_51)   --->   "%and_ln50_12 = and i32 %xor_ln50_50, i32 %add_ln58_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 1049 'and' 'and_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_51)   --->   "%and_ln50_76 = and i32 %add_ln58_9, i32 %add_ln58_10" [sha1/sha256_impl1.cpp:50]   --->   Operation 1050 'and' 'and_ln50_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1051 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_51 = xor i32 %and_ln50_12, i32 %and_ln50_76" [sha1/sha256_impl1.cpp:50]   --->   Operation 1051 'xor' 'xor_ln50_51' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_75 = add i32 %xor_ln50_49, i32 %add_ln49_51" [sha1/sha256_impl1.cpp:58]   --->   Operation 1052 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1053 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_12 = add i32 %add_ln58_75, i32 %xor_ln50_51" [sha1/sha256_impl1.cpp:58]   --->   Operation 1053 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%lshr_ln50_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_12, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1054 'partselect' 'lshr_ln50_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%trunc_ln50_39 = trunc i32 %add_ln58_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 1055 'trunc' 'trunc_ln50_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%or_ln50_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_39, i30 %lshr_ln50_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1056 'bitconcatenate' 'or_ln50_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%lshr_ln50_89 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_12, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1057 'partselect' 'lshr_ln50_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%trunc_ln50_40 = trunc i32 %add_ln58_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 1058 'trunc' 'trunc_ln50_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%or_ln50_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_40, i19 %lshr_ln50_89" [sha1/sha256_impl1.cpp:50]   --->   Operation 1059 'bitconcatenate' 'or_ln50_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%lshr_ln50_90 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_12, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1060 'partselect' 'lshr_ln50_90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%trunc_ln50_41 = trunc i32 %add_ln58_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 1061 'trunc' 'trunc_ln50_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%or_ln50_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_41, i10 %lshr_ln50_90" [sha1/sha256_impl1.cpp:50]   --->   Operation 1062 'bitconcatenate' 'or_ln50_90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_53)   --->   "%xor_ln50_52 = xor i32 %or_ln50_13, i32 %or_ln50_89" [sha1/sha256_impl1.cpp:50]   --->   Operation 1063 'xor' 'xor_ln50_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1064 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_53 = xor i32 %xor_ln50_52, i32 %or_ln50_90" [sha1/sha256_impl1.cpp:50]   --->   Operation 1064 'xor' 'xor_ln50_53' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_55)   --->   "%xor_ln50_54 = xor i32 %add_ln58_10, i32 %add_ln58_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 1065 'xor' 'xor_ln50_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_55)   --->   "%and_ln50_13 = and i32 %xor_ln50_54, i32 %add_ln58_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 1066 'and' 'and_ln50_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_55)   --->   "%and_ln50_77 = and i32 %add_ln58_10, i32 %add_ln58_11" [sha1/sha256_impl1.cpp:50]   --->   Operation 1067 'and' 'and_ln50_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1068 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_55 = xor i32 %and_ln50_13, i32 %and_ln50_77" [sha1/sha256_impl1.cpp:50]   --->   Operation 1068 'xor' 'xor_ln50_55' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1069 [1/1] (0.88ns)   --->   "%add_ln54_13 = add i32 %add_ln49_55, i32 %add_ln58_9" [sha1/sha256_impl1.cpp:54]   --->   Operation 1069 'add' 'add_ln54_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_76 = add i32 %xor_ln50_53, i32 %add_ln49_55" [sha1/sha256_impl1.cpp:58]   --->   Operation 1070 'add' 'add_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1071 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_13 = add i32 %add_ln58_76, i32 %xor_ln50_55" [sha1/sha256_impl1.cpp:58]   --->   Operation 1071 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%lshr_ln49_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_13, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1072 'partselect' 'lshr_ln49_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%trunc_ln49_42 = trunc i32 %add_ln54_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 1073 'trunc' 'trunc_ln49_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%or_ln49_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_42, i26 %lshr_ln49_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1074 'bitconcatenate' 'or_ln49_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%lshr_ln49_91 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_13, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1075 'partselect' 'lshr_ln49_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%trunc_ln49_43 = trunc i32 %add_ln54_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 1076 'trunc' 'trunc_ln49_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%or_ln49_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_43, i21 %lshr_ln49_91" [sha1/sha256_impl1.cpp:49]   --->   Operation 1077 'bitconcatenate' 'or_ln49_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%lshr_ln49_92 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_13, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1078 'partselect' 'lshr_ln49_92' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%trunc_ln49_44 = trunc i32 %add_ln54_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 1079 'trunc' 'trunc_ln49_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%or_ln49_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_44, i7 %lshr_ln49_92" [sha1/sha256_impl1.cpp:49]   --->   Operation 1080 'bitconcatenate' 'or_ln49_92' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_57)   --->   "%xor_ln49_56 = xor i32 %or_ln49_14, i32 %or_ln49_91" [sha1/sha256_impl1.cpp:49]   --->   Operation 1081 'xor' 'xor_ln49_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1082 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_57 = xor i32 %xor_ln49_56, i32 %or_ln49_92" [sha1/sha256_impl1.cpp:49]   --->   Operation 1082 'xor' 'xor_ln49_57' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_59)   --->   "%and_ln49_14 = and i32 %add_ln54_12, i32 %add_ln54_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 1083 'and' 'and_ln49_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_59)   --->   "%xor_ln49_58 = xor i32 %add_ln54_13, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1084 'xor' 'xor_ln49_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_59)   --->   "%and_ln49_78 = and i32 %add_ln54_11, i32 %xor_ln49_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 1085 'and' 'and_ln49_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1086 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_59 = xor i32 %and_ln49_78, i32 %and_ln49_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1086 'xor' 'xor_ln49_59' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_56 = add i32 %xor_ln49_59, i32 2614888103" [sha1/sha256_impl1.cpp:49]   --->   Operation 1087 'add' 'add_ln49_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_57 = add i32 %xor_ln49_57, i32 %m_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1088 'add' 'add_ln49_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1089 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_58 = add i32 %add_ln49_57, i32 %add_ln54_10" [sha1/sha256_impl1.cpp:49]   --->   Operation 1089 'add' 'add_ln49_58' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1090 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_59 = add i32 %add_ln49_58, i32 %add_ln49_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 1090 'add' 'add_ln49_59' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%lshr_ln50_14 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_13, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1091 'partselect' 'lshr_ln50_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%trunc_ln50_42 = trunc i32 %add_ln58_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1092 'trunc' 'trunc_ln50_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%or_ln50_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_42, i30 %lshr_ln50_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1093 'bitconcatenate' 'or_ln50_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%lshr_ln50_91 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_13, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1094 'partselect' 'lshr_ln50_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%trunc_ln50_43 = trunc i32 %add_ln58_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1095 'trunc' 'trunc_ln50_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%or_ln50_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_43, i19 %lshr_ln50_91" [sha1/sha256_impl1.cpp:50]   --->   Operation 1096 'bitconcatenate' 'or_ln50_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%lshr_ln50_92 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_13, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1097 'partselect' 'lshr_ln50_92' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%trunc_ln50_44 = trunc i32 %add_ln58_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1098 'trunc' 'trunc_ln50_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%or_ln50_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_44, i10 %lshr_ln50_92" [sha1/sha256_impl1.cpp:50]   --->   Operation 1099 'bitconcatenate' 'or_ln50_92' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_57)   --->   "%xor_ln50_56 = xor i32 %or_ln50_14, i32 %or_ln50_91" [sha1/sha256_impl1.cpp:50]   --->   Operation 1100 'xor' 'xor_ln50_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1101 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_57 = xor i32 %xor_ln50_56, i32 %or_ln50_92" [sha1/sha256_impl1.cpp:50]   --->   Operation 1101 'xor' 'xor_ln50_57' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_59)   --->   "%xor_ln50_58 = xor i32 %add_ln58_11, i32 %add_ln58_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 1102 'xor' 'xor_ln50_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_59)   --->   "%and_ln50_14 = and i32 %xor_ln50_58, i32 %add_ln58_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1103 'and' 'and_ln50_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_59)   --->   "%and_ln50_78 = and i32 %add_ln58_11, i32 %add_ln58_12" [sha1/sha256_impl1.cpp:50]   --->   Operation 1104 'and' 'and_ln50_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1105 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_59 = xor i32 %and_ln50_14, i32 %and_ln50_78" [sha1/sha256_impl1.cpp:50]   --->   Operation 1105 'xor' 'xor_ln50_59' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1106 [1/1] (0.88ns)   --->   "%add_ln54_14 = add i32 %add_ln49_59, i32 %add_ln58_10" [sha1/sha256_impl1.cpp:54]   --->   Operation 1106 'add' 'add_ln54_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_77 = add i32 %xor_ln50_57, i32 %add_ln49_59" [sha1/sha256_impl1.cpp:58]   --->   Operation 1107 'add' 'add_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1108 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_14 = add i32 %add_ln58_77, i32 %xor_ln50_59" [sha1/sha256_impl1.cpp:58]   --->   Operation 1108 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%lshr_ln49_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_14, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1109 'partselect' 'lshr_ln49_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%trunc_ln49_45 = trunc i32 %add_ln54_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1110 'trunc' 'trunc_ln49_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%or_ln49_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_45, i26 %lshr_ln49_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1111 'bitconcatenate' 'or_ln49_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%lshr_ln49_93 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_14, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1112 'partselect' 'lshr_ln49_93' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%trunc_ln49_46 = trunc i32 %add_ln54_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1113 'trunc' 'trunc_ln49_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%or_ln49_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_46, i21 %lshr_ln49_93" [sha1/sha256_impl1.cpp:49]   --->   Operation 1114 'bitconcatenate' 'or_ln49_93' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%lshr_ln49_94 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_14, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1115 'partselect' 'lshr_ln49_94' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%trunc_ln49_47 = trunc i32 %add_ln54_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1116 'trunc' 'trunc_ln49_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%or_ln49_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_47, i7 %lshr_ln49_94" [sha1/sha256_impl1.cpp:49]   --->   Operation 1117 'bitconcatenate' 'or_ln49_94' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_61)   --->   "%xor_ln49_60 = xor i32 %or_ln49_15, i32 %or_ln49_93" [sha1/sha256_impl1.cpp:49]   --->   Operation 1118 'xor' 'xor_ln49_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1119 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_61 = xor i32 %xor_ln49_60, i32 %or_ln49_94" [sha1/sha256_impl1.cpp:49]   --->   Operation 1119 'xor' 'xor_ln49_61' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_63)   --->   "%and_ln49_15 = and i32 %add_ln54_13, i32 %add_ln54_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1120 'and' 'and_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_63)   --->   "%xor_ln49_62 = xor i32 %add_ln54_14, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1121 'xor' 'xor_ln49_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_63)   --->   "%and_ln49_79 = and i32 %add_ln54_12, i32 %xor_ln49_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 1122 'and' 'and_ln49_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1123 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_63 = xor i32 %and_ln49_79, i32 %and_ln49_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1123 'xor' 'xor_ln49_63' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_60 = add i32 %xor_ln49_63, i32 %add_ln54_11" [sha1/sha256_impl1.cpp:49]   --->   Operation 1124 'add' 'add_ln49_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_61 = add i32 %m_15, i32 3248222580" [sha1/sha256_impl1.cpp:49]   --->   Operation 1125 'add' 'add_ln49_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1126 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_62 = add i32 %add_ln49_61, i32 %xor_ln49_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 1126 'add' 'add_ln49_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1127 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_63 = add i32 %add_ln49_62, i32 %add_ln49_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 1127 'add' 'add_ln49_63' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%lshr_ln50_15 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_14, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1128 'partselect' 'lshr_ln50_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%trunc_ln50_45 = trunc i32 %add_ln58_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1129 'trunc' 'trunc_ln50_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%or_ln50_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_45, i30 %lshr_ln50_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1130 'bitconcatenate' 'or_ln50_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%lshr_ln50_93 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_14, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1131 'partselect' 'lshr_ln50_93' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%trunc_ln50_46 = trunc i32 %add_ln58_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1132 'trunc' 'trunc_ln50_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%or_ln50_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_46, i19 %lshr_ln50_93" [sha1/sha256_impl1.cpp:50]   --->   Operation 1133 'bitconcatenate' 'or_ln50_93' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%lshr_ln50_94 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_14, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1134 'partselect' 'lshr_ln50_94' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%trunc_ln50_47 = trunc i32 %add_ln58_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1135 'trunc' 'trunc_ln50_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%or_ln50_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_47, i10 %lshr_ln50_94" [sha1/sha256_impl1.cpp:50]   --->   Operation 1136 'bitconcatenate' 'or_ln50_94' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_61)   --->   "%xor_ln50_60 = xor i32 %or_ln50_15, i32 %or_ln50_93" [sha1/sha256_impl1.cpp:50]   --->   Operation 1137 'xor' 'xor_ln50_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1138 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_61 = xor i32 %xor_ln50_60, i32 %or_ln50_94" [sha1/sha256_impl1.cpp:50]   --->   Operation 1138 'xor' 'xor_ln50_61' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_63)   --->   "%xor_ln50_62 = xor i32 %add_ln58_12, i32 %add_ln58_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1139 'xor' 'xor_ln50_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_63)   --->   "%and_ln50_15 = and i32 %xor_ln50_62, i32 %add_ln58_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1140 'and' 'and_ln50_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_63)   --->   "%and_ln50_79 = and i32 %add_ln58_12, i32 %add_ln58_13" [sha1/sha256_impl1.cpp:50]   --->   Operation 1141 'and' 'and_ln50_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1142 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_63 = xor i32 %and_ln50_15, i32 %and_ln50_79" [sha1/sha256_impl1.cpp:50]   --->   Operation 1142 'xor' 'xor_ln50_63' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1143 [1/1] (0.88ns)   --->   "%add_ln54_15 = add i32 %add_ln49_63, i32 %add_ln58_11" [sha1/sha256_impl1.cpp:54]   --->   Operation 1143 'add' 'add_ln54_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_78 = add i32 %xor_ln50_61, i32 %add_ln49_63" [sha1/sha256_impl1.cpp:58]   --->   Operation 1144 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1145 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_15 = add i32 %add_ln58_78, i32 %xor_ln50_63" [sha1/sha256_impl1.cpp:58]   --->   Operation 1145 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%lshr_ln49_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_15, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1146 'partselect' 'lshr_ln49_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%trunc_ln49_48 = trunc i32 %add_ln54_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1147 'trunc' 'trunc_ln49_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%or_ln49_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_48, i26 %lshr_ln49_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1148 'bitconcatenate' 'or_ln49_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%lshr_ln49_95 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_15, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1149 'partselect' 'lshr_ln49_95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%trunc_ln49_49 = trunc i32 %add_ln54_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1150 'trunc' 'trunc_ln49_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%or_ln49_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_49, i21 %lshr_ln49_95" [sha1/sha256_impl1.cpp:49]   --->   Operation 1151 'bitconcatenate' 'or_ln49_95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%lshr_ln49_96 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_15, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1152 'partselect' 'lshr_ln49_96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%trunc_ln49_50 = trunc i32 %add_ln54_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1153 'trunc' 'trunc_ln49_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%or_ln49_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_50, i7 %lshr_ln49_96" [sha1/sha256_impl1.cpp:49]   --->   Operation 1154 'bitconcatenate' 'or_ln49_96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_65)   --->   "%xor_ln49_64 = xor i32 %or_ln49_16, i32 %or_ln49_95" [sha1/sha256_impl1.cpp:49]   --->   Operation 1155 'xor' 'xor_ln49_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1156 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_65 = xor i32 %xor_ln49_64, i32 %or_ln49_96" [sha1/sha256_impl1.cpp:49]   --->   Operation 1156 'xor' 'xor_ln49_65' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_65 = add i32 %m_16, i32 3835390401" [sha1/sha256_impl1.cpp:49]   --->   Operation 1157 'add' 'add_ln49_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1158 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_66 = add i32 %add_ln49_65, i32 %xor_ln49_65" [sha1/sha256_impl1.cpp:49]   --->   Operation 1158 'add' 'add_ln49_66' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%lshr_ln50_16 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_15, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1159 'partselect' 'lshr_ln50_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%trunc_ln50_48 = trunc i32 %add_ln58_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1160 'trunc' 'trunc_ln50_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%or_ln50_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_48, i30 %lshr_ln50_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1161 'bitconcatenate' 'or_ln50_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%lshr_ln50_95 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_15, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1162 'partselect' 'lshr_ln50_95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%trunc_ln50_49 = trunc i32 %add_ln58_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1163 'trunc' 'trunc_ln50_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%or_ln50_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_49, i19 %lshr_ln50_95" [sha1/sha256_impl1.cpp:50]   --->   Operation 1164 'bitconcatenate' 'or_ln50_95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%lshr_ln50_96 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_15, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1165 'partselect' 'lshr_ln50_96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%trunc_ln50_50 = trunc i32 %add_ln58_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1166 'trunc' 'trunc_ln50_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%or_ln50_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_50, i10 %lshr_ln50_96" [sha1/sha256_impl1.cpp:50]   --->   Operation 1167 'bitconcatenate' 'or_ln50_96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_65)   --->   "%xor_ln50_64 = xor i32 %or_ln50_16, i32 %or_ln50_95" [sha1/sha256_impl1.cpp:50]   --->   Operation 1168 'xor' 'xor_ln50_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1169 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_65 = xor i32 %xor_ln50_64, i32 %or_ln50_96" [sha1/sha256_impl1.cpp:50]   --->   Operation 1169 'xor' 'xor_ln50_65' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.17>
ST_34 : Operation 1170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_21 = add i32 %m_16, i32 %m_7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1170 'add' 'add_ln37_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1171 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_23 = add i32 %add_ln37_22, i32 %add_ln37_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 1171 'add' 'm_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%lshr_ln37_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_23, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1172 'partselect' 'lshr_ln37_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%trunc_ln37_36 = trunc i32 %m_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 1173 'trunc' 'trunc_ln37_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%or_ln37_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_36, i15 %lshr_ln37_9" [sha1/sha256_impl1.cpp:37]   --->   Operation 1174 'bitconcatenate' 'or_ln37_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%lshr_ln37_71 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_23, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1175 'partselect' 'lshr_ln37_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%trunc_ln37_37 = trunc i32 %m_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 1176 'trunc' 'trunc_ln37_37' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%or_ln37_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_37, i13 %lshr_ln37_71" [sha1/sha256_impl1.cpp:37]   --->   Operation 1177 'bitconcatenate' 'or_ln37_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%lshr_ln37_72 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_23, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1178 'partselect' 'lshr_ln37_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%zext_ln37_18 = zext i22 %lshr_ln37_72" [sha1/sha256_impl1.cpp:37]   --->   Operation 1179 'zext' 'zext_ln37_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%xor_ln37_36 = xor i32 %zext_ln37_18, i32 %or_ln37_74" [sha1/sha256_impl1.cpp:37]   --->   Operation 1180 'xor' 'xor_ln37_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%xor_ln37_37 = xor i32 %xor_ln37_36, i32 %or_ln37_9" [sha1/sha256_impl1.cpp:37]   --->   Operation 1181 'xor' 'xor_ln37_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_48, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1182 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%trunc_ln37_38 = trunc i8 %data_load_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 1183 'trunc' 'trunc_ln37_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%or_ln37_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_38, i8 %data_load_10, i8 %data_load_46, i8 %data_load_47, i1 %tmp_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 1184 'bitconcatenate' 'or_ln37_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%tmp_33 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_46, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1185 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%trunc_ln37_39 = trunc i8 %data_load_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 1186 'trunc' 'trunc_ln37_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%or_ln37_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_39, i8 %data_load_47, i8 %data_load_48, i8 %data_load_10, i6 %tmp_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 1187 'bitconcatenate' 'or_ln37_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_48, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1188 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%lshr_ln37_73 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_10, i8 %data_load_46, i8 %data_load_47, i5 %tmp_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 1189 'bitconcatenate' 'lshr_ln37_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%zext_ln37_19 = zext i29 %lshr_ln37_73" [sha1/sha256_impl1.cpp:37]   --->   Operation 1190 'zext' 'zext_ln37_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%xor_ln37_38 = xor i32 %zext_ln37_19, i32 %or_ln37_76" [sha1/sha256_impl1.cpp:37]   --->   Operation 1191 'xor' 'xor_ln37_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_28)   --->   "%xor_ln37_39 = xor i32 %xor_ln37_38, i32 %or_ln37_75" [sha1/sha256_impl1.cpp:37]   --->   Operation 1192 'xor' 'xor_ln37_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_27 = add i32 %m_18, i32 %m_9" [sha1/sha256_impl1.cpp:37]   --->   Operation 1193 'add' 'add_ln37_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1194 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_28 = add i32 %xor_ln37_37, i32 %xor_ln37_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 1194 'add' 'add_ln37_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1195 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_25 = add i32 %add_ln37_28, i32 %add_ln37_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 1195 'add' 'm_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%lshr_ln37_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_25, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1196 'partselect' 'lshr_ln37_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%trunc_ln37_44 = trunc i32 %m_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 1197 'trunc' 'trunc_ln37_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%or_ln37_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_44, i15 %lshr_ln37_11" [sha1/sha256_impl1.cpp:37]   --->   Operation 1198 'bitconcatenate' 'or_ln37_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%lshr_ln37_77 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_25, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1199 'partselect' 'lshr_ln37_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%trunc_ln37_45 = trunc i32 %m_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 1200 'trunc' 'trunc_ln37_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%or_ln37_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_45, i13 %lshr_ln37_77" [sha1/sha256_impl1.cpp:37]   --->   Operation 1201 'bitconcatenate' 'or_ln37_80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%lshr_ln37_78 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_25, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1202 'partselect' 'lshr_ln37_78' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%zext_ln37_22 = zext i22 %lshr_ln37_78" [sha1/sha256_impl1.cpp:37]   --->   Operation 1203 'zext' 'zext_ln37_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%xor_ln37_44 = xor i32 %zext_ln37_22, i32 %or_ln37_80" [sha1/sha256_impl1.cpp:37]   --->   Operation 1204 'xor' 'xor_ln37_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%xor_ln37_45 = xor i32 %xor_ln37_44, i32 %or_ln37_11" [sha1/sha256_impl1.cpp:37]   --->   Operation 1205 'xor' 'xor_ln37_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_54, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1206 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%trunc_ln37_46 = trunc i8 %data_load_54" [sha1/sha256_impl1.cpp:37]   --->   Operation 1207 'trunc' 'trunc_ln37_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%or_ln37_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_46, i8 %data_load_12, i8 %data_load_52, i8 %data_load_53, i1 %tmp_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 1208 'bitconcatenate' 'or_ln37_81' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%tmp_39 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_52, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1209 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%trunc_ln37_47 = trunc i8 %data_load_52" [sha1/sha256_impl1.cpp:37]   --->   Operation 1210 'trunc' 'trunc_ln37_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%or_ln37_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_47, i8 %data_load_53, i8 %data_load_54, i8 %data_load_12, i6 %tmp_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 1211 'bitconcatenate' 'or_ln37_82' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_54, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1212 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%lshr_ln37_79 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_12, i8 %data_load_52, i8 %data_load_53, i5 %tmp_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 1213 'bitconcatenate' 'lshr_ln37_79' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%zext_ln37_23 = zext i29 %lshr_ln37_79" [sha1/sha256_impl1.cpp:37]   --->   Operation 1214 'zext' 'zext_ln37_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%xor_ln37_46 = xor i32 %zext_ln37_23, i32 %or_ln37_82" [sha1/sha256_impl1.cpp:37]   --->   Operation 1215 'xor' 'xor_ln37_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_34)   --->   "%xor_ln37_47 = xor i32 %xor_ln37_46, i32 %or_ln37_81" [sha1/sha256_impl1.cpp:37]   --->   Operation 1216 'xor' 'xor_ln37_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_33 = add i32 %m_20, i32 %m_11" [sha1/sha256_impl1.cpp:37]   --->   Operation 1217 'add' 'add_ln37_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1218 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_34 = add i32 %xor_ln37_45, i32 %xor_ln37_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 1218 'add' 'add_ln37_34' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1219 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_27 = add i32 %add_ln37_34, i32 %add_ln37_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 1219 'add' 'm_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%lshr_ln37_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_27, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1220 'partselect' 'lshr_ln37_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%trunc_ln37_52 = trunc i32 %m_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 1221 'trunc' 'trunc_ln37_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%or_ln37_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_52, i15 %lshr_ln37_13" [sha1/sha256_impl1.cpp:37]   --->   Operation 1222 'bitconcatenate' 'or_ln37_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%lshr_ln37_83 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_27, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1223 'partselect' 'lshr_ln37_83' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%trunc_ln37_53 = trunc i32 %m_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 1224 'trunc' 'trunc_ln37_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%or_ln37_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_53, i13 %lshr_ln37_83" [sha1/sha256_impl1.cpp:37]   --->   Operation 1225 'bitconcatenate' 'or_ln37_86' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%lshr_ln37_84 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_27, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1226 'partselect' 'lshr_ln37_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%zext_ln37_26 = zext i22 %lshr_ln37_84" [sha1/sha256_impl1.cpp:37]   --->   Operation 1227 'zext' 'zext_ln37_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%xor_ln37_52 = xor i32 %zext_ln37_26, i32 %or_ln37_86" [sha1/sha256_impl1.cpp:37]   --->   Operation 1228 'xor' 'xor_ln37_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%xor_ln37_53 = xor i32 %xor_ln37_52, i32 %or_ln37_13" [sha1/sha256_impl1.cpp:37]   --->   Operation 1229 'xor' 'xor_ln37_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_60, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1230 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%trunc_ln37_54 = trunc i8 %data_load_60" [sha1/sha256_impl1.cpp:37]   --->   Operation 1231 'trunc' 'trunc_ln37_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%or_ln37_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_54, i8 %data_load_14, i8 %data_load_58, i8 %data_load_59, i1 %tmp_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 1232 'bitconcatenate' 'or_ln37_87' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%tmp_45 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_58, i32 2, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1233 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%trunc_ln37_55 = trunc i8 %data_load_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 1234 'trunc' 'trunc_ln37_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%or_ln37_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_55, i8 %data_load_59, i8 %data_load_60, i8 %data_load_14, i6 %tmp_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 1235 'bitconcatenate' 'or_ln37_88' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_60, i32 3, i32 7" [sha1/sha256_impl1.cpp:37]   --->   Operation 1236 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%lshr_ln37_85 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_14, i8 %data_load_58, i8 %data_load_59, i5 %tmp_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 1237 'bitconcatenate' 'lshr_ln37_85' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%zext_ln37_27 = zext i29 %lshr_ln37_85" [sha1/sha256_impl1.cpp:37]   --->   Operation 1238 'zext' 'zext_ln37_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%xor_ln37_54 = xor i32 %zext_ln37_27, i32 %or_ln37_88" [sha1/sha256_impl1.cpp:37]   --->   Operation 1239 'xor' 'xor_ln37_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_40)   --->   "%xor_ln37_55 = xor i32 %xor_ln37_54, i32 %or_ln37_87" [sha1/sha256_impl1.cpp:37]   --->   Operation 1240 'xor' 'xor_ln37_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_39 = add i32 %m_22, i32 %m_13" [sha1/sha256_impl1.cpp:37]   --->   Operation 1241 'add' 'add_ln37_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1242 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_40 = add i32 %xor_ln37_53, i32 %xor_ln37_55" [sha1/sha256_impl1.cpp:37]   --->   Operation 1242 'add' 'add_ln37_40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1243 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_29 = add i32 %add_ln37_40, i32 %add_ln37_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 1243 'add' 'm_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_42 = add i32 %m_23, i32 %m_14" [sha1/sha256_impl1.cpp:37]   --->   Operation 1244 'add' 'add_ln37_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1245 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_30 = add i32 %add_ln37_43, i32 %add_ln37_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 1245 'add' 'm_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%lshr_ln37_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_29, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1246 'partselect' 'lshr_ln37_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%trunc_ln37_60 = trunc i32 %m_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 1247 'trunc' 'trunc_ln37_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%or_ln37_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_60, i15 %lshr_ln37_15" [sha1/sha256_impl1.cpp:37]   --->   Operation 1248 'bitconcatenate' 'or_ln37_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%lshr_ln37_89 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_29, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1249 'partselect' 'lshr_ln37_89' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%trunc_ln37_61 = trunc i32 %m_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 1250 'trunc' 'trunc_ln37_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%or_ln37_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_61, i13 %lshr_ln37_89" [sha1/sha256_impl1.cpp:37]   --->   Operation 1251 'bitconcatenate' 'or_ln37_92' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%lshr_ln37_90 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_29, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1252 'partselect' 'lshr_ln37_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%zext_ln37_30 = zext i22 %lshr_ln37_90" [sha1/sha256_impl1.cpp:37]   --->   Operation 1253 'zext' 'zext_ln37_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%xor_ln37_60 = xor i32 %zext_ln37_30, i32 %or_ln37_92" [sha1/sha256_impl1.cpp:37]   --->   Operation 1254 'xor' 'xor_ln37_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%xor_ln37_61 = xor i32 %xor_ln37_60, i32 %or_ln37_15" [sha1/sha256_impl1.cpp:37]   --->   Operation 1255 'xor' 'xor_ln37_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%lshr_ln37_91 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_16, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1256 'partselect' 'lshr_ln37_91' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%trunc_ln37_62 = trunc i32 %m_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 1257 'trunc' 'trunc_ln37_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%or_ln37_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_62, i25 %lshr_ln37_91" [sha1/sha256_impl1.cpp:37]   --->   Operation 1258 'bitconcatenate' 'or_ln37_93' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%lshr_ln37_92 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_16, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1259 'partselect' 'lshr_ln37_92' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%trunc_ln37_63 = trunc i32 %m_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 1260 'trunc' 'trunc_ln37_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%or_ln37_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_63, i14 %lshr_ln37_92" [sha1/sha256_impl1.cpp:37]   --->   Operation 1261 'bitconcatenate' 'or_ln37_94' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%lshr_ln37_93 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_16, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1262 'partselect' 'lshr_ln37_93' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%zext_ln37_31 = zext i29 %lshr_ln37_93" [sha1/sha256_impl1.cpp:37]   --->   Operation 1263 'zext' 'zext_ln37_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%xor_ln37_62 = xor i32 %zext_ln37_31, i32 %or_ln37_94" [sha1/sha256_impl1.cpp:37]   --->   Operation 1264 'xor' 'xor_ln37_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_46)   --->   "%xor_ln37_63 = xor i32 %xor_ln37_62, i32 %or_ln37_93" [sha1/sha256_impl1.cpp:37]   --->   Operation 1265 'xor' 'xor_ln37_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1266 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_46 = add i32 %xor_ln37_61, i32 %xor_ln37_63" [sha1/sha256_impl1.cpp:37]   --->   Operation 1266 'add' 'add_ln37_46' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%lshr_ln37_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_30, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1267 'partselect' 'lshr_ln37_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%trunc_ln37_64 = trunc i32 %m_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 1268 'trunc' 'trunc_ln37_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%or_ln37_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_64, i15 %lshr_ln37_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 1269 'bitconcatenate' 'or_ln37_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%lshr_ln37_94 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_30, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1270 'partselect' 'lshr_ln37_94' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%trunc_ln37_65 = trunc i32 %m_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 1271 'trunc' 'trunc_ln37_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%or_ln37_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_65, i13 %lshr_ln37_94" [sha1/sha256_impl1.cpp:37]   --->   Operation 1272 'bitconcatenate' 'or_ln37_95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%lshr_ln37_95 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_30, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1273 'partselect' 'lshr_ln37_95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%zext_ln37_32 = zext i22 %lshr_ln37_95" [sha1/sha256_impl1.cpp:37]   --->   Operation 1274 'zext' 'zext_ln37_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%xor_ln37_64 = xor i32 %zext_ln37_32, i32 %or_ln37_95" [sha1/sha256_impl1.cpp:37]   --->   Operation 1275 'xor' 'xor_ln37_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%xor_ln37_65 = xor i32 %xor_ln37_64, i32 %or_ln37_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 1276 'xor' 'xor_ln37_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%lshr_ln37_96 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_17, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1277 'partselect' 'lshr_ln37_96' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%trunc_ln37_66 = trunc i32 %m_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 1278 'trunc' 'trunc_ln37_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%or_ln37_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_66, i25 %lshr_ln37_96" [sha1/sha256_impl1.cpp:37]   --->   Operation 1279 'bitconcatenate' 'or_ln37_96' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%lshr_ln37_97 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_17, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1280 'partselect' 'lshr_ln37_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%trunc_ln37_67 = trunc i32 %m_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 1281 'trunc' 'trunc_ln37_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%or_ln37_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_67, i14 %lshr_ln37_97" [sha1/sha256_impl1.cpp:37]   --->   Operation 1282 'bitconcatenate' 'or_ln37_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%lshr_ln37_98 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_17, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1283 'partselect' 'lshr_ln37_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%zext_ln37_33 = zext i29 %lshr_ln37_98" [sha1/sha256_impl1.cpp:37]   --->   Operation 1284 'zext' 'zext_ln37_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%xor_ln37_66 = xor i32 %zext_ln37_33, i32 %or_ln37_97" [sha1/sha256_impl1.cpp:37]   --->   Operation 1285 'xor' 'xor_ln37_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_49)   --->   "%xor_ln37_67 = xor i32 %xor_ln37_66, i32 %or_ln37_96" [sha1/sha256_impl1.cpp:37]   --->   Operation 1286 'xor' 'xor_ln37_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_48 = add i32 %m_25, i32 %m_16" [sha1/sha256_impl1.cpp:37]   --->   Operation 1287 'add' 'add_ln37_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1288 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_49 = add i32 %xor_ln37_65, i32 %xor_ln37_67" [sha1/sha256_impl1.cpp:37]   --->   Operation 1288 'add' 'add_ln37_49' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1289 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_32 = add i32 %add_ln37_49, i32 %add_ln37_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 1289 'add' 'm_32' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%lshr_ln37_18 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_32, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1290 'partselect' 'lshr_ln37_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%trunc_ln37_72 = trunc i32 %m_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 1291 'trunc' 'trunc_ln37_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%or_ln37_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_72, i15 %lshr_ln37_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 1292 'bitconcatenate' 'or_ln37_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%lshr_ln37_104 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_32, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1293 'partselect' 'lshr_ln37_104' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%trunc_ln37_73 = trunc i32 %m_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 1294 'trunc' 'trunc_ln37_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%or_ln37_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_73, i13 %lshr_ln37_104" [sha1/sha256_impl1.cpp:37]   --->   Operation 1295 'bitconcatenate' 'or_ln37_101' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%lshr_ln37_105 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_32, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1296 'partselect' 'lshr_ln37_105' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%zext_ln37_36 = zext i22 %lshr_ln37_105" [sha1/sha256_impl1.cpp:37]   --->   Operation 1297 'zext' 'zext_ln37_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%xor_ln37_72 = xor i32 %zext_ln37_36, i32 %or_ln37_101" [sha1/sha256_impl1.cpp:37]   --->   Operation 1298 'xor' 'xor_ln37_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%xor_ln37_73 = xor i32 %xor_ln37_72, i32 %or_ln37_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 1299 'xor' 'xor_ln37_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%lshr_ln37_106 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_19, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1300 'partselect' 'lshr_ln37_106' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%trunc_ln37_74 = trunc i32 %m_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 1301 'trunc' 'trunc_ln37_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%or_ln37_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_74, i25 %lshr_ln37_106" [sha1/sha256_impl1.cpp:37]   --->   Operation 1302 'bitconcatenate' 'or_ln37_102' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%lshr_ln37_107 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_19, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1303 'partselect' 'lshr_ln37_107' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%trunc_ln37_75 = trunc i32 %m_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 1304 'trunc' 'trunc_ln37_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%or_ln37_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_75, i14 %lshr_ln37_107" [sha1/sha256_impl1.cpp:37]   --->   Operation 1305 'bitconcatenate' 'or_ln37_103' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%lshr_ln37_108 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_19, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1306 'partselect' 'lshr_ln37_108' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%zext_ln37_37 = zext i29 %lshr_ln37_108" [sha1/sha256_impl1.cpp:37]   --->   Operation 1307 'zext' 'zext_ln37_37' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%xor_ln37_74 = xor i32 %zext_ln37_37, i32 %or_ln37_103" [sha1/sha256_impl1.cpp:37]   --->   Operation 1308 'xor' 'xor_ln37_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_55)   --->   "%xor_ln37_75 = xor i32 %xor_ln37_74, i32 %or_ln37_102" [sha1/sha256_impl1.cpp:37]   --->   Operation 1309 'xor' 'xor_ln37_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_54 = add i32 %m_27, i32 %m_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 1310 'add' 'add_ln37_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1311 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_55 = add i32 %xor_ln37_73, i32 %xor_ln37_75" [sha1/sha256_impl1.cpp:37]   --->   Operation 1311 'add' 'add_ln37_55' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1312 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_34 = add i32 %add_ln37_55, i32 %add_ln37_54" [sha1/sha256_impl1.cpp:37]   --->   Operation 1312 'add' 'm_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%lshr_ln37_20 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_34, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1313 'partselect' 'lshr_ln37_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%trunc_ln37_80 = trunc i32 %m_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 1314 'trunc' 'trunc_ln37_80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%or_ln37_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_80, i15 %lshr_ln37_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 1315 'bitconcatenate' 'or_ln37_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%lshr_ln37_114 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_34, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1316 'partselect' 'lshr_ln37_114' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%trunc_ln37_81 = trunc i32 %m_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 1317 'trunc' 'trunc_ln37_81' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%or_ln37_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_81, i13 %lshr_ln37_114" [sha1/sha256_impl1.cpp:37]   --->   Operation 1318 'bitconcatenate' 'or_ln37_107' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%lshr_ln37_115 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_34, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1319 'partselect' 'lshr_ln37_115' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%zext_ln37_40 = zext i22 %lshr_ln37_115" [sha1/sha256_impl1.cpp:37]   --->   Operation 1320 'zext' 'zext_ln37_40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%xor_ln37_80 = xor i32 %zext_ln37_40, i32 %or_ln37_107" [sha1/sha256_impl1.cpp:37]   --->   Operation 1321 'xor' 'xor_ln37_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%xor_ln37_81 = xor i32 %xor_ln37_80, i32 %or_ln37_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 1322 'xor' 'xor_ln37_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%lshr_ln37_116 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_21, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1323 'partselect' 'lshr_ln37_116' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%trunc_ln37_82 = trunc i32 %m_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 1324 'trunc' 'trunc_ln37_82' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%or_ln37_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_82, i25 %lshr_ln37_116" [sha1/sha256_impl1.cpp:37]   --->   Operation 1325 'bitconcatenate' 'or_ln37_108' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%lshr_ln37_117 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_21, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1326 'partselect' 'lshr_ln37_117' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%trunc_ln37_83 = trunc i32 %m_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 1327 'trunc' 'trunc_ln37_83' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%or_ln37_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_83, i14 %lshr_ln37_117" [sha1/sha256_impl1.cpp:37]   --->   Operation 1328 'bitconcatenate' 'or_ln37_109' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%lshr_ln37_118 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_21, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1329 'partselect' 'lshr_ln37_118' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%zext_ln37_41 = zext i29 %lshr_ln37_118" [sha1/sha256_impl1.cpp:37]   --->   Operation 1330 'zext' 'zext_ln37_41' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%xor_ln37_82 = xor i32 %zext_ln37_41, i32 %or_ln37_109" [sha1/sha256_impl1.cpp:37]   --->   Operation 1331 'xor' 'xor_ln37_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_61)   --->   "%xor_ln37_83 = xor i32 %xor_ln37_82, i32 %or_ln37_108" [sha1/sha256_impl1.cpp:37]   --->   Operation 1332 'xor' 'xor_ln37_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_60 = add i32 %m_29, i32 %m_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 1333 'add' 'add_ln37_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1334 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_61 = add i32 %xor_ln37_81, i32 %xor_ln37_83" [sha1/sha256_impl1.cpp:37]   --->   Operation 1334 'add' 'add_ln37_61' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1335 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_36 = add i32 %add_ln37_61, i32 %add_ln37_60" [sha1/sha256_impl1.cpp:37]   --->   Operation 1335 'add' 'm_36' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%lshr_ln37_22 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_36, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1336 'partselect' 'lshr_ln37_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%trunc_ln37_88 = trunc i32 %m_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 1337 'trunc' 'trunc_ln37_88' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%or_ln37_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_88, i15 %lshr_ln37_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 1338 'bitconcatenate' 'or_ln37_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%lshr_ln37_124 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_36, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1339 'partselect' 'lshr_ln37_124' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%trunc_ln37_89 = trunc i32 %m_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 1340 'trunc' 'trunc_ln37_89' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%or_ln37_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_89, i13 %lshr_ln37_124" [sha1/sha256_impl1.cpp:37]   --->   Operation 1341 'bitconcatenate' 'or_ln37_113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%lshr_ln37_125 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_36, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1342 'partselect' 'lshr_ln37_125' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%zext_ln37_44 = zext i22 %lshr_ln37_125" [sha1/sha256_impl1.cpp:37]   --->   Operation 1343 'zext' 'zext_ln37_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%xor_ln37_88 = xor i32 %zext_ln37_44, i32 %or_ln37_113" [sha1/sha256_impl1.cpp:37]   --->   Operation 1344 'xor' 'xor_ln37_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%xor_ln37_89 = xor i32 %xor_ln37_88, i32 %or_ln37_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 1345 'xor' 'xor_ln37_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%lshr_ln37_126 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_23, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1346 'partselect' 'lshr_ln37_126' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%trunc_ln37_90 = trunc i32 %m_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 1347 'trunc' 'trunc_ln37_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%or_ln37_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_90, i25 %lshr_ln37_126" [sha1/sha256_impl1.cpp:37]   --->   Operation 1348 'bitconcatenate' 'or_ln37_114' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%lshr_ln37_127 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_23, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1349 'partselect' 'lshr_ln37_127' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%trunc_ln37_91 = trunc i32 %m_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 1350 'trunc' 'trunc_ln37_91' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%or_ln37_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_91, i14 %lshr_ln37_127" [sha1/sha256_impl1.cpp:37]   --->   Operation 1351 'bitconcatenate' 'or_ln37_115' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%lshr_ln37_128 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_23, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1352 'partselect' 'lshr_ln37_128' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%zext_ln37_45 = zext i29 %lshr_ln37_128" [sha1/sha256_impl1.cpp:37]   --->   Operation 1353 'zext' 'zext_ln37_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%xor_ln37_90 = xor i32 %zext_ln37_45, i32 %or_ln37_115" [sha1/sha256_impl1.cpp:37]   --->   Operation 1354 'xor' 'xor_ln37_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_67)   --->   "%xor_ln37_91 = xor i32 %xor_ln37_90, i32 %or_ln37_114" [sha1/sha256_impl1.cpp:37]   --->   Operation 1355 'xor' 'xor_ln37_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1356 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_67 = add i32 %xor_ln37_89, i32 %xor_ln37_91" [sha1/sha256_impl1.cpp:37]   --->   Operation 1356 'add' 'add_ln37_67' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_67)   --->   "%and_ln49_16 = and i32 %add_ln54_14, i32 %add_ln54_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1357 'and' 'and_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_67)   --->   "%xor_ln49_66 = xor i32 %add_ln54_15, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1358 'xor' 'xor_ln49_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_67)   --->   "%and_ln49_80 = and i32 %add_ln54_13, i32 %xor_ln49_66" [sha1/sha256_impl1.cpp:49]   --->   Operation 1359 'and' 'and_ln49_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1360 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_67 = xor i32 %and_ln49_80, i32 %and_ln49_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1360 'xor' 'xor_ln49_67' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_64 = add i32 %xor_ln49_67, i32 %add_ln54_12" [sha1/sha256_impl1.cpp:49]   --->   Operation 1361 'add' 'add_ln49_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1362 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_67 = add i32 %add_ln49_66, i32 %add_ln49_64" [sha1/sha256_impl1.cpp:49]   --->   Operation 1362 'add' 'add_ln49_67' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_67)   --->   "%xor_ln50_66 = xor i32 %add_ln58_13, i32 %add_ln58_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1363 'xor' 'xor_ln50_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_67)   --->   "%and_ln50_16 = and i32 %xor_ln50_66, i32 %add_ln58_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1364 'and' 'and_ln50_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_67)   --->   "%and_ln50_80 = and i32 %add_ln58_13, i32 %add_ln58_14" [sha1/sha256_impl1.cpp:50]   --->   Operation 1365 'and' 'and_ln50_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1366 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_67 = xor i32 %and_ln50_16, i32 %and_ln50_80" [sha1/sha256_impl1.cpp:50]   --->   Operation 1366 'xor' 'xor_ln50_67' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1367 [1/1] (0.88ns)   --->   "%add_ln54_16 = add i32 %add_ln49_67, i32 %add_ln58_12" [sha1/sha256_impl1.cpp:54]   --->   Operation 1367 'add' 'add_ln54_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_79 = add i32 %xor_ln50_65, i32 %add_ln49_67" [sha1/sha256_impl1.cpp:58]   --->   Operation 1368 'add' 'add_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1369 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_16 = add i32 %add_ln58_79, i32 %xor_ln50_67" [sha1/sha256_impl1.cpp:58]   --->   Operation 1369 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%lshr_ln49_17 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_16, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1370 'partselect' 'lshr_ln49_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%trunc_ln49_51 = trunc i32 %add_ln54_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1371 'trunc' 'trunc_ln49_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%or_ln49_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_51, i26 %lshr_ln49_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1372 'bitconcatenate' 'or_ln49_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%lshr_ln49_97 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_16, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1373 'partselect' 'lshr_ln49_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%trunc_ln49_52 = trunc i32 %add_ln54_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1374 'trunc' 'trunc_ln49_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%or_ln49_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_52, i21 %lshr_ln49_97" [sha1/sha256_impl1.cpp:49]   --->   Operation 1375 'bitconcatenate' 'or_ln49_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%lshr_ln49_98 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_16, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1376 'partselect' 'lshr_ln49_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%trunc_ln49_53 = trunc i32 %add_ln54_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1377 'trunc' 'trunc_ln49_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%or_ln49_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_53, i7 %lshr_ln49_98" [sha1/sha256_impl1.cpp:49]   --->   Operation 1378 'bitconcatenate' 'or_ln49_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_69)   --->   "%xor_ln49_68 = xor i32 %or_ln49_17, i32 %or_ln49_97" [sha1/sha256_impl1.cpp:49]   --->   Operation 1379 'xor' 'xor_ln49_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1380 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_69 = xor i32 %xor_ln49_68, i32 %or_ln49_98" [sha1/sha256_impl1.cpp:49]   --->   Operation 1380 'xor' 'xor_ln49_69' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_71)   --->   "%and_ln49_17 = and i32 %add_ln54_15, i32 %add_ln54_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1381 'and' 'and_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_71)   --->   "%xor_ln49_70 = xor i32 %add_ln54_16, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1382 'xor' 'xor_ln49_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_71)   --->   "%and_ln49_81 = and i32 %add_ln54_14, i32 %xor_ln49_70" [sha1/sha256_impl1.cpp:49]   --->   Operation 1383 'and' 'and_ln49_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1384 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_71 = xor i32 %and_ln49_81, i32 %and_ln49_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1384 'xor' 'xor_ln49_71' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_68 = add i32 %xor_ln49_71, i32 %add_ln54_13" [sha1/sha256_impl1.cpp:49]   --->   Operation 1385 'add' 'add_ln49_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_69 = add i32 %m_17, i32 4022224774" [sha1/sha256_impl1.cpp:49]   --->   Operation 1386 'add' 'add_ln49_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1387 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_70 = add i32 %add_ln49_69, i32 %xor_ln49_69" [sha1/sha256_impl1.cpp:49]   --->   Operation 1387 'add' 'add_ln49_70' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1388 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_71 = add i32 %add_ln49_70, i32 %add_ln49_68" [sha1/sha256_impl1.cpp:49]   --->   Operation 1388 'add' 'add_ln49_71' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%lshr_ln50_17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_16, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1389 'partselect' 'lshr_ln50_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%trunc_ln50_51 = trunc i32 %add_ln58_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1390 'trunc' 'trunc_ln50_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%or_ln50_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_51, i30 %lshr_ln50_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1391 'bitconcatenate' 'or_ln50_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%lshr_ln50_97 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_16, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1392 'partselect' 'lshr_ln50_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%trunc_ln50_52 = trunc i32 %add_ln58_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1393 'trunc' 'trunc_ln50_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%or_ln50_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_52, i19 %lshr_ln50_97" [sha1/sha256_impl1.cpp:50]   --->   Operation 1394 'bitconcatenate' 'or_ln50_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%lshr_ln50_98 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_16, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1395 'partselect' 'lshr_ln50_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%trunc_ln50_53 = trunc i32 %add_ln58_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1396 'trunc' 'trunc_ln50_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%or_ln50_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_53, i10 %lshr_ln50_98" [sha1/sha256_impl1.cpp:50]   --->   Operation 1397 'bitconcatenate' 'or_ln50_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_69)   --->   "%xor_ln50_68 = xor i32 %or_ln50_17, i32 %or_ln50_97" [sha1/sha256_impl1.cpp:50]   --->   Operation 1398 'xor' 'xor_ln50_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1399 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_69 = xor i32 %xor_ln50_68, i32 %or_ln50_98" [sha1/sha256_impl1.cpp:50]   --->   Operation 1399 'xor' 'xor_ln50_69' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_71)   --->   "%xor_ln50_70 = xor i32 %add_ln58_14, i32 %add_ln58_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1400 'xor' 'xor_ln50_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_71)   --->   "%and_ln50_17 = and i32 %xor_ln50_70, i32 %add_ln58_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1401 'and' 'and_ln50_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_71)   --->   "%and_ln50_81 = and i32 %add_ln58_14, i32 %add_ln58_15" [sha1/sha256_impl1.cpp:50]   --->   Operation 1402 'and' 'and_ln50_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1403 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_71 = xor i32 %and_ln50_17, i32 %and_ln50_81" [sha1/sha256_impl1.cpp:50]   --->   Operation 1403 'xor' 'xor_ln50_71' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1404 [1/1] (0.88ns)   --->   "%add_ln54_17 = add i32 %add_ln49_71, i32 %add_ln58_13" [sha1/sha256_impl1.cpp:54]   --->   Operation 1404 'add' 'add_ln54_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_80 = add i32 %xor_ln50_69, i32 %add_ln49_71" [sha1/sha256_impl1.cpp:58]   --->   Operation 1405 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1406 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_17 = add i32 %add_ln58_80, i32 %xor_ln50_71" [sha1/sha256_impl1.cpp:58]   --->   Operation 1406 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%lshr_ln49_18 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_17, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1407 'partselect' 'lshr_ln49_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%trunc_ln49_54 = trunc i32 %add_ln54_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1408 'trunc' 'trunc_ln49_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%or_ln49_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_54, i26 %lshr_ln49_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1409 'bitconcatenate' 'or_ln49_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%lshr_ln49_99 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_17, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1410 'partselect' 'lshr_ln49_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%trunc_ln49_55 = trunc i32 %add_ln54_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1411 'trunc' 'trunc_ln49_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%or_ln49_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_55, i21 %lshr_ln49_99" [sha1/sha256_impl1.cpp:49]   --->   Operation 1412 'bitconcatenate' 'or_ln49_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%lshr_ln49_100 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_17, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1413 'partselect' 'lshr_ln49_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%trunc_ln49_56 = trunc i32 %add_ln54_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1414 'trunc' 'trunc_ln49_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%or_ln49_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_56, i7 %lshr_ln49_100" [sha1/sha256_impl1.cpp:49]   --->   Operation 1415 'bitconcatenate' 'or_ln49_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_73)   --->   "%xor_ln49_72 = xor i32 %or_ln49_18, i32 %or_ln49_99" [sha1/sha256_impl1.cpp:49]   --->   Operation 1416 'xor' 'xor_ln49_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1417 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_73 = xor i32 %xor_ln49_72, i32 %or_ln49_100" [sha1/sha256_impl1.cpp:49]   --->   Operation 1417 'xor' 'xor_ln49_73' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_75)   --->   "%and_ln49_18 = and i32 %add_ln54_16, i32 %add_ln54_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1418 'and' 'and_ln49_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_75)   --->   "%xor_ln49_74 = xor i32 %add_ln54_17, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1419 'xor' 'xor_ln49_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_75)   --->   "%and_ln49_82 = and i32 %add_ln54_15, i32 %xor_ln49_74" [sha1/sha256_impl1.cpp:49]   --->   Operation 1420 'and' 'and_ln49_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1421 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_75 = xor i32 %and_ln49_82, i32 %and_ln49_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1421 'xor' 'xor_ln49_75' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_72 = add i32 %xor_ln49_75, i32 %add_ln54_14" [sha1/sha256_impl1.cpp:49]   --->   Operation 1422 'add' 'add_ln49_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_73 = add i32 %m_18, i32 264347078" [sha1/sha256_impl1.cpp:49]   --->   Operation 1423 'add' 'add_ln49_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1424 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_74 = add i32 %add_ln49_73, i32 %xor_ln49_73" [sha1/sha256_impl1.cpp:49]   --->   Operation 1424 'add' 'add_ln49_74' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1425 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_75 = add i32 %add_ln49_74, i32 %add_ln49_72" [sha1/sha256_impl1.cpp:49]   --->   Operation 1425 'add' 'add_ln49_75' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%lshr_ln50_18 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_17, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1426 'partselect' 'lshr_ln50_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%trunc_ln50_54 = trunc i32 %add_ln58_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1427 'trunc' 'trunc_ln50_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%or_ln50_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_54, i30 %lshr_ln50_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1428 'bitconcatenate' 'or_ln50_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%lshr_ln50_99 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_17, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1429 'partselect' 'lshr_ln50_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%trunc_ln50_55 = trunc i32 %add_ln58_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1430 'trunc' 'trunc_ln50_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%or_ln50_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_55, i19 %lshr_ln50_99" [sha1/sha256_impl1.cpp:50]   --->   Operation 1431 'bitconcatenate' 'or_ln50_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%lshr_ln50_100 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_17, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1432 'partselect' 'lshr_ln50_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%trunc_ln50_56 = trunc i32 %add_ln58_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1433 'trunc' 'trunc_ln50_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%or_ln50_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_56, i10 %lshr_ln50_100" [sha1/sha256_impl1.cpp:50]   --->   Operation 1434 'bitconcatenate' 'or_ln50_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_73)   --->   "%xor_ln50_72 = xor i32 %or_ln50_18, i32 %or_ln50_99" [sha1/sha256_impl1.cpp:50]   --->   Operation 1435 'xor' 'xor_ln50_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1436 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_73 = xor i32 %xor_ln50_72, i32 %or_ln50_100" [sha1/sha256_impl1.cpp:50]   --->   Operation 1436 'xor' 'xor_ln50_73' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1437 [1/1] (0.88ns)   --->   "%add_ln54_18 = add i32 %add_ln49_75, i32 %add_ln58_14" [sha1/sha256_impl1.cpp:54]   --->   Operation 1437 'add' 'add_ln54_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%lshr_ln49_19 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_18, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1438 'partselect' 'lshr_ln49_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%trunc_ln49_57 = trunc i32 %add_ln54_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1439 'trunc' 'trunc_ln49_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%or_ln49_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_57, i26 %lshr_ln49_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1440 'bitconcatenate' 'or_ln49_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%lshr_ln49_101 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_18, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1441 'partselect' 'lshr_ln49_101' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%trunc_ln49_58 = trunc i32 %add_ln54_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1442 'trunc' 'trunc_ln49_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%or_ln49_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_58, i21 %lshr_ln49_101" [sha1/sha256_impl1.cpp:49]   --->   Operation 1443 'bitconcatenate' 'or_ln49_101' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%lshr_ln49_102 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_18, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1444 'partselect' 'lshr_ln49_102' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%trunc_ln49_59 = trunc i32 %add_ln54_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1445 'trunc' 'trunc_ln49_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%or_ln49_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_59, i7 %lshr_ln49_102" [sha1/sha256_impl1.cpp:49]   --->   Operation 1446 'bitconcatenate' 'or_ln49_102' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_77)   --->   "%xor_ln49_76 = xor i32 %or_ln49_19, i32 %or_ln49_101" [sha1/sha256_impl1.cpp:49]   --->   Operation 1447 'xor' 'xor_ln49_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1448 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_77 = xor i32 %xor_ln49_76, i32 %or_ln49_102" [sha1/sha256_impl1.cpp:49]   --->   Operation 1448 'xor' 'xor_ln49_77' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.56>
ST_35 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_75)   --->   "%xor_ln50_74 = xor i32 %add_ln58_15, i32 %add_ln58_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1449 'xor' 'xor_ln50_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_75)   --->   "%and_ln50_18 = and i32 %xor_ln50_74, i32 %add_ln58_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1450 'and' 'and_ln50_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_75)   --->   "%and_ln50_82 = and i32 %add_ln58_15, i32 %add_ln58_16" [sha1/sha256_impl1.cpp:50]   --->   Operation 1451 'and' 'and_ln50_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1452 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_75 = xor i32 %and_ln50_18, i32 %and_ln50_82" [sha1/sha256_impl1.cpp:50]   --->   Operation 1452 'xor' 'xor_ln50_75' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_81 = add i32 %xor_ln50_73, i32 %add_ln49_75" [sha1/sha256_impl1.cpp:58]   --->   Operation 1453 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1454 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_18 = add i32 %add_ln58_81, i32 %xor_ln50_75" [sha1/sha256_impl1.cpp:58]   --->   Operation 1454 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_79)   --->   "%and_ln49_19 = and i32 %add_ln54_17, i32 %add_ln54_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1455 'and' 'and_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_79)   --->   "%xor_ln49_78 = xor i32 %add_ln54_18, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1456 'xor' 'xor_ln49_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_79)   --->   "%and_ln49_83 = and i32 %add_ln54_16, i32 %xor_ln49_78" [sha1/sha256_impl1.cpp:49]   --->   Operation 1457 'and' 'and_ln49_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1458 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_79 = xor i32 %and_ln49_83, i32 %and_ln49_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1458 'xor' 'xor_ln49_79' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_76 = add i32 %xor_ln49_79, i32 %add_ln54_15" [sha1/sha256_impl1.cpp:49]   --->   Operation 1459 'add' 'add_ln49_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_77 = add i32 %m_19, i32 604807628" [sha1/sha256_impl1.cpp:49]   --->   Operation 1460 'add' 'add_ln49_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1461 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_78 = add i32 %add_ln49_77, i32 %xor_ln49_77" [sha1/sha256_impl1.cpp:49]   --->   Operation 1461 'add' 'add_ln49_78' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1462 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_79 = add i32 %add_ln49_78, i32 %add_ln49_76" [sha1/sha256_impl1.cpp:49]   --->   Operation 1462 'add' 'add_ln49_79' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%lshr_ln50_19 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_18, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1463 'partselect' 'lshr_ln50_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%trunc_ln50_57 = trunc i32 %add_ln58_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1464 'trunc' 'trunc_ln50_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%or_ln50_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_57, i30 %lshr_ln50_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1465 'bitconcatenate' 'or_ln50_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%lshr_ln50_101 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_18, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1466 'partselect' 'lshr_ln50_101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%trunc_ln50_58 = trunc i32 %add_ln58_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1467 'trunc' 'trunc_ln50_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%or_ln50_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_58, i19 %lshr_ln50_101" [sha1/sha256_impl1.cpp:50]   --->   Operation 1468 'bitconcatenate' 'or_ln50_101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%lshr_ln50_102 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_18, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1469 'partselect' 'lshr_ln50_102' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%trunc_ln50_59 = trunc i32 %add_ln58_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1470 'trunc' 'trunc_ln50_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%or_ln50_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_59, i10 %lshr_ln50_102" [sha1/sha256_impl1.cpp:50]   --->   Operation 1471 'bitconcatenate' 'or_ln50_102' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_77)   --->   "%xor_ln50_76 = xor i32 %or_ln50_19, i32 %or_ln50_101" [sha1/sha256_impl1.cpp:50]   --->   Operation 1472 'xor' 'xor_ln50_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1473 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_77 = xor i32 %xor_ln50_76, i32 %or_ln50_102" [sha1/sha256_impl1.cpp:50]   --->   Operation 1473 'xor' 'xor_ln50_77' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_79)   --->   "%xor_ln50_78 = xor i32 %add_ln58_16, i32 %add_ln58_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1474 'xor' 'xor_ln50_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_79)   --->   "%and_ln50_19 = and i32 %xor_ln50_78, i32 %add_ln58_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1475 'and' 'and_ln50_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_79)   --->   "%and_ln50_83 = and i32 %add_ln58_16, i32 %add_ln58_17" [sha1/sha256_impl1.cpp:50]   --->   Operation 1476 'and' 'and_ln50_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1477 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_79 = xor i32 %and_ln50_19, i32 %and_ln50_83" [sha1/sha256_impl1.cpp:50]   --->   Operation 1477 'xor' 'xor_ln50_79' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1478 [1/1] (0.88ns)   --->   "%add_ln54_19 = add i32 %add_ln49_79, i32 %add_ln58_15" [sha1/sha256_impl1.cpp:54]   --->   Operation 1478 'add' 'add_ln54_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_82 = add i32 %xor_ln50_77, i32 %add_ln49_79" [sha1/sha256_impl1.cpp:58]   --->   Operation 1479 'add' 'add_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1480 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_19 = add i32 %add_ln58_82, i32 %xor_ln50_79" [sha1/sha256_impl1.cpp:58]   --->   Operation 1480 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%lshr_ln49_20 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_19, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1481 'partselect' 'lshr_ln49_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%trunc_ln49_60 = trunc i32 %add_ln54_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1482 'trunc' 'trunc_ln49_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%or_ln49_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_60, i26 %lshr_ln49_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1483 'bitconcatenate' 'or_ln49_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%lshr_ln49_103 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_19, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1484 'partselect' 'lshr_ln49_103' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%trunc_ln49_61 = trunc i32 %add_ln54_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1485 'trunc' 'trunc_ln49_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%or_ln49_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_61, i21 %lshr_ln49_103" [sha1/sha256_impl1.cpp:49]   --->   Operation 1486 'bitconcatenate' 'or_ln49_103' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%lshr_ln49_104 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_19, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1487 'partselect' 'lshr_ln49_104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%trunc_ln49_62 = trunc i32 %add_ln54_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1488 'trunc' 'trunc_ln49_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%or_ln49_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_62, i7 %lshr_ln49_104" [sha1/sha256_impl1.cpp:49]   --->   Operation 1489 'bitconcatenate' 'or_ln49_104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_81)   --->   "%xor_ln49_80 = xor i32 %or_ln49_20, i32 %or_ln49_103" [sha1/sha256_impl1.cpp:49]   --->   Operation 1490 'xor' 'xor_ln49_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1491 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_81 = xor i32 %xor_ln49_80, i32 %or_ln49_104" [sha1/sha256_impl1.cpp:49]   --->   Operation 1491 'xor' 'xor_ln49_81' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_83)   --->   "%and_ln49_20 = and i32 %add_ln54_18, i32 %add_ln54_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1492 'and' 'and_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_83)   --->   "%xor_ln49_82 = xor i32 %add_ln54_19, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1493 'xor' 'xor_ln49_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_83)   --->   "%and_ln49_84 = and i32 %add_ln54_17, i32 %xor_ln49_82" [sha1/sha256_impl1.cpp:49]   --->   Operation 1494 'and' 'and_ln49_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1495 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_83 = xor i32 %and_ln49_84, i32 %and_ln49_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1495 'xor' 'xor_ln49_83' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_80 = add i32 %xor_ln49_83, i32 %add_ln54_16" [sha1/sha256_impl1.cpp:49]   --->   Operation 1496 'add' 'add_ln49_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_81 = add i32 %m_20, i32 770255983" [sha1/sha256_impl1.cpp:49]   --->   Operation 1497 'add' 'add_ln49_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1498 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_82 = add i32 %add_ln49_81, i32 %xor_ln49_81" [sha1/sha256_impl1.cpp:49]   --->   Operation 1498 'add' 'add_ln49_82' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1499 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_83 = add i32 %add_ln49_82, i32 %add_ln49_80" [sha1/sha256_impl1.cpp:49]   --->   Operation 1499 'add' 'add_ln49_83' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%lshr_ln50_20 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_19, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1500 'partselect' 'lshr_ln50_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%trunc_ln50_60 = trunc i32 %add_ln58_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1501 'trunc' 'trunc_ln50_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%or_ln50_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_60, i30 %lshr_ln50_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1502 'bitconcatenate' 'or_ln50_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%lshr_ln50_103 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_19, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1503 'partselect' 'lshr_ln50_103' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%trunc_ln50_61 = trunc i32 %add_ln58_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1504 'trunc' 'trunc_ln50_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%or_ln50_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_61, i19 %lshr_ln50_103" [sha1/sha256_impl1.cpp:50]   --->   Operation 1505 'bitconcatenate' 'or_ln50_103' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%lshr_ln50_104 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_19, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1506 'partselect' 'lshr_ln50_104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%trunc_ln50_62 = trunc i32 %add_ln58_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1507 'trunc' 'trunc_ln50_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%or_ln50_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_62, i10 %lshr_ln50_104" [sha1/sha256_impl1.cpp:50]   --->   Operation 1508 'bitconcatenate' 'or_ln50_104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_81)   --->   "%xor_ln50_80 = xor i32 %or_ln50_20, i32 %or_ln50_103" [sha1/sha256_impl1.cpp:50]   --->   Operation 1509 'xor' 'xor_ln50_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1510 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_81 = xor i32 %xor_ln50_80, i32 %or_ln50_104" [sha1/sha256_impl1.cpp:50]   --->   Operation 1510 'xor' 'xor_ln50_81' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1511 [1/1] (0.88ns)   --->   "%add_ln54_20 = add i32 %add_ln49_83, i32 %add_ln58_16" [sha1/sha256_impl1.cpp:54]   --->   Operation 1511 'add' 'add_ln54_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%lshr_ln49_21 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_20, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1512 'partselect' 'lshr_ln49_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%trunc_ln49_63 = trunc i32 %add_ln54_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1513 'trunc' 'trunc_ln49_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%or_ln49_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_63, i26 %lshr_ln49_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1514 'bitconcatenate' 'or_ln49_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%lshr_ln49_105 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_20, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1515 'partselect' 'lshr_ln49_105' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%trunc_ln49_64 = trunc i32 %add_ln54_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1516 'trunc' 'trunc_ln49_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%or_ln49_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_64, i21 %lshr_ln49_105" [sha1/sha256_impl1.cpp:49]   --->   Operation 1517 'bitconcatenate' 'or_ln49_105' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%lshr_ln49_106 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_20, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1518 'partselect' 'lshr_ln49_106' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%trunc_ln49_65 = trunc i32 %add_ln54_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1519 'trunc' 'trunc_ln49_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%or_ln49_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_65, i7 %lshr_ln49_106" [sha1/sha256_impl1.cpp:49]   --->   Operation 1520 'bitconcatenate' 'or_ln49_106' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_85)   --->   "%xor_ln49_84 = xor i32 %or_ln49_21, i32 %or_ln49_105" [sha1/sha256_impl1.cpp:49]   --->   Operation 1521 'xor' 'xor_ln49_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1522 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_85 = xor i32 %xor_ln49_84, i32 %or_ln49_106" [sha1/sha256_impl1.cpp:49]   --->   Operation 1522 'xor' 'xor_ln49_85' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_87)   --->   "%and_ln49_21 = and i32 %add_ln54_19, i32 %add_ln54_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1523 'and' 'and_ln49_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_87)   --->   "%xor_ln49_86 = xor i32 %add_ln54_20, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1524 'xor' 'xor_ln49_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_87)   --->   "%and_ln49_85 = and i32 %add_ln54_18, i32 %xor_ln49_86" [sha1/sha256_impl1.cpp:49]   --->   Operation 1525 'and' 'and_ln49_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1526 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_87 = xor i32 %and_ln49_85, i32 %and_ln49_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1526 'xor' 'xor_ln49_87' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_84 = add i32 %xor_ln49_87, i32 %add_ln54_17" [sha1/sha256_impl1.cpp:49]   --->   Operation 1527 'add' 'add_ln49_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_85 = add i32 %m_21, i32 1249150122" [sha1/sha256_impl1.cpp:49]   --->   Operation 1528 'add' 'add_ln49_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1529 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_86 = add i32 %add_ln49_85, i32 %xor_ln49_85" [sha1/sha256_impl1.cpp:49]   --->   Operation 1529 'add' 'add_ln49_86' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1530 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_87 = add i32 %add_ln49_86, i32 %add_ln49_84" [sha1/sha256_impl1.cpp:49]   --->   Operation 1530 'add' 'add_ln49_87' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 6.92>
ST_36 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_83)   --->   "%xor_ln50_82 = xor i32 %add_ln58_17, i32 %add_ln58_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1531 'xor' 'xor_ln50_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_83)   --->   "%and_ln50_20 = and i32 %xor_ln50_82, i32 %add_ln58_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1532 'and' 'and_ln50_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_83)   --->   "%and_ln50_84 = and i32 %add_ln58_17, i32 %add_ln58_18" [sha1/sha256_impl1.cpp:50]   --->   Operation 1533 'and' 'and_ln50_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1534 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_83 = xor i32 %and_ln50_20, i32 %and_ln50_84" [sha1/sha256_impl1.cpp:50]   --->   Operation 1534 'xor' 'xor_ln50_83' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_83 = add i32 %xor_ln50_81, i32 %add_ln49_83" [sha1/sha256_impl1.cpp:58]   --->   Operation 1535 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1536 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_20 = add i32 %add_ln58_83, i32 %xor_ln50_83" [sha1/sha256_impl1.cpp:58]   --->   Operation 1536 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%lshr_ln50_21 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_20, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1537 'partselect' 'lshr_ln50_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%trunc_ln50_63 = trunc i32 %add_ln58_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1538 'trunc' 'trunc_ln50_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%or_ln50_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_63, i30 %lshr_ln50_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1539 'bitconcatenate' 'or_ln50_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%lshr_ln50_105 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_20, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1540 'partselect' 'lshr_ln50_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%trunc_ln50_64 = trunc i32 %add_ln58_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1541 'trunc' 'trunc_ln50_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%or_ln50_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_64, i19 %lshr_ln50_105" [sha1/sha256_impl1.cpp:50]   --->   Operation 1542 'bitconcatenate' 'or_ln50_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%lshr_ln50_106 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_20, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1543 'partselect' 'lshr_ln50_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%trunc_ln50_65 = trunc i32 %add_ln58_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1544 'trunc' 'trunc_ln50_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%or_ln50_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_65, i10 %lshr_ln50_106" [sha1/sha256_impl1.cpp:50]   --->   Operation 1545 'bitconcatenate' 'or_ln50_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_85)   --->   "%xor_ln50_84 = xor i32 %or_ln50_21, i32 %or_ln50_105" [sha1/sha256_impl1.cpp:50]   --->   Operation 1546 'xor' 'xor_ln50_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1547 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_85 = xor i32 %xor_ln50_84, i32 %or_ln50_106" [sha1/sha256_impl1.cpp:50]   --->   Operation 1547 'xor' 'xor_ln50_85' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_87)   --->   "%xor_ln50_86 = xor i32 %add_ln58_18, i32 %add_ln58_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1548 'xor' 'xor_ln50_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_87)   --->   "%and_ln50_21 = and i32 %xor_ln50_86, i32 %add_ln58_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1549 'and' 'and_ln50_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_87)   --->   "%and_ln50_85 = and i32 %add_ln58_18, i32 %add_ln58_19" [sha1/sha256_impl1.cpp:50]   --->   Operation 1550 'and' 'and_ln50_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1551 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_87 = xor i32 %and_ln50_21, i32 %and_ln50_85" [sha1/sha256_impl1.cpp:50]   --->   Operation 1551 'xor' 'xor_ln50_87' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1552 [1/1] (0.88ns)   --->   "%add_ln54_21 = add i32 %add_ln49_87, i32 %add_ln58_17" [sha1/sha256_impl1.cpp:54]   --->   Operation 1552 'add' 'add_ln54_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_84 = add i32 %xor_ln50_85, i32 %add_ln49_87" [sha1/sha256_impl1.cpp:58]   --->   Operation 1553 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1554 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_21 = add i32 %add_ln58_84, i32 %xor_ln50_87" [sha1/sha256_impl1.cpp:58]   --->   Operation 1554 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%lshr_ln49_22 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_21, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1555 'partselect' 'lshr_ln49_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%trunc_ln49_66 = trunc i32 %add_ln54_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1556 'trunc' 'trunc_ln49_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%or_ln49_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_66, i26 %lshr_ln49_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1557 'bitconcatenate' 'or_ln49_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%lshr_ln49_107 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_21, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1558 'partselect' 'lshr_ln49_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%trunc_ln49_67 = trunc i32 %add_ln54_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1559 'trunc' 'trunc_ln49_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%or_ln49_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_67, i21 %lshr_ln49_107" [sha1/sha256_impl1.cpp:49]   --->   Operation 1560 'bitconcatenate' 'or_ln49_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%lshr_ln49_108 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_21, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1561 'partselect' 'lshr_ln49_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%trunc_ln49_68 = trunc i32 %add_ln54_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1562 'trunc' 'trunc_ln49_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%or_ln49_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_68, i7 %lshr_ln49_108" [sha1/sha256_impl1.cpp:49]   --->   Operation 1563 'bitconcatenate' 'or_ln49_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_89)   --->   "%xor_ln49_88 = xor i32 %or_ln49_22, i32 %or_ln49_107" [sha1/sha256_impl1.cpp:49]   --->   Operation 1564 'xor' 'xor_ln49_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1565 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_89 = xor i32 %xor_ln49_88, i32 %or_ln49_108" [sha1/sha256_impl1.cpp:49]   --->   Operation 1565 'xor' 'xor_ln49_89' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_91)   --->   "%and_ln49_22 = and i32 %add_ln54_20, i32 %add_ln54_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1566 'and' 'and_ln49_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_91)   --->   "%xor_ln49_90 = xor i32 %add_ln54_21, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1567 'xor' 'xor_ln49_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_91)   --->   "%and_ln49_86 = and i32 %add_ln54_19, i32 %xor_ln49_90" [sha1/sha256_impl1.cpp:49]   --->   Operation 1568 'and' 'and_ln49_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1569 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_91 = xor i32 %and_ln49_86, i32 %and_ln49_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1569 'xor' 'xor_ln49_91' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_88 = add i32 %xor_ln49_91, i32 %add_ln54_18" [sha1/sha256_impl1.cpp:49]   --->   Operation 1570 'add' 'add_ln49_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_89 = add i32 %m_22, i32 1555081692" [sha1/sha256_impl1.cpp:49]   --->   Operation 1571 'add' 'add_ln49_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1572 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_90 = add i32 %add_ln49_89, i32 %xor_ln49_89" [sha1/sha256_impl1.cpp:49]   --->   Operation 1572 'add' 'add_ln49_90' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1573 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_91 = add i32 %add_ln49_90, i32 %add_ln49_88" [sha1/sha256_impl1.cpp:49]   --->   Operation 1573 'add' 'add_ln49_91' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%lshr_ln50_22 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_21, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1574 'partselect' 'lshr_ln50_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%trunc_ln50_66 = trunc i32 %add_ln58_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1575 'trunc' 'trunc_ln50_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%or_ln50_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_66, i30 %lshr_ln50_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1576 'bitconcatenate' 'or_ln50_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%lshr_ln50_107 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_21, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1577 'partselect' 'lshr_ln50_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%trunc_ln50_67 = trunc i32 %add_ln58_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1578 'trunc' 'trunc_ln50_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%or_ln50_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_67, i19 %lshr_ln50_107" [sha1/sha256_impl1.cpp:50]   --->   Operation 1579 'bitconcatenate' 'or_ln50_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%lshr_ln50_108 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_21, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1580 'partselect' 'lshr_ln50_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%trunc_ln50_68 = trunc i32 %add_ln58_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1581 'trunc' 'trunc_ln50_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%or_ln50_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_68, i10 %lshr_ln50_108" [sha1/sha256_impl1.cpp:50]   --->   Operation 1582 'bitconcatenate' 'or_ln50_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_89)   --->   "%xor_ln50_88 = xor i32 %or_ln50_22, i32 %or_ln50_107" [sha1/sha256_impl1.cpp:50]   --->   Operation 1583 'xor' 'xor_ln50_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1584 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_89 = xor i32 %xor_ln50_88, i32 %or_ln50_108" [sha1/sha256_impl1.cpp:50]   --->   Operation 1584 'xor' 'xor_ln50_89' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_91)   --->   "%xor_ln50_90 = xor i32 %add_ln58_19, i32 %add_ln58_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1585 'xor' 'xor_ln50_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_91)   --->   "%and_ln50_22 = and i32 %xor_ln50_90, i32 %add_ln58_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1586 'and' 'and_ln50_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_91)   --->   "%and_ln50_86 = and i32 %add_ln58_19, i32 %add_ln58_20" [sha1/sha256_impl1.cpp:50]   --->   Operation 1587 'and' 'and_ln50_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1588 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_91 = xor i32 %and_ln50_22, i32 %and_ln50_86" [sha1/sha256_impl1.cpp:50]   --->   Operation 1588 'xor' 'xor_ln50_91' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1589 [1/1] (0.88ns)   --->   "%add_ln54_22 = add i32 %add_ln49_91, i32 %add_ln58_18" [sha1/sha256_impl1.cpp:54]   --->   Operation 1589 'add' 'add_ln54_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_85 = add i32 %xor_ln50_89, i32 %add_ln49_91" [sha1/sha256_impl1.cpp:58]   --->   Operation 1590 'add' 'add_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1591 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_22 = add i32 %add_ln58_85, i32 %xor_ln50_91" [sha1/sha256_impl1.cpp:58]   --->   Operation 1591 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%lshr_ln49_23 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_22, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1592 'partselect' 'lshr_ln49_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%trunc_ln49_69 = trunc i32 %add_ln54_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1593 'trunc' 'trunc_ln49_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%or_ln49_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_69, i26 %lshr_ln49_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1594 'bitconcatenate' 'or_ln49_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%lshr_ln49_109 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_22, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1595 'partselect' 'lshr_ln49_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%trunc_ln49_70 = trunc i32 %add_ln54_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1596 'trunc' 'trunc_ln49_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%or_ln49_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_70, i21 %lshr_ln49_109" [sha1/sha256_impl1.cpp:49]   --->   Operation 1597 'bitconcatenate' 'or_ln49_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%lshr_ln49_110 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_22, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1598 'partselect' 'lshr_ln49_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%trunc_ln49_71 = trunc i32 %add_ln54_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1599 'trunc' 'trunc_ln49_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%or_ln49_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_71, i7 %lshr_ln49_110" [sha1/sha256_impl1.cpp:49]   --->   Operation 1600 'bitconcatenate' 'or_ln49_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_93)   --->   "%xor_ln49_92 = xor i32 %or_ln49_23, i32 %or_ln49_109" [sha1/sha256_impl1.cpp:49]   --->   Operation 1601 'xor' 'xor_ln49_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1602 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_93 = xor i32 %xor_ln49_92, i32 %or_ln49_110" [sha1/sha256_impl1.cpp:49]   --->   Operation 1602 'xor' 'xor_ln49_93' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_95)   --->   "%and_ln49_23 = and i32 %add_ln54_21, i32 %add_ln54_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1603 'and' 'and_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_95)   --->   "%xor_ln49_94 = xor i32 %add_ln54_22, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1604 'xor' 'xor_ln49_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_95)   --->   "%and_ln49_87 = and i32 %add_ln54_20, i32 %xor_ln49_94" [sha1/sha256_impl1.cpp:49]   --->   Operation 1605 'and' 'and_ln49_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1606 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_95 = xor i32 %and_ln49_87, i32 %and_ln49_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1606 'xor' 'xor_ln49_95' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_92 = add i32 %xor_ln49_95, i32 %add_ln54_19" [sha1/sha256_impl1.cpp:49]   --->   Operation 1607 'add' 'add_ln49_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_93 = add i32 %m_23, i32 1996064986" [sha1/sha256_impl1.cpp:49]   --->   Operation 1608 'add' 'add_ln49_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1609 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_94 = add i32 %add_ln49_93, i32 %xor_ln49_93" [sha1/sha256_impl1.cpp:49]   --->   Operation 1609 'add' 'add_ln49_94' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1610 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_95 = add i32 %add_ln49_94, i32 %add_ln49_92" [sha1/sha256_impl1.cpp:49]   --->   Operation 1610 'add' 'add_ln49_95' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%lshr_ln50_23 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_22, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1611 'partselect' 'lshr_ln50_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%trunc_ln50_69 = trunc i32 %add_ln58_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1612 'trunc' 'trunc_ln50_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%or_ln50_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_69, i30 %lshr_ln50_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1613 'bitconcatenate' 'or_ln50_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%lshr_ln50_109 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_22, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1614 'partselect' 'lshr_ln50_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%trunc_ln50_70 = trunc i32 %add_ln58_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1615 'trunc' 'trunc_ln50_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%or_ln50_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_70, i19 %lshr_ln50_109" [sha1/sha256_impl1.cpp:50]   --->   Operation 1616 'bitconcatenate' 'or_ln50_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%lshr_ln50_110 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_22, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1617 'partselect' 'lshr_ln50_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%trunc_ln50_71 = trunc i32 %add_ln58_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1618 'trunc' 'trunc_ln50_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%or_ln50_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_71, i10 %lshr_ln50_110" [sha1/sha256_impl1.cpp:50]   --->   Operation 1619 'bitconcatenate' 'or_ln50_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_93)   --->   "%xor_ln50_92 = xor i32 %or_ln50_23, i32 %or_ln50_109" [sha1/sha256_impl1.cpp:50]   --->   Operation 1620 'xor' 'xor_ln50_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1621 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_93 = xor i32 %xor_ln50_92, i32 %or_ln50_110" [sha1/sha256_impl1.cpp:50]   --->   Operation 1621 'xor' 'xor_ln50_93' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1622 [1/1] (0.88ns)   --->   "%add_ln54_23 = add i32 %add_ln49_95, i32 %add_ln58_19" [sha1/sha256_impl1.cpp:54]   --->   Operation 1622 'add' 'add_ln54_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%lshr_ln49_24 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_23, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1623 'partselect' 'lshr_ln49_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%trunc_ln49_72 = trunc i32 %add_ln54_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1624 'trunc' 'trunc_ln49_72' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%or_ln49_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_72, i26 %lshr_ln49_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1625 'bitconcatenate' 'or_ln49_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%lshr_ln49_111 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_23, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1626 'partselect' 'lshr_ln49_111' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%trunc_ln49_73 = trunc i32 %add_ln54_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1627 'trunc' 'trunc_ln49_73' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%or_ln49_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_73, i21 %lshr_ln49_111" [sha1/sha256_impl1.cpp:49]   --->   Operation 1628 'bitconcatenate' 'or_ln49_111' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%lshr_ln49_112 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_23, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1629 'partselect' 'lshr_ln49_112' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%trunc_ln49_74 = trunc i32 %add_ln54_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1630 'trunc' 'trunc_ln49_74' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%or_ln49_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_74, i7 %lshr_ln49_112" [sha1/sha256_impl1.cpp:49]   --->   Operation 1631 'bitconcatenate' 'or_ln49_112' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_97)   --->   "%xor_ln49_96 = xor i32 %or_ln49_24, i32 %or_ln49_111" [sha1/sha256_impl1.cpp:49]   --->   Operation 1632 'xor' 'xor_ln49_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1633 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_97 = xor i32 %xor_ln49_96, i32 %or_ln49_112" [sha1/sha256_impl1.cpp:49]   --->   Operation 1633 'xor' 'xor_ln49_97' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_97 = add i32 %xor_ln49_97, i32 %m_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1634 'add' 'add_ln49_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1635 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_98 = add i32 %add_ln49_97, i32 %add_ln54_20" [sha1/sha256_impl1.cpp:49]   --->   Operation 1635 'add' 'add_ln49_98' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 7.13>
ST_37 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_95)   --->   "%xor_ln50_94 = xor i32 %add_ln58_20, i32 %add_ln58_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1636 'xor' 'xor_ln50_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_95)   --->   "%and_ln50_23 = and i32 %xor_ln50_94, i32 %add_ln58_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1637 'and' 'and_ln50_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_95)   --->   "%and_ln50_87 = and i32 %add_ln58_20, i32 %add_ln58_21" [sha1/sha256_impl1.cpp:50]   --->   Operation 1638 'and' 'and_ln50_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1639 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_95 = xor i32 %and_ln50_23, i32 %and_ln50_87" [sha1/sha256_impl1.cpp:50]   --->   Operation 1639 'xor' 'xor_ln50_95' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_86 = add i32 %xor_ln50_93, i32 %add_ln49_95" [sha1/sha256_impl1.cpp:58]   --->   Operation 1640 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1641 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_23 = add i32 %add_ln58_86, i32 %xor_ln50_95" [sha1/sha256_impl1.cpp:58]   --->   Operation 1641 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_99)   --->   "%and_ln49_24 = and i32 %add_ln54_22, i32 %add_ln54_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1642 'and' 'and_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_99)   --->   "%xor_ln49_98 = xor i32 %add_ln54_23, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1643 'xor' 'xor_ln49_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_99)   --->   "%and_ln49_88 = and i32 %add_ln54_21, i32 %xor_ln49_98" [sha1/sha256_impl1.cpp:49]   --->   Operation 1644 'and' 'and_ln49_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1645 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_99 = xor i32 %and_ln49_88, i32 %and_ln49_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1645 'xor' 'xor_ln49_99' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_96 = add i32 %xor_ln49_99, i32 2554220882" [sha1/sha256_impl1.cpp:49]   --->   Operation 1646 'add' 'add_ln49_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1647 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_99 = add i32 %add_ln49_98, i32 %add_ln49_96" [sha1/sha256_impl1.cpp:49]   --->   Operation 1647 'add' 'add_ln49_99' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%lshr_ln50_24 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_23, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1648 'partselect' 'lshr_ln50_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%trunc_ln50_72 = trunc i32 %add_ln58_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1649 'trunc' 'trunc_ln50_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%or_ln50_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_72, i30 %lshr_ln50_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1650 'bitconcatenate' 'or_ln50_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%lshr_ln50_111 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_23, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1651 'partselect' 'lshr_ln50_111' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%trunc_ln50_73 = trunc i32 %add_ln58_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1652 'trunc' 'trunc_ln50_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%or_ln50_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_73, i19 %lshr_ln50_111" [sha1/sha256_impl1.cpp:50]   --->   Operation 1653 'bitconcatenate' 'or_ln50_111' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%lshr_ln50_112 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_23, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1654 'partselect' 'lshr_ln50_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%trunc_ln50_74 = trunc i32 %add_ln58_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1655 'trunc' 'trunc_ln50_74' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%or_ln50_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_74, i10 %lshr_ln50_112" [sha1/sha256_impl1.cpp:50]   --->   Operation 1656 'bitconcatenate' 'or_ln50_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_97)   --->   "%xor_ln50_96 = xor i32 %or_ln50_24, i32 %or_ln50_111" [sha1/sha256_impl1.cpp:50]   --->   Operation 1657 'xor' 'xor_ln50_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1658 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_97 = xor i32 %xor_ln50_96, i32 %or_ln50_112" [sha1/sha256_impl1.cpp:50]   --->   Operation 1658 'xor' 'xor_ln50_97' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_99)   --->   "%xor_ln50_98 = xor i32 %add_ln58_21, i32 %add_ln58_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1659 'xor' 'xor_ln50_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_99)   --->   "%and_ln50_24 = and i32 %xor_ln50_98, i32 %add_ln58_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1660 'and' 'and_ln50_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_99)   --->   "%and_ln50_88 = and i32 %add_ln58_21, i32 %add_ln58_22" [sha1/sha256_impl1.cpp:50]   --->   Operation 1661 'and' 'and_ln50_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1662 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_99 = xor i32 %and_ln50_24, i32 %and_ln50_88" [sha1/sha256_impl1.cpp:50]   --->   Operation 1662 'xor' 'xor_ln50_99' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1663 [1/1] (0.88ns)   --->   "%add_ln54_24 = add i32 %add_ln49_99, i32 %add_ln58_20" [sha1/sha256_impl1.cpp:54]   --->   Operation 1663 'add' 'add_ln54_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_87 = add i32 %xor_ln50_97, i32 %add_ln49_99" [sha1/sha256_impl1.cpp:58]   --->   Operation 1664 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1665 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_24 = add i32 %add_ln58_87, i32 %xor_ln50_99" [sha1/sha256_impl1.cpp:58]   --->   Operation 1665 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%lshr_ln49_25 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_24, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1666 'partselect' 'lshr_ln49_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%trunc_ln49_75 = trunc i32 %add_ln54_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1667 'trunc' 'trunc_ln49_75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%or_ln49_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_75, i26 %lshr_ln49_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1668 'bitconcatenate' 'or_ln49_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%lshr_ln49_113 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_24, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1669 'partselect' 'lshr_ln49_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%trunc_ln49_76 = trunc i32 %add_ln54_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1670 'trunc' 'trunc_ln49_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%or_ln49_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_76, i21 %lshr_ln49_113" [sha1/sha256_impl1.cpp:49]   --->   Operation 1671 'bitconcatenate' 'or_ln49_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%lshr_ln49_114 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_24, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1672 'partselect' 'lshr_ln49_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%trunc_ln49_77 = trunc i32 %add_ln54_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1673 'trunc' 'trunc_ln49_77' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%or_ln49_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_77, i7 %lshr_ln49_114" [sha1/sha256_impl1.cpp:49]   --->   Operation 1674 'bitconcatenate' 'or_ln49_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_101)   --->   "%xor_ln49_100 = xor i32 %or_ln49_25, i32 %or_ln49_113" [sha1/sha256_impl1.cpp:49]   --->   Operation 1675 'xor' 'xor_ln49_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1676 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_101 = xor i32 %xor_ln49_100, i32 %or_ln49_114" [sha1/sha256_impl1.cpp:49]   --->   Operation 1676 'xor' 'xor_ln49_101' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_103)   --->   "%and_ln49_25 = and i32 %add_ln54_23, i32 %add_ln54_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1677 'and' 'and_ln49_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_103)   --->   "%xor_ln49_102 = xor i32 %add_ln54_24, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1678 'xor' 'xor_ln49_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_103)   --->   "%and_ln49_89 = and i32 %add_ln54_22, i32 %xor_ln49_102" [sha1/sha256_impl1.cpp:49]   --->   Operation 1679 'and' 'and_ln49_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1680 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_103 = xor i32 %and_ln49_89, i32 %and_ln49_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1680 'xor' 'xor_ln49_103' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_100 = add i32 %xor_ln49_103, i32 2821834349" [sha1/sha256_impl1.cpp:49]   --->   Operation 1681 'add' 'add_ln49_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_101 = add i32 %xor_ln49_101, i32 %m_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1682 'add' 'add_ln49_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1683 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_102 = add i32 %add_ln49_101, i32 %add_ln54_21" [sha1/sha256_impl1.cpp:49]   --->   Operation 1683 'add' 'add_ln49_102' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1684 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_103 = add i32 %add_ln49_102, i32 %add_ln49_100" [sha1/sha256_impl1.cpp:49]   --->   Operation 1684 'add' 'add_ln49_103' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%lshr_ln50_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_24, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1685 'partselect' 'lshr_ln50_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%trunc_ln50_75 = trunc i32 %add_ln58_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1686 'trunc' 'trunc_ln50_75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%or_ln50_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_75, i30 %lshr_ln50_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1687 'bitconcatenate' 'or_ln50_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%lshr_ln50_113 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_24, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1688 'partselect' 'lshr_ln50_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%trunc_ln50_76 = trunc i32 %add_ln58_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1689 'trunc' 'trunc_ln50_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%or_ln50_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_76, i19 %lshr_ln50_113" [sha1/sha256_impl1.cpp:50]   --->   Operation 1690 'bitconcatenate' 'or_ln50_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%lshr_ln50_114 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_24, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1691 'partselect' 'lshr_ln50_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%trunc_ln50_77 = trunc i32 %add_ln58_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1692 'trunc' 'trunc_ln50_77' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%or_ln50_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_77, i10 %lshr_ln50_114" [sha1/sha256_impl1.cpp:50]   --->   Operation 1693 'bitconcatenate' 'or_ln50_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_101)   --->   "%xor_ln50_100 = xor i32 %or_ln50_25, i32 %or_ln50_113" [sha1/sha256_impl1.cpp:50]   --->   Operation 1694 'xor' 'xor_ln50_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1695 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_101 = xor i32 %xor_ln50_100, i32 %or_ln50_114" [sha1/sha256_impl1.cpp:50]   --->   Operation 1695 'xor' 'xor_ln50_101' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_103)   --->   "%xor_ln50_102 = xor i32 %add_ln58_22, i32 %add_ln58_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1696 'xor' 'xor_ln50_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_103)   --->   "%and_ln50_25 = and i32 %xor_ln50_102, i32 %add_ln58_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1697 'and' 'and_ln50_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_103)   --->   "%and_ln50_89 = and i32 %add_ln58_22, i32 %add_ln58_23" [sha1/sha256_impl1.cpp:50]   --->   Operation 1698 'and' 'and_ln50_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1699 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_103 = xor i32 %and_ln50_25, i32 %and_ln50_89" [sha1/sha256_impl1.cpp:50]   --->   Operation 1699 'xor' 'xor_ln50_103' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1700 [1/1] (0.88ns)   --->   "%add_ln54_25 = add i32 %add_ln49_103, i32 %add_ln58_21" [sha1/sha256_impl1.cpp:54]   --->   Operation 1700 'add' 'add_ln54_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_88 = add i32 %xor_ln50_101, i32 %add_ln49_103" [sha1/sha256_impl1.cpp:58]   --->   Operation 1701 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1702 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_25 = add i32 %add_ln58_88, i32 %xor_ln50_103" [sha1/sha256_impl1.cpp:58]   --->   Operation 1702 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%lshr_ln49_26 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_25, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1703 'partselect' 'lshr_ln49_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%trunc_ln49_78 = trunc i32 %add_ln54_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1704 'trunc' 'trunc_ln49_78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%or_ln49_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_78, i26 %lshr_ln49_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1705 'bitconcatenate' 'or_ln49_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%lshr_ln49_115 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_25, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1706 'partselect' 'lshr_ln49_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%trunc_ln49_79 = trunc i32 %add_ln54_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1707 'trunc' 'trunc_ln49_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%or_ln49_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_79, i21 %lshr_ln49_115" [sha1/sha256_impl1.cpp:49]   --->   Operation 1708 'bitconcatenate' 'or_ln49_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%lshr_ln49_116 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_25, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1709 'partselect' 'lshr_ln49_116' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%trunc_ln49_80 = trunc i32 %add_ln54_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1710 'trunc' 'trunc_ln49_80' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%or_ln49_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_80, i7 %lshr_ln49_116" [sha1/sha256_impl1.cpp:49]   --->   Operation 1711 'bitconcatenate' 'or_ln49_116' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_105)   --->   "%xor_ln49_104 = xor i32 %or_ln49_26, i32 %or_ln49_115" [sha1/sha256_impl1.cpp:49]   --->   Operation 1712 'xor' 'xor_ln49_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1713 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_105 = xor i32 %xor_ln49_104, i32 %or_ln49_116" [sha1/sha256_impl1.cpp:49]   --->   Operation 1713 'xor' 'xor_ln49_105' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_107)   --->   "%and_ln49_26 = and i32 %add_ln54_24, i32 %add_ln54_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1714 'and' 'and_ln49_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_107)   --->   "%xor_ln49_106 = xor i32 %add_ln54_25, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1715 'xor' 'xor_ln49_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_107)   --->   "%and_ln49_90 = and i32 %add_ln54_23, i32 %xor_ln49_106" [sha1/sha256_impl1.cpp:49]   --->   Operation 1716 'and' 'and_ln49_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1717 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_107 = xor i32 %and_ln49_90, i32 %and_ln49_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1717 'xor' 'xor_ln49_107' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_104 = add i32 %xor_ln49_107, i32 2952996808" [sha1/sha256_impl1.cpp:49]   --->   Operation 1718 'add' 'add_ln49_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_105 = add i32 %xor_ln49_105, i32 %m_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1719 'add' 'add_ln49_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1720 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_106 = add i32 %add_ln49_105, i32 %add_ln54_22" [sha1/sha256_impl1.cpp:49]   --->   Operation 1720 'add' 'add_ln49_106' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1721 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_107 = add i32 %add_ln49_106, i32 %add_ln49_104" [sha1/sha256_impl1.cpp:49]   --->   Operation 1721 'add' 'add_ln49_107' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%lshr_ln50_26 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_25, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1722 'partselect' 'lshr_ln50_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%trunc_ln50_78 = trunc i32 %add_ln58_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1723 'trunc' 'trunc_ln50_78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%or_ln50_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_78, i30 %lshr_ln50_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 1724 'bitconcatenate' 'or_ln50_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%lshr_ln50_115 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_25, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1725 'partselect' 'lshr_ln50_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%trunc_ln50_79 = trunc i32 %add_ln58_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1726 'trunc' 'trunc_ln50_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%or_ln50_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_79, i19 %lshr_ln50_115" [sha1/sha256_impl1.cpp:50]   --->   Operation 1727 'bitconcatenate' 'or_ln50_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%lshr_ln50_116 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_25, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1728 'partselect' 'lshr_ln50_116' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%trunc_ln50_80 = trunc i32 %add_ln58_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1729 'trunc' 'trunc_ln50_80' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%or_ln50_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_80, i10 %lshr_ln50_116" [sha1/sha256_impl1.cpp:50]   --->   Operation 1730 'bitconcatenate' 'or_ln50_116' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_105)   --->   "%xor_ln50_104 = xor i32 %or_ln50_26, i32 %or_ln50_115" [sha1/sha256_impl1.cpp:50]   --->   Operation 1731 'xor' 'xor_ln50_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1732 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_105 = xor i32 %xor_ln50_104, i32 %or_ln50_116" [sha1/sha256_impl1.cpp:50]   --->   Operation 1732 'xor' 'xor_ln50_105' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1733 [1/1] (0.88ns)   --->   "%add_ln54_26 = add i32 %add_ln49_107, i32 %add_ln58_22" [sha1/sha256_impl1.cpp:54]   --->   Operation 1733 'add' 'add_ln54_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%lshr_ln49_27 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_26, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1734 'partselect' 'lshr_ln49_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%trunc_ln49_81 = trunc i32 %add_ln54_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1735 'trunc' 'trunc_ln49_81' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%or_ln49_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_81, i26 %lshr_ln49_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1736 'bitconcatenate' 'or_ln49_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%lshr_ln49_117 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_26, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1737 'partselect' 'lshr_ln49_117' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%trunc_ln49_82 = trunc i32 %add_ln54_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1738 'trunc' 'trunc_ln49_82' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%or_ln49_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_82, i21 %lshr_ln49_117" [sha1/sha256_impl1.cpp:49]   --->   Operation 1739 'bitconcatenate' 'or_ln49_117' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%lshr_ln49_118 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_26, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1740 'partselect' 'lshr_ln49_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%trunc_ln49_83 = trunc i32 %add_ln54_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1741 'trunc' 'trunc_ln49_83' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%or_ln49_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_83, i7 %lshr_ln49_118" [sha1/sha256_impl1.cpp:49]   --->   Operation 1742 'bitconcatenate' 'or_ln49_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_109)   --->   "%xor_ln49_108 = xor i32 %or_ln49_27, i32 %or_ln49_117" [sha1/sha256_impl1.cpp:49]   --->   Operation 1743 'xor' 'xor_ln49_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1744 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_109 = xor i32 %xor_ln49_108, i32 %or_ln49_118" [sha1/sha256_impl1.cpp:49]   --->   Operation 1744 'xor' 'xor_ln49_109' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.56>
ST_38 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_107)   --->   "%xor_ln50_106 = xor i32 %add_ln58_23, i32 %add_ln58_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1745 'xor' 'xor_ln50_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_107)   --->   "%and_ln50_26 = and i32 %xor_ln50_106, i32 %add_ln58_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1746 'and' 'and_ln50_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_107)   --->   "%and_ln50_90 = and i32 %add_ln58_23, i32 %add_ln58_24" [sha1/sha256_impl1.cpp:50]   --->   Operation 1747 'and' 'and_ln50_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1748 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_107 = xor i32 %and_ln50_26, i32 %and_ln50_90" [sha1/sha256_impl1.cpp:50]   --->   Operation 1748 'xor' 'xor_ln50_107' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_89 = add i32 %xor_ln50_105, i32 %add_ln49_107" [sha1/sha256_impl1.cpp:58]   --->   Operation 1749 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1750 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_26 = add i32 %add_ln58_89, i32 %xor_ln50_107" [sha1/sha256_impl1.cpp:58]   --->   Operation 1750 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_111)   --->   "%and_ln49_27 = and i32 %add_ln54_25, i32 %add_ln54_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 1751 'and' 'and_ln49_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_111)   --->   "%xor_ln49_110 = xor i32 %add_ln54_26, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1752 'xor' 'xor_ln49_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_111)   --->   "%and_ln49_91 = and i32 %add_ln54_24, i32 %xor_ln49_110" [sha1/sha256_impl1.cpp:49]   --->   Operation 1753 'and' 'and_ln49_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1754 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_111 = xor i32 %and_ln49_91, i32 %and_ln49_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1754 'xor' 'xor_ln49_111' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_108 = add i32 %xor_ln49_111, i32 3210313671" [sha1/sha256_impl1.cpp:49]   --->   Operation 1755 'add' 'add_ln49_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_109 = add i32 %xor_ln49_109, i32 %m_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1756 'add' 'add_ln49_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1757 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_110 = add i32 %add_ln49_109, i32 %add_ln54_23" [sha1/sha256_impl1.cpp:49]   --->   Operation 1757 'add' 'add_ln49_110' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1758 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_111 = add i32 %add_ln49_110, i32 %add_ln49_108" [sha1/sha256_impl1.cpp:49]   --->   Operation 1758 'add' 'add_ln49_111' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%lshr_ln50_27 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_26, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1759 'partselect' 'lshr_ln50_27' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%trunc_ln50_81 = trunc i32 %add_ln58_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 1760 'trunc' 'trunc_ln50_81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%or_ln50_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_81, i30 %lshr_ln50_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 1761 'bitconcatenate' 'or_ln50_27' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%lshr_ln50_117 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_26, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1762 'partselect' 'lshr_ln50_117' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%trunc_ln50_82 = trunc i32 %add_ln58_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 1763 'trunc' 'trunc_ln50_82' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%or_ln50_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_82, i19 %lshr_ln50_117" [sha1/sha256_impl1.cpp:50]   --->   Operation 1764 'bitconcatenate' 'or_ln50_117' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%lshr_ln50_118 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_26, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1765 'partselect' 'lshr_ln50_118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%trunc_ln50_83 = trunc i32 %add_ln58_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 1766 'trunc' 'trunc_ln50_83' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%or_ln50_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_83, i10 %lshr_ln50_118" [sha1/sha256_impl1.cpp:50]   --->   Operation 1767 'bitconcatenate' 'or_ln50_118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_109)   --->   "%xor_ln50_108 = xor i32 %or_ln50_27, i32 %or_ln50_117" [sha1/sha256_impl1.cpp:50]   --->   Operation 1768 'xor' 'xor_ln50_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1769 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_109 = xor i32 %xor_ln50_108, i32 %or_ln50_118" [sha1/sha256_impl1.cpp:50]   --->   Operation 1769 'xor' 'xor_ln50_109' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_111)   --->   "%xor_ln50_110 = xor i32 %add_ln58_24, i32 %add_ln58_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1770 'xor' 'xor_ln50_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_111)   --->   "%and_ln50_27 = and i32 %xor_ln50_110, i32 %add_ln58_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 1771 'and' 'and_ln50_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_111)   --->   "%and_ln50_91 = and i32 %add_ln58_24, i32 %add_ln58_25" [sha1/sha256_impl1.cpp:50]   --->   Operation 1772 'and' 'and_ln50_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1773 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_111 = xor i32 %and_ln50_27, i32 %and_ln50_91" [sha1/sha256_impl1.cpp:50]   --->   Operation 1773 'xor' 'xor_ln50_111' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1774 [1/1] (0.88ns)   --->   "%add_ln54_27 = add i32 %add_ln49_111, i32 %add_ln58_23" [sha1/sha256_impl1.cpp:54]   --->   Operation 1774 'add' 'add_ln54_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_90 = add i32 %xor_ln50_109, i32 %add_ln49_111" [sha1/sha256_impl1.cpp:58]   --->   Operation 1775 'add' 'add_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1776 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_27 = add i32 %add_ln58_90, i32 %xor_ln50_111" [sha1/sha256_impl1.cpp:58]   --->   Operation 1776 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%lshr_ln49_28 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_27, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1777 'partselect' 'lshr_ln49_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%trunc_ln49_84 = trunc i32 %add_ln54_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1778 'trunc' 'trunc_ln49_84' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%or_ln49_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_84, i26 %lshr_ln49_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 1779 'bitconcatenate' 'or_ln49_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%lshr_ln49_119 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_27, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1780 'partselect' 'lshr_ln49_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%trunc_ln49_85 = trunc i32 %add_ln54_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1781 'trunc' 'trunc_ln49_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%or_ln49_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_85, i21 %lshr_ln49_119" [sha1/sha256_impl1.cpp:49]   --->   Operation 1782 'bitconcatenate' 'or_ln49_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%lshr_ln49_120 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_27, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1783 'partselect' 'lshr_ln49_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%trunc_ln49_86 = trunc i32 %add_ln54_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1784 'trunc' 'trunc_ln49_86' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%or_ln49_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_86, i7 %lshr_ln49_120" [sha1/sha256_impl1.cpp:49]   --->   Operation 1785 'bitconcatenate' 'or_ln49_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_113)   --->   "%xor_ln49_112 = xor i32 %or_ln49_28, i32 %or_ln49_119" [sha1/sha256_impl1.cpp:49]   --->   Operation 1786 'xor' 'xor_ln49_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1787 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_113 = xor i32 %xor_ln49_112, i32 %or_ln49_120" [sha1/sha256_impl1.cpp:49]   --->   Operation 1787 'xor' 'xor_ln49_113' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_115)   --->   "%and_ln49_28 = and i32 %add_ln54_26, i32 %add_ln54_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 1788 'and' 'and_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_115)   --->   "%xor_ln49_114 = xor i32 %add_ln54_27, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1789 'xor' 'xor_ln49_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_115)   --->   "%and_ln49_92 = and i32 %add_ln54_25, i32 %xor_ln49_114" [sha1/sha256_impl1.cpp:49]   --->   Operation 1790 'and' 'and_ln49_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1791 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_115 = xor i32 %and_ln49_92, i32 %and_ln49_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 1791 'xor' 'xor_ln49_115' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_112 = add i32 %xor_ln49_115, i32 %add_ln54_24" [sha1/sha256_impl1.cpp:49]   --->   Operation 1792 'add' 'add_ln49_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_113 = add i32 %m_28, i32 3336571891" [sha1/sha256_impl1.cpp:49]   --->   Operation 1793 'add' 'add_ln49_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1794 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_114 = add i32 %add_ln49_113, i32 %xor_ln49_113" [sha1/sha256_impl1.cpp:49]   --->   Operation 1794 'add' 'add_ln49_114' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1795 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_115 = add i32 %add_ln49_114, i32 %add_ln49_112" [sha1/sha256_impl1.cpp:49]   --->   Operation 1795 'add' 'add_ln49_115' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%lshr_ln50_28 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_27, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1796 'partselect' 'lshr_ln50_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%trunc_ln50_84 = trunc i32 %add_ln58_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 1797 'trunc' 'trunc_ln50_84' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%or_ln50_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_84, i30 %lshr_ln50_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 1798 'bitconcatenate' 'or_ln50_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%lshr_ln50_119 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_27, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1799 'partselect' 'lshr_ln50_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%trunc_ln50_85 = trunc i32 %add_ln58_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 1800 'trunc' 'trunc_ln50_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%or_ln50_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_85, i19 %lshr_ln50_119" [sha1/sha256_impl1.cpp:50]   --->   Operation 1801 'bitconcatenate' 'or_ln50_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%lshr_ln50_120 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_27, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 1802 'partselect' 'lshr_ln50_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%trunc_ln50_86 = trunc i32 %add_ln58_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 1803 'trunc' 'trunc_ln50_86' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%or_ln50_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_86, i10 %lshr_ln50_120" [sha1/sha256_impl1.cpp:50]   --->   Operation 1804 'bitconcatenate' 'or_ln50_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_113)   --->   "%xor_ln50_112 = xor i32 %or_ln50_28, i32 %or_ln50_119" [sha1/sha256_impl1.cpp:50]   --->   Operation 1805 'xor' 'xor_ln50_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1806 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_113 = xor i32 %xor_ln50_112, i32 %or_ln50_120" [sha1/sha256_impl1.cpp:50]   --->   Operation 1806 'xor' 'xor_ln50_113' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1807 [1/1] (0.88ns)   --->   "%add_ln54_28 = add i32 %add_ln49_115, i32 %add_ln58_24" [sha1/sha256_impl1.cpp:54]   --->   Operation 1807 'add' 'add_ln54_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%lshr_ln49_29 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_28, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1808 'partselect' 'lshr_ln49_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%trunc_ln49_87 = trunc i32 %add_ln54_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 1809 'trunc' 'trunc_ln49_87' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%or_ln49_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_87, i26 %lshr_ln49_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 1810 'bitconcatenate' 'or_ln49_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%lshr_ln49_121 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_28, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1811 'partselect' 'lshr_ln49_121' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%trunc_ln49_88 = trunc i32 %add_ln54_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 1812 'trunc' 'trunc_ln49_88' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%or_ln49_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_88, i21 %lshr_ln49_121" [sha1/sha256_impl1.cpp:49]   --->   Operation 1813 'bitconcatenate' 'or_ln49_121' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%lshr_ln49_122 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_28, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 1814 'partselect' 'lshr_ln49_122' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%trunc_ln49_89 = trunc i32 %add_ln54_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 1815 'trunc' 'trunc_ln49_89' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%or_ln49_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_89, i7 %lshr_ln49_122" [sha1/sha256_impl1.cpp:49]   --->   Operation 1816 'bitconcatenate' 'or_ln49_122' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_117)   --->   "%xor_ln49_116 = xor i32 %or_ln49_29, i32 %or_ln49_121" [sha1/sha256_impl1.cpp:49]   --->   Operation 1817 'xor' 'xor_ln49_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1818 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_117 = xor i32 %xor_ln49_116, i32 %or_ln49_122" [sha1/sha256_impl1.cpp:49]   --->   Operation 1818 'xor' 'xor_ln49_117' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_119)   --->   "%and_ln49_29 = and i32 %add_ln54_27, i32 %add_ln54_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 1819 'and' 'and_ln49_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_119)   --->   "%xor_ln49_118 = xor i32 %add_ln54_28, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 1820 'xor' 'xor_ln49_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_119)   --->   "%and_ln49_93 = and i32 %add_ln54_26, i32 %xor_ln49_118" [sha1/sha256_impl1.cpp:49]   --->   Operation 1821 'and' 'and_ln49_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1822 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_119 = xor i32 %and_ln49_93, i32 %and_ln49_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 1822 'xor' 'xor_ln49_119' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_116 = add i32 %xor_ln49_119, i32 %add_ln54_25" [sha1/sha256_impl1.cpp:49]   --->   Operation 1823 'add' 'add_ln49_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_117 = add i32 %m_29, i32 3584528711" [sha1/sha256_impl1.cpp:49]   --->   Operation 1824 'add' 'add_ln49_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1825 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_118 = add i32 %add_ln49_117, i32 %xor_ln49_117" [sha1/sha256_impl1.cpp:49]   --->   Operation 1825 'add' 'add_ln49_118' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1826 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_119 = add i32 %add_ln49_118, i32 %add_ln49_116" [sha1/sha256_impl1.cpp:49]   --->   Operation 1826 'add' 'add_ln49_119' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.17>
ST_39 : Operation 1827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_45 = add i32 %m_24, i32 %m_15" [sha1/sha256_impl1.cpp:37]   --->   Operation 1827 'add' 'add_ln37_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1828 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_31 = add i32 %add_ln37_46, i32 %add_ln37_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 1828 'add' 'm_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%lshr_ln37_17 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_31, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1829 'partselect' 'lshr_ln37_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%trunc_ln37_68 = trunc i32 %m_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1830 'trunc' 'trunc_ln37_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%or_ln37_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_68, i15 %lshr_ln37_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 1831 'bitconcatenate' 'or_ln37_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%lshr_ln37_99 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_31, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1832 'partselect' 'lshr_ln37_99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%trunc_ln37_69 = trunc i32 %m_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1833 'trunc' 'trunc_ln37_69' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%or_ln37_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_69, i13 %lshr_ln37_99" [sha1/sha256_impl1.cpp:37]   --->   Operation 1834 'bitconcatenate' 'or_ln37_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%lshr_ln37_100 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_31, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1835 'partselect' 'lshr_ln37_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%zext_ln37_34 = zext i22 %lshr_ln37_100" [sha1/sha256_impl1.cpp:37]   --->   Operation 1836 'zext' 'zext_ln37_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%xor_ln37_68 = xor i32 %zext_ln37_34, i32 %or_ln37_98" [sha1/sha256_impl1.cpp:37]   --->   Operation 1837 'xor' 'xor_ln37_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%xor_ln37_69 = xor i32 %xor_ln37_68, i32 %or_ln37_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 1838 'xor' 'xor_ln37_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%lshr_ln37_101 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_18, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1839 'partselect' 'lshr_ln37_101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%trunc_ln37_70 = trunc i32 %m_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 1840 'trunc' 'trunc_ln37_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%or_ln37_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_70, i25 %lshr_ln37_101" [sha1/sha256_impl1.cpp:37]   --->   Operation 1841 'bitconcatenate' 'or_ln37_99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%lshr_ln37_102 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_18, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1842 'partselect' 'lshr_ln37_102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%trunc_ln37_71 = trunc i32 %m_18" [sha1/sha256_impl1.cpp:37]   --->   Operation 1843 'trunc' 'trunc_ln37_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%or_ln37_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_71, i14 %lshr_ln37_102" [sha1/sha256_impl1.cpp:37]   --->   Operation 1844 'bitconcatenate' 'or_ln37_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%lshr_ln37_103 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_18, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1845 'partselect' 'lshr_ln37_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%zext_ln37_35 = zext i29 %lshr_ln37_103" [sha1/sha256_impl1.cpp:37]   --->   Operation 1846 'zext' 'zext_ln37_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%xor_ln37_70 = xor i32 %zext_ln37_35, i32 %or_ln37_100" [sha1/sha256_impl1.cpp:37]   --->   Operation 1847 'xor' 'xor_ln37_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_52)   --->   "%xor_ln37_71 = xor i32 %xor_ln37_70, i32 %or_ln37_99" [sha1/sha256_impl1.cpp:37]   --->   Operation 1848 'xor' 'xor_ln37_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_51 = add i32 %m_26, i32 %m_17" [sha1/sha256_impl1.cpp:37]   --->   Operation 1849 'add' 'add_ln37_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1850 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_52 = add i32 %xor_ln37_69, i32 %xor_ln37_71" [sha1/sha256_impl1.cpp:37]   --->   Operation 1850 'add' 'add_ln37_52' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1851 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_33 = add i32 %add_ln37_52, i32 %add_ln37_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 1851 'add' 'm_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%lshr_ln37_19 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_33, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1852 'partselect' 'lshr_ln37_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%trunc_ln37_76 = trunc i32 %m_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 1853 'trunc' 'trunc_ln37_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%or_ln37_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_76, i15 %lshr_ln37_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 1854 'bitconcatenate' 'or_ln37_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%lshr_ln37_109 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_33, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1855 'partselect' 'lshr_ln37_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%trunc_ln37_77 = trunc i32 %m_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 1856 'trunc' 'trunc_ln37_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%or_ln37_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_77, i13 %lshr_ln37_109" [sha1/sha256_impl1.cpp:37]   --->   Operation 1857 'bitconcatenate' 'or_ln37_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%lshr_ln37_110 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_33, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1858 'partselect' 'lshr_ln37_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%zext_ln37_38 = zext i22 %lshr_ln37_110" [sha1/sha256_impl1.cpp:37]   --->   Operation 1859 'zext' 'zext_ln37_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%xor_ln37_76 = xor i32 %zext_ln37_38, i32 %or_ln37_104" [sha1/sha256_impl1.cpp:37]   --->   Operation 1860 'xor' 'xor_ln37_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%xor_ln37_77 = xor i32 %xor_ln37_76, i32 %or_ln37_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 1861 'xor' 'xor_ln37_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%lshr_ln37_111 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_20, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1862 'partselect' 'lshr_ln37_111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%trunc_ln37_78 = trunc i32 %m_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 1863 'trunc' 'trunc_ln37_78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%or_ln37_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_78, i25 %lshr_ln37_111" [sha1/sha256_impl1.cpp:37]   --->   Operation 1864 'bitconcatenate' 'or_ln37_105' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%lshr_ln37_112 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_20, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1865 'partselect' 'lshr_ln37_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%trunc_ln37_79 = trunc i32 %m_20" [sha1/sha256_impl1.cpp:37]   --->   Operation 1866 'trunc' 'trunc_ln37_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%or_ln37_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_79, i14 %lshr_ln37_112" [sha1/sha256_impl1.cpp:37]   --->   Operation 1867 'bitconcatenate' 'or_ln37_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%lshr_ln37_113 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_20, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1868 'partselect' 'lshr_ln37_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%zext_ln37_39 = zext i29 %lshr_ln37_113" [sha1/sha256_impl1.cpp:37]   --->   Operation 1869 'zext' 'zext_ln37_39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%xor_ln37_78 = xor i32 %zext_ln37_39, i32 %or_ln37_106" [sha1/sha256_impl1.cpp:37]   --->   Operation 1870 'xor' 'xor_ln37_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_58)   --->   "%xor_ln37_79 = xor i32 %xor_ln37_78, i32 %or_ln37_105" [sha1/sha256_impl1.cpp:37]   --->   Operation 1871 'xor' 'xor_ln37_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_57 = add i32 %m_28, i32 %m_19" [sha1/sha256_impl1.cpp:37]   --->   Operation 1872 'add' 'add_ln37_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1873 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_58 = add i32 %xor_ln37_77, i32 %xor_ln37_79" [sha1/sha256_impl1.cpp:37]   --->   Operation 1873 'add' 'add_ln37_58' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1874 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_35 = add i32 %add_ln37_58, i32 %add_ln37_57" [sha1/sha256_impl1.cpp:37]   --->   Operation 1874 'add' 'm_35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%lshr_ln37_21 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_35, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1875 'partselect' 'lshr_ln37_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%trunc_ln37_84 = trunc i32 %m_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 1876 'trunc' 'trunc_ln37_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%or_ln37_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_84, i15 %lshr_ln37_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 1877 'bitconcatenate' 'or_ln37_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%lshr_ln37_119 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_35, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1878 'partselect' 'lshr_ln37_119' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%trunc_ln37_85 = trunc i32 %m_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 1879 'trunc' 'trunc_ln37_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%or_ln37_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_85, i13 %lshr_ln37_119" [sha1/sha256_impl1.cpp:37]   --->   Operation 1880 'bitconcatenate' 'or_ln37_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%lshr_ln37_120 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_35, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1881 'partselect' 'lshr_ln37_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%zext_ln37_42 = zext i22 %lshr_ln37_120" [sha1/sha256_impl1.cpp:37]   --->   Operation 1882 'zext' 'zext_ln37_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%xor_ln37_84 = xor i32 %zext_ln37_42, i32 %or_ln37_110" [sha1/sha256_impl1.cpp:37]   --->   Operation 1883 'xor' 'xor_ln37_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%xor_ln37_85 = xor i32 %xor_ln37_84, i32 %or_ln37_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 1884 'xor' 'xor_ln37_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%lshr_ln37_121 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_22, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1885 'partselect' 'lshr_ln37_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%trunc_ln37_86 = trunc i32 %m_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 1886 'trunc' 'trunc_ln37_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%or_ln37_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_86, i25 %lshr_ln37_121" [sha1/sha256_impl1.cpp:37]   --->   Operation 1887 'bitconcatenate' 'or_ln37_111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%lshr_ln37_122 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_22, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1888 'partselect' 'lshr_ln37_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%trunc_ln37_87 = trunc i32 %m_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 1889 'trunc' 'trunc_ln37_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%or_ln37_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_87, i14 %lshr_ln37_122" [sha1/sha256_impl1.cpp:37]   --->   Operation 1890 'bitconcatenate' 'or_ln37_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%lshr_ln37_123 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_22, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1891 'partselect' 'lshr_ln37_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%zext_ln37_43 = zext i29 %lshr_ln37_123" [sha1/sha256_impl1.cpp:37]   --->   Operation 1892 'zext' 'zext_ln37_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%xor_ln37_86 = xor i32 %zext_ln37_43, i32 %or_ln37_112" [sha1/sha256_impl1.cpp:37]   --->   Operation 1893 'xor' 'xor_ln37_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_64)   --->   "%xor_ln37_87 = xor i32 %xor_ln37_86, i32 %or_ln37_111" [sha1/sha256_impl1.cpp:37]   --->   Operation 1894 'xor' 'xor_ln37_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_63 = add i32 %m_30, i32 %m_21" [sha1/sha256_impl1.cpp:37]   --->   Operation 1895 'add' 'add_ln37_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1896 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_64 = add i32 %xor_ln37_85, i32 %xor_ln37_87" [sha1/sha256_impl1.cpp:37]   --->   Operation 1896 'add' 'add_ln37_64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1897 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_37 = add i32 %add_ln37_64, i32 %add_ln37_63" [sha1/sha256_impl1.cpp:37]   --->   Operation 1897 'add' 'm_37' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_66 = add i32 %m_31, i32 %m_22" [sha1/sha256_impl1.cpp:37]   --->   Operation 1898 'add' 'add_ln37_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1899 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_38 = add i32 %add_ln37_67, i32 %add_ln37_66" [sha1/sha256_impl1.cpp:37]   --->   Operation 1899 'add' 'm_38' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%lshr_ln37_23 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_37, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1900 'partselect' 'lshr_ln37_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%trunc_ln37_92 = trunc i32 %m_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 1901 'trunc' 'trunc_ln37_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%or_ln37_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_92, i15 %lshr_ln37_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 1902 'bitconcatenate' 'or_ln37_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%lshr_ln37_129 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_37, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1903 'partselect' 'lshr_ln37_129' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%trunc_ln37_93 = trunc i32 %m_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 1904 'trunc' 'trunc_ln37_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%or_ln37_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_93, i13 %lshr_ln37_129" [sha1/sha256_impl1.cpp:37]   --->   Operation 1905 'bitconcatenate' 'or_ln37_116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%lshr_ln37_130 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_37, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1906 'partselect' 'lshr_ln37_130' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%zext_ln37_46 = zext i22 %lshr_ln37_130" [sha1/sha256_impl1.cpp:37]   --->   Operation 1907 'zext' 'zext_ln37_46' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%xor_ln37_92 = xor i32 %zext_ln37_46, i32 %or_ln37_116" [sha1/sha256_impl1.cpp:37]   --->   Operation 1908 'xor' 'xor_ln37_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%xor_ln37_93 = xor i32 %xor_ln37_92, i32 %or_ln37_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 1909 'xor' 'xor_ln37_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%lshr_ln37_131 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_24, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1910 'partselect' 'lshr_ln37_131' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%trunc_ln37_94 = trunc i32 %m_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 1911 'trunc' 'trunc_ln37_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%or_ln37_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_94, i25 %lshr_ln37_131" [sha1/sha256_impl1.cpp:37]   --->   Operation 1912 'bitconcatenate' 'or_ln37_117' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%lshr_ln37_132 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_24, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1913 'partselect' 'lshr_ln37_132' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%trunc_ln37_95 = trunc i32 %m_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 1914 'trunc' 'trunc_ln37_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%or_ln37_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_95, i14 %lshr_ln37_132" [sha1/sha256_impl1.cpp:37]   --->   Operation 1915 'bitconcatenate' 'or_ln37_118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%lshr_ln37_133 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_24, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1916 'partselect' 'lshr_ln37_133' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%zext_ln37_47 = zext i29 %lshr_ln37_133" [sha1/sha256_impl1.cpp:37]   --->   Operation 1917 'zext' 'zext_ln37_47' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%xor_ln37_94 = xor i32 %zext_ln37_47, i32 %or_ln37_118" [sha1/sha256_impl1.cpp:37]   --->   Operation 1918 'xor' 'xor_ln37_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_70)   --->   "%xor_ln37_95 = xor i32 %xor_ln37_94, i32 %or_ln37_117" [sha1/sha256_impl1.cpp:37]   --->   Operation 1919 'xor' 'xor_ln37_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1920 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_70 = add i32 %xor_ln37_93, i32 %xor_ln37_95" [sha1/sha256_impl1.cpp:37]   --->   Operation 1920 'add' 'add_ln37_70' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%lshr_ln37_24 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_38, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1921 'partselect' 'lshr_ln37_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%trunc_ln37_96 = trunc i32 %m_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 1922 'trunc' 'trunc_ln37_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%or_ln37_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_96, i15 %lshr_ln37_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 1923 'bitconcatenate' 'or_ln37_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%lshr_ln37_134 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_38, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1924 'partselect' 'lshr_ln37_134' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%trunc_ln37_97 = trunc i32 %m_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 1925 'trunc' 'trunc_ln37_97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%or_ln37_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_97, i13 %lshr_ln37_134" [sha1/sha256_impl1.cpp:37]   --->   Operation 1926 'bitconcatenate' 'or_ln37_119' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%lshr_ln37_135 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_38, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1927 'partselect' 'lshr_ln37_135' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%zext_ln37_48 = zext i22 %lshr_ln37_135" [sha1/sha256_impl1.cpp:37]   --->   Operation 1928 'zext' 'zext_ln37_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%xor_ln37_96 = xor i32 %zext_ln37_48, i32 %or_ln37_119" [sha1/sha256_impl1.cpp:37]   --->   Operation 1929 'xor' 'xor_ln37_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%xor_ln37_97 = xor i32 %xor_ln37_96, i32 %or_ln37_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 1930 'xor' 'xor_ln37_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%lshr_ln37_136 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_25, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1931 'partselect' 'lshr_ln37_136' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%trunc_ln37_98 = trunc i32 %m_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 1932 'trunc' 'trunc_ln37_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%or_ln37_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_98, i25 %lshr_ln37_136" [sha1/sha256_impl1.cpp:37]   --->   Operation 1933 'bitconcatenate' 'or_ln37_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%lshr_ln37_137 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_25, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1934 'partselect' 'lshr_ln37_137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%trunc_ln37_99 = trunc i32 %m_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 1935 'trunc' 'trunc_ln37_99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%or_ln37_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_99, i14 %lshr_ln37_137" [sha1/sha256_impl1.cpp:37]   --->   Operation 1936 'bitconcatenate' 'or_ln37_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%lshr_ln37_138 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_25, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1937 'partselect' 'lshr_ln37_138' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%zext_ln37_49 = zext i29 %lshr_ln37_138" [sha1/sha256_impl1.cpp:37]   --->   Operation 1938 'zext' 'zext_ln37_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%xor_ln37_98 = xor i32 %zext_ln37_49, i32 %or_ln37_121" [sha1/sha256_impl1.cpp:37]   --->   Operation 1939 'xor' 'xor_ln37_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_73)   --->   "%xor_ln37_99 = xor i32 %xor_ln37_98, i32 %or_ln37_120" [sha1/sha256_impl1.cpp:37]   --->   Operation 1940 'xor' 'xor_ln37_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_72 = add i32 %m_33, i32 %m_24" [sha1/sha256_impl1.cpp:37]   --->   Operation 1941 'add' 'add_ln37_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1942 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_73 = add i32 %xor_ln37_97, i32 %xor_ln37_99" [sha1/sha256_impl1.cpp:37]   --->   Operation 1942 'add' 'add_ln37_73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1943 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_40 = add i32 %add_ln37_73, i32 %add_ln37_72" [sha1/sha256_impl1.cpp:37]   --->   Operation 1943 'add' 'm_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%lshr_ln37_26 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_40, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1944 'partselect' 'lshr_ln37_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%trunc_ln37_104 = trunc i32 %m_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 1945 'trunc' 'trunc_ln37_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%or_ln37_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_104, i15 %lshr_ln37_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 1946 'bitconcatenate' 'or_ln37_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%lshr_ln37_144 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_40, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1947 'partselect' 'lshr_ln37_144' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%trunc_ln37_105 = trunc i32 %m_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 1948 'trunc' 'trunc_ln37_105' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%or_ln37_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_105, i13 %lshr_ln37_144" [sha1/sha256_impl1.cpp:37]   --->   Operation 1949 'bitconcatenate' 'or_ln37_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%lshr_ln37_145 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_40, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1950 'partselect' 'lshr_ln37_145' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%zext_ln37_52 = zext i22 %lshr_ln37_145" [sha1/sha256_impl1.cpp:37]   --->   Operation 1951 'zext' 'zext_ln37_52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%xor_ln37_104 = xor i32 %zext_ln37_52, i32 %or_ln37_125" [sha1/sha256_impl1.cpp:37]   --->   Operation 1952 'xor' 'xor_ln37_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%xor_ln37_105 = xor i32 %xor_ln37_104, i32 %or_ln37_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 1953 'xor' 'xor_ln37_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%lshr_ln37_146 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_27, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1954 'partselect' 'lshr_ln37_146' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%trunc_ln37_106 = trunc i32 %m_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 1955 'trunc' 'trunc_ln37_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%or_ln37_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_106, i25 %lshr_ln37_146" [sha1/sha256_impl1.cpp:37]   --->   Operation 1956 'bitconcatenate' 'or_ln37_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%lshr_ln37_147 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_27, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1957 'partselect' 'lshr_ln37_147' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%trunc_ln37_107 = trunc i32 %m_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 1958 'trunc' 'trunc_ln37_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%or_ln37_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_107, i14 %lshr_ln37_147" [sha1/sha256_impl1.cpp:37]   --->   Operation 1959 'bitconcatenate' 'or_ln37_127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%lshr_ln37_148 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_27, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1960 'partselect' 'lshr_ln37_148' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%zext_ln37_53 = zext i29 %lshr_ln37_148" [sha1/sha256_impl1.cpp:37]   --->   Operation 1961 'zext' 'zext_ln37_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%xor_ln37_106 = xor i32 %zext_ln37_53, i32 %or_ln37_127" [sha1/sha256_impl1.cpp:37]   --->   Operation 1962 'xor' 'xor_ln37_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_79)   --->   "%xor_ln37_107 = xor i32 %xor_ln37_106, i32 %or_ln37_126" [sha1/sha256_impl1.cpp:37]   --->   Operation 1963 'xor' 'xor_ln37_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_78 = add i32 %m_35, i32 %m_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 1964 'add' 'add_ln37_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1965 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_79 = add i32 %xor_ln37_105, i32 %xor_ln37_107" [sha1/sha256_impl1.cpp:37]   --->   Operation 1965 'add' 'add_ln37_79' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1966 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_42 = add i32 %add_ln37_79, i32 %add_ln37_78" [sha1/sha256_impl1.cpp:37]   --->   Operation 1966 'add' 'm_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%lshr_ln37_28 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_42, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1967 'partselect' 'lshr_ln37_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%trunc_ln37_112 = trunc i32 %m_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 1968 'trunc' 'trunc_ln37_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%or_ln37_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_112, i15 %lshr_ln37_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 1969 'bitconcatenate' 'or_ln37_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%lshr_ln37_154 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_42, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1970 'partselect' 'lshr_ln37_154' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%trunc_ln37_113 = trunc i32 %m_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 1971 'trunc' 'trunc_ln37_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%or_ln37_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_113, i13 %lshr_ln37_154" [sha1/sha256_impl1.cpp:37]   --->   Operation 1972 'bitconcatenate' 'or_ln37_131' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%lshr_ln37_155 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_42, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1973 'partselect' 'lshr_ln37_155' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%zext_ln37_56 = zext i22 %lshr_ln37_155" [sha1/sha256_impl1.cpp:37]   --->   Operation 1974 'zext' 'zext_ln37_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%xor_ln37_112 = xor i32 %zext_ln37_56, i32 %or_ln37_131" [sha1/sha256_impl1.cpp:37]   --->   Operation 1975 'xor' 'xor_ln37_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%xor_ln37_113 = xor i32 %xor_ln37_112, i32 %or_ln37_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 1976 'xor' 'xor_ln37_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%lshr_ln37_156 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_29, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1977 'partselect' 'lshr_ln37_156' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%trunc_ln37_114 = trunc i32 %m_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 1978 'trunc' 'trunc_ln37_114' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%or_ln37_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_114, i25 %lshr_ln37_156" [sha1/sha256_impl1.cpp:37]   --->   Operation 1979 'bitconcatenate' 'or_ln37_132' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%lshr_ln37_157 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_29, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1980 'partselect' 'lshr_ln37_157' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%trunc_ln37_115 = trunc i32 %m_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 1981 'trunc' 'trunc_ln37_115' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%or_ln37_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_115, i14 %lshr_ln37_157" [sha1/sha256_impl1.cpp:37]   --->   Operation 1982 'bitconcatenate' 'or_ln37_133' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%lshr_ln37_158 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_29, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1983 'partselect' 'lshr_ln37_158' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%zext_ln37_57 = zext i29 %lshr_ln37_158" [sha1/sha256_impl1.cpp:37]   --->   Operation 1984 'zext' 'zext_ln37_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%xor_ln37_114 = xor i32 %zext_ln37_57, i32 %or_ln37_133" [sha1/sha256_impl1.cpp:37]   --->   Operation 1985 'xor' 'xor_ln37_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_85)   --->   "%xor_ln37_115 = xor i32 %xor_ln37_114, i32 %or_ln37_132" [sha1/sha256_impl1.cpp:37]   --->   Operation 1986 'xor' 'xor_ln37_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_84 = add i32 %m_37, i32 %m_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 1987 'add' 'add_ln37_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1988 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_85 = add i32 %xor_ln37_113, i32 %xor_ln37_115" [sha1/sha256_impl1.cpp:37]   --->   Operation 1988 'add' 'add_ln37_85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1989 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_44 = add i32 %add_ln37_85, i32 %add_ln37_84" [sha1/sha256_impl1.cpp:37]   --->   Operation 1989 'add' 'm_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%lshr_ln37_30 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_44, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1990 'partselect' 'lshr_ln37_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%trunc_ln37_120 = trunc i32 %m_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 1991 'trunc' 'trunc_ln37_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%or_ln37_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_120, i15 %lshr_ln37_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 1992 'bitconcatenate' 'or_ln37_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%lshr_ln37_164 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_44, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1993 'partselect' 'lshr_ln37_164' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%trunc_ln37_121 = trunc i32 %m_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 1994 'trunc' 'trunc_ln37_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%or_ln37_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_121, i13 %lshr_ln37_164" [sha1/sha256_impl1.cpp:37]   --->   Operation 1995 'bitconcatenate' 'or_ln37_137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%lshr_ln37_165 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_44, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 1996 'partselect' 'lshr_ln37_165' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%zext_ln37_60 = zext i22 %lshr_ln37_165" [sha1/sha256_impl1.cpp:37]   --->   Operation 1997 'zext' 'zext_ln37_60' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%xor_ln37_120 = xor i32 %zext_ln37_60, i32 %or_ln37_137" [sha1/sha256_impl1.cpp:37]   --->   Operation 1998 'xor' 'xor_ln37_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%xor_ln37_121 = xor i32 %xor_ln37_120, i32 %or_ln37_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 1999 'xor' 'xor_ln37_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%lshr_ln37_166 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_31, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2000 'partselect' 'lshr_ln37_166' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%trunc_ln37_122 = trunc i32 %m_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2001 'trunc' 'trunc_ln37_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%or_ln37_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_122, i25 %lshr_ln37_166" [sha1/sha256_impl1.cpp:37]   --->   Operation 2002 'bitconcatenate' 'or_ln37_138' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%lshr_ln37_167 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_31, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2003 'partselect' 'lshr_ln37_167' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%trunc_ln37_123 = trunc i32 %m_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2004 'trunc' 'trunc_ln37_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%or_ln37_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_123, i14 %lshr_ln37_167" [sha1/sha256_impl1.cpp:37]   --->   Operation 2005 'bitconcatenate' 'or_ln37_139' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%lshr_ln37_168 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_31, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2006 'partselect' 'lshr_ln37_168' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%zext_ln37_61 = zext i29 %lshr_ln37_168" [sha1/sha256_impl1.cpp:37]   --->   Operation 2007 'zext' 'zext_ln37_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%xor_ln37_122 = xor i32 %zext_ln37_61, i32 %or_ln37_139" [sha1/sha256_impl1.cpp:37]   --->   Operation 2008 'xor' 'xor_ln37_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_91)   --->   "%xor_ln37_123 = xor i32 %xor_ln37_122, i32 %or_ln37_138" [sha1/sha256_impl1.cpp:37]   --->   Operation 2009 'xor' 'xor_ln37_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2010 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_91 = add i32 %xor_ln37_121, i32 %xor_ln37_123" [sha1/sha256_impl1.cpp:37]   --->   Operation 2010 'add' 'add_ln37_91' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_115)   --->   "%xor_ln50_114 = xor i32 %add_ln58_25, i32 %add_ln58_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 2011 'xor' 'xor_ln50_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_115)   --->   "%and_ln50_28 = and i32 %xor_ln50_114, i32 %add_ln58_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 2012 'and' 'and_ln50_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_115)   --->   "%and_ln50_92 = and i32 %add_ln58_25, i32 %add_ln58_26" [sha1/sha256_impl1.cpp:50]   --->   Operation 2013 'and' 'and_ln50_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2014 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_115 = xor i32 %and_ln50_28, i32 %and_ln50_92" [sha1/sha256_impl1.cpp:50]   --->   Operation 2014 'xor' 'xor_ln50_115' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_91 = add i32 %xor_ln50_113, i32 %add_ln49_115" [sha1/sha256_impl1.cpp:58]   --->   Operation 2015 'add' 'add_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2016 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_28 = add i32 %add_ln58_91, i32 %xor_ln50_115" [sha1/sha256_impl1.cpp:58]   --->   Operation 2016 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%lshr_ln50_29 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_28, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2017 'partselect' 'lshr_ln50_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%trunc_ln50_87 = trunc i32 %add_ln58_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 2018 'trunc' 'trunc_ln50_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%or_ln50_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_87, i30 %lshr_ln50_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2019 'bitconcatenate' 'or_ln50_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%lshr_ln50_121 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_28, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2020 'partselect' 'lshr_ln50_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%trunc_ln50_88 = trunc i32 %add_ln58_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 2021 'trunc' 'trunc_ln50_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%or_ln50_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_88, i19 %lshr_ln50_121" [sha1/sha256_impl1.cpp:50]   --->   Operation 2022 'bitconcatenate' 'or_ln50_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%lshr_ln50_122 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_28, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2023 'partselect' 'lshr_ln50_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%trunc_ln50_89 = trunc i32 %add_ln58_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 2024 'trunc' 'trunc_ln50_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%or_ln50_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_89, i10 %lshr_ln50_122" [sha1/sha256_impl1.cpp:50]   --->   Operation 2025 'bitconcatenate' 'or_ln50_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_117)   --->   "%xor_ln50_116 = xor i32 %or_ln50_29, i32 %or_ln50_121" [sha1/sha256_impl1.cpp:50]   --->   Operation 2026 'xor' 'xor_ln50_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2027 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_117 = xor i32 %xor_ln50_116, i32 %or_ln50_122" [sha1/sha256_impl1.cpp:50]   --->   Operation 2027 'xor' 'xor_ln50_117' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_119)   --->   "%xor_ln50_118 = xor i32 %add_ln58_26, i32 %add_ln58_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 2028 'xor' 'xor_ln50_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_119)   --->   "%and_ln50_29 = and i32 %xor_ln50_118, i32 %add_ln58_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 2029 'and' 'and_ln50_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_119)   --->   "%and_ln50_93 = and i32 %add_ln58_26, i32 %add_ln58_27" [sha1/sha256_impl1.cpp:50]   --->   Operation 2030 'and' 'and_ln50_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2031 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_119 = xor i32 %and_ln50_29, i32 %and_ln50_93" [sha1/sha256_impl1.cpp:50]   --->   Operation 2031 'xor' 'xor_ln50_119' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2032 [1/1] (0.88ns)   --->   "%add_ln54_29 = add i32 %add_ln49_119, i32 %add_ln58_25" [sha1/sha256_impl1.cpp:54]   --->   Operation 2032 'add' 'add_ln54_29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_92 = add i32 %xor_ln50_117, i32 %add_ln49_119" [sha1/sha256_impl1.cpp:58]   --->   Operation 2033 'add' 'add_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2034 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_29 = add i32 %add_ln58_92, i32 %xor_ln50_119" [sha1/sha256_impl1.cpp:58]   --->   Operation 2034 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%lshr_ln49_30 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_29, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2035 'partselect' 'lshr_ln49_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%trunc_ln49_90 = trunc i32 %add_ln54_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 2036 'trunc' 'trunc_ln49_90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%or_ln49_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_90, i26 %lshr_ln49_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2037 'bitconcatenate' 'or_ln49_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%lshr_ln49_123 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_29, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2038 'partselect' 'lshr_ln49_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%trunc_ln49_91 = trunc i32 %add_ln54_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 2039 'trunc' 'trunc_ln49_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%or_ln49_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_91, i21 %lshr_ln49_123" [sha1/sha256_impl1.cpp:49]   --->   Operation 2040 'bitconcatenate' 'or_ln49_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%lshr_ln49_124 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_29, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2041 'partselect' 'lshr_ln49_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%trunc_ln49_92 = trunc i32 %add_ln54_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 2042 'trunc' 'trunc_ln49_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%or_ln49_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_92, i7 %lshr_ln49_124" [sha1/sha256_impl1.cpp:49]   --->   Operation 2043 'bitconcatenate' 'or_ln49_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_121)   --->   "%xor_ln49_120 = xor i32 %or_ln49_30, i32 %or_ln49_123" [sha1/sha256_impl1.cpp:49]   --->   Operation 2044 'xor' 'xor_ln49_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2045 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_121 = xor i32 %xor_ln49_120, i32 %or_ln49_124" [sha1/sha256_impl1.cpp:49]   --->   Operation 2045 'xor' 'xor_ln49_121' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_123)   --->   "%and_ln49_30 = and i32 %add_ln54_28, i32 %add_ln54_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 2046 'and' 'and_ln49_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_123)   --->   "%xor_ln49_122 = xor i32 %add_ln54_29, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2047 'xor' 'xor_ln49_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_123)   --->   "%and_ln49_94 = and i32 %add_ln54_27, i32 %xor_ln49_122" [sha1/sha256_impl1.cpp:49]   --->   Operation 2048 'and' 'and_ln49_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2049 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_123 = xor i32 %and_ln49_94, i32 %and_ln49_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2049 'xor' 'xor_ln49_123' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_120 = add i32 %xor_ln49_123, i32 %add_ln54_26" [sha1/sha256_impl1.cpp:49]   --->   Operation 2050 'add' 'add_ln49_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_121 = add i32 %m_30, i32 113926993" [sha1/sha256_impl1.cpp:49]   --->   Operation 2051 'add' 'add_ln49_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2052 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_122 = add i32 %add_ln49_121, i32 %xor_ln49_121" [sha1/sha256_impl1.cpp:49]   --->   Operation 2052 'add' 'add_ln49_122' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2053 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_123 = add i32 %add_ln49_122, i32 %add_ln49_120" [sha1/sha256_impl1.cpp:49]   --->   Operation 2053 'add' 'add_ln49_123' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%lshr_ln50_30 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_29, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2054 'partselect' 'lshr_ln50_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%trunc_ln50_90 = trunc i32 %add_ln58_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2055 'trunc' 'trunc_ln50_90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%or_ln50_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_90, i30 %lshr_ln50_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2056 'bitconcatenate' 'or_ln50_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%lshr_ln50_123 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_29, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2057 'partselect' 'lshr_ln50_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%trunc_ln50_91 = trunc i32 %add_ln58_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2058 'trunc' 'trunc_ln50_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%or_ln50_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_91, i19 %lshr_ln50_123" [sha1/sha256_impl1.cpp:50]   --->   Operation 2059 'bitconcatenate' 'or_ln50_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%lshr_ln50_124 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_29, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2060 'partselect' 'lshr_ln50_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%trunc_ln50_92 = trunc i32 %add_ln58_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2061 'trunc' 'trunc_ln50_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%or_ln50_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_92, i10 %lshr_ln50_124" [sha1/sha256_impl1.cpp:50]   --->   Operation 2062 'bitconcatenate' 'or_ln50_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_121)   --->   "%xor_ln50_120 = xor i32 %or_ln50_30, i32 %or_ln50_123" [sha1/sha256_impl1.cpp:50]   --->   Operation 2063 'xor' 'xor_ln50_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2064 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_121 = xor i32 %xor_ln50_120, i32 %or_ln50_124" [sha1/sha256_impl1.cpp:50]   --->   Operation 2064 'xor' 'xor_ln50_121' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_123)   --->   "%xor_ln50_122 = xor i32 %add_ln58_27, i32 %add_ln58_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 2065 'xor' 'xor_ln50_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_123)   --->   "%and_ln50_30 = and i32 %xor_ln50_122, i32 %add_ln58_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2066 'and' 'and_ln50_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_123)   --->   "%and_ln50_94 = and i32 %add_ln58_27, i32 %add_ln58_28" [sha1/sha256_impl1.cpp:50]   --->   Operation 2067 'and' 'and_ln50_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2068 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_123 = xor i32 %and_ln50_30, i32 %and_ln50_94" [sha1/sha256_impl1.cpp:50]   --->   Operation 2068 'xor' 'xor_ln50_123' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2069 [1/1] (0.88ns)   --->   "%add_ln54_30 = add i32 %add_ln49_123, i32 %add_ln58_26" [sha1/sha256_impl1.cpp:54]   --->   Operation 2069 'add' 'add_ln54_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_93 = add i32 %xor_ln50_121, i32 %add_ln49_123" [sha1/sha256_impl1.cpp:58]   --->   Operation 2070 'add' 'add_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2071 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_30 = add i32 %add_ln58_93, i32 %xor_ln50_123" [sha1/sha256_impl1.cpp:58]   --->   Operation 2071 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%lshr_ln49_31 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_30, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2072 'partselect' 'lshr_ln49_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%trunc_ln49_93 = trunc i32 %add_ln54_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2073 'trunc' 'trunc_ln49_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%or_ln49_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_93, i26 %lshr_ln49_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2074 'bitconcatenate' 'or_ln49_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%lshr_ln49_125 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_30, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2075 'partselect' 'lshr_ln49_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%trunc_ln49_94 = trunc i32 %add_ln54_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2076 'trunc' 'trunc_ln49_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%or_ln49_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_94, i21 %lshr_ln49_125" [sha1/sha256_impl1.cpp:49]   --->   Operation 2077 'bitconcatenate' 'or_ln49_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%lshr_ln49_126 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_30, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2078 'partselect' 'lshr_ln49_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%trunc_ln49_95 = trunc i32 %add_ln54_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2079 'trunc' 'trunc_ln49_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%or_ln49_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_95, i7 %lshr_ln49_126" [sha1/sha256_impl1.cpp:49]   --->   Operation 2080 'bitconcatenate' 'or_ln49_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_125)   --->   "%xor_ln49_124 = xor i32 %or_ln49_31, i32 %or_ln49_125" [sha1/sha256_impl1.cpp:49]   --->   Operation 2081 'xor' 'xor_ln49_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2082 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_125 = xor i32 %xor_ln49_124, i32 %or_ln49_126" [sha1/sha256_impl1.cpp:49]   --->   Operation 2082 'xor' 'xor_ln49_125' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_127)   --->   "%and_ln49_31 = and i32 %add_ln54_29, i32 %add_ln54_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2083 'and' 'and_ln49_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_127)   --->   "%xor_ln49_126 = xor i32 %add_ln54_30, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2084 'xor' 'xor_ln49_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_127)   --->   "%and_ln49_95 = and i32 %add_ln54_28, i32 %xor_ln49_126" [sha1/sha256_impl1.cpp:49]   --->   Operation 2085 'and' 'and_ln49_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2086 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_127 = xor i32 %and_ln49_95, i32 %and_ln49_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2086 'xor' 'xor_ln49_127' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_124 = add i32 %xor_ln49_127, i32 %add_ln54_27" [sha1/sha256_impl1.cpp:49]   --->   Operation 2087 'add' 'add_ln49_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_125 = add i32 %m_31, i32 338241895" [sha1/sha256_impl1.cpp:49]   --->   Operation 2088 'add' 'add_ln49_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2089 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_126 = add i32 %add_ln49_125, i32 %xor_ln49_125" [sha1/sha256_impl1.cpp:49]   --->   Operation 2089 'add' 'add_ln49_126' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2090 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_127 = add i32 %add_ln49_126, i32 %add_ln49_124" [sha1/sha256_impl1.cpp:49]   --->   Operation 2090 'add' 'add_ln49_127' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%lshr_ln50_31 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_30, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2091 'partselect' 'lshr_ln50_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%trunc_ln50_93 = trunc i32 %add_ln58_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2092 'trunc' 'trunc_ln50_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%or_ln50_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_93, i30 %lshr_ln50_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2093 'bitconcatenate' 'or_ln50_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%lshr_ln50_125 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_30, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2094 'partselect' 'lshr_ln50_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%trunc_ln50_94 = trunc i32 %add_ln58_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2095 'trunc' 'trunc_ln50_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%or_ln50_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_94, i19 %lshr_ln50_125" [sha1/sha256_impl1.cpp:50]   --->   Operation 2096 'bitconcatenate' 'or_ln50_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%lshr_ln50_126 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_30, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2097 'partselect' 'lshr_ln50_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%trunc_ln50_95 = trunc i32 %add_ln58_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2098 'trunc' 'trunc_ln50_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%or_ln50_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_95, i10 %lshr_ln50_126" [sha1/sha256_impl1.cpp:50]   --->   Operation 2099 'bitconcatenate' 'or_ln50_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_125)   --->   "%xor_ln50_124 = xor i32 %or_ln50_31, i32 %or_ln50_125" [sha1/sha256_impl1.cpp:50]   --->   Operation 2100 'xor' 'xor_ln50_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2101 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_125 = xor i32 %xor_ln50_124, i32 %or_ln50_126" [sha1/sha256_impl1.cpp:50]   --->   Operation 2101 'xor' 'xor_ln50_125' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2102 [1/1] (0.88ns)   --->   "%add_ln54_31 = add i32 %add_ln49_127, i32 %add_ln58_27" [sha1/sha256_impl1.cpp:54]   --->   Operation 2102 'add' 'add_ln54_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%lshr_ln49_32 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_31, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2103 'partselect' 'lshr_ln49_32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%trunc_ln49_96 = trunc i32 %add_ln54_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2104 'trunc' 'trunc_ln49_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%or_ln49_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_96, i26 %lshr_ln49_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2105 'bitconcatenate' 'or_ln49_32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%lshr_ln49_127 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_31, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2106 'partselect' 'lshr_ln49_127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%trunc_ln49_97 = trunc i32 %add_ln54_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2107 'trunc' 'trunc_ln49_97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%or_ln49_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_97, i21 %lshr_ln49_127" [sha1/sha256_impl1.cpp:49]   --->   Operation 2108 'bitconcatenate' 'or_ln49_127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%lshr_ln49_128 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_31, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2109 'partselect' 'lshr_ln49_128' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%trunc_ln49_98 = trunc i32 %add_ln54_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2110 'trunc' 'trunc_ln49_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%or_ln49_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_98, i7 %lshr_ln49_128" [sha1/sha256_impl1.cpp:49]   --->   Operation 2111 'bitconcatenate' 'or_ln49_128' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_129)   --->   "%xor_ln49_128 = xor i32 %or_ln49_32, i32 %or_ln49_127" [sha1/sha256_impl1.cpp:49]   --->   Operation 2112 'xor' 'xor_ln49_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2113 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_129 = xor i32 %xor_ln49_128, i32 %or_ln49_128" [sha1/sha256_impl1.cpp:49]   --->   Operation 2113 'xor' 'xor_ln49_129' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_129 = add i32 %m_32, i32 666307205" [sha1/sha256_impl1.cpp:49]   --->   Operation 2114 'add' 'add_ln49_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2115 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_130 = add i32 %add_ln49_129, i32 %xor_ln49_129" [sha1/sha256_impl1.cpp:49]   --->   Operation 2115 'add' 'add_ln49_130' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.17>
ST_40 : Operation 2116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_69 = add i32 %m_32, i32 %m_23" [sha1/sha256_impl1.cpp:37]   --->   Operation 2116 'add' 'add_ln37_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2117 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_39 = add i32 %add_ln37_70, i32 %add_ln37_69" [sha1/sha256_impl1.cpp:37]   --->   Operation 2117 'add' 'm_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%lshr_ln37_25 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_39, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2118 'partselect' 'lshr_ln37_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%trunc_ln37_100 = trunc i32 %m_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2119 'trunc' 'trunc_ln37_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%or_ln37_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_100, i15 %lshr_ln37_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 2120 'bitconcatenate' 'or_ln37_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%lshr_ln37_139 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_39, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2121 'partselect' 'lshr_ln37_139' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%trunc_ln37_101 = trunc i32 %m_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2122 'trunc' 'trunc_ln37_101' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%or_ln37_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_101, i13 %lshr_ln37_139" [sha1/sha256_impl1.cpp:37]   --->   Operation 2123 'bitconcatenate' 'or_ln37_122' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%lshr_ln37_140 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_39, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2124 'partselect' 'lshr_ln37_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%zext_ln37_50 = zext i22 %lshr_ln37_140" [sha1/sha256_impl1.cpp:37]   --->   Operation 2125 'zext' 'zext_ln37_50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%xor_ln37_100 = xor i32 %zext_ln37_50, i32 %or_ln37_122" [sha1/sha256_impl1.cpp:37]   --->   Operation 2126 'xor' 'xor_ln37_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%xor_ln37_101 = xor i32 %xor_ln37_100, i32 %or_ln37_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 2127 'xor' 'xor_ln37_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%lshr_ln37_141 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_26, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2128 'partselect' 'lshr_ln37_141' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%trunc_ln37_102 = trunc i32 %m_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 2129 'trunc' 'trunc_ln37_102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%or_ln37_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_102, i25 %lshr_ln37_141" [sha1/sha256_impl1.cpp:37]   --->   Operation 2130 'bitconcatenate' 'or_ln37_123' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%lshr_ln37_142 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_26, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2131 'partselect' 'lshr_ln37_142' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%trunc_ln37_103 = trunc i32 %m_26" [sha1/sha256_impl1.cpp:37]   --->   Operation 2132 'trunc' 'trunc_ln37_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%or_ln37_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_103, i14 %lshr_ln37_142" [sha1/sha256_impl1.cpp:37]   --->   Operation 2133 'bitconcatenate' 'or_ln37_124' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%lshr_ln37_143 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_26, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2134 'partselect' 'lshr_ln37_143' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%zext_ln37_51 = zext i29 %lshr_ln37_143" [sha1/sha256_impl1.cpp:37]   --->   Operation 2135 'zext' 'zext_ln37_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%xor_ln37_102 = xor i32 %zext_ln37_51, i32 %or_ln37_124" [sha1/sha256_impl1.cpp:37]   --->   Operation 2136 'xor' 'xor_ln37_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_76)   --->   "%xor_ln37_103 = xor i32 %xor_ln37_102, i32 %or_ln37_123" [sha1/sha256_impl1.cpp:37]   --->   Operation 2137 'xor' 'xor_ln37_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_75 = add i32 %m_34, i32 %m_25" [sha1/sha256_impl1.cpp:37]   --->   Operation 2138 'add' 'add_ln37_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2139 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_76 = add i32 %xor_ln37_101, i32 %xor_ln37_103" [sha1/sha256_impl1.cpp:37]   --->   Operation 2139 'add' 'add_ln37_76' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2140 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_41 = add i32 %add_ln37_76, i32 %add_ln37_75" [sha1/sha256_impl1.cpp:37]   --->   Operation 2140 'add' 'm_41' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%lshr_ln37_27 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_41, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2141 'partselect' 'lshr_ln37_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%trunc_ln37_108 = trunc i32 %m_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2142 'trunc' 'trunc_ln37_108' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%or_ln37_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_108, i15 %lshr_ln37_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 2143 'bitconcatenate' 'or_ln37_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%lshr_ln37_149 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_41, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2144 'partselect' 'lshr_ln37_149' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%trunc_ln37_109 = trunc i32 %m_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2145 'trunc' 'trunc_ln37_109' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%or_ln37_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_109, i13 %lshr_ln37_149" [sha1/sha256_impl1.cpp:37]   --->   Operation 2146 'bitconcatenate' 'or_ln37_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%lshr_ln37_150 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_41, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2147 'partselect' 'lshr_ln37_150' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%zext_ln37_54 = zext i22 %lshr_ln37_150" [sha1/sha256_impl1.cpp:37]   --->   Operation 2148 'zext' 'zext_ln37_54' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%xor_ln37_108 = xor i32 %zext_ln37_54, i32 %or_ln37_128" [sha1/sha256_impl1.cpp:37]   --->   Operation 2149 'xor' 'xor_ln37_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%xor_ln37_109 = xor i32 %xor_ln37_108, i32 %or_ln37_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 2150 'xor' 'xor_ln37_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%lshr_ln37_151 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_28, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2151 'partselect' 'lshr_ln37_151' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%trunc_ln37_110 = trunc i32 %m_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 2152 'trunc' 'trunc_ln37_110' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%or_ln37_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_110, i25 %lshr_ln37_151" [sha1/sha256_impl1.cpp:37]   --->   Operation 2153 'bitconcatenate' 'or_ln37_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%lshr_ln37_152 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_28, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2154 'partselect' 'lshr_ln37_152' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%trunc_ln37_111 = trunc i32 %m_28" [sha1/sha256_impl1.cpp:37]   --->   Operation 2155 'trunc' 'trunc_ln37_111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%or_ln37_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_111, i14 %lshr_ln37_152" [sha1/sha256_impl1.cpp:37]   --->   Operation 2156 'bitconcatenate' 'or_ln37_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%lshr_ln37_153 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_28, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2157 'partselect' 'lshr_ln37_153' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%zext_ln37_55 = zext i29 %lshr_ln37_153" [sha1/sha256_impl1.cpp:37]   --->   Operation 2158 'zext' 'zext_ln37_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%xor_ln37_110 = xor i32 %zext_ln37_55, i32 %or_ln37_130" [sha1/sha256_impl1.cpp:37]   --->   Operation 2159 'xor' 'xor_ln37_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_82)   --->   "%xor_ln37_111 = xor i32 %xor_ln37_110, i32 %or_ln37_129" [sha1/sha256_impl1.cpp:37]   --->   Operation 2160 'xor' 'xor_ln37_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_81 = add i32 %m_36, i32 %m_27" [sha1/sha256_impl1.cpp:37]   --->   Operation 2161 'add' 'add_ln37_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2162 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_82 = add i32 %xor_ln37_109, i32 %xor_ln37_111" [sha1/sha256_impl1.cpp:37]   --->   Operation 2162 'add' 'add_ln37_82' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2163 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_43 = add i32 %add_ln37_82, i32 %add_ln37_81" [sha1/sha256_impl1.cpp:37]   --->   Operation 2163 'add' 'm_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%lshr_ln37_29 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_43, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2164 'partselect' 'lshr_ln37_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%trunc_ln37_116 = trunc i32 %m_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2165 'trunc' 'trunc_ln37_116' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%or_ln37_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_116, i15 %lshr_ln37_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 2166 'bitconcatenate' 'or_ln37_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%lshr_ln37_159 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_43, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2167 'partselect' 'lshr_ln37_159' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%trunc_ln37_117 = trunc i32 %m_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2168 'trunc' 'trunc_ln37_117' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%or_ln37_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_117, i13 %lshr_ln37_159" [sha1/sha256_impl1.cpp:37]   --->   Operation 2169 'bitconcatenate' 'or_ln37_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%lshr_ln37_160 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_43, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2170 'partselect' 'lshr_ln37_160' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%zext_ln37_58 = zext i22 %lshr_ln37_160" [sha1/sha256_impl1.cpp:37]   --->   Operation 2171 'zext' 'zext_ln37_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%xor_ln37_116 = xor i32 %zext_ln37_58, i32 %or_ln37_134" [sha1/sha256_impl1.cpp:37]   --->   Operation 2172 'xor' 'xor_ln37_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%xor_ln37_117 = xor i32 %xor_ln37_116, i32 %or_ln37_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 2173 'xor' 'xor_ln37_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%lshr_ln37_161 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_30, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2174 'partselect' 'lshr_ln37_161' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%trunc_ln37_118 = trunc i32 %m_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 2175 'trunc' 'trunc_ln37_118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%or_ln37_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_118, i25 %lshr_ln37_161" [sha1/sha256_impl1.cpp:37]   --->   Operation 2176 'bitconcatenate' 'or_ln37_135' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%lshr_ln37_162 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_30, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2177 'partselect' 'lshr_ln37_162' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%trunc_ln37_119 = trunc i32 %m_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 2178 'trunc' 'trunc_ln37_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%or_ln37_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_119, i14 %lshr_ln37_162" [sha1/sha256_impl1.cpp:37]   --->   Operation 2179 'bitconcatenate' 'or_ln37_136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%lshr_ln37_163 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_30, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2180 'partselect' 'lshr_ln37_163' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%zext_ln37_59 = zext i29 %lshr_ln37_163" [sha1/sha256_impl1.cpp:37]   --->   Operation 2181 'zext' 'zext_ln37_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%xor_ln37_118 = xor i32 %zext_ln37_59, i32 %or_ln37_136" [sha1/sha256_impl1.cpp:37]   --->   Operation 2182 'xor' 'xor_ln37_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_88)   --->   "%xor_ln37_119 = xor i32 %xor_ln37_118, i32 %or_ln37_135" [sha1/sha256_impl1.cpp:37]   --->   Operation 2183 'xor' 'xor_ln37_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_87 = add i32 %m_38, i32 %m_29" [sha1/sha256_impl1.cpp:37]   --->   Operation 2184 'add' 'add_ln37_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2185 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_88 = add i32 %xor_ln37_117, i32 %xor_ln37_119" [sha1/sha256_impl1.cpp:37]   --->   Operation 2185 'add' 'add_ln37_88' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2186 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_45 = add i32 %add_ln37_88, i32 %add_ln37_87" [sha1/sha256_impl1.cpp:37]   --->   Operation 2186 'add' 'm_45' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_90 = add i32 %m_39, i32 %m_30" [sha1/sha256_impl1.cpp:37]   --->   Operation 2187 'add' 'add_ln37_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2188 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_46 = add i32 %add_ln37_91, i32 %add_ln37_90" [sha1/sha256_impl1.cpp:37]   --->   Operation 2188 'add' 'm_46' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%lshr_ln37_31 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_45, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2189 'partselect' 'lshr_ln37_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%trunc_ln37_124 = trunc i32 %m_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2190 'trunc' 'trunc_ln37_124' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%or_ln37_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_124, i15 %lshr_ln37_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2191 'bitconcatenate' 'or_ln37_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%lshr_ln37_169 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_45, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2192 'partselect' 'lshr_ln37_169' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%trunc_ln37_125 = trunc i32 %m_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2193 'trunc' 'trunc_ln37_125' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%or_ln37_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_125, i13 %lshr_ln37_169" [sha1/sha256_impl1.cpp:37]   --->   Operation 2194 'bitconcatenate' 'or_ln37_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%lshr_ln37_170 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_45, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2195 'partselect' 'lshr_ln37_170' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%zext_ln37_62 = zext i22 %lshr_ln37_170" [sha1/sha256_impl1.cpp:37]   --->   Operation 2196 'zext' 'zext_ln37_62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%xor_ln37_124 = xor i32 %zext_ln37_62, i32 %or_ln37_140" [sha1/sha256_impl1.cpp:37]   --->   Operation 2197 'xor' 'xor_ln37_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%xor_ln37_125 = xor i32 %xor_ln37_124, i32 %or_ln37_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2198 'xor' 'xor_ln37_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%lshr_ln37_171 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_32, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2199 'partselect' 'lshr_ln37_171' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%trunc_ln37_126 = trunc i32 %m_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 2200 'trunc' 'trunc_ln37_126' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%or_ln37_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_126, i25 %lshr_ln37_171" [sha1/sha256_impl1.cpp:37]   --->   Operation 2201 'bitconcatenate' 'or_ln37_141' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%lshr_ln37_172 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_32, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2202 'partselect' 'lshr_ln37_172' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%trunc_ln37_127 = trunc i32 %m_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 2203 'trunc' 'trunc_ln37_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%or_ln37_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_127, i14 %lshr_ln37_172" [sha1/sha256_impl1.cpp:37]   --->   Operation 2204 'bitconcatenate' 'or_ln37_142' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%lshr_ln37_173 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_32, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2205 'partselect' 'lshr_ln37_173' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%zext_ln37_63 = zext i29 %lshr_ln37_173" [sha1/sha256_impl1.cpp:37]   --->   Operation 2206 'zext' 'zext_ln37_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%xor_ln37_126 = xor i32 %zext_ln37_63, i32 %or_ln37_142" [sha1/sha256_impl1.cpp:37]   --->   Operation 2207 'xor' 'xor_ln37_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_94)   --->   "%xor_ln37_127 = xor i32 %xor_ln37_126, i32 %or_ln37_141" [sha1/sha256_impl1.cpp:37]   --->   Operation 2208 'xor' 'xor_ln37_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2209 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_94 = add i32 %xor_ln37_125, i32 %xor_ln37_127" [sha1/sha256_impl1.cpp:37]   --->   Operation 2209 'add' 'add_ln37_94' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%lshr_ln37_32 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_46, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2210 'partselect' 'lshr_ln37_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%trunc_ln37_128 = trunc i32 %m_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 2211 'trunc' 'trunc_ln37_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%or_ln37_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_128, i15 %lshr_ln37_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 2212 'bitconcatenate' 'or_ln37_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%lshr_ln37_174 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_46, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2213 'partselect' 'lshr_ln37_174' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%trunc_ln37_129 = trunc i32 %m_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 2214 'trunc' 'trunc_ln37_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%or_ln37_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_129, i13 %lshr_ln37_174" [sha1/sha256_impl1.cpp:37]   --->   Operation 2215 'bitconcatenate' 'or_ln37_143' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%lshr_ln37_175 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_46, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2216 'partselect' 'lshr_ln37_175' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%zext_ln37_64 = zext i22 %lshr_ln37_175" [sha1/sha256_impl1.cpp:37]   --->   Operation 2217 'zext' 'zext_ln37_64' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%xor_ln37_128 = xor i32 %zext_ln37_64, i32 %or_ln37_143" [sha1/sha256_impl1.cpp:37]   --->   Operation 2218 'xor' 'xor_ln37_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%xor_ln37_129 = xor i32 %xor_ln37_128, i32 %or_ln37_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 2219 'xor' 'xor_ln37_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%lshr_ln37_176 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_33, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2220 'partselect' 'lshr_ln37_176' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%trunc_ln37_130 = trunc i32 %m_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 2221 'trunc' 'trunc_ln37_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%or_ln37_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_130, i25 %lshr_ln37_176" [sha1/sha256_impl1.cpp:37]   --->   Operation 2222 'bitconcatenate' 'or_ln37_144' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%lshr_ln37_177 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_33, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2223 'partselect' 'lshr_ln37_177' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%trunc_ln37_131 = trunc i32 %m_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 2224 'trunc' 'trunc_ln37_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%or_ln37_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_131, i14 %lshr_ln37_177" [sha1/sha256_impl1.cpp:37]   --->   Operation 2225 'bitconcatenate' 'or_ln37_145' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%lshr_ln37_178 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_33, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2226 'partselect' 'lshr_ln37_178' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%zext_ln37_65 = zext i29 %lshr_ln37_178" [sha1/sha256_impl1.cpp:37]   --->   Operation 2227 'zext' 'zext_ln37_65' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%xor_ln37_130 = xor i32 %zext_ln37_65, i32 %or_ln37_145" [sha1/sha256_impl1.cpp:37]   --->   Operation 2228 'xor' 'xor_ln37_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_97)   --->   "%xor_ln37_131 = xor i32 %xor_ln37_130, i32 %or_ln37_144" [sha1/sha256_impl1.cpp:37]   --->   Operation 2229 'xor' 'xor_ln37_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_96 = add i32 %m_41, i32 %m_32" [sha1/sha256_impl1.cpp:37]   --->   Operation 2230 'add' 'add_ln37_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2231 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_97 = add i32 %xor_ln37_129, i32 %xor_ln37_131" [sha1/sha256_impl1.cpp:37]   --->   Operation 2231 'add' 'add_ln37_97' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2232 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_48 = add i32 %add_ln37_97, i32 %add_ln37_96" [sha1/sha256_impl1.cpp:37]   --->   Operation 2232 'add' 'm_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%lshr_ln37_34 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_48, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2233 'partselect' 'lshr_ln37_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%trunc_ln37_136 = trunc i32 %m_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 2234 'trunc' 'trunc_ln37_136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%or_ln37_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_136, i15 %lshr_ln37_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 2235 'bitconcatenate' 'or_ln37_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%lshr_ln37_184 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_48, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2236 'partselect' 'lshr_ln37_184' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%trunc_ln37_137 = trunc i32 %m_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 2237 'trunc' 'trunc_ln37_137' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%or_ln37_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_137, i13 %lshr_ln37_184" [sha1/sha256_impl1.cpp:37]   --->   Operation 2238 'bitconcatenate' 'or_ln37_149' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%lshr_ln37_185 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_48, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2239 'partselect' 'lshr_ln37_185' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%zext_ln37_68 = zext i22 %lshr_ln37_185" [sha1/sha256_impl1.cpp:37]   --->   Operation 2240 'zext' 'zext_ln37_68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%xor_ln37_136 = xor i32 %zext_ln37_68, i32 %or_ln37_149" [sha1/sha256_impl1.cpp:37]   --->   Operation 2241 'xor' 'xor_ln37_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%xor_ln37_137 = xor i32 %xor_ln37_136, i32 %or_ln37_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 2242 'xor' 'xor_ln37_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%lshr_ln37_186 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_35, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2243 'partselect' 'lshr_ln37_186' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%trunc_ln37_138 = trunc i32 %m_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 2244 'trunc' 'trunc_ln37_138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%or_ln37_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_138, i25 %lshr_ln37_186" [sha1/sha256_impl1.cpp:37]   --->   Operation 2245 'bitconcatenate' 'or_ln37_150' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%lshr_ln37_187 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_35, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2246 'partselect' 'lshr_ln37_187' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%trunc_ln37_139 = trunc i32 %m_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 2247 'trunc' 'trunc_ln37_139' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%or_ln37_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_139, i14 %lshr_ln37_187" [sha1/sha256_impl1.cpp:37]   --->   Operation 2248 'bitconcatenate' 'or_ln37_151' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%lshr_ln37_188 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_35, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2249 'partselect' 'lshr_ln37_188' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%zext_ln37_69 = zext i29 %lshr_ln37_188" [sha1/sha256_impl1.cpp:37]   --->   Operation 2250 'zext' 'zext_ln37_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%xor_ln37_138 = xor i32 %zext_ln37_69, i32 %or_ln37_151" [sha1/sha256_impl1.cpp:37]   --->   Operation 2251 'xor' 'xor_ln37_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_103)   --->   "%xor_ln37_139 = xor i32 %xor_ln37_138, i32 %or_ln37_150" [sha1/sha256_impl1.cpp:37]   --->   Operation 2252 'xor' 'xor_ln37_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_102 = add i32 %m_43, i32 %m_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 2253 'add' 'add_ln37_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2254 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_103 = add i32 %xor_ln37_137, i32 %xor_ln37_139" [sha1/sha256_impl1.cpp:37]   --->   Operation 2254 'add' 'add_ln37_103' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2255 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_50 = add i32 %add_ln37_103, i32 %add_ln37_102" [sha1/sha256_impl1.cpp:37]   --->   Operation 2255 'add' 'm_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%lshr_ln37_36 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_50, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2256 'partselect' 'lshr_ln37_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%trunc_ln37_144 = trunc i32 %m_50" [sha1/sha256_impl1.cpp:37]   --->   Operation 2257 'trunc' 'trunc_ln37_144' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%or_ln37_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_144, i15 %lshr_ln37_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 2258 'bitconcatenate' 'or_ln37_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%lshr_ln37_194 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_50, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2259 'partselect' 'lshr_ln37_194' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%trunc_ln37_145 = trunc i32 %m_50" [sha1/sha256_impl1.cpp:37]   --->   Operation 2260 'trunc' 'trunc_ln37_145' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%or_ln37_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_145, i13 %lshr_ln37_194" [sha1/sha256_impl1.cpp:37]   --->   Operation 2261 'bitconcatenate' 'or_ln37_155' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%lshr_ln37_195 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_50, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2262 'partselect' 'lshr_ln37_195' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%zext_ln37_72 = zext i22 %lshr_ln37_195" [sha1/sha256_impl1.cpp:37]   --->   Operation 2263 'zext' 'zext_ln37_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%xor_ln37_144 = xor i32 %zext_ln37_72, i32 %or_ln37_155" [sha1/sha256_impl1.cpp:37]   --->   Operation 2264 'xor' 'xor_ln37_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%xor_ln37_145 = xor i32 %xor_ln37_144, i32 %or_ln37_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 2265 'xor' 'xor_ln37_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%lshr_ln37_196 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_37, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2266 'partselect' 'lshr_ln37_196' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%trunc_ln37_146 = trunc i32 %m_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 2267 'trunc' 'trunc_ln37_146' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%or_ln37_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_146, i25 %lshr_ln37_196" [sha1/sha256_impl1.cpp:37]   --->   Operation 2268 'bitconcatenate' 'or_ln37_156' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%lshr_ln37_197 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_37, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2269 'partselect' 'lshr_ln37_197' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%trunc_ln37_147 = trunc i32 %m_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 2270 'trunc' 'trunc_ln37_147' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%or_ln37_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_147, i14 %lshr_ln37_197" [sha1/sha256_impl1.cpp:37]   --->   Operation 2271 'bitconcatenate' 'or_ln37_157' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%lshr_ln37_198 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_37, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2272 'partselect' 'lshr_ln37_198' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%zext_ln37_73 = zext i29 %lshr_ln37_198" [sha1/sha256_impl1.cpp:37]   --->   Operation 2273 'zext' 'zext_ln37_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%xor_ln37_146 = xor i32 %zext_ln37_73, i32 %or_ln37_157" [sha1/sha256_impl1.cpp:37]   --->   Operation 2274 'xor' 'xor_ln37_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_109)   --->   "%xor_ln37_147 = xor i32 %xor_ln37_146, i32 %or_ln37_156" [sha1/sha256_impl1.cpp:37]   --->   Operation 2275 'xor' 'xor_ln37_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_108 = add i32 %m_45, i32 %m_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 2276 'add' 'add_ln37_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2277 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_109 = add i32 %xor_ln37_145, i32 %xor_ln37_147" [sha1/sha256_impl1.cpp:37]   --->   Operation 2277 'add' 'add_ln37_109' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2278 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_52 = add i32 %add_ln37_109, i32 %add_ln37_108" [sha1/sha256_impl1.cpp:37]   --->   Operation 2278 'add' 'm_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%lshr_ln37_38 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_52, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2279 'partselect' 'lshr_ln37_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%trunc_ln37_152 = trunc i32 %m_52" [sha1/sha256_impl1.cpp:37]   --->   Operation 2280 'trunc' 'trunc_ln37_152' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%or_ln37_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_152, i15 %lshr_ln37_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 2281 'bitconcatenate' 'or_ln37_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%lshr_ln37_204 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_52, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2282 'partselect' 'lshr_ln37_204' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%trunc_ln37_153 = trunc i32 %m_52" [sha1/sha256_impl1.cpp:37]   --->   Operation 2283 'trunc' 'trunc_ln37_153' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%or_ln37_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_153, i13 %lshr_ln37_204" [sha1/sha256_impl1.cpp:37]   --->   Operation 2284 'bitconcatenate' 'or_ln37_161' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%lshr_ln37_205 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_52, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2285 'partselect' 'lshr_ln37_205' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%zext_ln37_76 = zext i22 %lshr_ln37_205" [sha1/sha256_impl1.cpp:37]   --->   Operation 2286 'zext' 'zext_ln37_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%xor_ln37_152 = xor i32 %zext_ln37_76, i32 %or_ln37_161" [sha1/sha256_impl1.cpp:37]   --->   Operation 2287 'xor' 'xor_ln37_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%xor_ln37_153 = xor i32 %xor_ln37_152, i32 %or_ln37_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 2288 'xor' 'xor_ln37_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%lshr_ln37_206 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_39, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2289 'partselect' 'lshr_ln37_206' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%trunc_ln37_154 = trunc i32 %m_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2290 'trunc' 'trunc_ln37_154' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%or_ln37_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_154, i25 %lshr_ln37_206" [sha1/sha256_impl1.cpp:37]   --->   Operation 2291 'bitconcatenate' 'or_ln37_162' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%lshr_ln37_207 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_39, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2292 'partselect' 'lshr_ln37_207' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%trunc_ln37_155 = trunc i32 %m_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2293 'trunc' 'trunc_ln37_155' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%or_ln37_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_155, i14 %lshr_ln37_207" [sha1/sha256_impl1.cpp:37]   --->   Operation 2294 'bitconcatenate' 'or_ln37_163' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%lshr_ln37_208 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_39, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2295 'partselect' 'lshr_ln37_208' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%zext_ln37_77 = zext i29 %lshr_ln37_208" [sha1/sha256_impl1.cpp:37]   --->   Operation 2296 'zext' 'zext_ln37_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%xor_ln37_154 = xor i32 %zext_ln37_77, i32 %or_ln37_163" [sha1/sha256_impl1.cpp:37]   --->   Operation 2297 'xor' 'xor_ln37_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_115)   --->   "%xor_ln37_155 = xor i32 %xor_ln37_154, i32 %or_ln37_162" [sha1/sha256_impl1.cpp:37]   --->   Operation 2298 'xor' 'xor_ln37_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2299 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_115 = add i32 %xor_ln37_153, i32 %xor_ln37_155" [sha1/sha256_impl1.cpp:37]   --->   Operation 2299 'add' 'add_ln37_115' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%lshr_ln37_251 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_48, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2300 'partselect' 'lshr_ln37_251' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%trunc_ln37_190 = trunc i32 %m_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 2301 'trunc' 'trunc_ln37_190' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%or_ln37_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_190, i25 %lshr_ln37_251" [sha1/sha256_impl1.cpp:37]   --->   Operation 2302 'bitconcatenate' 'or_ln37_189' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%lshr_ln37_252 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_48, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2303 'partselect' 'lshr_ln37_252' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%trunc_ln37_191 = trunc i32 %m_48" [sha1/sha256_impl1.cpp:37]   --->   Operation 2304 'trunc' 'trunc_ln37_191' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%or_ln37_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_191, i14 %lshr_ln37_252" [sha1/sha256_impl1.cpp:37]   --->   Operation 2305 'bitconcatenate' 'or_ln37_190' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%lshr_ln37_253 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_48, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2306 'partselect' 'lshr_ln37_253' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%zext_ln37_95 = zext i29 %lshr_ln37_253" [sha1/sha256_impl1.cpp:37]   --->   Operation 2307 'zext' 'zext_ln37_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_191)   --->   "%xor_ln37_190 = xor i32 %zext_ln37_95, i32 %or_ln37_190" [sha1/sha256_impl1.cpp:37]   --->   Operation 2308 'xor' 'xor_ln37_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2309 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln37_191 = xor i32 %xor_ln37_190, i32 %or_ln37_189" [sha1/sha256_impl1.cpp:37]   --->   Operation 2309 'xor' 'xor_ln37_191' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_127)   --->   "%xor_ln50_126 = xor i32 %add_ln58_28, i32 %add_ln58_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2310 'xor' 'xor_ln50_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_127)   --->   "%and_ln50_31 = and i32 %xor_ln50_126, i32 %add_ln58_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2311 'and' 'and_ln50_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_127)   --->   "%and_ln50_95 = and i32 %add_ln58_28, i32 %add_ln58_29" [sha1/sha256_impl1.cpp:50]   --->   Operation 2312 'and' 'and_ln50_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2313 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_127 = xor i32 %and_ln50_31, i32 %and_ln50_95" [sha1/sha256_impl1.cpp:50]   --->   Operation 2313 'xor' 'xor_ln50_127' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_94 = add i32 %xor_ln50_125, i32 %add_ln49_127" [sha1/sha256_impl1.cpp:58]   --->   Operation 2314 'add' 'add_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2315 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_31 = add i32 %add_ln58_94, i32 %xor_ln50_127" [sha1/sha256_impl1.cpp:58]   --->   Operation 2315 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_131)   --->   "%and_ln49_32 = and i32 %add_ln54_30, i32 %add_ln54_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2316 'and' 'and_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_131)   --->   "%xor_ln49_130 = xor i32 %add_ln54_31, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2317 'xor' 'xor_ln49_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_131)   --->   "%and_ln49_96 = and i32 %add_ln54_29, i32 %xor_ln49_130" [sha1/sha256_impl1.cpp:49]   --->   Operation 2318 'and' 'and_ln49_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2319 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_131 = xor i32 %and_ln49_96, i32 %and_ln49_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2319 'xor' 'xor_ln49_131' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_128 = add i32 %xor_ln49_131, i32 %add_ln54_28" [sha1/sha256_impl1.cpp:49]   --->   Operation 2320 'add' 'add_ln49_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2321 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_131 = add i32 %add_ln49_130, i32 %add_ln49_128" [sha1/sha256_impl1.cpp:49]   --->   Operation 2321 'add' 'add_ln49_131' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%lshr_ln50_32 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_31, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2322 'partselect' 'lshr_ln50_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%trunc_ln50_96 = trunc i32 %add_ln58_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2323 'trunc' 'trunc_ln50_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%or_ln50_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_96, i30 %lshr_ln50_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2324 'bitconcatenate' 'or_ln50_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%lshr_ln50_127 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_31, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2325 'partselect' 'lshr_ln50_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%trunc_ln50_97 = trunc i32 %add_ln58_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2326 'trunc' 'trunc_ln50_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%or_ln50_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_97, i19 %lshr_ln50_127" [sha1/sha256_impl1.cpp:50]   --->   Operation 2327 'bitconcatenate' 'or_ln50_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%lshr_ln50_128 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_31, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2328 'partselect' 'lshr_ln50_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%trunc_ln50_98 = trunc i32 %add_ln58_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2329 'trunc' 'trunc_ln50_98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%or_ln50_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_98, i10 %lshr_ln50_128" [sha1/sha256_impl1.cpp:50]   --->   Operation 2330 'bitconcatenate' 'or_ln50_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_129)   --->   "%xor_ln50_128 = xor i32 %or_ln50_32, i32 %or_ln50_127" [sha1/sha256_impl1.cpp:50]   --->   Operation 2331 'xor' 'xor_ln50_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2332 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_129 = xor i32 %xor_ln50_128, i32 %or_ln50_128" [sha1/sha256_impl1.cpp:50]   --->   Operation 2332 'xor' 'xor_ln50_129' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_131)   --->   "%xor_ln50_130 = xor i32 %add_ln58_29, i32 %add_ln58_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2333 'xor' 'xor_ln50_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_131)   --->   "%and_ln50_32 = and i32 %xor_ln50_130, i32 %add_ln58_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2334 'and' 'and_ln50_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_131)   --->   "%and_ln50_96 = and i32 %add_ln58_29, i32 %add_ln58_30" [sha1/sha256_impl1.cpp:50]   --->   Operation 2335 'and' 'and_ln50_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2336 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_131 = xor i32 %and_ln50_32, i32 %and_ln50_96" [sha1/sha256_impl1.cpp:50]   --->   Operation 2336 'xor' 'xor_ln50_131' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2337 [1/1] (0.88ns)   --->   "%add_ln54_32 = add i32 %add_ln49_131, i32 %add_ln58_28" [sha1/sha256_impl1.cpp:54]   --->   Operation 2337 'add' 'add_ln54_32' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_95 = add i32 %xor_ln50_129, i32 %add_ln49_131" [sha1/sha256_impl1.cpp:58]   --->   Operation 2338 'add' 'add_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2339 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_32 = add i32 %add_ln58_95, i32 %xor_ln50_131" [sha1/sha256_impl1.cpp:58]   --->   Operation 2339 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%lshr_ln49_33 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_32, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2340 'partselect' 'lshr_ln49_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%trunc_ln49_99 = trunc i32 %add_ln54_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2341 'trunc' 'trunc_ln49_99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%or_ln49_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_99, i26 %lshr_ln49_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2342 'bitconcatenate' 'or_ln49_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%lshr_ln49_129 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_32, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2343 'partselect' 'lshr_ln49_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%trunc_ln49_100 = trunc i32 %add_ln54_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2344 'trunc' 'trunc_ln49_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%or_ln49_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_100, i21 %lshr_ln49_129" [sha1/sha256_impl1.cpp:49]   --->   Operation 2345 'bitconcatenate' 'or_ln49_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%lshr_ln49_130 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_32, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2346 'partselect' 'lshr_ln49_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%trunc_ln49_101 = trunc i32 %add_ln54_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2347 'trunc' 'trunc_ln49_101' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%or_ln49_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_101, i7 %lshr_ln49_130" [sha1/sha256_impl1.cpp:49]   --->   Operation 2348 'bitconcatenate' 'or_ln49_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_133)   --->   "%xor_ln49_132 = xor i32 %or_ln49_33, i32 %or_ln49_129" [sha1/sha256_impl1.cpp:49]   --->   Operation 2349 'xor' 'xor_ln49_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2350 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_133 = xor i32 %xor_ln49_132, i32 %or_ln49_130" [sha1/sha256_impl1.cpp:49]   --->   Operation 2350 'xor' 'xor_ln49_133' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_135)   --->   "%and_ln49_33 = and i32 %add_ln54_31, i32 %add_ln54_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2351 'and' 'and_ln49_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_135)   --->   "%xor_ln49_134 = xor i32 %add_ln54_32, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2352 'xor' 'xor_ln49_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_135)   --->   "%and_ln49_97 = and i32 %add_ln54_30, i32 %xor_ln49_134" [sha1/sha256_impl1.cpp:49]   --->   Operation 2353 'and' 'and_ln49_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2354 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_135 = xor i32 %and_ln49_97, i32 %and_ln49_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2354 'xor' 'xor_ln49_135' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_132 = add i32 %xor_ln49_135, i32 %add_ln54_29" [sha1/sha256_impl1.cpp:49]   --->   Operation 2355 'add' 'add_ln49_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_133 = add i32 %m_33, i32 773529912" [sha1/sha256_impl1.cpp:49]   --->   Operation 2356 'add' 'add_ln49_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2357 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_134 = add i32 %add_ln49_133, i32 %xor_ln49_133" [sha1/sha256_impl1.cpp:49]   --->   Operation 2357 'add' 'add_ln49_134' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2358 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_135 = add i32 %add_ln49_134, i32 %add_ln49_132" [sha1/sha256_impl1.cpp:49]   --->   Operation 2358 'add' 'add_ln49_135' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%lshr_ln50_33 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_32, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2359 'partselect' 'lshr_ln50_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%trunc_ln50_99 = trunc i32 %add_ln58_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2360 'trunc' 'trunc_ln50_99' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%or_ln50_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_99, i30 %lshr_ln50_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2361 'bitconcatenate' 'or_ln50_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%lshr_ln50_129 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_32, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2362 'partselect' 'lshr_ln50_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%trunc_ln50_100 = trunc i32 %add_ln58_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2363 'trunc' 'trunc_ln50_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%or_ln50_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_100, i19 %lshr_ln50_129" [sha1/sha256_impl1.cpp:50]   --->   Operation 2364 'bitconcatenate' 'or_ln50_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%lshr_ln50_130 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_32, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2365 'partselect' 'lshr_ln50_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%trunc_ln50_101 = trunc i32 %add_ln58_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2366 'trunc' 'trunc_ln50_101' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%or_ln50_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_101, i10 %lshr_ln50_130" [sha1/sha256_impl1.cpp:50]   --->   Operation 2367 'bitconcatenate' 'or_ln50_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_133)   --->   "%xor_ln50_132 = xor i32 %or_ln50_33, i32 %or_ln50_129" [sha1/sha256_impl1.cpp:50]   --->   Operation 2368 'xor' 'xor_ln50_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2369 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_133 = xor i32 %xor_ln50_132, i32 %or_ln50_130" [sha1/sha256_impl1.cpp:50]   --->   Operation 2369 'xor' 'xor_ln50_133' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_135)   --->   "%xor_ln50_134 = xor i32 %add_ln58_30, i32 %add_ln58_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2370 'xor' 'xor_ln50_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_135)   --->   "%and_ln50_33 = and i32 %xor_ln50_134, i32 %add_ln58_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2371 'and' 'and_ln50_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_135)   --->   "%and_ln50_97 = and i32 %add_ln58_30, i32 %add_ln58_31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2372 'and' 'and_ln50_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2373 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_135 = xor i32 %and_ln50_33, i32 %and_ln50_97" [sha1/sha256_impl1.cpp:50]   --->   Operation 2373 'xor' 'xor_ln50_135' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2374 [1/1] (0.88ns)   --->   "%add_ln54_33 = add i32 %add_ln49_135, i32 %add_ln58_29" [sha1/sha256_impl1.cpp:54]   --->   Operation 2374 'add' 'add_ln54_33' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_96 = add i32 %xor_ln50_133, i32 %add_ln49_135" [sha1/sha256_impl1.cpp:58]   --->   Operation 2375 'add' 'add_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2376 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_33 = add i32 %add_ln58_96, i32 %xor_ln50_135" [sha1/sha256_impl1.cpp:58]   --->   Operation 2376 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%lshr_ln49_34 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_33, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2377 'partselect' 'lshr_ln49_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%trunc_ln49_102 = trunc i32 %add_ln54_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2378 'trunc' 'trunc_ln49_102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%or_ln49_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_102, i26 %lshr_ln49_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2379 'bitconcatenate' 'or_ln49_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%lshr_ln49_131 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_33, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2380 'partselect' 'lshr_ln49_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%trunc_ln49_103 = trunc i32 %add_ln54_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2381 'trunc' 'trunc_ln49_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%or_ln49_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_103, i21 %lshr_ln49_131" [sha1/sha256_impl1.cpp:49]   --->   Operation 2382 'bitconcatenate' 'or_ln49_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%lshr_ln49_132 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_33, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2383 'partselect' 'lshr_ln49_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%trunc_ln49_104 = trunc i32 %add_ln54_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2384 'trunc' 'trunc_ln49_104' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%or_ln49_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_104, i7 %lshr_ln49_132" [sha1/sha256_impl1.cpp:49]   --->   Operation 2385 'bitconcatenate' 'or_ln49_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_137)   --->   "%xor_ln49_136 = xor i32 %or_ln49_34, i32 %or_ln49_131" [sha1/sha256_impl1.cpp:49]   --->   Operation 2386 'xor' 'xor_ln49_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2387 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_137 = xor i32 %xor_ln49_136, i32 %or_ln49_132" [sha1/sha256_impl1.cpp:49]   --->   Operation 2387 'xor' 'xor_ln49_137' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_139)   --->   "%and_ln49_34 = and i32 %add_ln54_32, i32 %add_ln54_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2388 'and' 'and_ln49_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_139)   --->   "%xor_ln49_138 = xor i32 %add_ln54_33, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2389 'xor' 'xor_ln49_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_139)   --->   "%and_ln49_98 = and i32 %add_ln54_31, i32 %xor_ln49_138" [sha1/sha256_impl1.cpp:49]   --->   Operation 2390 'and' 'and_ln49_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2391 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_139 = xor i32 %and_ln49_98, i32 %and_ln49_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2391 'xor' 'xor_ln49_139' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_136 = add i32 %xor_ln49_139, i32 %add_ln54_30" [sha1/sha256_impl1.cpp:49]   --->   Operation 2392 'add' 'add_ln49_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_137 = add i32 %m_34, i32 1294757372" [sha1/sha256_impl1.cpp:49]   --->   Operation 2393 'add' 'add_ln49_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2394 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_138 = add i32 %add_ln49_137, i32 %xor_ln49_137" [sha1/sha256_impl1.cpp:49]   --->   Operation 2394 'add' 'add_ln49_138' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2395 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_139 = add i32 %add_ln49_138, i32 %add_ln49_136" [sha1/sha256_impl1.cpp:49]   --->   Operation 2395 'add' 'add_ln49_139' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%lshr_ln50_34 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_33, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2396 'partselect' 'lshr_ln50_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%trunc_ln50_102 = trunc i32 %add_ln58_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2397 'trunc' 'trunc_ln50_102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%or_ln50_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_102, i30 %lshr_ln50_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2398 'bitconcatenate' 'or_ln50_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%lshr_ln50_131 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_33, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2399 'partselect' 'lshr_ln50_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%trunc_ln50_103 = trunc i32 %add_ln58_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2400 'trunc' 'trunc_ln50_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%or_ln50_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_103, i19 %lshr_ln50_131" [sha1/sha256_impl1.cpp:50]   --->   Operation 2401 'bitconcatenate' 'or_ln50_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%lshr_ln50_132 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_33, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2402 'partselect' 'lshr_ln50_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%trunc_ln50_104 = trunc i32 %add_ln58_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2403 'trunc' 'trunc_ln50_104' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%or_ln50_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_104, i10 %lshr_ln50_132" [sha1/sha256_impl1.cpp:50]   --->   Operation 2404 'bitconcatenate' 'or_ln50_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_137)   --->   "%xor_ln50_136 = xor i32 %or_ln50_34, i32 %or_ln50_131" [sha1/sha256_impl1.cpp:50]   --->   Operation 2405 'xor' 'xor_ln50_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2406 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_137 = xor i32 %xor_ln50_136, i32 %or_ln50_132" [sha1/sha256_impl1.cpp:50]   --->   Operation 2406 'xor' 'xor_ln50_137' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_139)   --->   "%xor_ln50_138 = xor i32 %add_ln58_31, i32 %add_ln58_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2407 'xor' 'xor_ln50_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_139)   --->   "%and_ln50_34 = and i32 %xor_ln50_138, i32 %add_ln58_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2408 'and' 'and_ln50_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_139)   --->   "%and_ln50_98 = and i32 %add_ln58_31, i32 %add_ln58_32" [sha1/sha256_impl1.cpp:50]   --->   Operation 2409 'and' 'and_ln50_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2410 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_139 = xor i32 %and_ln50_34, i32 %and_ln50_98" [sha1/sha256_impl1.cpp:50]   --->   Operation 2410 'xor' 'xor_ln50_139' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2411 [1/1] (0.88ns)   --->   "%add_ln54_34 = add i32 %add_ln49_139, i32 %add_ln58_30" [sha1/sha256_impl1.cpp:54]   --->   Operation 2411 'add' 'add_ln54_34' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_97 = add i32 %xor_ln50_137, i32 %add_ln49_139" [sha1/sha256_impl1.cpp:58]   --->   Operation 2412 'add' 'add_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2413 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_34 = add i32 %add_ln58_97, i32 %xor_ln50_139" [sha1/sha256_impl1.cpp:58]   --->   Operation 2413 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%lshr_ln49_35 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_34, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2414 'partselect' 'lshr_ln49_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%trunc_ln49_105 = trunc i32 %add_ln54_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2415 'trunc' 'trunc_ln49_105' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%or_ln49_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_105, i26 %lshr_ln49_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2416 'bitconcatenate' 'or_ln49_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%lshr_ln49_133 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_34, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2417 'partselect' 'lshr_ln49_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%trunc_ln49_106 = trunc i32 %add_ln54_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2418 'trunc' 'trunc_ln49_106' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%or_ln49_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_106, i21 %lshr_ln49_133" [sha1/sha256_impl1.cpp:49]   --->   Operation 2419 'bitconcatenate' 'or_ln49_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%lshr_ln49_134 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_34, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2420 'partselect' 'lshr_ln49_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%trunc_ln49_107 = trunc i32 %add_ln54_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2421 'trunc' 'trunc_ln49_107' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%or_ln49_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_107, i7 %lshr_ln49_134" [sha1/sha256_impl1.cpp:49]   --->   Operation 2422 'bitconcatenate' 'or_ln49_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_141)   --->   "%xor_ln49_140 = xor i32 %or_ln49_35, i32 %or_ln49_133" [sha1/sha256_impl1.cpp:49]   --->   Operation 2423 'xor' 'xor_ln49_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2424 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_141 = xor i32 %xor_ln49_140, i32 %or_ln49_134" [sha1/sha256_impl1.cpp:49]   --->   Operation 2424 'xor' 'xor_ln49_141' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%lshr_ln50_35 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_34, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2425 'partselect' 'lshr_ln50_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%trunc_ln50_105 = trunc i32 %add_ln58_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2426 'trunc' 'trunc_ln50_105' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%or_ln50_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_105, i30 %lshr_ln50_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2427 'bitconcatenate' 'or_ln50_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%lshr_ln50_133 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_34, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2428 'partselect' 'lshr_ln50_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%trunc_ln50_106 = trunc i32 %add_ln58_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2429 'trunc' 'trunc_ln50_106' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%or_ln50_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_106, i19 %lshr_ln50_133" [sha1/sha256_impl1.cpp:50]   --->   Operation 2430 'bitconcatenate' 'or_ln50_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%lshr_ln50_134 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_34, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2431 'partselect' 'lshr_ln50_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%trunc_ln50_107 = trunc i32 %add_ln58_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2432 'trunc' 'trunc_ln50_107' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%or_ln50_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_107, i10 %lshr_ln50_134" [sha1/sha256_impl1.cpp:50]   --->   Operation 2433 'bitconcatenate' 'or_ln50_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_141)   --->   "%xor_ln50_140 = xor i32 %or_ln50_35, i32 %or_ln50_133" [sha1/sha256_impl1.cpp:50]   --->   Operation 2434 'xor' 'xor_ln50_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2435 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_141 = xor i32 %xor_ln50_140, i32 %or_ln50_134" [sha1/sha256_impl1.cpp:50]   --->   Operation 2435 'xor' 'xor_ln50_141' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.56>
ST_41 : Operation 2436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_93 = add i32 %m_40, i32 %m_31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2436 'add' 'add_ln37_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2437 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_47 = add i32 %add_ln37_94, i32 %add_ln37_93" [sha1/sha256_impl1.cpp:37]   --->   Operation 2437 'add' 'm_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%lshr_ln37_33 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_47, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2438 'partselect' 'lshr_ln37_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%trunc_ln37_132 = trunc i32 %m_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 2439 'trunc' 'trunc_ln37_132' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%or_ln37_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_132, i15 %lshr_ln37_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 2440 'bitconcatenate' 'or_ln37_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%lshr_ln37_179 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_47, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2441 'partselect' 'lshr_ln37_179' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%trunc_ln37_133 = trunc i32 %m_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 2442 'trunc' 'trunc_ln37_133' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%or_ln37_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_133, i13 %lshr_ln37_179" [sha1/sha256_impl1.cpp:37]   --->   Operation 2443 'bitconcatenate' 'or_ln37_146' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%lshr_ln37_180 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_47, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2444 'partselect' 'lshr_ln37_180' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%zext_ln37_66 = zext i22 %lshr_ln37_180" [sha1/sha256_impl1.cpp:37]   --->   Operation 2445 'zext' 'zext_ln37_66' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%xor_ln37_132 = xor i32 %zext_ln37_66, i32 %or_ln37_146" [sha1/sha256_impl1.cpp:37]   --->   Operation 2446 'xor' 'xor_ln37_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%xor_ln37_133 = xor i32 %xor_ln37_132, i32 %or_ln37_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 2447 'xor' 'xor_ln37_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%lshr_ln37_181 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_34, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2448 'partselect' 'lshr_ln37_181' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%trunc_ln37_134 = trunc i32 %m_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 2449 'trunc' 'trunc_ln37_134' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%or_ln37_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_134, i25 %lshr_ln37_181" [sha1/sha256_impl1.cpp:37]   --->   Operation 2450 'bitconcatenate' 'or_ln37_147' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%lshr_ln37_182 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_34, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2451 'partselect' 'lshr_ln37_182' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%trunc_ln37_135 = trunc i32 %m_34" [sha1/sha256_impl1.cpp:37]   --->   Operation 2452 'trunc' 'trunc_ln37_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%or_ln37_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_135, i14 %lshr_ln37_182" [sha1/sha256_impl1.cpp:37]   --->   Operation 2453 'bitconcatenate' 'or_ln37_148' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%lshr_ln37_183 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_34, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2454 'partselect' 'lshr_ln37_183' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%zext_ln37_67 = zext i29 %lshr_ln37_183" [sha1/sha256_impl1.cpp:37]   --->   Operation 2455 'zext' 'zext_ln37_67' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%xor_ln37_134 = xor i32 %zext_ln37_67, i32 %or_ln37_148" [sha1/sha256_impl1.cpp:37]   --->   Operation 2456 'xor' 'xor_ln37_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_100)   --->   "%xor_ln37_135 = xor i32 %xor_ln37_134, i32 %or_ln37_147" [sha1/sha256_impl1.cpp:37]   --->   Operation 2457 'xor' 'xor_ln37_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_99 = add i32 %m_42, i32 %m_33" [sha1/sha256_impl1.cpp:37]   --->   Operation 2458 'add' 'add_ln37_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2459 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_100 = add i32 %xor_ln37_133, i32 %xor_ln37_135" [sha1/sha256_impl1.cpp:37]   --->   Operation 2459 'add' 'add_ln37_100' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2460 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_49 = add i32 %add_ln37_100, i32 %add_ln37_99" [sha1/sha256_impl1.cpp:37]   --->   Operation 2460 'add' 'm_49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%lshr_ln37_35 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_49, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2461 'partselect' 'lshr_ln37_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%trunc_ln37_140 = trunc i32 %m_49" [sha1/sha256_impl1.cpp:37]   --->   Operation 2462 'trunc' 'trunc_ln37_140' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%or_ln37_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_140, i15 %lshr_ln37_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 2463 'bitconcatenate' 'or_ln37_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%lshr_ln37_189 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_49, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2464 'partselect' 'lshr_ln37_189' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%trunc_ln37_141 = trunc i32 %m_49" [sha1/sha256_impl1.cpp:37]   --->   Operation 2465 'trunc' 'trunc_ln37_141' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%or_ln37_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_141, i13 %lshr_ln37_189" [sha1/sha256_impl1.cpp:37]   --->   Operation 2466 'bitconcatenate' 'or_ln37_152' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%lshr_ln37_190 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_49, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2467 'partselect' 'lshr_ln37_190' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%zext_ln37_70 = zext i22 %lshr_ln37_190" [sha1/sha256_impl1.cpp:37]   --->   Operation 2468 'zext' 'zext_ln37_70' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%xor_ln37_140 = xor i32 %zext_ln37_70, i32 %or_ln37_152" [sha1/sha256_impl1.cpp:37]   --->   Operation 2469 'xor' 'xor_ln37_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%xor_ln37_141 = xor i32 %xor_ln37_140, i32 %or_ln37_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 2470 'xor' 'xor_ln37_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%lshr_ln37_191 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_36, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2471 'partselect' 'lshr_ln37_191' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%trunc_ln37_142 = trunc i32 %m_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 2472 'trunc' 'trunc_ln37_142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%or_ln37_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_142, i25 %lshr_ln37_191" [sha1/sha256_impl1.cpp:37]   --->   Operation 2473 'bitconcatenate' 'or_ln37_153' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%lshr_ln37_192 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_36, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2474 'partselect' 'lshr_ln37_192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%trunc_ln37_143 = trunc i32 %m_36" [sha1/sha256_impl1.cpp:37]   --->   Operation 2475 'trunc' 'trunc_ln37_143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%or_ln37_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_143, i14 %lshr_ln37_192" [sha1/sha256_impl1.cpp:37]   --->   Operation 2476 'bitconcatenate' 'or_ln37_154' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%lshr_ln37_193 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_36, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2477 'partselect' 'lshr_ln37_193' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%zext_ln37_71 = zext i29 %lshr_ln37_193" [sha1/sha256_impl1.cpp:37]   --->   Operation 2478 'zext' 'zext_ln37_71' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%xor_ln37_142 = xor i32 %zext_ln37_71, i32 %or_ln37_154" [sha1/sha256_impl1.cpp:37]   --->   Operation 2479 'xor' 'xor_ln37_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_106)   --->   "%xor_ln37_143 = xor i32 %xor_ln37_142, i32 %or_ln37_153" [sha1/sha256_impl1.cpp:37]   --->   Operation 2480 'xor' 'xor_ln37_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_105 = add i32 %m_44, i32 %m_35" [sha1/sha256_impl1.cpp:37]   --->   Operation 2481 'add' 'add_ln37_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2482 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_106 = add i32 %xor_ln37_141, i32 %xor_ln37_143" [sha1/sha256_impl1.cpp:37]   --->   Operation 2482 'add' 'add_ln37_106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2483 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_51 = add i32 %add_ln37_106, i32 %add_ln37_105" [sha1/sha256_impl1.cpp:37]   --->   Operation 2483 'add' 'm_51' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%lshr_ln37_37 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_51, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2484 'partselect' 'lshr_ln37_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%trunc_ln37_148 = trunc i32 %m_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 2485 'trunc' 'trunc_ln37_148' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%or_ln37_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_148, i15 %lshr_ln37_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 2486 'bitconcatenate' 'or_ln37_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%lshr_ln37_199 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_51, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2487 'partselect' 'lshr_ln37_199' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%trunc_ln37_149 = trunc i32 %m_51" [sha1/sha256_impl1.cpp:37]   --->   Operation 2488 'trunc' 'trunc_ln37_149' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%or_ln37_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_149, i13 %lshr_ln37_199" [sha1/sha256_impl1.cpp:37]   --->   Operation 2489 'bitconcatenate' 'or_ln37_158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%lshr_ln37_200 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_51, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2490 'partselect' 'lshr_ln37_200' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%zext_ln37_74 = zext i22 %lshr_ln37_200" [sha1/sha256_impl1.cpp:37]   --->   Operation 2491 'zext' 'zext_ln37_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%xor_ln37_148 = xor i32 %zext_ln37_74, i32 %or_ln37_158" [sha1/sha256_impl1.cpp:37]   --->   Operation 2492 'xor' 'xor_ln37_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%xor_ln37_149 = xor i32 %xor_ln37_148, i32 %or_ln37_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 2493 'xor' 'xor_ln37_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%lshr_ln37_201 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_38, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2494 'partselect' 'lshr_ln37_201' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%trunc_ln37_150 = trunc i32 %m_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 2495 'trunc' 'trunc_ln37_150' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%or_ln37_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_150, i25 %lshr_ln37_201" [sha1/sha256_impl1.cpp:37]   --->   Operation 2496 'bitconcatenate' 'or_ln37_159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%lshr_ln37_202 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_38, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2497 'partselect' 'lshr_ln37_202' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%trunc_ln37_151 = trunc i32 %m_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 2498 'trunc' 'trunc_ln37_151' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%or_ln37_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_151, i14 %lshr_ln37_202" [sha1/sha256_impl1.cpp:37]   --->   Operation 2499 'bitconcatenate' 'or_ln37_160' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%lshr_ln37_203 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_38, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2500 'partselect' 'lshr_ln37_203' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%zext_ln37_75 = zext i29 %lshr_ln37_203" [sha1/sha256_impl1.cpp:37]   --->   Operation 2501 'zext' 'zext_ln37_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%xor_ln37_150 = xor i32 %zext_ln37_75, i32 %or_ln37_160" [sha1/sha256_impl1.cpp:37]   --->   Operation 2502 'xor' 'xor_ln37_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_112)   --->   "%xor_ln37_151 = xor i32 %xor_ln37_150, i32 %or_ln37_159" [sha1/sha256_impl1.cpp:37]   --->   Operation 2503 'xor' 'xor_ln37_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_111 = add i32 %m_46, i32 %m_37" [sha1/sha256_impl1.cpp:37]   --->   Operation 2504 'add' 'add_ln37_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2505 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_112 = add i32 %xor_ln37_149, i32 %xor_ln37_151" [sha1/sha256_impl1.cpp:37]   --->   Operation 2505 'add' 'add_ln37_112' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2506 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_53 = add i32 %add_ln37_112, i32 %add_ln37_111" [sha1/sha256_impl1.cpp:37]   --->   Operation 2506 'add' 'm_53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%lshr_ln37_39 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_53, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2507 'partselect' 'lshr_ln37_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%trunc_ln37_156 = trunc i32 %m_53" [sha1/sha256_impl1.cpp:37]   --->   Operation 2508 'trunc' 'trunc_ln37_156' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%or_ln37_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_156, i15 %lshr_ln37_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2509 'bitconcatenate' 'or_ln37_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%lshr_ln37_209 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_53, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2510 'partselect' 'lshr_ln37_209' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%trunc_ln37_157 = trunc i32 %m_53" [sha1/sha256_impl1.cpp:37]   --->   Operation 2511 'trunc' 'trunc_ln37_157' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%or_ln37_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_157, i13 %lshr_ln37_209" [sha1/sha256_impl1.cpp:37]   --->   Operation 2512 'bitconcatenate' 'or_ln37_164' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%lshr_ln37_210 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_53, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2513 'partselect' 'lshr_ln37_210' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%zext_ln37_78 = zext i22 %lshr_ln37_210" [sha1/sha256_impl1.cpp:37]   --->   Operation 2514 'zext' 'zext_ln37_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%xor_ln37_156 = xor i32 %zext_ln37_78, i32 %or_ln37_164" [sha1/sha256_impl1.cpp:37]   --->   Operation 2515 'xor' 'xor_ln37_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%xor_ln37_157 = xor i32 %xor_ln37_156, i32 %or_ln37_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2516 'xor' 'xor_ln37_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%lshr_ln37_211 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_40, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2517 'partselect' 'lshr_ln37_211' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%trunc_ln37_158 = trunc i32 %m_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 2518 'trunc' 'trunc_ln37_158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%or_ln37_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_158, i25 %lshr_ln37_211" [sha1/sha256_impl1.cpp:37]   --->   Operation 2519 'bitconcatenate' 'or_ln37_165' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%lshr_ln37_212 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_40, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2520 'partselect' 'lshr_ln37_212' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%trunc_ln37_159 = trunc i32 %m_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 2521 'trunc' 'trunc_ln37_159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%or_ln37_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_159, i14 %lshr_ln37_212" [sha1/sha256_impl1.cpp:37]   --->   Operation 2522 'bitconcatenate' 'or_ln37_166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%lshr_ln37_213 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_40, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2523 'partselect' 'lshr_ln37_213' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%zext_ln37_79 = zext i29 %lshr_ln37_213" [sha1/sha256_impl1.cpp:37]   --->   Operation 2524 'zext' 'zext_ln37_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%xor_ln37_158 = xor i32 %zext_ln37_79, i32 %or_ln37_166" [sha1/sha256_impl1.cpp:37]   --->   Operation 2525 'xor' 'xor_ln37_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_118)   --->   "%xor_ln37_159 = xor i32 %xor_ln37_158, i32 %or_ln37_165" [sha1/sha256_impl1.cpp:37]   --->   Operation 2526 'xor' 'xor_ln37_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2527 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_118 = add i32 %xor_ln37_157, i32 %xor_ln37_159" [sha1/sha256_impl1.cpp:37]   --->   Operation 2527 'add' 'add_ln37_118' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%lshr_ln37_246 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_47, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2528 'partselect' 'lshr_ln37_246' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%trunc_ln37_186 = trunc i32 %m_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 2529 'trunc' 'trunc_ln37_186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%or_ln37_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_186, i25 %lshr_ln37_246" [sha1/sha256_impl1.cpp:37]   --->   Operation 2530 'bitconcatenate' 'or_ln37_186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%lshr_ln37_247 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_47, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2531 'partselect' 'lshr_ln37_247' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%trunc_ln37_187 = trunc i32 %m_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 2532 'trunc' 'trunc_ln37_187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%or_ln37_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_187, i14 %lshr_ln37_247" [sha1/sha256_impl1.cpp:37]   --->   Operation 2533 'bitconcatenate' 'or_ln37_187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%lshr_ln37_248 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_47, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2534 'partselect' 'lshr_ln37_248' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%zext_ln37_93 = zext i29 %lshr_ln37_248" [sha1/sha256_impl1.cpp:37]   --->   Operation 2535 'zext' 'zext_ln37_93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%xor_ln37_186 = xor i32 %zext_ln37_93, i32 %or_ln37_187" [sha1/sha256_impl1.cpp:37]   --->   Operation 2536 'xor' 'xor_ln37_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_253)   --->   "%xor_ln37_187 = xor i32 %xor_ln37_186, i32 %or_ln37_186" [sha1/sha256_impl1.cpp:37]   --->   Operation 2537 'xor' 'xor_ln37_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_143)   --->   "%and_ln49_35 = and i32 %add_ln54_33, i32 %add_ln54_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2538 'and' 'and_ln49_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_143)   --->   "%xor_ln49_142 = xor i32 %add_ln54_34, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2539 'xor' 'xor_ln49_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_143)   --->   "%and_ln49_99 = and i32 %add_ln54_32, i32 %xor_ln49_142" [sha1/sha256_impl1.cpp:49]   --->   Operation 2540 'and' 'and_ln49_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2541 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_143 = xor i32 %and_ln49_99, i32 %and_ln49_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2541 'xor' 'xor_ln49_143' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_140 = add i32 %xor_ln49_143, i32 %add_ln54_31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2542 'add' 'add_ln49_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_141 = add i32 %m_35, i32 1396182291" [sha1/sha256_impl1.cpp:49]   --->   Operation 2543 'add' 'add_ln49_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2544 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_142 = add i32 %add_ln49_141, i32 %xor_ln49_141" [sha1/sha256_impl1.cpp:49]   --->   Operation 2544 'add' 'add_ln49_142' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2545 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_143 = add i32 %add_ln49_142, i32 %add_ln49_140" [sha1/sha256_impl1.cpp:49]   --->   Operation 2545 'add' 'add_ln49_143' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_143)   --->   "%xor_ln50_142 = xor i32 %add_ln58_32, i32 %add_ln58_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2546 'xor' 'xor_ln50_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_143)   --->   "%and_ln50_35 = and i32 %xor_ln50_142, i32 %add_ln58_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2547 'and' 'and_ln50_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_143)   --->   "%and_ln50_99 = and i32 %add_ln58_32, i32 %add_ln58_33" [sha1/sha256_impl1.cpp:50]   --->   Operation 2548 'and' 'and_ln50_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2549 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_143 = xor i32 %and_ln50_35, i32 %and_ln50_99" [sha1/sha256_impl1.cpp:50]   --->   Operation 2549 'xor' 'xor_ln50_143' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2550 [1/1] (0.88ns)   --->   "%add_ln54_35 = add i32 %add_ln49_143, i32 %add_ln58_31" [sha1/sha256_impl1.cpp:54]   --->   Operation 2550 'add' 'add_ln54_35' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_98 = add i32 %xor_ln50_141, i32 %add_ln49_143" [sha1/sha256_impl1.cpp:58]   --->   Operation 2551 'add' 'add_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2552 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_35 = add i32 %add_ln58_98, i32 %xor_ln50_143" [sha1/sha256_impl1.cpp:58]   --->   Operation 2552 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%lshr_ln49_36 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_35, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2553 'partselect' 'lshr_ln49_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%trunc_ln49_108 = trunc i32 %add_ln54_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2554 'trunc' 'trunc_ln49_108' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%or_ln49_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_108, i26 %lshr_ln49_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2555 'bitconcatenate' 'or_ln49_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%lshr_ln49_135 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_35, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2556 'partselect' 'lshr_ln49_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%trunc_ln49_109 = trunc i32 %add_ln54_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2557 'trunc' 'trunc_ln49_109' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%or_ln49_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_109, i21 %lshr_ln49_135" [sha1/sha256_impl1.cpp:49]   --->   Operation 2558 'bitconcatenate' 'or_ln49_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%lshr_ln49_136 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_35, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2559 'partselect' 'lshr_ln49_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%trunc_ln49_110 = trunc i32 %add_ln54_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2560 'trunc' 'trunc_ln49_110' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%or_ln49_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_110, i7 %lshr_ln49_136" [sha1/sha256_impl1.cpp:49]   --->   Operation 2561 'bitconcatenate' 'or_ln49_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_145)   --->   "%xor_ln49_144 = xor i32 %or_ln49_36, i32 %or_ln49_135" [sha1/sha256_impl1.cpp:49]   --->   Operation 2562 'xor' 'xor_ln49_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2563 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_145 = xor i32 %xor_ln49_144, i32 %or_ln49_136" [sha1/sha256_impl1.cpp:49]   --->   Operation 2563 'xor' 'xor_ln49_145' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_147)   --->   "%and_ln49_36 = and i32 %add_ln54_34, i32 %add_ln54_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2564 'and' 'and_ln49_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_147)   --->   "%xor_ln49_146 = xor i32 %add_ln54_35, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2565 'xor' 'xor_ln49_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_147)   --->   "%and_ln49_100 = and i32 %add_ln54_33, i32 %xor_ln49_146" [sha1/sha256_impl1.cpp:49]   --->   Operation 2566 'and' 'and_ln49_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2567 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_147 = xor i32 %and_ln49_100, i32 %and_ln49_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2567 'xor' 'xor_ln49_147' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_144 = add i32 %xor_ln49_147, i32 %add_ln54_32" [sha1/sha256_impl1.cpp:49]   --->   Operation 2568 'add' 'add_ln49_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_145 = add i32 %m_36, i32 1695183700" [sha1/sha256_impl1.cpp:49]   --->   Operation 2569 'add' 'add_ln49_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2570 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_146 = add i32 %add_ln49_145, i32 %xor_ln49_145" [sha1/sha256_impl1.cpp:49]   --->   Operation 2570 'add' 'add_ln49_146' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2571 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_147 = add i32 %add_ln49_146, i32 %add_ln49_144" [sha1/sha256_impl1.cpp:49]   --->   Operation 2571 'add' 'add_ln49_147' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%lshr_ln50_36 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_35, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2572 'partselect' 'lshr_ln50_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%trunc_ln50_108 = trunc i32 %add_ln58_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2573 'trunc' 'trunc_ln50_108' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%or_ln50_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_108, i30 %lshr_ln50_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2574 'bitconcatenate' 'or_ln50_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%lshr_ln50_135 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_35, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2575 'partselect' 'lshr_ln50_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%trunc_ln50_109 = trunc i32 %add_ln58_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2576 'trunc' 'trunc_ln50_109' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%or_ln50_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_109, i19 %lshr_ln50_135" [sha1/sha256_impl1.cpp:50]   --->   Operation 2577 'bitconcatenate' 'or_ln50_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%lshr_ln50_136 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_35, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2578 'partselect' 'lshr_ln50_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%trunc_ln50_110 = trunc i32 %add_ln58_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2579 'trunc' 'trunc_ln50_110' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%or_ln50_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_110, i10 %lshr_ln50_136" [sha1/sha256_impl1.cpp:50]   --->   Operation 2580 'bitconcatenate' 'or_ln50_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_145)   --->   "%xor_ln50_144 = xor i32 %or_ln50_36, i32 %or_ln50_135" [sha1/sha256_impl1.cpp:50]   --->   Operation 2581 'xor' 'xor_ln50_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2582 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_145 = xor i32 %xor_ln50_144, i32 %or_ln50_136" [sha1/sha256_impl1.cpp:50]   --->   Operation 2582 'xor' 'xor_ln50_145' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2583 [1/1] (0.88ns)   --->   "%add_ln54_36 = add i32 %add_ln49_147, i32 %add_ln58_32" [sha1/sha256_impl1.cpp:54]   --->   Operation 2583 'add' 'add_ln54_36' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%lshr_ln49_37 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_36, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2584 'partselect' 'lshr_ln49_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%trunc_ln49_111 = trunc i32 %add_ln54_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2585 'trunc' 'trunc_ln49_111' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%or_ln49_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_111, i26 %lshr_ln49_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2586 'bitconcatenate' 'or_ln49_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%lshr_ln49_137 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_36, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2587 'partselect' 'lshr_ln49_137' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%trunc_ln49_112 = trunc i32 %add_ln54_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2588 'trunc' 'trunc_ln49_112' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%or_ln49_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_112, i21 %lshr_ln49_137" [sha1/sha256_impl1.cpp:49]   --->   Operation 2589 'bitconcatenate' 'or_ln49_137' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%lshr_ln49_138 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_36, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2590 'partselect' 'lshr_ln49_138' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%trunc_ln49_113 = trunc i32 %add_ln54_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2591 'trunc' 'trunc_ln49_113' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%or_ln49_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_113, i7 %lshr_ln49_138" [sha1/sha256_impl1.cpp:49]   --->   Operation 2592 'bitconcatenate' 'or_ln49_138' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_149)   --->   "%xor_ln49_148 = xor i32 %or_ln49_37, i32 %or_ln49_137" [sha1/sha256_impl1.cpp:49]   --->   Operation 2593 'xor' 'xor_ln49_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2594 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_149 = xor i32 %xor_ln49_148, i32 %or_ln49_138" [sha1/sha256_impl1.cpp:49]   --->   Operation 2594 'xor' 'xor_ln49_149' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_151)   --->   "%and_ln49_37 = and i32 %add_ln54_35, i32 %add_ln54_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2595 'and' 'and_ln49_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_151)   --->   "%xor_ln49_150 = xor i32 %add_ln54_36, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2596 'xor' 'xor_ln49_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_151)   --->   "%and_ln49_101 = and i32 %add_ln54_34, i32 %xor_ln49_150" [sha1/sha256_impl1.cpp:49]   --->   Operation 2597 'and' 'and_ln49_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2598 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_151 = xor i32 %and_ln49_101, i32 %and_ln49_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2598 'xor' 'xor_ln49_151' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_148 = add i32 %xor_ln49_151, i32 %add_ln54_33" [sha1/sha256_impl1.cpp:49]   --->   Operation 2599 'add' 'add_ln49_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_149 = add i32 %m_37, i32 1986661051" [sha1/sha256_impl1.cpp:49]   --->   Operation 2600 'add' 'add_ln49_149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2601 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_150 = add i32 %add_ln49_149, i32 %xor_ln49_149" [sha1/sha256_impl1.cpp:49]   --->   Operation 2601 'add' 'add_ln49_150' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2602 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_151 = add i32 %add_ln49_150, i32 %add_ln49_148" [sha1/sha256_impl1.cpp:49]   --->   Operation 2602 'add' 'add_ln49_151' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2603 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln49_253 = add i32 %xor_ln37_187, i32 %m_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 2603 'add' 'add_ln49_253' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.92>
ST_42 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_147)   --->   "%xor_ln50_146 = xor i32 %add_ln58_33, i32 %add_ln58_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2604 'xor' 'xor_ln50_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_147)   --->   "%and_ln50_36 = and i32 %xor_ln50_146, i32 %add_ln58_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2605 'and' 'and_ln50_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_147)   --->   "%and_ln50_100 = and i32 %add_ln58_33, i32 %add_ln58_34" [sha1/sha256_impl1.cpp:50]   --->   Operation 2606 'and' 'and_ln50_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2607 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_147 = xor i32 %and_ln50_36, i32 %and_ln50_100" [sha1/sha256_impl1.cpp:50]   --->   Operation 2607 'xor' 'xor_ln50_147' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_99 = add i32 %xor_ln50_145, i32 %add_ln49_147" [sha1/sha256_impl1.cpp:58]   --->   Operation 2608 'add' 'add_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2609 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_36 = add i32 %add_ln58_99, i32 %xor_ln50_147" [sha1/sha256_impl1.cpp:58]   --->   Operation 2609 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%lshr_ln50_37 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_36, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2610 'partselect' 'lshr_ln50_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%trunc_ln50_111 = trunc i32 %add_ln58_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2611 'trunc' 'trunc_ln50_111' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%or_ln50_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_111, i30 %lshr_ln50_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2612 'bitconcatenate' 'or_ln50_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%lshr_ln50_137 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_36, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2613 'partselect' 'lshr_ln50_137' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%trunc_ln50_112 = trunc i32 %add_ln58_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2614 'trunc' 'trunc_ln50_112' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%or_ln50_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_112, i19 %lshr_ln50_137" [sha1/sha256_impl1.cpp:50]   --->   Operation 2615 'bitconcatenate' 'or_ln50_137' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%lshr_ln50_138 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_36, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2616 'partselect' 'lshr_ln50_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%trunc_ln50_113 = trunc i32 %add_ln58_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2617 'trunc' 'trunc_ln50_113' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%or_ln50_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_113, i10 %lshr_ln50_138" [sha1/sha256_impl1.cpp:50]   --->   Operation 2618 'bitconcatenate' 'or_ln50_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_149)   --->   "%xor_ln50_148 = xor i32 %or_ln50_37, i32 %or_ln50_137" [sha1/sha256_impl1.cpp:50]   --->   Operation 2619 'xor' 'xor_ln50_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2620 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_149 = xor i32 %xor_ln50_148, i32 %or_ln50_138" [sha1/sha256_impl1.cpp:50]   --->   Operation 2620 'xor' 'xor_ln50_149' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_151)   --->   "%xor_ln50_150 = xor i32 %add_ln58_34, i32 %add_ln58_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2621 'xor' 'xor_ln50_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_151)   --->   "%and_ln50_37 = and i32 %xor_ln50_150, i32 %add_ln58_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2622 'and' 'and_ln50_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_151)   --->   "%and_ln50_101 = and i32 %add_ln58_34, i32 %add_ln58_35" [sha1/sha256_impl1.cpp:50]   --->   Operation 2623 'and' 'and_ln50_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2624 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_151 = xor i32 %and_ln50_37, i32 %and_ln50_101" [sha1/sha256_impl1.cpp:50]   --->   Operation 2624 'xor' 'xor_ln50_151' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2625 [1/1] (0.88ns)   --->   "%add_ln54_37 = add i32 %add_ln49_151, i32 %add_ln58_33" [sha1/sha256_impl1.cpp:54]   --->   Operation 2625 'add' 'add_ln54_37' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_100 = add i32 %xor_ln50_149, i32 %add_ln49_151" [sha1/sha256_impl1.cpp:58]   --->   Operation 2626 'add' 'add_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2627 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_37 = add i32 %add_ln58_100, i32 %xor_ln50_151" [sha1/sha256_impl1.cpp:58]   --->   Operation 2627 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%lshr_ln49_38 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_37, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2628 'partselect' 'lshr_ln49_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%trunc_ln49_114 = trunc i32 %add_ln54_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2629 'trunc' 'trunc_ln49_114' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%or_ln49_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_114, i26 %lshr_ln49_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2630 'bitconcatenate' 'or_ln49_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%lshr_ln49_139 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_37, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2631 'partselect' 'lshr_ln49_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%trunc_ln49_115 = trunc i32 %add_ln54_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2632 'trunc' 'trunc_ln49_115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%or_ln49_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_115, i21 %lshr_ln49_139" [sha1/sha256_impl1.cpp:49]   --->   Operation 2633 'bitconcatenate' 'or_ln49_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%lshr_ln49_140 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_37, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2634 'partselect' 'lshr_ln49_140' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%trunc_ln49_116 = trunc i32 %add_ln54_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2635 'trunc' 'trunc_ln49_116' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%or_ln49_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_116, i7 %lshr_ln49_140" [sha1/sha256_impl1.cpp:49]   --->   Operation 2636 'bitconcatenate' 'or_ln49_140' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_153)   --->   "%xor_ln49_152 = xor i32 %or_ln49_38, i32 %or_ln49_139" [sha1/sha256_impl1.cpp:49]   --->   Operation 2637 'xor' 'xor_ln49_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2638 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_153 = xor i32 %xor_ln49_152, i32 %or_ln49_140" [sha1/sha256_impl1.cpp:49]   --->   Operation 2638 'xor' 'xor_ln49_153' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_155)   --->   "%and_ln49_38 = and i32 %add_ln54_36, i32 %add_ln54_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2639 'and' 'and_ln49_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_155)   --->   "%xor_ln49_154 = xor i32 %add_ln54_37, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2640 'xor' 'xor_ln49_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_155)   --->   "%and_ln49_102 = and i32 %add_ln54_35, i32 %xor_ln49_154" [sha1/sha256_impl1.cpp:49]   --->   Operation 2641 'and' 'and_ln49_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2642 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_155 = xor i32 %and_ln49_102, i32 %and_ln49_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2642 'xor' 'xor_ln49_155' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_152 = add i32 %xor_ln49_155, i32 2177026350" [sha1/sha256_impl1.cpp:49]   --->   Operation 2643 'add' 'add_ln49_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_153 = add i32 %xor_ln49_153, i32 %m_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2644 'add' 'add_ln49_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2645 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_154 = add i32 %add_ln49_153, i32 %add_ln54_34" [sha1/sha256_impl1.cpp:49]   --->   Operation 2645 'add' 'add_ln49_154' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2646 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_155 = add i32 %add_ln49_154, i32 %add_ln49_152" [sha1/sha256_impl1.cpp:49]   --->   Operation 2646 'add' 'add_ln49_155' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%lshr_ln50_38 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_37, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2647 'partselect' 'lshr_ln50_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%trunc_ln50_114 = trunc i32 %add_ln58_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2648 'trunc' 'trunc_ln50_114' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%or_ln50_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_114, i30 %lshr_ln50_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2649 'bitconcatenate' 'or_ln50_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%lshr_ln50_139 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_37, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2650 'partselect' 'lshr_ln50_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%trunc_ln50_115 = trunc i32 %add_ln58_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2651 'trunc' 'trunc_ln50_115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%or_ln50_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_115, i19 %lshr_ln50_139" [sha1/sha256_impl1.cpp:50]   --->   Operation 2652 'bitconcatenate' 'or_ln50_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%lshr_ln50_140 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_37, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2653 'partselect' 'lshr_ln50_140' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%trunc_ln50_116 = trunc i32 %add_ln58_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2654 'trunc' 'trunc_ln50_116' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%or_ln50_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_116, i10 %lshr_ln50_140" [sha1/sha256_impl1.cpp:50]   --->   Operation 2655 'bitconcatenate' 'or_ln50_140' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_153)   --->   "%xor_ln50_152 = xor i32 %or_ln50_38, i32 %or_ln50_139" [sha1/sha256_impl1.cpp:50]   --->   Operation 2656 'xor' 'xor_ln50_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2657 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_153 = xor i32 %xor_ln50_152, i32 %or_ln50_140" [sha1/sha256_impl1.cpp:50]   --->   Operation 2657 'xor' 'xor_ln50_153' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_155)   --->   "%xor_ln50_154 = xor i32 %add_ln58_35, i32 %add_ln58_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2658 'xor' 'xor_ln50_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_155)   --->   "%and_ln50_38 = and i32 %xor_ln50_154, i32 %add_ln58_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2659 'and' 'and_ln50_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_155)   --->   "%and_ln50_102 = and i32 %add_ln58_35, i32 %add_ln58_36" [sha1/sha256_impl1.cpp:50]   --->   Operation 2660 'and' 'and_ln50_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2661 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_155 = xor i32 %and_ln50_38, i32 %and_ln50_102" [sha1/sha256_impl1.cpp:50]   --->   Operation 2661 'xor' 'xor_ln50_155' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2662 [1/1] (0.88ns)   --->   "%add_ln54_38 = add i32 %add_ln49_155, i32 %add_ln58_34" [sha1/sha256_impl1.cpp:54]   --->   Operation 2662 'add' 'add_ln54_38' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_101 = add i32 %xor_ln50_153, i32 %add_ln49_155" [sha1/sha256_impl1.cpp:58]   --->   Operation 2663 'add' 'add_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2664 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_38 = add i32 %add_ln58_101, i32 %xor_ln50_155" [sha1/sha256_impl1.cpp:58]   --->   Operation 2664 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%lshr_ln49_39 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_38, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2665 'partselect' 'lshr_ln49_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%trunc_ln49_117 = trunc i32 %add_ln54_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2666 'trunc' 'trunc_ln49_117' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%or_ln49_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_117, i26 %lshr_ln49_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2667 'bitconcatenate' 'or_ln49_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%lshr_ln49_141 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_38, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2668 'partselect' 'lshr_ln49_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%trunc_ln49_118 = trunc i32 %add_ln54_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2669 'trunc' 'trunc_ln49_118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%or_ln49_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_118, i21 %lshr_ln49_141" [sha1/sha256_impl1.cpp:49]   --->   Operation 2670 'bitconcatenate' 'or_ln49_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%lshr_ln49_142 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_38, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2671 'partselect' 'lshr_ln49_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%trunc_ln49_119 = trunc i32 %add_ln54_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2672 'trunc' 'trunc_ln49_119' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%or_ln49_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_119, i7 %lshr_ln49_142" [sha1/sha256_impl1.cpp:49]   --->   Operation 2673 'bitconcatenate' 'or_ln49_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_157)   --->   "%xor_ln49_156 = xor i32 %or_ln49_39, i32 %or_ln49_141" [sha1/sha256_impl1.cpp:49]   --->   Operation 2674 'xor' 'xor_ln49_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2675 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_157 = xor i32 %xor_ln49_156, i32 %or_ln49_142" [sha1/sha256_impl1.cpp:49]   --->   Operation 2675 'xor' 'xor_ln49_157' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_159)   --->   "%and_ln49_39 = and i32 %add_ln54_37, i32 %add_ln54_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2676 'and' 'and_ln49_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_159)   --->   "%xor_ln49_158 = xor i32 %add_ln54_38, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2677 'xor' 'xor_ln49_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_159)   --->   "%and_ln49_103 = and i32 %add_ln54_36, i32 %xor_ln49_158" [sha1/sha256_impl1.cpp:49]   --->   Operation 2678 'and' 'and_ln49_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2679 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_159 = xor i32 %and_ln49_103, i32 %and_ln49_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2679 'xor' 'xor_ln49_159' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_156 = add i32 %xor_ln49_159, i32 2456956037" [sha1/sha256_impl1.cpp:49]   --->   Operation 2680 'add' 'add_ln49_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_157 = add i32 %xor_ln49_157, i32 %m_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2681 'add' 'add_ln49_157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2682 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_158 = add i32 %add_ln49_157, i32 %add_ln54_35" [sha1/sha256_impl1.cpp:49]   --->   Operation 2682 'add' 'add_ln49_158' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2683 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_159 = add i32 %add_ln49_158, i32 %add_ln49_156" [sha1/sha256_impl1.cpp:49]   --->   Operation 2683 'add' 'add_ln49_159' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%lshr_ln50_39 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_38, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2684 'partselect' 'lshr_ln50_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%trunc_ln50_117 = trunc i32 %add_ln58_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2685 'trunc' 'trunc_ln50_117' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%or_ln50_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_117, i30 %lshr_ln50_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2686 'bitconcatenate' 'or_ln50_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%lshr_ln50_141 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_38, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2687 'partselect' 'lshr_ln50_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%trunc_ln50_118 = trunc i32 %add_ln58_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2688 'trunc' 'trunc_ln50_118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%or_ln50_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_118, i19 %lshr_ln50_141" [sha1/sha256_impl1.cpp:50]   --->   Operation 2689 'bitconcatenate' 'or_ln50_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%lshr_ln50_142 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_38, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2690 'partselect' 'lshr_ln50_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%trunc_ln50_119 = trunc i32 %add_ln58_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2691 'trunc' 'trunc_ln50_119' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%or_ln50_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_119, i10 %lshr_ln50_142" [sha1/sha256_impl1.cpp:50]   --->   Operation 2692 'bitconcatenate' 'or_ln50_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_157)   --->   "%xor_ln50_156 = xor i32 %or_ln50_39, i32 %or_ln50_141" [sha1/sha256_impl1.cpp:50]   --->   Operation 2693 'xor' 'xor_ln50_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2694 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_157 = xor i32 %xor_ln50_156, i32 %or_ln50_142" [sha1/sha256_impl1.cpp:50]   --->   Operation 2694 'xor' 'xor_ln50_157' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2695 [1/1] (0.88ns)   --->   "%add_ln54_39 = add i32 %add_ln49_159, i32 %add_ln58_35" [sha1/sha256_impl1.cpp:54]   --->   Operation 2695 'add' 'add_ln54_39' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%lshr_ln49_40 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_39, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2696 'partselect' 'lshr_ln49_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%trunc_ln49_120 = trunc i32 %add_ln54_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2697 'trunc' 'trunc_ln49_120' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%or_ln49_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_120, i26 %lshr_ln49_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2698 'bitconcatenate' 'or_ln49_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%lshr_ln49_143 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_39, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2699 'partselect' 'lshr_ln49_143' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%trunc_ln49_121 = trunc i32 %add_ln54_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2700 'trunc' 'trunc_ln49_121' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%or_ln49_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_121, i21 %lshr_ln49_143" [sha1/sha256_impl1.cpp:49]   --->   Operation 2701 'bitconcatenate' 'or_ln49_143' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%lshr_ln49_144 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_39, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2702 'partselect' 'lshr_ln49_144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%trunc_ln49_122 = trunc i32 %add_ln54_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2703 'trunc' 'trunc_ln49_122' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%or_ln49_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_122, i7 %lshr_ln49_144" [sha1/sha256_impl1.cpp:49]   --->   Operation 2704 'bitconcatenate' 'or_ln49_144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_161)   --->   "%xor_ln49_160 = xor i32 %or_ln49_40, i32 %or_ln49_143" [sha1/sha256_impl1.cpp:49]   --->   Operation 2705 'xor' 'xor_ln49_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2706 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_161 = xor i32 %xor_ln49_160, i32 %or_ln49_144" [sha1/sha256_impl1.cpp:49]   --->   Operation 2706 'xor' 'xor_ln49_161' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_161 = add i32 %xor_ln49_161, i32 %m_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2707 'add' 'add_ln49_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 2708 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_162 = add i32 %add_ln49_161, i32 %add_ln54_36" [sha1/sha256_impl1.cpp:49]   --->   Operation 2708 'add' 'add_ln49_162' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 7.13>
ST_43 : Operation 2709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_114 = add i32 %m_47, i32 %m_38" [sha1/sha256_impl1.cpp:37]   --->   Operation 2709 'add' 'add_ln37_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2710 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_54 = add i32 %add_ln37_115, i32 %add_ln37_114" [sha1/sha256_impl1.cpp:37]   --->   Operation 2710 'add' 'm_54' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_117 = add i32 %m_48, i32 %m_39" [sha1/sha256_impl1.cpp:37]   --->   Operation 2711 'add' 'add_ln37_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2712 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_55 = add i32 %add_ln37_118, i32 %add_ln37_117" [sha1/sha256_impl1.cpp:37]   --->   Operation 2712 'add' 'm_55' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%lshr_ln37_40 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_54, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2713 'partselect' 'lshr_ln37_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%trunc_ln37_160 = trunc i32 %m_54" [sha1/sha256_impl1.cpp:37]   --->   Operation 2714 'trunc' 'trunc_ln37_160' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%or_ln37_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_160, i15 %lshr_ln37_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 2715 'bitconcatenate' 'or_ln37_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%lshr_ln37_214 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_54, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2716 'partselect' 'lshr_ln37_214' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%trunc_ln37_161 = trunc i32 %m_54" [sha1/sha256_impl1.cpp:37]   --->   Operation 2717 'trunc' 'trunc_ln37_161' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%or_ln37_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_161, i13 %lshr_ln37_214" [sha1/sha256_impl1.cpp:37]   --->   Operation 2718 'bitconcatenate' 'or_ln37_167' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%lshr_ln37_215 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_54, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2719 'partselect' 'lshr_ln37_215' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%zext_ln37_80 = zext i22 %lshr_ln37_215" [sha1/sha256_impl1.cpp:37]   --->   Operation 2720 'zext' 'zext_ln37_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%xor_ln37_160 = xor i32 %zext_ln37_80, i32 %or_ln37_167" [sha1/sha256_impl1.cpp:37]   --->   Operation 2721 'xor' 'xor_ln37_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%xor_ln37_161 = xor i32 %xor_ln37_160, i32 %or_ln37_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 2722 'xor' 'xor_ln37_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%lshr_ln37_216 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_41, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2723 'partselect' 'lshr_ln37_216' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%trunc_ln37_162 = trunc i32 %m_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2724 'trunc' 'trunc_ln37_162' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%or_ln37_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_162, i25 %lshr_ln37_216" [sha1/sha256_impl1.cpp:37]   --->   Operation 2725 'bitconcatenate' 'or_ln37_168' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%lshr_ln37_217 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_41, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2726 'partselect' 'lshr_ln37_217' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%trunc_ln37_163 = trunc i32 %m_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2727 'trunc' 'trunc_ln37_163' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%or_ln37_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_163, i14 %lshr_ln37_217" [sha1/sha256_impl1.cpp:37]   --->   Operation 2728 'bitconcatenate' 'or_ln37_169' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%lshr_ln37_218 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_41, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2729 'partselect' 'lshr_ln37_218' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%zext_ln37_81 = zext i29 %lshr_ln37_218" [sha1/sha256_impl1.cpp:37]   --->   Operation 2730 'zext' 'zext_ln37_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%xor_ln37_162 = xor i32 %zext_ln37_81, i32 %or_ln37_169" [sha1/sha256_impl1.cpp:37]   --->   Operation 2731 'xor' 'xor_ln37_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_121)   --->   "%xor_ln37_163 = xor i32 %xor_ln37_162, i32 %or_ln37_168" [sha1/sha256_impl1.cpp:37]   --->   Operation 2732 'xor' 'xor_ln37_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_120 = add i32 %m_49, i32 %m_40" [sha1/sha256_impl1.cpp:37]   --->   Operation 2733 'add' 'add_ln37_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2734 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_121 = add i32 %xor_ln37_161, i32 %xor_ln37_163" [sha1/sha256_impl1.cpp:37]   --->   Operation 2734 'add' 'add_ln37_121' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2735 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_56 = add i32 %add_ln37_121, i32 %add_ln37_120" [sha1/sha256_impl1.cpp:37]   --->   Operation 2735 'add' 'm_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%lshr_ln37_41 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_55, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2736 'partselect' 'lshr_ln37_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%trunc_ln37_164 = trunc i32 %m_55" [sha1/sha256_impl1.cpp:37]   --->   Operation 2737 'trunc' 'trunc_ln37_164' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%or_ln37_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_164, i15 %lshr_ln37_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2738 'bitconcatenate' 'or_ln37_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%lshr_ln37_219 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_55, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2739 'partselect' 'lshr_ln37_219' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%trunc_ln37_165 = trunc i32 %m_55" [sha1/sha256_impl1.cpp:37]   --->   Operation 2740 'trunc' 'trunc_ln37_165' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%or_ln37_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_165, i13 %lshr_ln37_219" [sha1/sha256_impl1.cpp:37]   --->   Operation 2741 'bitconcatenate' 'or_ln37_170' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%lshr_ln37_220 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_55, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2742 'partselect' 'lshr_ln37_220' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%zext_ln37_82 = zext i22 %lshr_ln37_220" [sha1/sha256_impl1.cpp:37]   --->   Operation 2743 'zext' 'zext_ln37_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%xor_ln37_164 = xor i32 %zext_ln37_82, i32 %or_ln37_170" [sha1/sha256_impl1.cpp:37]   --->   Operation 2744 'xor' 'xor_ln37_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%xor_ln37_165 = xor i32 %xor_ln37_164, i32 %or_ln37_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2745 'xor' 'xor_ln37_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%lshr_ln37_221 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_42, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2746 'partselect' 'lshr_ln37_221' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%trunc_ln37_166 = trunc i32 %m_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 2747 'trunc' 'trunc_ln37_166' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%or_ln37_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_166, i25 %lshr_ln37_221" [sha1/sha256_impl1.cpp:37]   --->   Operation 2748 'bitconcatenate' 'or_ln37_171' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%lshr_ln37_222 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_42, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2749 'partselect' 'lshr_ln37_222' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%trunc_ln37_167 = trunc i32 %m_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 2750 'trunc' 'trunc_ln37_167' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%or_ln37_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_167, i14 %lshr_ln37_222" [sha1/sha256_impl1.cpp:37]   --->   Operation 2751 'bitconcatenate' 'or_ln37_172' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%lshr_ln37_223 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_42, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2752 'partselect' 'lshr_ln37_223' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%zext_ln37_83 = zext i29 %lshr_ln37_223" [sha1/sha256_impl1.cpp:37]   --->   Operation 2753 'zext' 'zext_ln37_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%xor_ln37_166 = xor i32 %zext_ln37_83, i32 %or_ln37_172" [sha1/sha256_impl1.cpp:37]   --->   Operation 2754 'xor' 'xor_ln37_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_124)   --->   "%xor_ln37_167 = xor i32 %xor_ln37_166, i32 %or_ln37_171" [sha1/sha256_impl1.cpp:37]   --->   Operation 2755 'xor' 'xor_ln37_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2756 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_124 = add i32 %xor_ln37_165, i32 %xor_ln37_167" [sha1/sha256_impl1.cpp:37]   --->   Operation 2756 'add' 'add_ln37_124' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%lshr_ln37_42 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_56, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2757 'partselect' 'lshr_ln37_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%trunc_ln37_168 = trunc i32 %m_56" [sha1/sha256_impl1.cpp:37]   --->   Operation 2758 'trunc' 'trunc_ln37_168' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%or_ln37_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_168, i15 %lshr_ln37_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 2759 'bitconcatenate' 'or_ln37_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%lshr_ln37_224 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_56, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2760 'partselect' 'lshr_ln37_224' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%trunc_ln37_169 = trunc i32 %m_56" [sha1/sha256_impl1.cpp:37]   --->   Operation 2761 'trunc' 'trunc_ln37_169' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%or_ln37_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_169, i13 %lshr_ln37_224" [sha1/sha256_impl1.cpp:37]   --->   Operation 2762 'bitconcatenate' 'or_ln37_173' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%lshr_ln37_225 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_56, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2763 'partselect' 'lshr_ln37_225' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%zext_ln37_84 = zext i22 %lshr_ln37_225" [sha1/sha256_impl1.cpp:37]   --->   Operation 2764 'zext' 'zext_ln37_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%xor_ln37_168 = xor i32 %zext_ln37_84, i32 %or_ln37_173" [sha1/sha256_impl1.cpp:37]   --->   Operation 2765 'xor' 'xor_ln37_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%xor_ln37_169 = xor i32 %xor_ln37_168, i32 %or_ln37_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 2766 'xor' 'xor_ln37_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%lshr_ln37_226 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_43, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2767 'partselect' 'lshr_ln37_226' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%trunc_ln37_170 = trunc i32 %m_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2768 'trunc' 'trunc_ln37_170' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%or_ln37_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_170, i25 %lshr_ln37_226" [sha1/sha256_impl1.cpp:37]   --->   Operation 2769 'bitconcatenate' 'or_ln37_174' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%lshr_ln37_227 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_43, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2770 'partselect' 'lshr_ln37_227' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%trunc_ln37_171 = trunc i32 %m_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2771 'trunc' 'trunc_ln37_171' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%or_ln37_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_171, i14 %lshr_ln37_227" [sha1/sha256_impl1.cpp:37]   --->   Operation 2772 'bitconcatenate' 'or_ln37_175' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%lshr_ln37_228 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_43, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2773 'partselect' 'lshr_ln37_228' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%zext_ln37_85 = zext i29 %lshr_ln37_228" [sha1/sha256_impl1.cpp:37]   --->   Operation 2774 'zext' 'zext_ln37_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%xor_ln37_170 = xor i32 %zext_ln37_85, i32 %or_ln37_175" [sha1/sha256_impl1.cpp:37]   --->   Operation 2775 'xor' 'xor_ln37_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_127)   --->   "%xor_ln37_171 = xor i32 %xor_ln37_170, i32 %or_ln37_174" [sha1/sha256_impl1.cpp:37]   --->   Operation 2776 'xor' 'xor_ln37_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_126 = add i32 %m_51, i32 %m_42" [sha1/sha256_impl1.cpp:37]   --->   Operation 2777 'add' 'add_ln37_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2778 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_127 = add i32 %xor_ln37_169, i32 %xor_ln37_171" [sha1/sha256_impl1.cpp:37]   --->   Operation 2778 'add' 'add_ln37_127' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2779 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_58 = add i32 %add_ln37_127, i32 %add_ln37_126" [sha1/sha256_impl1.cpp:37]   --->   Operation 2779 'add' 'm_58' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%lshr_ln37_44 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_58, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2780 'partselect' 'lshr_ln37_44' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%trunc_ln37_176 = trunc i32 %m_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 2781 'trunc' 'trunc_ln37_176' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%or_ln37_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_176, i15 %lshr_ln37_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 2782 'bitconcatenate' 'or_ln37_44' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%lshr_ln37_234 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_58, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2783 'partselect' 'lshr_ln37_234' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%trunc_ln37_177 = trunc i32 %m_58" [sha1/sha256_impl1.cpp:37]   --->   Operation 2784 'trunc' 'trunc_ln37_177' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%or_ln37_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_177, i13 %lshr_ln37_234" [sha1/sha256_impl1.cpp:37]   --->   Operation 2785 'bitconcatenate' 'or_ln37_179' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%lshr_ln37_235 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_58, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2786 'partselect' 'lshr_ln37_235' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%zext_ln37_88 = zext i22 %lshr_ln37_235" [sha1/sha256_impl1.cpp:37]   --->   Operation 2787 'zext' 'zext_ln37_88' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%xor_ln37_176 = xor i32 %zext_ln37_88, i32 %or_ln37_179" [sha1/sha256_impl1.cpp:37]   --->   Operation 2788 'xor' 'xor_ln37_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%xor_ln37_177 = xor i32 %xor_ln37_176, i32 %or_ln37_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 2789 'xor' 'xor_ln37_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%lshr_ln37_236 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_45, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2790 'partselect' 'lshr_ln37_236' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%trunc_ln37_178 = trunc i32 %m_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2791 'trunc' 'trunc_ln37_178' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%or_ln37_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_178, i25 %lshr_ln37_236" [sha1/sha256_impl1.cpp:37]   --->   Operation 2792 'bitconcatenate' 'or_ln37_180' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%lshr_ln37_237 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_45, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2793 'partselect' 'lshr_ln37_237' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%trunc_ln37_179 = trunc i32 %m_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2794 'trunc' 'trunc_ln37_179' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%or_ln37_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_179, i14 %lshr_ln37_237" [sha1/sha256_impl1.cpp:37]   --->   Operation 2795 'bitconcatenate' 'or_ln37_181' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%lshr_ln37_238 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_45, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2796 'partselect' 'lshr_ln37_238' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%zext_ln37_89 = zext i29 %lshr_ln37_238" [sha1/sha256_impl1.cpp:37]   --->   Operation 2797 'zext' 'zext_ln37_89' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%xor_ln37_178 = xor i32 %zext_ln37_89, i32 %or_ln37_181" [sha1/sha256_impl1.cpp:37]   --->   Operation 2798 'xor' 'xor_ln37_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_133)   --->   "%xor_ln37_179 = xor i32 %xor_ln37_178, i32 %or_ln37_180" [sha1/sha256_impl1.cpp:37]   --->   Operation 2799 'xor' 'xor_ln37_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_132 = add i32 %m_53, i32 %m_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 2800 'add' 'add_ln37_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2801 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_133 = add i32 %xor_ln37_177, i32 %xor_ln37_179" [sha1/sha256_impl1.cpp:37]   --->   Operation 2801 'add' 'add_ln37_133' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2802 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_60 = add i32 %add_ln37_133, i32 %add_ln37_132" [sha1/sha256_impl1.cpp:37]   --->   Operation 2802 'add' 'm_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%lshr_ln37_46 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_60, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2803 'partselect' 'lshr_ln37_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%trunc_ln37_184 = trunc i32 %m_60" [sha1/sha256_impl1.cpp:37]   --->   Operation 2804 'trunc' 'trunc_ln37_184' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%or_ln37_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_184, i15 %lshr_ln37_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 2805 'bitconcatenate' 'or_ln37_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%lshr_ln37_244 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_60, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2806 'partselect' 'lshr_ln37_244' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%trunc_ln37_185 = trunc i32 %m_60" [sha1/sha256_impl1.cpp:37]   --->   Operation 2807 'trunc' 'trunc_ln37_185' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%or_ln37_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_185, i13 %lshr_ln37_244" [sha1/sha256_impl1.cpp:37]   --->   Operation 2808 'bitconcatenate' 'or_ln37_185' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%lshr_ln37_245 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_60, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2809 'partselect' 'lshr_ln37_245' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%zext_ln37_92 = zext i22 %lshr_ln37_245" [sha1/sha256_impl1.cpp:37]   --->   Operation 2810 'zext' 'zext_ln37_92' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_185)   --->   "%xor_ln37_184 = xor i32 %zext_ln37_92, i32 %or_ln37_185" [sha1/sha256_impl1.cpp:37]   --->   Operation 2811 'xor' 'xor_ln37_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2812 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln37_185 = xor i32 %xor_ln37_184, i32 %or_ln37_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 2812 'xor' 'xor_ln37_185' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_159)   --->   "%xor_ln50_158 = xor i32 %add_ln58_36, i32 %add_ln58_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2813 'xor' 'xor_ln50_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_159)   --->   "%and_ln50_39 = and i32 %xor_ln50_158, i32 %add_ln58_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2814 'and' 'and_ln50_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_159)   --->   "%and_ln50_103 = and i32 %add_ln58_36, i32 %add_ln58_37" [sha1/sha256_impl1.cpp:50]   --->   Operation 2815 'and' 'and_ln50_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2816 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_159 = xor i32 %and_ln50_39, i32 %and_ln50_103" [sha1/sha256_impl1.cpp:50]   --->   Operation 2816 'xor' 'xor_ln50_159' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_102 = add i32 %xor_ln50_157, i32 %add_ln49_159" [sha1/sha256_impl1.cpp:58]   --->   Operation 2817 'add' 'add_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2818 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_39 = add i32 %add_ln58_102, i32 %xor_ln50_159" [sha1/sha256_impl1.cpp:58]   --->   Operation 2818 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_163)   --->   "%and_ln49_40 = and i32 %add_ln54_38, i32 %add_ln54_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 2819 'and' 'and_ln49_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_163)   --->   "%xor_ln49_162 = xor i32 %add_ln54_39, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2820 'xor' 'xor_ln49_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_163)   --->   "%and_ln49_104 = and i32 %add_ln54_37, i32 %xor_ln49_162" [sha1/sha256_impl1.cpp:49]   --->   Operation 2821 'and' 'and_ln49_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2822 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_163 = xor i32 %and_ln49_104, i32 %and_ln49_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2822 'xor' 'xor_ln49_163' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_160 = add i32 %xor_ln49_163, i32 2730485921" [sha1/sha256_impl1.cpp:49]   --->   Operation 2823 'add' 'add_ln49_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2824 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_163 = add i32 %add_ln49_162, i32 %add_ln49_160" [sha1/sha256_impl1.cpp:49]   --->   Operation 2824 'add' 'add_ln49_163' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%lshr_ln50_40 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_39, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2825 'partselect' 'lshr_ln50_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%trunc_ln50_120 = trunc i32 %add_ln58_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2826 'trunc' 'trunc_ln50_120' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%or_ln50_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_120, i30 %lshr_ln50_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2827 'bitconcatenate' 'or_ln50_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%lshr_ln50_143 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_39, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2828 'partselect' 'lshr_ln50_143' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%trunc_ln50_121 = trunc i32 %add_ln58_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2829 'trunc' 'trunc_ln50_121' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%or_ln50_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_121, i19 %lshr_ln50_143" [sha1/sha256_impl1.cpp:50]   --->   Operation 2830 'bitconcatenate' 'or_ln50_143' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%lshr_ln50_144 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_39, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2831 'partselect' 'lshr_ln50_144' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%trunc_ln50_122 = trunc i32 %add_ln58_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2832 'trunc' 'trunc_ln50_122' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%or_ln50_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_122, i10 %lshr_ln50_144" [sha1/sha256_impl1.cpp:50]   --->   Operation 2833 'bitconcatenate' 'or_ln50_144' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_161)   --->   "%xor_ln50_160 = xor i32 %or_ln50_40, i32 %or_ln50_143" [sha1/sha256_impl1.cpp:50]   --->   Operation 2834 'xor' 'xor_ln50_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2835 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_161 = xor i32 %xor_ln50_160, i32 %or_ln50_144" [sha1/sha256_impl1.cpp:50]   --->   Operation 2835 'xor' 'xor_ln50_161' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_163)   --->   "%xor_ln50_162 = xor i32 %add_ln58_37, i32 %add_ln58_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2836 'xor' 'xor_ln50_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_163)   --->   "%and_ln50_40 = and i32 %xor_ln50_162, i32 %add_ln58_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2837 'and' 'and_ln50_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_163)   --->   "%and_ln50_104 = and i32 %add_ln58_37, i32 %add_ln58_38" [sha1/sha256_impl1.cpp:50]   --->   Operation 2838 'and' 'and_ln50_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2839 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_163 = xor i32 %and_ln50_40, i32 %and_ln50_104" [sha1/sha256_impl1.cpp:50]   --->   Operation 2839 'xor' 'xor_ln50_163' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2840 [1/1] (0.88ns)   --->   "%add_ln54_40 = add i32 %add_ln49_163, i32 %add_ln58_36" [sha1/sha256_impl1.cpp:54]   --->   Operation 2840 'add' 'add_ln54_40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_103 = add i32 %xor_ln50_161, i32 %add_ln49_163" [sha1/sha256_impl1.cpp:58]   --->   Operation 2841 'add' 'add_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2842 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_40 = add i32 %add_ln58_103, i32 %xor_ln50_163" [sha1/sha256_impl1.cpp:58]   --->   Operation 2842 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%lshr_ln49_41 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_40, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2843 'partselect' 'lshr_ln49_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%trunc_ln49_123 = trunc i32 %add_ln54_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2844 'trunc' 'trunc_ln49_123' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%or_ln49_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_123, i26 %lshr_ln49_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2845 'bitconcatenate' 'or_ln49_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%lshr_ln49_145 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_40, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2846 'partselect' 'lshr_ln49_145' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%trunc_ln49_124 = trunc i32 %add_ln54_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2847 'trunc' 'trunc_ln49_124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%or_ln49_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_124, i21 %lshr_ln49_145" [sha1/sha256_impl1.cpp:49]   --->   Operation 2848 'bitconcatenate' 'or_ln49_145' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%lshr_ln49_146 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_40, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2849 'partselect' 'lshr_ln49_146' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%trunc_ln49_125 = trunc i32 %add_ln54_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2850 'trunc' 'trunc_ln49_125' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%or_ln49_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_125, i7 %lshr_ln49_146" [sha1/sha256_impl1.cpp:49]   --->   Operation 2851 'bitconcatenate' 'or_ln49_146' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_165)   --->   "%xor_ln49_164 = xor i32 %or_ln49_41, i32 %or_ln49_145" [sha1/sha256_impl1.cpp:49]   --->   Operation 2852 'xor' 'xor_ln49_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2853 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_165 = xor i32 %xor_ln49_164, i32 %or_ln49_146" [sha1/sha256_impl1.cpp:49]   --->   Operation 2853 'xor' 'xor_ln49_165' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_167)   --->   "%and_ln49_41 = and i32 %add_ln54_39, i32 %add_ln54_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 2854 'and' 'and_ln49_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_167)   --->   "%xor_ln49_166 = xor i32 %add_ln54_40, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2855 'xor' 'xor_ln49_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_167)   --->   "%and_ln49_105 = and i32 %add_ln54_38, i32 %xor_ln49_166" [sha1/sha256_impl1.cpp:49]   --->   Operation 2856 'and' 'and_ln49_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2857 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_167 = xor i32 %and_ln49_105, i32 %and_ln49_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2857 'xor' 'xor_ln49_167' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_164 = add i32 %xor_ln49_167, i32 2820302411" [sha1/sha256_impl1.cpp:49]   --->   Operation 2858 'add' 'add_ln49_164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_165 = add i32 %xor_ln49_165, i32 %m_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2859 'add' 'add_ln49_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2860 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_166 = add i32 %add_ln49_165, i32 %add_ln54_37" [sha1/sha256_impl1.cpp:49]   --->   Operation 2860 'add' 'add_ln49_166' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2861 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_167 = add i32 %add_ln49_166, i32 %add_ln49_164" [sha1/sha256_impl1.cpp:49]   --->   Operation 2861 'add' 'add_ln49_167' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%lshr_ln50_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_40, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2862 'partselect' 'lshr_ln50_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%trunc_ln50_123 = trunc i32 %add_ln58_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2863 'trunc' 'trunc_ln50_123' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%or_ln50_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_123, i30 %lshr_ln50_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 2864 'bitconcatenate' 'or_ln50_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%lshr_ln50_145 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_40, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2865 'partselect' 'lshr_ln50_145' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%trunc_ln50_124 = trunc i32 %add_ln58_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2866 'trunc' 'trunc_ln50_124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%or_ln50_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_124, i19 %lshr_ln50_145" [sha1/sha256_impl1.cpp:50]   --->   Operation 2867 'bitconcatenate' 'or_ln50_145' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%lshr_ln50_146 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_40, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2868 'partselect' 'lshr_ln50_146' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%trunc_ln50_125 = trunc i32 %add_ln58_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2869 'trunc' 'trunc_ln50_125' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%or_ln50_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_125, i10 %lshr_ln50_146" [sha1/sha256_impl1.cpp:50]   --->   Operation 2870 'bitconcatenate' 'or_ln50_146' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_165)   --->   "%xor_ln50_164 = xor i32 %or_ln50_41, i32 %or_ln50_145" [sha1/sha256_impl1.cpp:50]   --->   Operation 2871 'xor' 'xor_ln50_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2872 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_165 = xor i32 %xor_ln50_164, i32 %or_ln50_146" [sha1/sha256_impl1.cpp:50]   --->   Operation 2872 'xor' 'xor_ln50_165' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_167)   --->   "%xor_ln50_166 = xor i32 %add_ln58_38, i32 %add_ln58_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2873 'xor' 'xor_ln50_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_167)   --->   "%and_ln50_41 = and i32 %xor_ln50_166, i32 %add_ln58_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2874 'and' 'and_ln50_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_167)   --->   "%and_ln50_105 = and i32 %add_ln58_38, i32 %add_ln58_39" [sha1/sha256_impl1.cpp:50]   --->   Operation 2875 'and' 'and_ln50_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2876 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_167 = xor i32 %and_ln50_41, i32 %and_ln50_105" [sha1/sha256_impl1.cpp:50]   --->   Operation 2876 'xor' 'xor_ln50_167' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2877 [1/1] (0.88ns)   --->   "%add_ln54_41 = add i32 %add_ln49_167, i32 %add_ln58_37" [sha1/sha256_impl1.cpp:54]   --->   Operation 2877 'add' 'add_ln54_41' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_104 = add i32 %xor_ln50_165, i32 %add_ln49_167" [sha1/sha256_impl1.cpp:58]   --->   Operation 2878 'add' 'add_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2879 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_41 = add i32 %add_ln58_104, i32 %xor_ln50_167" [sha1/sha256_impl1.cpp:58]   --->   Operation 2879 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%lshr_ln49_42 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_41, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2880 'partselect' 'lshr_ln49_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%trunc_ln49_126 = trunc i32 %add_ln54_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2881 'trunc' 'trunc_ln49_126' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%or_ln49_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_126, i26 %lshr_ln49_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 2882 'bitconcatenate' 'or_ln49_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%lshr_ln49_147 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_41, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2883 'partselect' 'lshr_ln49_147' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%trunc_ln49_127 = trunc i32 %add_ln54_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2884 'trunc' 'trunc_ln49_127' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%or_ln49_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_127, i21 %lshr_ln49_147" [sha1/sha256_impl1.cpp:49]   --->   Operation 2885 'bitconcatenate' 'or_ln49_147' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%lshr_ln49_148 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_41, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2886 'partselect' 'lshr_ln49_148' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%trunc_ln49_128 = trunc i32 %add_ln54_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2887 'trunc' 'trunc_ln49_128' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%or_ln49_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_128, i7 %lshr_ln49_148" [sha1/sha256_impl1.cpp:49]   --->   Operation 2888 'bitconcatenate' 'or_ln49_148' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_169)   --->   "%xor_ln49_168 = xor i32 %or_ln49_42, i32 %or_ln49_147" [sha1/sha256_impl1.cpp:49]   --->   Operation 2889 'xor' 'xor_ln49_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2890 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_169 = xor i32 %xor_ln49_168, i32 %or_ln49_148" [sha1/sha256_impl1.cpp:49]   --->   Operation 2890 'xor' 'xor_ln49_169' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_171)   --->   "%and_ln49_42 = and i32 %add_ln54_40, i32 %add_ln54_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 2891 'and' 'and_ln49_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_171)   --->   "%xor_ln49_170 = xor i32 %add_ln54_41, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 2892 'xor' 'xor_ln49_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_171)   --->   "%and_ln49_106 = and i32 %add_ln54_39, i32 %xor_ln49_170" [sha1/sha256_impl1.cpp:49]   --->   Operation 2893 'and' 'and_ln49_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2894 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_171 = xor i32 %and_ln49_106, i32 %and_ln49_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 2894 'xor' 'xor_ln49_171' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_168 = add i32 %xor_ln49_171, i32 %add_ln54_38" [sha1/sha256_impl1.cpp:49]   --->   Operation 2895 'add' 'add_ln49_168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_169 = add i32 %m_42, i32 3259730800" [sha1/sha256_impl1.cpp:49]   --->   Operation 2896 'add' 'add_ln49_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2897 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_170 = add i32 %add_ln49_169, i32 %xor_ln49_169" [sha1/sha256_impl1.cpp:49]   --->   Operation 2897 'add' 'add_ln49_170' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2898 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_171 = add i32 %add_ln49_170, i32 %add_ln49_168" [sha1/sha256_impl1.cpp:49]   --->   Operation 2898 'add' 'add_ln49_171' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%lshr_ln50_42 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_41, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2899 'partselect' 'lshr_ln50_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%trunc_ln50_126 = trunc i32 %add_ln58_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 2900 'trunc' 'trunc_ln50_126' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%or_ln50_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_126, i30 %lshr_ln50_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 2901 'bitconcatenate' 'or_ln50_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%lshr_ln50_147 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_41, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2902 'partselect' 'lshr_ln50_147' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%trunc_ln50_127 = trunc i32 %add_ln58_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 2903 'trunc' 'trunc_ln50_127' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%or_ln50_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_127, i19 %lshr_ln50_147" [sha1/sha256_impl1.cpp:50]   --->   Operation 2904 'bitconcatenate' 'or_ln50_147' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%lshr_ln50_148 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_41, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2905 'partselect' 'lshr_ln50_148' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%trunc_ln50_128 = trunc i32 %add_ln58_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 2906 'trunc' 'trunc_ln50_128' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%or_ln50_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_128, i10 %lshr_ln50_148" [sha1/sha256_impl1.cpp:50]   --->   Operation 2907 'bitconcatenate' 'or_ln50_148' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_169)   --->   "%xor_ln50_168 = xor i32 %or_ln50_42, i32 %or_ln50_147" [sha1/sha256_impl1.cpp:50]   --->   Operation 2908 'xor' 'xor_ln50_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2909 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_169 = xor i32 %xor_ln50_168, i32 %or_ln50_148" [sha1/sha256_impl1.cpp:50]   --->   Operation 2909 'xor' 'xor_ln50_169' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_171)   --->   "%xor_ln50_170 = xor i32 %add_ln58_39, i32 %add_ln58_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2910 'xor' 'xor_ln50_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_171)   --->   "%and_ln50_42 = and i32 %xor_ln50_170, i32 %add_ln58_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 2911 'and' 'and_ln50_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_171)   --->   "%and_ln50_106 = and i32 %add_ln58_39, i32 %add_ln58_40" [sha1/sha256_impl1.cpp:50]   --->   Operation 2912 'and' 'and_ln50_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2913 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_171 = xor i32 %and_ln50_42, i32 %and_ln50_106" [sha1/sha256_impl1.cpp:50]   --->   Operation 2913 'xor' 'xor_ln50_171' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2914 [1/1] (0.88ns)   --->   "%add_ln54_42 = add i32 %add_ln49_171, i32 %add_ln58_38" [sha1/sha256_impl1.cpp:54]   --->   Operation 2914 'add' 'add_ln54_42' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_105 = add i32 %xor_ln50_169, i32 %add_ln49_171" [sha1/sha256_impl1.cpp:58]   --->   Operation 2915 'add' 'add_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2916 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_42 = add i32 %add_ln58_105, i32 %xor_ln50_171" [sha1/sha256_impl1.cpp:58]   --->   Operation 2916 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%lshr_ln49_43 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_42, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2917 'partselect' 'lshr_ln49_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%trunc_ln49_129 = trunc i32 %add_ln54_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 2918 'trunc' 'trunc_ln49_129' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%or_ln49_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_129, i26 %lshr_ln49_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 2919 'bitconcatenate' 'or_ln49_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%lshr_ln49_149 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_42, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2920 'partselect' 'lshr_ln49_149' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%trunc_ln49_130 = trunc i32 %add_ln54_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 2921 'trunc' 'trunc_ln49_130' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%or_ln49_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_130, i21 %lshr_ln49_149" [sha1/sha256_impl1.cpp:49]   --->   Operation 2922 'bitconcatenate' 'or_ln49_149' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%lshr_ln49_150 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_42, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 2923 'partselect' 'lshr_ln49_150' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%trunc_ln49_131 = trunc i32 %add_ln54_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 2924 'trunc' 'trunc_ln49_131' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%or_ln49_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_131, i7 %lshr_ln49_150" [sha1/sha256_impl1.cpp:49]   --->   Operation 2925 'bitconcatenate' 'or_ln49_150' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_173)   --->   "%xor_ln49_172 = xor i32 %or_ln49_43, i32 %or_ln49_149" [sha1/sha256_impl1.cpp:49]   --->   Operation 2926 'xor' 'xor_ln49_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2927 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_173 = xor i32 %xor_ln49_172, i32 %or_ln49_150" [sha1/sha256_impl1.cpp:49]   --->   Operation 2927 'xor' 'xor_ln49_173' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%lshr_ln50_43 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_42, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2928 'partselect' 'lshr_ln50_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%trunc_ln50_129 = trunc i32 %add_ln58_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 2929 'trunc' 'trunc_ln50_129' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%or_ln50_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_129, i30 %lshr_ln50_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 2930 'bitconcatenate' 'or_ln50_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%lshr_ln50_149 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_42, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2931 'partselect' 'lshr_ln50_149' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%trunc_ln50_130 = trunc i32 %add_ln58_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 2932 'trunc' 'trunc_ln50_130' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%or_ln50_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_130, i19 %lshr_ln50_149" [sha1/sha256_impl1.cpp:50]   --->   Operation 2933 'bitconcatenate' 'or_ln50_149' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%lshr_ln50_150 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_42, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 2934 'partselect' 'lshr_ln50_150' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%trunc_ln50_131 = trunc i32 %add_ln58_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 2935 'trunc' 'trunc_ln50_131' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%or_ln50_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_131, i10 %lshr_ln50_150" [sha1/sha256_impl1.cpp:50]   --->   Operation 2936 'bitconcatenate' 'or_ln50_150' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_173)   --->   "%xor_ln50_172 = xor i32 %or_ln50_43, i32 %or_ln50_149" [sha1/sha256_impl1.cpp:50]   --->   Operation 2937 'xor' 'xor_ln50_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2938 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_173 = xor i32 %xor_ln50_172, i32 %or_ln50_150" [sha1/sha256_impl1.cpp:50]   --->   Operation 2938 'xor' 'xor_ln50_173' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_251 = add i32 %m_55, i32 %xor_ln37_185" [sha1/sha256_impl1.cpp:49]   --->   Operation 2939 'add' 'add_ln49_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 2940 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_254 = add i32 %add_ln49_253, i32 %add_ln49_251" [sha1/sha256_impl1.cpp:49]   --->   Operation 2940 'add' 'add_ln49_254' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 6.56>
ST_44 : Operation 2941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_123 = add i32 %m_50, i32 %m_41" [sha1/sha256_impl1.cpp:37]   --->   Operation 2941 'add' 'add_ln37_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2942 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_57 = add i32 %add_ln37_124, i32 %add_ln37_123" [sha1/sha256_impl1.cpp:37]   --->   Operation 2942 'add' 'm_57' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%lshr_ln37_43 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_57, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2943 'partselect' 'lshr_ln37_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%trunc_ln37_172 = trunc i32 %m_57" [sha1/sha256_impl1.cpp:37]   --->   Operation 2944 'trunc' 'trunc_ln37_172' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%or_ln37_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_172, i15 %lshr_ln37_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2945 'bitconcatenate' 'or_ln37_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%lshr_ln37_229 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_57, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2946 'partselect' 'lshr_ln37_229' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%trunc_ln37_173 = trunc i32 %m_57" [sha1/sha256_impl1.cpp:37]   --->   Operation 2947 'trunc' 'trunc_ln37_173' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%or_ln37_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_173, i13 %lshr_ln37_229" [sha1/sha256_impl1.cpp:37]   --->   Operation 2948 'bitconcatenate' 'or_ln37_176' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%lshr_ln37_230 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_57, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2949 'partselect' 'lshr_ln37_230' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%zext_ln37_86 = zext i22 %lshr_ln37_230" [sha1/sha256_impl1.cpp:37]   --->   Operation 2950 'zext' 'zext_ln37_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%xor_ln37_172 = xor i32 %zext_ln37_86, i32 %or_ln37_176" [sha1/sha256_impl1.cpp:37]   --->   Operation 2951 'xor' 'xor_ln37_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%xor_ln37_173 = xor i32 %xor_ln37_172, i32 %or_ln37_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2952 'xor' 'xor_ln37_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%lshr_ln37_231 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_44, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2953 'partselect' 'lshr_ln37_231' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%trunc_ln37_174 = trunc i32 %m_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 2954 'trunc' 'trunc_ln37_174' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%or_ln37_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_174, i25 %lshr_ln37_231" [sha1/sha256_impl1.cpp:37]   --->   Operation 2955 'bitconcatenate' 'or_ln37_177' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%lshr_ln37_232 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_44, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2956 'partselect' 'lshr_ln37_232' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%trunc_ln37_175 = trunc i32 %m_44" [sha1/sha256_impl1.cpp:37]   --->   Operation 2957 'trunc' 'trunc_ln37_175' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%or_ln37_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_175, i14 %lshr_ln37_232" [sha1/sha256_impl1.cpp:37]   --->   Operation 2958 'bitconcatenate' 'or_ln37_178' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%lshr_ln37_233 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_44, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2959 'partselect' 'lshr_ln37_233' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%zext_ln37_87 = zext i29 %lshr_ln37_233" [sha1/sha256_impl1.cpp:37]   --->   Operation 2960 'zext' 'zext_ln37_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%xor_ln37_174 = xor i32 %zext_ln37_87, i32 %or_ln37_178" [sha1/sha256_impl1.cpp:37]   --->   Operation 2961 'xor' 'xor_ln37_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_130)   --->   "%xor_ln37_175 = xor i32 %xor_ln37_174, i32 %or_ln37_177" [sha1/sha256_impl1.cpp:37]   --->   Operation 2962 'xor' 'xor_ln37_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_129 = add i32 %m_52, i32 %m_43" [sha1/sha256_impl1.cpp:37]   --->   Operation 2963 'add' 'add_ln37_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2964 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_130 = add i32 %xor_ln37_173, i32 %xor_ln37_175" [sha1/sha256_impl1.cpp:37]   --->   Operation 2964 'add' 'add_ln37_130' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2965 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_59 = add i32 %add_ln37_130, i32 %add_ln37_129" [sha1/sha256_impl1.cpp:37]   --->   Operation 2965 'add' 'm_59' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%lshr_ln37_45 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_59, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2966 'partselect' 'lshr_ln37_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%trunc_ln37_180 = trunc i32 %m_59" [sha1/sha256_impl1.cpp:37]   --->   Operation 2967 'trunc' 'trunc_ln37_180' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%or_ln37_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_180, i15 %lshr_ln37_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2968 'bitconcatenate' 'or_ln37_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%lshr_ln37_239 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_59, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2969 'partselect' 'lshr_ln37_239' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%trunc_ln37_181 = trunc i32 %m_59" [sha1/sha256_impl1.cpp:37]   --->   Operation 2970 'trunc' 'trunc_ln37_181' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%or_ln37_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_181, i13 %lshr_ln37_239" [sha1/sha256_impl1.cpp:37]   --->   Operation 2971 'bitconcatenate' 'or_ln37_182' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%lshr_ln37_240 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_59, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2972 'partselect' 'lshr_ln37_240' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%zext_ln37_90 = zext i22 %lshr_ln37_240" [sha1/sha256_impl1.cpp:37]   --->   Operation 2973 'zext' 'zext_ln37_90' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%xor_ln37_180 = xor i32 %zext_ln37_90, i32 %or_ln37_182" [sha1/sha256_impl1.cpp:37]   --->   Operation 2974 'xor' 'xor_ln37_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%xor_ln37_181 = xor i32 %xor_ln37_180, i32 %or_ln37_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2975 'xor' 'xor_ln37_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%lshr_ln37_241 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_46, i32 7, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2976 'partselect' 'lshr_ln37_241' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%trunc_ln37_182 = trunc i32 %m_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 2977 'trunc' 'trunc_ln37_182' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%or_ln37_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_182, i25 %lshr_ln37_241" [sha1/sha256_impl1.cpp:37]   --->   Operation 2978 'bitconcatenate' 'or_ln37_183' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%lshr_ln37_242 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_46, i32 18, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2979 'partselect' 'lshr_ln37_242' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%trunc_ln37_183 = trunc i32 %m_46" [sha1/sha256_impl1.cpp:37]   --->   Operation 2980 'trunc' 'trunc_ln37_183' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%or_ln37_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_183, i14 %lshr_ln37_242" [sha1/sha256_impl1.cpp:37]   --->   Operation 2981 'bitconcatenate' 'or_ln37_184' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%lshr_ln37_243 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_46, i32 3, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2982 'partselect' 'lshr_ln37_243' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%zext_ln37_91 = zext i29 %lshr_ln37_243" [sha1/sha256_impl1.cpp:37]   --->   Operation 2983 'zext' 'zext_ln37_91' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%xor_ln37_182 = xor i32 %zext_ln37_91, i32 %or_ln37_184" [sha1/sha256_impl1.cpp:37]   --->   Operation 2984 'xor' 'xor_ln37_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_136)   --->   "%xor_ln37_183 = xor i32 %xor_ln37_182, i32 %or_ln37_183" [sha1/sha256_impl1.cpp:37]   --->   Operation 2985 'xor' 'xor_ln37_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_135 = add i32 %m_54, i32 %m_45" [sha1/sha256_impl1.cpp:37]   --->   Operation 2986 'add' 'add_ln37_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2987 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln37_136 = add i32 %xor_ln37_181, i32 %xor_ln37_183" [sha1/sha256_impl1.cpp:37]   --->   Operation 2987 'add' 'add_ln37_136' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2988 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%m_61 = add i32 %add_ln37_136, i32 %add_ln37_135" [sha1/sha256_impl1.cpp:37]   --->   Operation 2988 'add' 'm_61' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%lshr_ln37_47 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_61, i32 17, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2989 'partselect' 'lshr_ln37_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%trunc_ln37_188 = trunc i32 %m_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 2990 'trunc' 'trunc_ln37_188' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%or_ln37_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_188, i15 %lshr_ln37_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 2991 'bitconcatenate' 'or_ln37_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%lshr_ln37_249 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_61, i32 19, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2992 'partselect' 'lshr_ln37_249' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%trunc_ln37_189 = trunc i32 %m_61" [sha1/sha256_impl1.cpp:37]   --->   Operation 2993 'trunc' 'trunc_ln37_189' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%or_ln37_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_189, i13 %lshr_ln37_249" [sha1/sha256_impl1.cpp:37]   --->   Operation 2994 'bitconcatenate' 'or_ln37_188' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%lshr_ln37_250 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_61, i32 10, i32 31" [sha1/sha256_impl1.cpp:37]   --->   Operation 2995 'partselect' 'lshr_ln37_250' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%zext_ln37_94 = zext i22 %lshr_ln37_250" [sha1/sha256_impl1.cpp:37]   --->   Operation 2996 'zext' 'zext_ln37_94' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_189)   --->   "%xor_ln37_188 = xor i32 %zext_ln37_94, i32 %or_ln37_188" [sha1/sha256_impl1.cpp:37]   --->   Operation 2997 'xor' 'xor_ln37_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2998 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln37_189 = xor i32 %xor_ln37_188, i32 %or_ln37_47" [sha1/sha256_impl1.cpp:37]   --->   Operation 2998 'xor' 'xor_ln37_189' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_175)   --->   "%and_ln49_43 = and i32 %add_ln54_41, i32 %add_ln54_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 2999 'and' 'and_ln49_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_175)   --->   "%xor_ln49_174 = xor i32 %add_ln54_42, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3000 'xor' 'xor_ln49_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_175)   --->   "%and_ln49_107 = and i32 %add_ln54_40, i32 %xor_ln49_174" [sha1/sha256_impl1.cpp:49]   --->   Operation 3001 'and' 'and_ln49_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3002 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_175 = xor i32 %and_ln49_107, i32 %and_ln49_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 3002 'xor' 'xor_ln49_175' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_172 = add i32 %xor_ln49_175, i32 %add_ln54_39" [sha1/sha256_impl1.cpp:49]   --->   Operation 3003 'add' 'add_ln49_172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_173 = add i32 %m_43, i32 3345764771" [sha1/sha256_impl1.cpp:49]   --->   Operation 3004 'add' 'add_ln49_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3005 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_174 = add i32 %add_ln49_173, i32 %xor_ln49_173" [sha1/sha256_impl1.cpp:49]   --->   Operation 3005 'add' 'add_ln49_174' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3006 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_175 = add i32 %add_ln49_174, i32 %add_ln49_172" [sha1/sha256_impl1.cpp:49]   --->   Operation 3006 'add' 'add_ln49_175' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_175)   --->   "%xor_ln50_174 = xor i32 %add_ln58_40, i32 %add_ln58_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 3007 'xor' 'xor_ln50_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_175)   --->   "%and_ln50_43 = and i32 %xor_ln50_174, i32 %add_ln58_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 3008 'and' 'and_ln50_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_175)   --->   "%and_ln50_107 = and i32 %add_ln58_40, i32 %add_ln58_41" [sha1/sha256_impl1.cpp:50]   --->   Operation 3009 'and' 'and_ln50_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3010 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_175 = xor i32 %and_ln50_43, i32 %and_ln50_107" [sha1/sha256_impl1.cpp:50]   --->   Operation 3010 'xor' 'xor_ln50_175' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3011 [1/1] (0.88ns)   --->   "%add_ln54_43 = add i32 %add_ln49_175, i32 %add_ln58_39" [sha1/sha256_impl1.cpp:54]   --->   Operation 3011 'add' 'add_ln54_43' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_106 = add i32 %xor_ln50_173, i32 %add_ln49_175" [sha1/sha256_impl1.cpp:58]   --->   Operation 3012 'add' 'add_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3013 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_43 = add i32 %add_ln58_106, i32 %xor_ln50_175" [sha1/sha256_impl1.cpp:58]   --->   Operation 3013 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%lshr_ln49_44 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_43, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3014 'partselect' 'lshr_ln49_44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%trunc_ln49_132 = trunc i32 %add_ln54_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 3015 'trunc' 'trunc_ln49_132' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%or_ln49_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_132, i26 %lshr_ln49_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3016 'bitconcatenate' 'or_ln49_44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%lshr_ln49_151 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_43, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3017 'partselect' 'lshr_ln49_151' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%trunc_ln49_133 = trunc i32 %add_ln54_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 3018 'trunc' 'trunc_ln49_133' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%or_ln49_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_133, i21 %lshr_ln49_151" [sha1/sha256_impl1.cpp:49]   --->   Operation 3019 'bitconcatenate' 'or_ln49_151' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%lshr_ln49_152 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_43, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3020 'partselect' 'lshr_ln49_152' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%trunc_ln49_134 = trunc i32 %add_ln54_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 3021 'trunc' 'trunc_ln49_134' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%or_ln49_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_134, i7 %lshr_ln49_152" [sha1/sha256_impl1.cpp:49]   --->   Operation 3022 'bitconcatenate' 'or_ln49_152' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_177)   --->   "%xor_ln49_176 = xor i32 %or_ln49_44, i32 %or_ln49_151" [sha1/sha256_impl1.cpp:49]   --->   Operation 3023 'xor' 'xor_ln49_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3024 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_177 = xor i32 %xor_ln49_176, i32 %or_ln49_152" [sha1/sha256_impl1.cpp:49]   --->   Operation 3024 'xor' 'xor_ln49_177' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_179)   --->   "%and_ln49_44 = and i32 %add_ln54_42, i32 %add_ln54_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 3025 'and' 'and_ln49_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_179)   --->   "%xor_ln49_178 = xor i32 %add_ln54_43, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3026 'xor' 'xor_ln49_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_179)   --->   "%and_ln49_108 = and i32 %add_ln54_41, i32 %xor_ln49_178" [sha1/sha256_impl1.cpp:49]   --->   Operation 3027 'and' 'and_ln49_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3028 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_179 = xor i32 %and_ln49_108, i32 %and_ln49_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3028 'xor' 'xor_ln49_179' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_176 = add i32 %xor_ln49_179, i32 %add_ln54_40" [sha1/sha256_impl1.cpp:49]   --->   Operation 3029 'add' 'add_ln49_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_177 = add i32 %m_44, i32 3516065817" [sha1/sha256_impl1.cpp:49]   --->   Operation 3030 'add' 'add_ln49_177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3031 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_178 = add i32 %add_ln49_177, i32 %xor_ln49_177" [sha1/sha256_impl1.cpp:49]   --->   Operation 3031 'add' 'add_ln49_178' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3032 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_179 = add i32 %add_ln49_178, i32 %add_ln49_176" [sha1/sha256_impl1.cpp:49]   --->   Operation 3032 'add' 'add_ln49_179' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%lshr_ln50_44 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_43, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3033 'partselect' 'lshr_ln50_44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%trunc_ln50_132 = trunc i32 %add_ln58_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 3034 'trunc' 'trunc_ln50_132' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%or_ln50_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_132, i30 %lshr_ln50_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3035 'bitconcatenate' 'or_ln50_44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%lshr_ln50_151 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_43, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3036 'partselect' 'lshr_ln50_151' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%trunc_ln50_133 = trunc i32 %add_ln58_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 3037 'trunc' 'trunc_ln50_133' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%or_ln50_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_133, i19 %lshr_ln50_151" [sha1/sha256_impl1.cpp:50]   --->   Operation 3038 'bitconcatenate' 'or_ln50_151' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%lshr_ln50_152 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_43, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3039 'partselect' 'lshr_ln50_152' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%trunc_ln50_134 = trunc i32 %add_ln58_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 3040 'trunc' 'trunc_ln50_134' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%or_ln50_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_134, i10 %lshr_ln50_152" [sha1/sha256_impl1.cpp:50]   --->   Operation 3041 'bitconcatenate' 'or_ln50_152' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_177)   --->   "%xor_ln50_176 = xor i32 %or_ln50_44, i32 %or_ln50_151" [sha1/sha256_impl1.cpp:50]   --->   Operation 3042 'xor' 'xor_ln50_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3043 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_177 = xor i32 %xor_ln50_176, i32 %or_ln50_152" [sha1/sha256_impl1.cpp:50]   --->   Operation 3043 'xor' 'xor_ln50_177' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3044 [1/1] (0.88ns)   --->   "%add_ln54_44 = add i32 %add_ln49_179, i32 %add_ln58_40" [sha1/sha256_impl1.cpp:54]   --->   Operation 3044 'add' 'add_ln54_44' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%lshr_ln49_45 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_44, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3045 'partselect' 'lshr_ln49_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%trunc_ln49_135 = trunc i32 %add_ln54_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3046 'trunc' 'trunc_ln49_135' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%or_ln49_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_135, i26 %lshr_ln49_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3047 'bitconcatenate' 'or_ln49_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%lshr_ln49_153 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_44, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3048 'partselect' 'lshr_ln49_153' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%trunc_ln49_136 = trunc i32 %add_ln54_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3049 'trunc' 'trunc_ln49_136' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%or_ln49_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_136, i21 %lshr_ln49_153" [sha1/sha256_impl1.cpp:49]   --->   Operation 3050 'bitconcatenate' 'or_ln49_153' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%lshr_ln49_154 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_44, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3051 'partselect' 'lshr_ln49_154' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%trunc_ln49_137 = trunc i32 %add_ln54_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3052 'trunc' 'trunc_ln49_137' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%or_ln49_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_137, i7 %lshr_ln49_154" [sha1/sha256_impl1.cpp:49]   --->   Operation 3053 'bitconcatenate' 'or_ln49_154' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_181)   --->   "%xor_ln49_180 = xor i32 %or_ln49_45, i32 %or_ln49_153" [sha1/sha256_impl1.cpp:49]   --->   Operation 3054 'xor' 'xor_ln49_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3055 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_181 = xor i32 %xor_ln49_180, i32 %or_ln49_154" [sha1/sha256_impl1.cpp:49]   --->   Operation 3055 'xor' 'xor_ln49_181' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_183)   --->   "%and_ln49_45 = and i32 %add_ln54_43, i32 %add_ln54_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3056 'and' 'and_ln49_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_183)   --->   "%xor_ln49_182 = xor i32 %add_ln54_44, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3057 'xor' 'xor_ln49_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_183)   --->   "%and_ln49_109 = and i32 %add_ln54_42, i32 %xor_ln49_182" [sha1/sha256_impl1.cpp:49]   --->   Operation 3058 'and' 'and_ln49_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3059 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_183 = xor i32 %and_ln49_109, i32 %and_ln49_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3059 'xor' 'xor_ln49_183' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_180 = add i32 %xor_ln49_183, i32 %add_ln54_41" [sha1/sha256_impl1.cpp:49]   --->   Operation 3060 'add' 'add_ln49_180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_181 = add i32 %m_45, i32 3600352804" [sha1/sha256_impl1.cpp:49]   --->   Operation 3061 'add' 'add_ln49_181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3062 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_182 = add i32 %add_ln49_181, i32 %xor_ln49_181" [sha1/sha256_impl1.cpp:49]   --->   Operation 3062 'add' 'add_ln49_182' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3063 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_183 = add i32 %add_ln49_182, i32 %add_ln49_180" [sha1/sha256_impl1.cpp:49]   --->   Operation 3063 'add' 'add_ln49_183' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_259 = add i32 %xor_ln37_189, i32 %xor_ln37_191" [sha1/sha256_impl1.cpp:49]   --->   Operation 3064 'add' 'add_ln49_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3065 [1/1] (0.88ns)   --->   "%add_ln49_260 = add i32 %m_47, i32 3329325298" [sha1/sha256_impl1.cpp:49]   --->   Operation 3065 'add' 'add_ln49_260' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3066 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_261 = add i32 %add_ln49_260, i32 %add_ln49_259" [sha1/sha256_impl1.cpp:49]   --->   Operation 3066 'add' 'add_ln49_261' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 6.92>
ST_45 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_179)   --->   "%xor_ln50_178 = xor i32 %add_ln58_41, i32 %add_ln58_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 3067 'xor' 'xor_ln50_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_179)   --->   "%and_ln50_44 = and i32 %xor_ln50_178, i32 %add_ln58_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 3068 'and' 'and_ln50_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_179)   --->   "%and_ln50_108 = and i32 %add_ln58_41, i32 %add_ln58_42" [sha1/sha256_impl1.cpp:50]   --->   Operation 3069 'and' 'and_ln50_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3070 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_179 = xor i32 %and_ln50_44, i32 %and_ln50_108" [sha1/sha256_impl1.cpp:50]   --->   Operation 3070 'xor' 'xor_ln50_179' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_107 = add i32 %xor_ln50_177, i32 %add_ln49_179" [sha1/sha256_impl1.cpp:58]   --->   Operation 3071 'add' 'add_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3072 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_44 = add i32 %add_ln58_107, i32 %xor_ln50_179" [sha1/sha256_impl1.cpp:58]   --->   Operation 3072 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%lshr_ln50_45 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_44, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3073 'partselect' 'lshr_ln50_45' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%trunc_ln50_135 = trunc i32 %add_ln58_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3074 'trunc' 'trunc_ln50_135' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%or_ln50_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_135, i30 %lshr_ln50_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3075 'bitconcatenate' 'or_ln50_45' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%lshr_ln50_153 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_44, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3076 'partselect' 'lshr_ln50_153' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%trunc_ln50_136 = trunc i32 %add_ln58_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3077 'trunc' 'trunc_ln50_136' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%or_ln50_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_136, i19 %lshr_ln50_153" [sha1/sha256_impl1.cpp:50]   --->   Operation 3078 'bitconcatenate' 'or_ln50_153' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%lshr_ln50_154 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_44, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3079 'partselect' 'lshr_ln50_154' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%trunc_ln50_137 = trunc i32 %add_ln58_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3080 'trunc' 'trunc_ln50_137' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%or_ln50_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_137, i10 %lshr_ln50_154" [sha1/sha256_impl1.cpp:50]   --->   Operation 3081 'bitconcatenate' 'or_ln50_154' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_181)   --->   "%xor_ln50_180 = xor i32 %or_ln50_45, i32 %or_ln50_153" [sha1/sha256_impl1.cpp:50]   --->   Operation 3082 'xor' 'xor_ln50_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3083 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_181 = xor i32 %xor_ln50_180, i32 %or_ln50_154" [sha1/sha256_impl1.cpp:50]   --->   Operation 3083 'xor' 'xor_ln50_181' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_183)   --->   "%xor_ln50_182 = xor i32 %add_ln58_42, i32 %add_ln58_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 3084 'xor' 'xor_ln50_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_183)   --->   "%and_ln50_45 = and i32 %xor_ln50_182, i32 %add_ln58_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3085 'and' 'and_ln50_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_183)   --->   "%and_ln50_109 = and i32 %add_ln58_42, i32 %add_ln58_43" [sha1/sha256_impl1.cpp:50]   --->   Operation 3086 'and' 'and_ln50_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3087 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_183 = xor i32 %and_ln50_45, i32 %and_ln50_109" [sha1/sha256_impl1.cpp:50]   --->   Operation 3087 'xor' 'xor_ln50_183' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3088 [1/1] (0.88ns)   --->   "%add_ln54_45 = add i32 %add_ln49_183, i32 %add_ln58_41" [sha1/sha256_impl1.cpp:54]   --->   Operation 3088 'add' 'add_ln54_45' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_108 = add i32 %xor_ln50_181, i32 %add_ln49_183" [sha1/sha256_impl1.cpp:58]   --->   Operation 3089 'add' 'add_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3090 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_45 = add i32 %add_ln58_108, i32 %xor_ln50_183" [sha1/sha256_impl1.cpp:58]   --->   Operation 3090 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%lshr_ln49_46 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_45, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3091 'partselect' 'lshr_ln49_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%trunc_ln49_138 = trunc i32 %add_ln54_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3092 'trunc' 'trunc_ln49_138' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%or_ln49_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_138, i26 %lshr_ln49_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3093 'bitconcatenate' 'or_ln49_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%lshr_ln49_155 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_45, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3094 'partselect' 'lshr_ln49_155' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%trunc_ln49_139 = trunc i32 %add_ln54_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3095 'trunc' 'trunc_ln49_139' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%or_ln49_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_139, i21 %lshr_ln49_155" [sha1/sha256_impl1.cpp:49]   --->   Operation 3096 'bitconcatenate' 'or_ln49_155' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%lshr_ln49_156 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_45, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3097 'partselect' 'lshr_ln49_156' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%trunc_ln49_140 = trunc i32 %add_ln54_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3098 'trunc' 'trunc_ln49_140' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%or_ln49_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_140, i7 %lshr_ln49_156" [sha1/sha256_impl1.cpp:49]   --->   Operation 3099 'bitconcatenate' 'or_ln49_156' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_185)   --->   "%xor_ln49_184 = xor i32 %or_ln49_46, i32 %or_ln49_155" [sha1/sha256_impl1.cpp:49]   --->   Operation 3100 'xor' 'xor_ln49_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3101 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_185 = xor i32 %xor_ln49_184, i32 %or_ln49_156" [sha1/sha256_impl1.cpp:49]   --->   Operation 3101 'xor' 'xor_ln49_185' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_187)   --->   "%and_ln49_46 = and i32 %add_ln54_44, i32 %add_ln54_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3102 'and' 'and_ln49_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_187)   --->   "%xor_ln49_186 = xor i32 %add_ln54_45, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3103 'xor' 'xor_ln49_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_187)   --->   "%and_ln49_110 = and i32 %add_ln54_43, i32 %xor_ln49_186" [sha1/sha256_impl1.cpp:49]   --->   Operation 3104 'and' 'and_ln49_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3105 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_187 = xor i32 %and_ln49_110, i32 %and_ln49_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3105 'xor' 'xor_ln49_187' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_184 = add i32 %xor_ln49_187, i32 %add_ln54_42" [sha1/sha256_impl1.cpp:49]   --->   Operation 3106 'add' 'add_ln49_184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_185 = add i32 %m_46, i32 4094571909" [sha1/sha256_impl1.cpp:49]   --->   Operation 3107 'add' 'add_ln49_185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3108 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_186 = add i32 %add_ln49_185, i32 %xor_ln49_185" [sha1/sha256_impl1.cpp:49]   --->   Operation 3108 'add' 'add_ln49_186' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3109 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_187 = add i32 %add_ln49_186, i32 %add_ln49_184" [sha1/sha256_impl1.cpp:49]   --->   Operation 3109 'add' 'add_ln49_187' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%lshr_ln50_46 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_45, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3110 'partselect' 'lshr_ln50_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%trunc_ln50_138 = trunc i32 %add_ln58_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3111 'trunc' 'trunc_ln50_138' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%or_ln50_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_138, i30 %lshr_ln50_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3112 'bitconcatenate' 'or_ln50_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%lshr_ln50_155 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_45, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3113 'partselect' 'lshr_ln50_155' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%trunc_ln50_139 = trunc i32 %add_ln58_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3114 'trunc' 'trunc_ln50_139' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%or_ln50_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_139, i19 %lshr_ln50_155" [sha1/sha256_impl1.cpp:50]   --->   Operation 3115 'bitconcatenate' 'or_ln50_155' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%lshr_ln50_156 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_45, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3116 'partselect' 'lshr_ln50_156' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%trunc_ln50_140 = trunc i32 %add_ln58_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3117 'trunc' 'trunc_ln50_140' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%or_ln50_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_140, i10 %lshr_ln50_156" [sha1/sha256_impl1.cpp:50]   --->   Operation 3118 'bitconcatenate' 'or_ln50_156' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_185)   --->   "%xor_ln50_184 = xor i32 %or_ln50_46, i32 %or_ln50_155" [sha1/sha256_impl1.cpp:50]   --->   Operation 3119 'xor' 'xor_ln50_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3120 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_185 = xor i32 %xor_ln50_184, i32 %or_ln50_156" [sha1/sha256_impl1.cpp:50]   --->   Operation 3120 'xor' 'xor_ln50_185' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_187)   --->   "%xor_ln50_186 = xor i32 %add_ln58_43, i32 %add_ln58_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3121 'xor' 'xor_ln50_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_187)   --->   "%and_ln50_46 = and i32 %xor_ln50_186, i32 %add_ln58_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3122 'and' 'and_ln50_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_187)   --->   "%and_ln50_110 = and i32 %add_ln58_43, i32 %add_ln58_44" [sha1/sha256_impl1.cpp:50]   --->   Operation 3123 'and' 'and_ln50_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3124 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_187 = xor i32 %and_ln50_46, i32 %and_ln50_110" [sha1/sha256_impl1.cpp:50]   --->   Operation 3124 'xor' 'xor_ln50_187' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3125 [1/1] (0.88ns)   --->   "%add_ln54_46 = add i32 %add_ln49_187, i32 %add_ln58_42" [sha1/sha256_impl1.cpp:54]   --->   Operation 3125 'add' 'add_ln54_46' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_109 = add i32 %xor_ln50_185, i32 %add_ln49_187" [sha1/sha256_impl1.cpp:58]   --->   Operation 3126 'add' 'add_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3127 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_46 = add i32 %add_ln58_109, i32 %xor_ln50_187" [sha1/sha256_impl1.cpp:58]   --->   Operation 3127 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%lshr_ln49_47 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_46, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3128 'partselect' 'lshr_ln49_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%trunc_ln49_141 = trunc i32 %add_ln54_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3129 'trunc' 'trunc_ln49_141' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%or_ln49_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_141, i26 %lshr_ln49_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3130 'bitconcatenate' 'or_ln49_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%lshr_ln49_157 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_46, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3131 'partselect' 'lshr_ln49_157' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%trunc_ln49_142 = trunc i32 %add_ln54_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3132 'trunc' 'trunc_ln49_142' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%or_ln49_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_142, i21 %lshr_ln49_157" [sha1/sha256_impl1.cpp:49]   --->   Operation 3133 'bitconcatenate' 'or_ln49_157' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%lshr_ln49_158 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_46, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3134 'partselect' 'lshr_ln49_158' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%trunc_ln49_143 = trunc i32 %add_ln54_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3135 'trunc' 'trunc_ln49_143' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%or_ln49_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_143, i7 %lshr_ln49_158" [sha1/sha256_impl1.cpp:49]   --->   Operation 3136 'bitconcatenate' 'or_ln49_158' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_189)   --->   "%xor_ln49_188 = xor i32 %or_ln49_47, i32 %or_ln49_157" [sha1/sha256_impl1.cpp:49]   --->   Operation 3137 'xor' 'xor_ln49_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3138 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_189 = xor i32 %xor_ln49_188, i32 %or_ln49_158" [sha1/sha256_impl1.cpp:49]   --->   Operation 3138 'xor' 'xor_ln49_189' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_191)   --->   "%and_ln49_47 = and i32 %add_ln54_45, i32 %add_ln54_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3139 'and' 'and_ln49_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_191)   --->   "%xor_ln49_190 = xor i32 %add_ln54_46, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3140 'xor' 'xor_ln49_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_191)   --->   "%and_ln49_111 = and i32 %add_ln54_44, i32 %xor_ln49_190" [sha1/sha256_impl1.cpp:49]   --->   Operation 3141 'and' 'and_ln49_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3142 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_191 = xor i32 %and_ln49_111, i32 %and_ln49_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3142 'xor' 'xor_ln49_191' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_188 = add i32 %xor_ln49_191, i32 %add_ln54_43" [sha1/sha256_impl1.cpp:49]   --->   Operation 3143 'add' 'add_ln49_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_189 = add i32 %m_47, i32 275423344" [sha1/sha256_impl1.cpp:49]   --->   Operation 3144 'add' 'add_ln49_189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3145 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_190 = add i32 %add_ln49_189, i32 %xor_ln49_189" [sha1/sha256_impl1.cpp:49]   --->   Operation 3145 'add' 'add_ln49_190' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3146 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_191 = add i32 %add_ln49_190, i32 %add_ln49_188" [sha1/sha256_impl1.cpp:49]   --->   Operation 3146 'add' 'add_ln49_191' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%lshr_ln50_47 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_46, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3147 'partselect' 'lshr_ln50_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%trunc_ln50_141 = trunc i32 %add_ln58_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3148 'trunc' 'trunc_ln50_141' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%or_ln50_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_141, i30 %lshr_ln50_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3149 'bitconcatenate' 'or_ln50_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%lshr_ln50_157 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_46, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3150 'partselect' 'lshr_ln50_157' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%trunc_ln50_142 = trunc i32 %add_ln58_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3151 'trunc' 'trunc_ln50_142' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%or_ln50_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_142, i19 %lshr_ln50_157" [sha1/sha256_impl1.cpp:50]   --->   Operation 3152 'bitconcatenate' 'or_ln50_157' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%lshr_ln50_158 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_46, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3153 'partselect' 'lshr_ln50_158' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%trunc_ln50_143 = trunc i32 %add_ln58_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3154 'trunc' 'trunc_ln50_143' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%or_ln50_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_143, i10 %lshr_ln50_158" [sha1/sha256_impl1.cpp:50]   --->   Operation 3155 'bitconcatenate' 'or_ln50_158' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_189)   --->   "%xor_ln50_188 = xor i32 %or_ln50_47, i32 %or_ln50_157" [sha1/sha256_impl1.cpp:50]   --->   Operation 3156 'xor' 'xor_ln50_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3157 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_189 = xor i32 %xor_ln50_188, i32 %or_ln50_158" [sha1/sha256_impl1.cpp:50]   --->   Operation 3157 'xor' 'xor_ln50_189' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_191)   --->   "%xor_ln50_190 = xor i32 %add_ln58_44, i32 %add_ln58_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3158 'xor' 'xor_ln50_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_191)   --->   "%and_ln50_47 = and i32 %xor_ln50_190, i32 %add_ln58_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3159 'and' 'and_ln50_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_191)   --->   "%and_ln50_111 = and i32 %add_ln58_44, i32 %add_ln58_45" [sha1/sha256_impl1.cpp:50]   --->   Operation 3160 'and' 'and_ln50_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3161 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_191 = xor i32 %and_ln50_47, i32 %and_ln50_111" [sha1/sha256_impl1.cpp:50]   --->   Operation 3161 'xor' 'xor_ln50_191' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3162 [1/1] (0.88ns)   --->   "%add_ln54_47 = add i32 %add_ln49_191, i32 %add_ln58_43" [sha1/sha256_impl1.cpp:54]   --->   Operation 3162 'add' 'add_ln54_47' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_110 = add i32 %xor_ln50_189, i32 %add_ln49_191" [sha1/sha256_impl1.cpp:58]   --->   Operation 3163 'add' 'add_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3164 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_47 = add i32 %add_ln58_110, i32 %xor_ln50_191" [sha1/sha256_impl1.cpp:58]   --->   Operation 3164 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%lshr_ln49_48 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_47, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3165 'partselect' 'lshr_ln49_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%trunc_ln49_144 = trunc i32 %add_ln54_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3166 'trunc' 'trunc_ln49_144' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%or_ln49_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_144, i26 %lshr_ln49_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3167 'bitconcatenate' 'or_ln49_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%lshr_ln49_159 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_47, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3168 'partselect' 'lshr_ln49_159' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%trunc_ln49_145 = trunc i32 %add_ln54_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3169 'trunc' 'trunc_ln49_145' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%or_ln49_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_145, i21 %lshr_ln49_159" [sha1/sha256_impl1.cpp:49]   --->   Operation 3170 'bitconcatenate' 'or_ln49_159' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%lshr_ln49_160 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_47, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3171 'partselect' 'lshr_ln49_160' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%trunc_ln49_146 = trunc i32 %add_ln54_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3172 'trunc' 'trunc_ln49_146' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%or_ln49_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_146, i7 %lshr_ln49_160" [sha1/sha256_impl1.cpp:49]   --->   Operation 3173 'bitconcatenate' 'or_ln49_160' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_193)   --->   "%xor_ln49_192 = xor i32 %or_ln49_48, i32 %or_ln49_159" [sha1/sha256_impl1.cpp:49]   --->   Operation 3174 'xor' 'xor_ln49_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3175 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_193 = xor i32 %xor_ln49_192, i32 %or_ln49_160" [sha1/sha256_impl1.cpp:49]   --->   Operation 3175 'xor' 'xor_ln49_193' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_193 = add i32 %m_48, i32 430227734" [sha1/sha256_impl1.cpp:49]   --->   Operation 3176 'add' 'add_ln49_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3177 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_194 = add i32 %add_ln49_193, i32 %xor_ln49_193" [sha1/sha256_impl1.cpp:49]   --->   Operation 3177 'add' 'add_ln49_194' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%lshr_ln50_48 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_47, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3178 'partselect' 'lshr_ln50_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%trunc_ln50_144 = trunc i32 %add_ln58_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3179 'trunc' 'trunc_ln50_144' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%or_ln50_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_144, i30 %lshr_ln50_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3180 'bitconcatenate' 'or_ln50_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%lshr_ln50_159 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_47, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3181 'partselect' 'lshr_ln50_159' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%trunc_ln50_145 = trunc i32 %add_ln58_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3182 'trunc' 'trunc_ln50_145' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%or_ln50_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_145, i19 %lshr_ln50_159" [sha1/sha256_impl1.cpp:50]   --->   Operation 3183 'bitconcatenate' 'or_ln50_159' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%lshr_ln50_160 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_47, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3184 'partselect' 'lshr_ln50_160' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%trunc_ln50_146 = trunc i32 %add_ln58_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3185 'trunc' 'trunc_ln50_146' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%or_ln50_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_146, i10 %lshr_ln50_160" [sha1/sha256_impl1.cpp:50]   --->   Operation 3186 'bitconcatenate' 'or_ln50_160' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_193)   --->   "%xor_ln50_192 = xor i32 %or_ln50_48, i32 %or_ln50_159" [sha1/sha256_impl1.cpp:50]   --->   Operation 3187 'xor' 'xor_ln50_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3188 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_193 = xor i32 %xor_ln50_192, i32 %or_ln50_160" [sha1/sha256_impl1.cpp:50]   --->   Operation 3188 'xor' 'xor_ln50_193' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.13>
ST_46 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_195)   --->   "%and_ln49_48 = and i32 %add_ln54_46, i32 %add_ln54_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3189 'and' 'and_ln49_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_195)   --->   "%xor_ln49_194 = xor i32 %add_ln54_47, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3190 'xor' 'xor_ln49_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_195)   --->   "%and_ln49_112 = and i32 %add_ln54_45, i32 %xor_ln49_194" [sha1/sha256_impl1.cpp:49]   --->   Operation 3191 'and' 'and_ln49_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3192 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_195 = xor i32 %and_ln49_112, i32 %and_ln49_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3192 'xor' 'xor_ln49_195' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_192 = add i32 %xor_ln49_195, i32 %add_ln54_44" [sha1/sha256_impl1.cpp:49]   --->   Operation 3193 'add' 'add_ln49_192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3194 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_195 = add i32 %add_ln49_194, i32 %add_ln49_192" [sha1/sha256_impl1.cpp:49]   --->   Operation 3194 'add' 'add_ln49_195' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_195)   --->   "%xor_ln50_194 = xor i32 %add_ln58_45, i32 %add_ln58_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3195 'xor' 'xor_ln50_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_195)   --->   "%and_ln50_48 = and i32 %xor_ln50_194, i32 %add_ln58_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3196 'and' 'and_ln50_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_195)   --->   "%and_ln50_112 = and i32 %add_ln58_45, i32 %add_ln58_46" [sha1/sha256_impl1.cpp:50]   --->   Operation 3197 'and' 'and_ln50_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3198 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_195 = xor i32 %and_ln50_48, i32 %and_ln50_112" [sha1/sha256_impl1.cpp:50]   --->   Operation 3198 'xor' 'xor_ln50_195' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3199 [1/1] (0.88ns)   --->   "%add_ln54_48 = add i32 %add_ln49_195, i32 %add_ln58_44" [sha1/sha256_impl1.cpp:54]   --->   Operation 3199 'add' 'add_ln54_48' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_111 = add i32 %xor_ln50_193, i32 %add_ln49_195" [sha1/sha256_impl1.cpp:58]   --->   Operation 3200 'add' 'add_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3201 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_48 = add i32 %add_ln58_111, i32 %xor_ln50_195" [sha1/sha256_impl1.cpp:58]   --->   Operation 3201 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%lshr_ln49_49 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_48, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3202 'partselect' 'lshr_ln49_49' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%trunc_ln49_147 = trunc i32 %add_ln54_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3203 'trunc' 'trunc_ln49_147' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%or_ln49_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_147, i26 %lshr_ln49_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3204 'bitconcatenate' 'or_ln49_49' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%lshr_ln49_161 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_48, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3205 'partselect' 'lshr_ln49_161' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%trunc_ln49_148 = trunc i32 %add_ln54_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3206 'trunc' 'trunc_ln49_148' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%or_ln49_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_148, i21 %lshr_ln49_161" [sha1/sha256_impl1.cpp:49]   --->   Operation 3207 'bitconcatenate' 'or_ln49_161' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%lshr_ln49_162 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_48, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3208 'partselect' 'lshr_ln49_162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%trunc_ln49_149 = trunc i32 %add_ln54_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3209 'trunc' 'trunc_ln49_149' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%or_ln49_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_149, i7 %lshr_ln49_162" [sha1/sha256_impl1.cpp:49]   --->   Operation 3210 'bitconcatenate' 'or_ln49_162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_197)   --->   "%xor_ln49_196 = xor i32 %or_ln49_49, i32 %or_ln49_161" [sha1/sha256_impl1.cpp:49]   --->   Operation 3211 'xor' 'xor_ln49_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3212 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_197 = xor i32 %xor_ln49_196, i32 %or_ln49_162" [sha1/sha256_impl1.cpp:49]   --->   Operation 3212 'xor' 'xor_ln49_197' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_199)   --->   "%and_ln49_49 = and i32 %add_ln54_47, i32 %add_ln54_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3213 'and' 'and_ln49_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_199)   --->   "%xor_ln49_198 = xor i32 %add_ln54_48, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3214 'xor' 'xor_ln49_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_199)   --->   "%and_ln49_113 = and i32 %add_ln54_46, i32 %xor_ln49_198" [sha1/sha256_impl1.cpp:49]   --->   Operation 3215 'and' 'and_ln49_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3216 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_199 = xor i32 %and_ln49_113, i32 %and_ln49_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3216 'xor' 'xor_ln49_199' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_196 = add i32 %xor_ln49_199, i32 %add_ln54_45" [sha1/sha256_impl1.cpp:49]   --->   Operation 3217 'add' 'add_ln49_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_197 = add i32 %m_49, i32 506948616" [sha1/sha256_impl1.cpp:49]   --->   Operation 3218 'add' 'add_ln49_197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3219 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_198 = add i32 %add_ln49_197, i32 %xor_ln49_197" [sha1/sha256_impl1.cpp:49]   --->   Operation 3219 'add' 'add_ln49_198' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3220 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_199 = add i32 %add_ln49_198, i32 %add_ln49_196" [sha1/sha256_impl1.cpp:49]   --->   Operation 3220 'add' 'add_ln49_199' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%lshr_ln50_49 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_48, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3221 'partselect' 'lshr_ln50_49' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%trunc_ln50_147 = trunc i32 %add_ln58_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3222 'trunc' 'trunc_ln50_147' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%or_ln50_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_147, i30 %lshr_ln50_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3223 'bitconcatenate' 'or_ln50_49' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%lshr_ln50_161 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_48, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3224 'partselect' 'lshr_ln50_161' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%trunc_ln50_148 = trunc i32 %add_ln58_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3225 'trunc' 'trunc_ln50_148' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%or_ln50_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_148, i19 %lshr_ln50_161" [sha1/sha256_impl1.cpp:50]   --->   Operation 3226 'bitconcatenate' 'or_ln50_161' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%lshr_ln50_162 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_48, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3227 'partselect' 'lshr_ln50_162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%trunc_ln50_149 = trunc i32 %add_ln58_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3228 'trunc' 'trunc_ln50_149' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%or_ln50_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_149, i10 %lshr_ln50_162" [sha1/sha256_impl1.cpp:50]   --->   Operation 3229 'bitconcatenate' 'or_ln50_162' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_197)   --->   "%xor_ln50_196 = xor i32 %or_ln50_49, i32 %or_ln50_161" [sha1/sha256_impl1.cpp:50]   --->   Operation 3230 'xor' 'xor_ln50_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3231 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_197 = xor i32 %xor_ln50_196, i32 %or_ln50_162" [sha1/sha256_impl1.cpp:50]   --->   Operation 3231 'xor' 'xor_ln50_197' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_199)   --->   "%xor_ln50_198 = xor i32 %add_ln58_46, i32 %add_ln58_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3232 'xor' 'xor_ln50_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_199)   --->   "%and_ln50_49 = and i32 %xor_ln50_198, i32 %add_ln58_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3233 'and' 'and_ln50_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_199)   --->   "%and_ln50_113 = and i32 %add_ln58_46, i32 %add_ln58_47" [sha1/sha256_impl1.cpp:50]   --->   Operation 3234 'and' 'and_ln50_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3235 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_199 = xor i32 %and_ln50_49, i32 %and_ln50_113" [sha1/sha256_impl1.cpp:50]   --->   Operation 3235 'xor' 'xor_ln50_199' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3236 [1/1] (0.88ns)   --->   "%add_ln54_49 = add i32 %add_ln49_199, i32 %add_ln58_45" [sha1/sha256_impl1.cpp:54]   --->   Operation 3236 'add' 'add_ln54_49' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_112 = add i32 %xor_ln50_197, i32 %add_ln49_199" [sha1/sha256_impl1.cpp:58]   --->   Operation 3237 'add' 'add_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3238 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_49 = add i32 %add_ln58_112, i32 %xor_ln50_199" [sha1/sha256_impl1.cpp:58]   --->   Operation 3238 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%lshr_ln49_50 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_49, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3239 'partselect' 'lshr_ln49_50' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%trunc_ln49_150 = trunc i32 %add_ln54_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3240 'trunc' 'trunc_ln49_150' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%or_ln49_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_150, i26 %lshr_ln49_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3241 'bitconcatenate' 'or_ln49_50' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%lshr_ln49_163 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_49, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3242 'partselect' 'lshr_ln49_163' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%trunc_ln49_151 = trunc i32 %add_ln54_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3243 'trunc' 'trunc_ln49_151' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%or_ln49_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_151, i21 %lshr_ln49_163" [sha1/sha256_impl1.cpp:49]   --->   Operation 3244 'bitconcatenate' 'or_ln49_163' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%lshr_ln49_164 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_49, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3245 'partselect' 'lshr_ln49_164' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%trunc_ln49_152 = trunc i32 %add_ln54_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3246 'trunc' 'trunc_ln49_152' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%or_ln49_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_152, i7 %lshr_ln49_164" [sha1/sha256_impl1.cpp:49]   --->   Operation 3247 'bitconcatenate' 'or_ln49_164' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_201)   --->   "%xor_ln49_200 = xor i32 %or_ln49_50, i32 %or_ln49_163" [sha1/sha256_impl1.cpp:49]   --->   Operation 3248 'xor' 'xor_ln49_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3249 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_201 = xor i32 %xor_ln49_200, i32 %or_ln49_164" [sha1/sha256_impl1.cpp:49]   --->   Operation 3249 'xor' 'xor_ln49_201' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_203)   --->   "%and_ln49_50 = and i32 %add_ln54_48, i32 %add_ln54_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3250 'and' 'and_ln49_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_203)   --->   "%xor_ln49_202 = xor i32 %add_ln54_49, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3251 'xor' 'xor_ln49_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_203)   --->   "%and_ln49_114 = and i32 %add_ln54_47, i32 %xor_ln49_202" [sha1/sha256_impl1.cpp:49]   --->   Operation 3252 'and' 'and_ln49_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3253 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_203 = xor i32 %and_ln49_114, i32 %and_ln49_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3253 'xor' 'xor_ln49_203' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_200 = add i32 %xor_ln49_203, i32 %add_ln54_46" [sha1/sha256_impl1.cpp:49]   --->   Operation 3254 'add' 'add_ln49_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_201 = add i32 %m_50, i32 659060556" [sha1/sha256_impl1.cpp:49]   --->   Operation 3255 'add' 'add_ln49_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3256 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_202 = add i32 %add_ln49_201, i32 %xor_ln49_201" [sha1/sha256_impl1.cpp:49]   --->   Operation 3256 'add' 'add_ln49_202' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3257 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_203 = add i32 %add_ln49_202, i32 %add_ln49_200" [sha1/sha256_impl1.cpp:49]   --->   Operation 3257 'add' 'add_ln49_203' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%lshr_ln50_50 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_49, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3258 'partselect' 'lshr_ln50_50' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%trunc_ln50_150 = trunc i32 %add_ln58_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3259 'trunc' 'trunc_ln50_150' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%or_ln50_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_150, i30 %lshr_ln50_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3260 'bitconcatenate' 'or_ln50_50' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%lshr_ln50_163 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_49, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3261 'partselect' 'lshr_ln50_163' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%trunc_ln50_151 = trunc i32 %add_ln58_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3262 'trunc' 'trunc_ln50_151' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%or_ln50_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_151, i19 %lshr_ln50_163" [sha1/sha256_impl1.cpp:50]   --->   Operation 3263 'bitconcatenate' 'or_ln50_163' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%lshr_ln50_164 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_49, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3264 'partselect' 'lshr_ln50_164' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%trunc_ln50_152 = trunc i32 %add_ln58_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3265 'trunc' 'trunc_ln50_152' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%or_ln50_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_152, i10 %lshr_ln50_164" [sha1/sha256_impl1.cpp:50]   --->   Operation 3266 'bitconcatenate' 'or_ln50_164' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_201)   --->   "%xor_ln50_200 = xor i32 %or_ln50_50, i32 %or_ln50_163" [sha1/sha256_impl1.cpp:50]   --->   Operation 3267 'xor' 'xor_ln50_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3268 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_201 = xor i32 %xor_ln50_200, i32 %or_ln50_164" [sha1/sha256_impl1.cpp:50]   --->   Operation 3268 'xor' 'xor_ln50_201' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_203)   --->   "%xor_ln50_202 = xor i32 %add_ln58_47, i32 %add_ln58_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3269 'xor' 'xor_ln50_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_203)   --->   "%and_ln50_50 = and i32 %xor_ln50_202, i32 %add_ln58_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3270 'and' 'and_ln50_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_203)   --->   "%and_ln50_114 = and i32 %add_ln58_47, i32 %add_ln58_48" [sha1/sha256_impl1.cpp:50]   --->   Operation 3271 'and' 'and_ln50_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3272 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_203 = xor i32 %and_ln50_50, i32 %and_ln50_114" [sha1/sha256_impl1.cpp:50]   --->   Operation 3272 'xor' 'xor_ln50_203' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3273 [1/1] (0.88ns)   --->   "%add_ln54_50 = add i32 %add_ln49_203, i32 %add_ln58_46" [sha1/sha256_impl1.cpp:54]   --->   Operation 3273 'add' 'add_ln54_50' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_113 = add i32 %xor_ln50_201, i32 %add_ln49_203" [sha1/sha256_impl1.cpp:58]   --->   Operation 3274 'add' 'add_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3275 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_50 = add i32 %add_ln58_113, i32 %xor_ln50_203" [sha1/sha256_impl1.cpp:58]   --->   Operation 3275 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%lshr_ln49_51 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_50, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3276 'partselect' 'lshr_ln49_51' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%trunc_ln49_153 = trunc i32 %add_ln54_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3277 'trunc' 'trunc_ln49_153' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%or_ln49_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_153, i26 %lshr_ln49_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3278 'bitconcatenate' 'or_ln49_51' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%lshr_ln49_165 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_50, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3279 'partselect' 'lshr_ln49_165' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%trunc_ln49_154 = trunc i32 %add_ln54_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3280 'trunc' 'trunc_ln49_154' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%or_ln49_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_154, i21 %lshr_ln49_165" [sha1/sha256_impl1.cpp:49]   --->   Operation 3281 'bitconcatenate' 'or_ln49_165' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%lshr_ln49_166 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_50, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3282 'partselect' 'lshr_ln49_166' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%trunc_ln49_155 = trunc i32 %add_ln54_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3283 'trunc' 'trunc_ln49_155' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%or_ln49_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_155, i7 %lshr_ln49_166" [sha1/sha256_impl1.cpp:49]   --->   Operation 3284 'bitconcatenate' 'or_ln49_166' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_205)   --->   "%xor_ln49_204 = xor i32 %or_ln49_51, i32 %or_ln49_165" [sha1/sha256_impl1.cpp:49]   --->   Operation 3285 'xor' 'xor_ln49_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3286 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_205 = xor i32 %xor_ln49_204, i32 %or_ln49_166" [sha1/sha256_impl1.cpp:49]   --->   Operation 3286 'xor' 'xor_ln49_205' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%lshr_ln50_51 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_50, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3287 'partselect' 'lshr_ln50_51' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%trunc_ln50_153 = trunc i32 %add_ln58_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3288 'trunc' 'trunc_ln50_153' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%or_ln50_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_153, i30 %lshr_ln50_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3289 'bitconcatenate' 'or_ln50_51' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%lshr_ln50_165 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_50, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3290 'partselect' 'lshr_ln50_165' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%trunc_ln50_154 = trunc i32 %add_ln58_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3291 'trunc' 'trunc_ln50_154' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%or_ln50_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_154, i19 %lshr_ln50_165" [sha1/sha256_impl1.cpp:50]   --->   Operation 3292 'bitconcatenate' 'or_ln50_165' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%lshr_ln50_166 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_50, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3293 'partselect' 'lshr_ln50_166' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%trunc_ln50_155 = trunc i32 %add_ln58_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3294 'trunc' 'trunc_ln50_155' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%or_ln50_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_155, i10 %lshr_ln50_166" [sha1/sha256_impl1.cpp:50]   --->   Operation 3295 'bitconcatenate' 'or_ln50_166' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_205)   --->   "%xor_ln50_204 = xor i32 %or_ln50_51, i32 %or_ln50_165" [sha1/sha256_impl1.cpp:50]   --->   Operation 3296 'xor' 'xor_ln50_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3297 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_205 = xor i32 %xor_ln50_204, i32 %or_ln50_166" [sha1/sha256_impl1.cpp:50]   --->   Operation 3297 'xor' 'xor_ln50_205' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.56>
ST_47 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_207)   --->   "%and_ln49_51 = and i32 %add_ln54_49, i32 %add_ln54_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3298 'and' 'and_ln49_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_207)   --->   "%xor_ln49_206 = xor i32 %add_ln54_50, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3299 'xor' 'xor_ln49_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_207)   --->   "%and_ln49_115 = and i32 %add_ln54_48, i32 %xor_ln49_206" [sha1/sha256_impl1.cpp:49]   --->   Operation 3300 'and' 'and_ln49_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3301 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_207 = xor i32 %and_ln49_115, i32 %and_ln49_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3301 'xor' 'xor_ln49_207' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_204 = add i32 %xor_ln49_207, i32 %add_ln54_47" [sha1/sha256_impl1.cpp:49]   --->   Operation 3302 'add' 'add_ln49_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_205 = add i32 %m_51, i32 883997877" [sha1/sha256_impl1.cpp:49]   --->   Operation 3303 'add' 'add_ln49_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3304 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_206 = add i32 %add_ln49_205, i32 %xor_ln49_205" [sha1/sha256_impl1.cpp:49]   --->   Operation 3304 'add' 'add_ln49_206' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3305 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_207 = add i32 %add_ln49_206, i32 %add_ln49_204" [sha1/sha256_impl1.cpp:49]   --->   Operation 3305 'add' 'add_ln49_207' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_207)   --->   "%xor_ln50_206 = xor i32 %add_ln58_48, i32 %add_ln58_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3306 'xor' 'xor_ln50_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_207)   --->   "%and_ln50_51 = and i32 %xor_ln50_206, i32 %add_ln58_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3307 'and' 'and_ln50_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_207)   --->   "%and_ln50_115 = and i32 %add_ln58_48, i32 %add_ln58_49" [sha1/sha256_impl1.cpp:50]   --->   Operation 3308 'and' 'and_ln50_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3309 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_207 = xor i32 %and_ln50_51, i32 %and_ln50_115" [sha1/sha256_impl1.cpp:50]   --->   Operation 3309 'xor' 'xor_ln50_207' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3310 [1/1] (0.88ns)   --->   "%add_ln54_51 = add i32 %add_ln49_207, i32 %add_ln58_47" [sha1/sha256_impl1.cpp:54]   --->   Operation 3310 'add' 'add_ln54_51' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_114 = add i32 %xor_ln50_205, i32 %add_ln49_207" [sha1/sha256_impl1.cpp:58]   --->   Operation 3311 'add' 'add_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3312 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_51 = add i32 %add_ln58_114, i32 %xor_ln50_207" [sha1/sha256_impl1.cpp:58]   --->   Operation 3312 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%lshr_ln49_52 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_51, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3313 'partselect' 'lshr_ln49_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%trunc_ln49_156 = trunc i32 %add_ln54_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3314 'trunc' 'trunc_ln49_156' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%or_ln49_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_156, i26 %lshr_ln49_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3315 'bitconcatenate' 'or_ln49_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%lshr_ln49_167 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_51, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3316 'partselect' 'lshr_ln49_167' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%trunc_ln49_157 = trunc i32 %add_ln54_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3317 'trunc' 'trunc_ln49_157' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%or_ln49_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_157, i21 %lshr_ln49_167" [sha1/sha256_impl1.cpp:49]   --->   Operation 3318 'bitconcatenate' 'or_ln49_167' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%lshr_ln49_168 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_51, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3319 'partselect' 'lshr_ln49_168' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%trunc_ln49_158 = trunc i32 %add_ln54_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3320 'trunc' 'trunc_ln49_158' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%or_ln49_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_158, i7 %lshr_ln49_168" [sha1/sha256_impl1.cpp:49]   --->   Operation 3321 'bitconcatenate' 'or_ln49_168' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_209)   --->   "%xor_ln49_208 = xor i32 %or_ln49_52, i32 %or_ln49_167" [sha1/sha256_impl1.cpp:49]   --->   Operation 3322 'xor' 'xor_ln49_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3323 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_209 = xor i32 %xor_ln49_208, i32 %or_ln49_168" [sha1/sha256_impl1.cpp:49]   --->   Operation 3323 'xor' 'xor_ln49_209' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_211)   --->   "%and_ln49_52 = and i32 %add_ln54_50, i32 %add_ln54_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3324 'and' 'and_ln49_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_211)   --->   "%xor_ln49_210 = xor i32 %add_ln54_51, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3325 'xor' 'xor_ln49_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_211)   --->   "%and_ln49_116 = and i32 %add_ln54_49, i32 %xor_ln49_210" [sha1/sha256_impl1.cpp:49]   --->   Operation 3326 'and' 'and_ln49_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3327 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_211 = xor i32 %and_ln49_116, i32 %and_ln49_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3327 'xor' 'xor_ln49_211' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_208 = add i32 %xor_ln49_211, i32 %add_ln54_48" [sha1/sha256_impl1.cpp:49]   --->   Operation 3328 'add' 'add_ln49_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_209 = add i32 %m_52, i32 958139571" [sha1/sha256_impl1.cpp:49]   --->   Operation 3329 'add' 'add_ln49_209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_210 = add i32 %add_ln49_209, i32 %xor_ln49_209" [sha1/sha256_impl1.cpp:49]   --->   Operation 3330 'add' 'add_ln49_210' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3331 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_211 = add i32 %add_ln49_210, i32 %add_ln49_208" [sha1/sha256_impl1.cpp:49]   --->   Operation 3331 'add' 'add_ln49_211' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%lshr_ln50_52 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_51, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3332 'partselect' 'lshr_ln50_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%trunc_ln50_156 = trunc i32 %add_ln58_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3333 'trunc' 'trunc_ln50_156' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%or_ln50_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_156, i30 %lshr_ln50_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3334 'bitconcatenate' 'or_ln50_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%lshr_ln50_167 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_51, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3335 'partselect' 'lshr_ln50_167' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%trunc_ln50_157 = trunc i32 %add_ln58_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3336 'trunc' 'trunc_ln50_157' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%or_ln50_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_157, i19 %lshr_ln50_167" [sha1/sha256_impl1.cpp:50]   --->   Operation 3337 'bitconcatenate' 'or_ln50_167' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%lshr_ln50_168 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_51, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3338 'partselect' 'lshr_ln50_168' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%trunc_ln50_158 = trunc i32 %add_ln58_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3339 'trunc' 'trunc_ln50_158' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%or_ln50_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_158, i10 %lshr_ln50_168" [sha1/sha256_impl1.cpp:50]   --->   Operation 3340 'bitconcatenate' 'or_ln50_168' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_209)   --->   "%xor_ln50_208 = xor i32 %or_ln50_52, i32 %or_ln50_167" [sha1/sha256_impl1.cpp:50]   --->   Operation 3341 'xor' 'xor_ln50_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3342 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_209 = xor i32 %xor_ln50_208, i32 %or_ln50_168" [sha1/sha256_impl1.cpp:50]   --->   Operation 3342 'xor' 'xor_ln50_209' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3343 [1/1] (0.88ns)   --->   "%add_ln54_52 = add i32 %add_ln49_211, i32 %add_ln58_48" [sha1/sha256_impl1.cpp:54]   --->   Operation 3343 'add' 'add_ln54_52' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%lshr_ln49_53 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_52, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3344 'partselect' 'lshr_ln49_53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%trunc_ln49_159 = trunc i32 %add_ln54_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3345 'trunc' 'trunc_ln49_159' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%or_ln49_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_159, i26 %lshr_ln49_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3346 'bitconcatenate' 'or_ln49_53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%lshr_ln49_169 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_52, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3347 'partselect' 'lshr_ln49_169' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%trunc_ln49_160 = trunc i32 %add_ln54_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3348 'trunc' 'trunc_ln49_160' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%or_ln49_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_160, i21 %lshr_ln49_169" [sha1/sha256_impl1.cpp:49]   --->   Operation 3349 'bitconcatenate' 'or_ln49_169' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%lshr_ln49_170 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_52, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3350 'partselect' 'lshr_ln49_170' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%trunc_ln49_161 = trunc i32 %add_ln54_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3351 'trunc' 'trunc_ln49_161' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%or_ln49_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_161, i7 %lshr_ln49_170" [sha1/sha256_impl1.cpp:49]   --->   Operation 3352 'bitconcatenate' 'or_ln49_170' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_213)   --->   "%xor_ln49_212 = xor i32 %or_ln49_53, i32 %or_ln49_169" [sha1/sha256_impl1.cpp:49]   --->   Operation 3353 'xor' 'xor_ln49_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3354 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_213 = xor i32 %xor_ln49_212, i32 %or_ln49_170" [sha1/sha256_impl1.cpp:49]   --->   Operation 3354 'xor' 'xor_ln49_213' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_215)   --->   "%and_ln49_53 = and i32 %add_ln54_51, i32 %add_ln54_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3355 'and' 'and_ln49_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_215)   --->   "%xor_ln49_214 = xor i32 %add_ln54_52, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3356 'xor' 'xor_ln49_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_215)   --->   "%and_ln49_117 = and i32 %add_ln54_50, i32 %xor_ln49_214" [sha1/sha256_impl1.cpp:49]   --->   Operation 3357 'and' 'and_ln49_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3358 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_215 = xor i32 %and_ln49_117, i32 %and_ln49_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3358 'xor' 'xor_ln49_215' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_212 = add i32 %xor_ln49_215, i32 %add_ln54_49" [sha1/sha256_impl1.cpp:49]   --->   Operation 3359 'add' 'add_ln49_212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_213 = add i32 %m_53, i32 1322822218" [sha1/sha256_impl1.cpp:49]   --->   Operation 3360 'add' 'add_ln49_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3361 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_214 = add i32 %add_ln49_213, i32 %xor_ln49_213" [sha1/sha256_impl1.cpp:49]   --->   Operation 3361 'add' 'add_ln49_214' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 3362 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_215 = add i32 %add_ln49_214, i32 %add_ln49_212" [sha1/sha256_impl1.cpp:49]   --->   Operation 3362 'add' 'add_ln49_215' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 6.92>
ST_48 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_211)   --->   "%xor_ln50_210 = xor i32 %add_ln58_49, i32 %add_ln58_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3363 'xor' 'xor_ln50_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_211)   --->   "%and_ln50_52 = and i32 %xor_ln50_210, i32 %add_ln58_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3364 'and' 'and_ln50_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_211)   --->   "%and_ln50_116 = and i32 %add_ln58_49, i32 %add_ln58_50" [sha1/sha256_impl1.cpp:50]   --->   Operation 3365 'and' 'and_ln50_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3366 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_211 = xor i32 %and_ln50_52, i32 %and_ln50_116" [sha1/sha256_impl1.cpp:50]   --->   Operation 3366 'xor' 'xor_ln50_211' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_115 = add i32 %xor_ln50_209, i32 %add_ln49_211" [sha1/sha256_impl1.cpp:58]   --->   Operation 3367 'add' 'add_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3368 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_52 = add i32 %add_ln58_115, i32 %xor_ln50_211" [sha1/sha256_impl1.cpp:58]   --->   Operation 3368 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%lshr_ln50_53 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_52, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3369 'partselect' 'lshr_ln50_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%trunc_ln50_159 = trunc i32 %add_ln58_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3370 'trunc' 'trunc_ln50_159' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%or_ln50_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_159, i30 %lshr_ln50_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3371 'bitconcatenate' 'or_ln50_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%lshr_ln50_169 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_52, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3372 'partselect' 'lshr_ln50_169' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%trunc_ln50_160 = trunc i32 %add_ln58_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3373 'trunc' 'trunc_ln50_160' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%or_ln50_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_160, i19 %lshr_ln50_169" [sha1/sha256_impl1.cpp:50]   --->   Operation 3374 'bitconcatenate' 'or_ln50_169' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%lshr_ln50_170 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_52, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3375 'partselect' 'lshr_ln50_170' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%trunc_ln50_161 = trunc i32 %add_ln58_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3376 'trunc' 'trunc_ln50_161' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%or_ln50_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_161, i10 %lshr_ln50_170" [sha1/sha256_impl1.cpp:50]   --->   Operation 3377 'bitconcatenate' 'or_ln50_170' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_213)   --->   "%xor_ln50_212 = xor i32 %or_ln50_53, i32 %or_ln50_169" [sha1/sha256_impl1.cpp:50]   --->   Operation 3378 'xor' 'xor_ln50_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3379 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_213 = xor i32 %xor_ln50_212, i32 %or_ln50_170" [sha1/sha256_impl1.cpp:50]   --->   Operation 3379 'xor' 'xor_ln50_213' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_215)   --->   "%xor_ln50_214 = xor i32 %add_ln58_50, i32 %add_ln58_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3380 'xor' 'xor_ln50_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_215)   --->   "%and_ln50_53 = and i32 %xor_ln50_214, i32 %add_ln58_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3381 'and' 'and_ln50_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_215)   --->   "%and_ln50_117 = and i32 %add_ln58_50, i32 %add_ln58_51" [sha1/sha256_impl1.cpp:50]   --->   Operation 3382 'and' 'and_ln50_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3383 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_215 = xor i32 %and_ln50_53, i32 %and_ln50_117" [sha1/sha256_impl1.cpp:50]   --->   Operation 3383 'xor' 'xor_ln50_215' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3384 [1/1] (0.88ns)   --->   "%add_ln54_53 = add i32 %add_ln49_215, i32 %add_ln58_49" [sha1/sha256_impl1.cpp:54]   --->   Operation 3384 'add' 'add_ln54_53' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_116 = add i32 %xor_ln50_213, i32 %add_ln49_215" [sha1/sha256_impl1.cpp:58]   --->   Operation 3385 'add' 'add_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3386 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_53 = add i32 %add_ln58_116, i32 %xor_ln50_215" [sha1/sha256_impl1.cpp:58]   --->   Operation 3386 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%lshr_ln49_54 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_53, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3387 'partselect' 'lshr_ln49_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%trunc_ln49_162 = trunc i32 %add_ln54_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3388 'trunc' 'trunc_ln49_162' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%or_ln49_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_162, i26 %lshr_ln49_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3389 'bitconcatenate' 'or_ln49_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%lshr_ln49_171 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_53, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3390 'partselect' 'lshr_ln49_171' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%trunc_ln49_163 = trunc i32 %add_ln54_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3391 'trunc' 'trunc_ln49_163' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%or_ln49_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_163, i21 %lshr_ln49_171" [sha1/sha256_impl1.cpp:49]   --->   Operation 3392 'bitconcatenate' 'or_ln49_171' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%lshr_ln49_172 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_53, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3393 'partselect' 'lshr_ln49_172' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%trunc_ln49_164 = trunc i32 %add_ln54_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3394 'trunc' 'trunc_ln49_164' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%or_ln49_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_164, i7 %lshr_ln49_172" [sha1/sha256_impl1.cpp:49]   --->   Operation 3395 'bitconcatenate' 'or_ln49_172' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_217)   --->   "%xor_ln49_216 = xor i32 %or_ln49_54, i32 %or_ln49_171" [sha1/sha256_impl1.cpp:49]   --->   Operation 3396 'xor' 'xor_ln49_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3397 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_217 = xor i32 %xor_ln49_216, i32 %or_ln49_172" [sha1/sha256_impl1.cpp:49]   --->   Operation 3397 'xor' 'xor_ln49_217' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_219)   --->   "%and_ln49_54 = and i32 %add_ln54_52, i32 %add_ln54_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3398 'and' 'and_ln49_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_219)   --->   "%xor_ln49_218 = xor i32 %add_ln54_53, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3399 'xor' 'xor_ln49_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_219)   --->   "%and_ln49_118 = and i32 %add_ln54_51, i32 %xor_ln49_218" [sha1/sha256_impl1.cpp:49]   --->   Operation 3400 'and' 'and_ln49_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3401 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_219 = xor i32 %and_ln49_118, i32 %and_ln49_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3401 'xor' 'xor_ln49_219' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_216 = add i32 %xor_ln49_219, i32 %add_ln54_50" [sha1/sha256_impl1.cpp:49]   --->   Operation 3402 'add' 'add_ln49_216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_217 = add i32 %m_54, i32 1537002063" [sha1/sha256_impl1.cpp:49]   --->   Operation 3403 'add' 'add_ln49_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3404 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_218 = add i32 %add_ln49_217, i32 %xor_ln49_217" [sha1/sha256_impl1.cpp:49]   --->   Operation 3404 'add' 'add_ln49_218' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3405 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_219 = add i32 %add_ln49_218, i32 %add_ln49_216" [sha1/sha256_impl1.cpp:49]   --->   Operation 3405 'add' 'add_ln49_219' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%lshr_ln50_54 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_53, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3406 'partselect' 'lshr_ln50_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%trunc_ln50_162 = trunc i32 %add_ln58_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3407 'trunc' 'trunc_ln50_162' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%or_ln50_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_162, i30 %lshr_ln50_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3408 'bitconcatenate' 'or_ln50_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%lshr_ln50_171 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_53, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3409 'partselect' 'lshr_ln50_171' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%trunc_ln50_163 = trunc i32 %add_ln58_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3410 'trunc' 'trunc_ln50_163' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%or_ln50_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_163, i19 %lshr_ln50_171" [sha1/sha256_impl1.cpp:50]   --->   Operation 3411 'bitconcatenate' 'or_ln50_171' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%lshr_ln50_172 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_53, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3412 'partselect' 'lshr_ln50_172' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%trunc_ln50_164 = trunc i32 %add_ln58_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3413 'trunc' 'trunc_ln50_164' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%or_ln50_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_164, i10 %lshr_ln50_172" [sha1/sha256_impl1.cpp:50]   --->   Operation 3414 'bitconcatenate' 'or_ln50_172' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_217)   --->   "%xor_ln50_216 = xor i32 %or_ln50_54, i32 %or_ln50_171" [sha1/sha256_impl1.cpp:50]   --->   Operation 3415 'xor' 'xor_ln50_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3416 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_217 = xor i32 %xor_ln50_216, i32 %or_ln50_172" [sha1/sha256_impl1.cpp:50]   --->   Operation 3416 'xor' 'xor_ln50_217' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_219)   --->   "%xor_ln50_218 = xor i32 %add_ln58_51, i32 %add_ln58_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3417 'xor' 'xor_ln50_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_219)   --->   "%and_ln50_54 = and i32 %xor_ln50_218, i32 %add_ln58_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3418 'and' 'and_ln50_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_219)   --->   "%and_ln50_118 = and i32 %add_ln58_51, i32 %add_ln58_52" [sha1/sha256_impl1.cpp:50]   --->   Operation 3419 'and' 'and_ln50_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3420 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_219 = xor i32 %and_ln50_54, i32 %and_ln50_118" [sha1/sha256_impl1.cpp:50]   --->   Operation 3420 'xor' 'xor_ln50_219' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3421 [1/1] (0.88ns)   --->   "%add_ln54_54 = add i32 %add_ln49_219, i32 %add_ln58_50" [sha1/sha256_impl1.cpp:54]   --->   Operation 3421 'add' 'add_ln54_54' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_117 = add i32 %xor_ln50_217, i32 %add_ln49_219" [sha1/sha256_impl1.cpp:58]   --->   Operation 3422 'add' 'add_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3423 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_54 = add i32 %add_ln58_117, i32 %xor_ln50_219" [sha1/sha256_impl1.cpp:58]   --->   Operation 3423 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%lshr_ln49_55 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_54, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3424 'partselect' 'lshr_ln49_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%trunc_ln49_165 = trunc i32 %add_ln54_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3425 'trunc' 'trunc_ln49_165' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%or_ln49_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_165, i26 %lshr_ln49_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3426 'bitconcatenate' 'or_ln49_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%lshr_ln49_173 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_54, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3427 'partselect' 'lshr_ln49_173' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%trunc_ln49_166 = trunc i32 %add_ln54_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3428 'trunc' 'trunc_ln49_166' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%or_ln49_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_166, i21 %lshr_ln49_173" [sha1/sha256_impl1.cpp:49]   --->   Operation 3429 'bitconcatenate' 'or_ln49_173' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%lshr_ln49_174 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_54, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3430 'partselect' 'lshr_ln49_174' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%trunc_ln49_167 = trunc i32 %add_ln54_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3431 'trunc' 'trunc_ln49_167' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%or_ln49_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_167, i7 %lshr_ln49_174" [sha1/sha256_impl1.cpp:49]   --->   Operation 3432 'bitconcatenate' 'or_ln49_174' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_221)   --->   "%xor_ln49_220 = xor i32 %or_ln49_55, i32 %or_ln49_173" [sha1/sha256_impl1.cpp:49]   --->   Operation 3433 'xor' 'xor_ln49_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3434 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_221 = xor i32 %xor_ln49_220, i32 %or_ln49_174" [sha1/sha256_impl1.cpp:49]   --->   Operation 3434 'xor' 'xor_ln49_221' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_223)   --->   "%and_ln49_55 = and i32 %add_ln54_53, i32 %add_ln54_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3435 'and' 'and_ln49_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_223)   --->   "%xor_ln49_222 = xor i32 %add_ln54_54, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3436 'xor' 'xor_ln49_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_223)   --->   "%and_ln49_119 = and i32 %add_ln54_52, i32 %xor_ln49_222" [sha1/sha256_impl1.cpp:49]   --->   Operation 3437 'and' 'and_ln49_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3438 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_223 = xor i32 %and_ln49_119, i32 %and_ln49_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3438 'xor' 'xor_ln49_223' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_220 = add i32 %xor_ln49_223, i32 %add_ln54_51" [sha1/sha256_impl1.cpp:49]   --->   Operation 3439 'add' 'add_ln49_220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_221 = add i32 %m_55, i32 1747873779" [sha1/sha256_impl1.cpp:49]   --->   Operation 3440 'add' 'add_ln49_221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3441 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_222 = add i32 %add_ln49_221, i32 %xor_ln49_221" [sha1/sha256_impl1.cpp:49]   --->   Operation 3441 'add' 'add_ln49_222' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3442 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_223 = add i32 %add_ln49_222, i32 %add_ln49_220" [sha1/sha256_impl1.cpp:49]   --->   Operation 3442 'add' 'add_ln49_223' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%lshr_ln50_55 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_54, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3443 'partselect' 'lshr_ln50_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%trunc_ln50_165 = trunc i32 %add_ln58_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3444 'trunc' 'trunc_ln50_165' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%or_ln50_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_165, i30 %lshr_ln50_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3445 'bitconcatenate' 'or_ln50_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%lshr_ln50_173 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_54, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3446 'partselect' 'lshr_ln50_173' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%trunc_ln50_166 = trunc i32 %add_ln58_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3447 'trunc' 'trunc_ln50_166' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%or_ln50_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_166, i19 %lshr_ln50_173" [sha1/sha256_impl1.cpp:50]   --->   Operation 3448 'bitconcatenate' 'or_ln50_173' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%lshr_ln50_174 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_54, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3449 'partselect' 'lshr_ln50_174' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%trunc_ln50_167 = trunc i32 %add_ln58_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3450 'trunc' 'trunc_ln50_167' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%or_ln50_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_167, i10 %lshr_ln50_174" [sha1/sha256_impl1.cpp:50]   --->   Operation 3451 'bitconcatenate' 'or_ln50_174' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_221)   --->   "%xor_ln50_220 = xor i32 %or_ln50_55, i32 %or_ln50_173" [sha1/sha256_impl1.cpp:50]   --->   Operation 3452 'xor' 'xor_ln50_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3453 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_221 = xor i32 %xor_ln50_220, i32 %or_ln50_174" [sha1/sha256_impl1.cpp:50]   --->   Operation 3453 'xor' 'xor_ln50_221' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3454 [1/1] (0.88ns)   --->   "%add_ln54_55 = add i32 %add_ln49_223, i32 %add_ln58_51" [sha1/sha256_impl1.cpp:54]   --->   Operation 3454 'add' 'add_ln54_55' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%lshr_ln49_56 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_55, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3455 'partselect' 'lshr_ln49_56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%trunc_ln49_168 = trunc i32 %add_ln54_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3456 'trunc' 'trunc_ln49_168' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%or_ln49_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_168, i26 %lshr_ln49_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3457 'bitconcatenate' 'or_ln49_56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%lshr_ln49_175 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_55, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3458 'partselect' 'lshr_ln49_175' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%trunc_ln49_169 = trunc i32 %add_ln54_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3459 'trunc' 'trunc_ln49_169' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%or_ln49_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_169, i21 %lshr_ln49_175" [sha1/sha256_impl1.cpp:49]   --->   Operation 3460 'bitconcatenate' 'or_ln49_175' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%lshr_ln49_176 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_55, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3461 'partselect' 'lshr_ln49_176' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%trunc_ln49_170 = trunc i32 %add_ln54_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3462 'trunc' 'trunc_ln49_170' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%or_ln49_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_170, i7 %lshr_ln49_176" [sha1/sha256_impl1.cpp:49]   --->   Operation 3463 'bitconcatenate' 'or_ln49_176' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_225)   --->   "%xor_ln49_224 = xor i32 %or_ln49_56, i32 %or_ln49_175" [sha1/sha256_impl1.cpp:49]   --->   Operation 3464 'xor' 'xor_ln49_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3465 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_225 = xor i32 %xor_ln49_224, i32 %or_ln49_176" [sha1/sha256_impl1.cpp:49]   --->   Operation 3465 'xor' 'xor_ln49_225' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_225 = add i32 %m_56, i32 1955562222" [sha1/sha256_impl1.cpp:49]   --->   Operation 3466 'add' 'add_ln49_225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 3467 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_226 = add i32 %add_ln49_225, i32 %xor_ln49_225" [sha1/sha256_impl1.cpp:49]   --->   Operation 3467 'add' 'add_ln49_226' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 7.13>
ST_49 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_223)   --->   "%xor_ln50_222 = xor i32 %add_ln58_52, i32 %add_ln58_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3468 'xor' 'xor_ln50_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_223)   --->   "%and_ln50_55 = and i32 %xor_ln50_222, i32 %add_ln58_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3469 'and' 'and_ln50_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_223)   --->   "%and_ln50_119 = and i32 %add_ln58_52, i32 %add_ln58_53" [sha1/sha256_impl1.cpp:50]   --->   Operation 3470 'and' 'and_ln50_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3471 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_223 = xor i32 %and_ln50_55, i32 %and_ln50_119" [sha1/sha256_impl1.cpp:50]   --->   Operation 3471 'xor' 'xor_ln50_223' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_118 = add i32 %xor_ln50_221, i32 %add_ln49_223" [sha1/sha256_impl1.cpp:58]   --->   Operation 3472 'add' 'add_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3473 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_55 = add i32 %add_ln58_118, i32 %xor_ln50_223" [sha1/sha256_impl1.cpp:58]   --->   Operation 3473 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_227)   --->   "%and_ln49_56 = and i32 %add_ln54_54, i32 %add_ln54_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3474 'and' 'and_ln49_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_227)   --->   "%xor_ln49_226 = xor i32 %add_ln54_55, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3475 'xor' 'xor_ln49_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_227)   --->   "%and_ln49_120 = and i32 %add_ln54_53, i32 %xor_ln49_226" [sha1/sha256_impl1.cpp:49]   --->   Operation 3476 'and' 'and_ln49_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3477 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_227 = xor i32 %and_ln49_120, i32 %and_ln49_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3477 'xor' 'xor_ln49_227' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_224 = add i32 %xor_ln49_227, i32 %add_ln54_52" [sha1/sha256_impl1.cpp:49]   --->   Operation 3478 'add' 'add_ln49_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3479 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_227 = add i32 %add_ln49_226, i32 %add_ln49_224" [sha1/sha256_impl1.cpp:49]   --->   Operation 3479 'add' 'add_ln49_227' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%lshr_ln50_56 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_55, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3480 'partselect' 'lshr_ln50_56' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%trunc_ln50_168 = trunc i32 %add_ln58_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3481 'trunc' 'trunc_ln50_168' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%or_ln50_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_168, i30 %lshr_ln50_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3482 'bitconcatenate' 'or_ln50_56' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%lshr_ln50_175 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_55, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3483 'partselect' 'lshr_ln50_175' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%trunc_ln50_169 = trunc i32 %add_ln58_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3484 'trunc' 'trunc_ln50_169' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%or_ln50_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_169, i19 %lshr_ln50_175" [sha1/sha256_impl1.cpp:50]   --->   Operation 3485 'bitconcatenate' 'or_ln50_175' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%lshr_ln50_176 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_55, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3486 'partselect' 'lshr_ln50_176' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%trunc_ln50_170 = trunc i32 %add_ln58_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3487 'trunc' 'trunc_ln50_170' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%or_ln50_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_170, i10 %lshr_ln50_176" [sha1/sha256_impl1.cpp:50]   --->   Operation 3488 'bitconcatenate' 'or_ln50_176' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_225)   --->   "%xor_ln50_224 = xor i32 %or_ln50_56, i32 %or_ln50_175" [sha1/sha256_impl1.cpp:50]   --->   Operation 3489 'xor' 'xor_ln50_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3490 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_225 = xor i32 %xor_ln50_224, i32 %or_ln50_176" [sha1/sha256_impl1.cpp:50]   --->   Operation 3490 'xor' 'xor_ln50_225' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_227)   --->   "%xor_ln50_226 = xor i32 %add_ln58_53, i32 %add_ln58_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3491 'xor' 'xor_ln50_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_227)   --->   "%and_ln50_56 = and i32 %xor_ln50_226, i32 %add_ln58_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3492 'and' 'and_ln50_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_227)   --->   "%and_ln50_120 = and i32 %add_ln58_53, i32 %add_ln58_54" [sha1/sha256_impl1.cpp:50]   --->   Operation 3493 'and' 'and_ln50_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3494 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_227 = xor i32 %and_ln50_56, i32 %and_ln50_120" [sha1/sha256_impl1.cpp:50]   --->   Operation 3494 'xor' 'xor_ln50_227' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3495 [1/1] (0.88ns)   --->   "%add_ln54_56 = add i32 %add_ln49_227, i32 %add_ln58_52" [sha1/sha256_impl1.cpp:54]   --->   Operation 3495 'add' 'add_ln54_56' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_119 = add i32 %xor_ln50_225, i32 %add_ln49_227" [sha1/sha256_impl1.cpp:58]   --->   Operation 3496 'add' 'add_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3497 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_56 = add i32 %add_ln58_119, i32 %xor_ln50_227" [sha1/sha256_impl1.cpp:58]   --->   Operation 3497 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%lshr_ln49_57 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_56, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3498 'partselect' 'lshr_ln49_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%trunc_ln49_171 = trunc i32 %add_ln54_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3499 'trunc' 'trunc_ln49_171' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%or_ln49_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_171, i26 %lshr_ln49_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3500 'bitconcatenate' 'or_ln49_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%lshr_ln49_177 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_56, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3501 'partselect' 'lshr_ln49_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%trunc_ln49_172 = trunc i32 %add_ln54_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3502 'trunc' 'trunc_ln49_172' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%or_ln49_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_172, i21 %lshr_ln49_177" [sha1/sha256_impl1.cpp:49]   --->   Operation 3503 'bitconcatenate' 'or_ln49_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%lshr_ln49_178 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_56, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3504 'partselect' 'lshr_ln49_178' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%trunc_ln49_173 = trunc i32 %add_ln54_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3505 'trunc' 'trunc_ln49_173' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%or_ln49_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_173, i7 %lshr_ln49_178" [sha1/sha256_impl1.cpp:49]   --->   Operation 3506 'bitconcatenate' 'or_ln49_178' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_229)   --->   "%xor_ln49_228 = xor i32 %or_ln49_57, i32 %or_ln49_177" [sha1/sha256_impl1.cpp:49]   --->   Operation 3507 'xor' 'xor_ln49_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3508 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_229 = xor i32 %xor_ln49_228, i32 %or_ln49_178" [sha1/sha256_impl1.cpp:49]   --->   Operation 3508 'xor' 'xor_ln49_229' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_231)   --->   "%and_ln49_57 = and i32 %add_ln54_55, i32 %add_ln54_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3509 'and' 'and_ln49_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_231)   --->   "%xor_ln49_230 = xor i32 %add_ln54_56, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3510 'xor' 'xor_ln49_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_231)   --->   "%and_ln49_121 = and i32 %add_ln54_54, i32 %xor_ln49_230" [sha1/sha256_impl1.cpp:49]   --->   Operation 3511 'and' 'and_ln49_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3512 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_231 = xor i32 %and_ln49_121, i32 %and_ln49_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3512 'xor' 'xor_ln49_231' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_228 = add i32 %xor_ln49_231, i32 %add_ln54_53" [sha1/sha256_impl1.cpp:49]   --->   Operation 3513 'add' 'add_ln49_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_229 = add i32 %m_57, i32 2024104815" [sha1/sha256_impl1.cpp:49]   --->   Operation 3514 'add' 'add_ln49_229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3515 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_230 = add i32 %add_ln49_229, i32 %xor_ln49_229" [sha1/sha256_impl1.cpp:49]   --->   Operation 3515 'add' 'add_ln49_230' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3516 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_231 = add i32 %add_ln49_230, i32 %add_ln49_228" [sha1/sha256_impl1.cpp:49]   --->   Operation 3516 'add' 'add_ln49_231' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%lshr_ln50_57 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_56, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3517 'partselect' 'lshr_ln50_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%trunc_ln50_171 = trunc i32 %add_ln58_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3518 'trunc' 'trunc_ln50_171' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%or_ln50_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_171, i30 %lshr_ln50_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3519 'bitconcatenate' 'or_ln50_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%lshr_ln50_177 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_56, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3520 'partselect' 'lshr_ln50_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%trunc_ln50_172 = trunc i32 %add_ln58_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3521 'trunc' 'trunc_ln50_172' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%or_ln50_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_172, i19 %lshr_ln50_177" [sha1/sha256_impl1.cpp:50]   --->   Operation 3522 'bitconcatenate' 'or_ln50_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%lshr_ln50_178 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_56, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3523 'partselect' 'lshr_ln50_178' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%trunc_ln50_173 = trunc i32 %add_ln58_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3524 'trunc' 'trunc_ln50_173' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%or_ln50_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_173, i10 %lshr_ln50_178" [sha1/sha256_impl1.cpp:50]   --->   Operation 3525 'bitconcatenate' 'or_ln50_178' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_229)   --->   "%xor_ln50_228 = xor i32 %or_ln50_57, i32 %or_ln50_177" [sha1/sha256_impl1.cpp:50]   --->   Operation 3526 'xor' 'xor_ln50_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3527 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_229 = xor i32 %xor_ln50_228, i32 %or_ln50_178" [sha1/sha256_impl1.cpp:50]   --->   Operation 3527 'xor' 'xor_ln50_229' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_231)   --->   "%xor_ln50_230 = xor i32 %add_ln58_54, i32 %add_ln58_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3528 'xor' 'xor_ln50_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_231)   --->   "%and_ln50_57 = and i32 %xor_ln50_230, i32 %add_ln58_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3529 'and' 'and_ln50_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_231)   --->   "%and_ln50_121 = and i32 %add_ln58_54, i32 %add_ln58_55" [sha1/sha256_impl1.cpp:50]   --->   Operation 3530 'and' 'and_ln50_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3531 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_231 = xor i32 %and_ln50_57, i32 %and_ln50_121" [sha1/sha256_impl1.cpp:50]   --->   Operation 3531 'xor' 'xor_ln50_231' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3532 [1/1] (0.88ns)   --->   "%add_ln54_57 = add i32 %add_ln49_231, i32 %add_ln58_53" [sha1/sha256_impl1.cpp:54]   --->   Operation 3532 'add' 'add_ln54_57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_120 = add i32 %xor_ln50_229, i32 %add_ln49_231" [sha1/sha256_impl1.cpp:58]   --->   Operation 3533 'add' 'add_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3534 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_57 = add i32 %add_ln58_120, i32 %xor_ln50_231" [sha1/sha256_impl1.cpp:58]   --->   Operation 3534 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%lshr_ln49_58 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_57, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3535 'partselect' 'lshr_ln49_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%trunc_ln49_174 = trunc i32 %add_ln54_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3536 'trunc' 'trunc_ln49_174' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%or_ln49_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_174, i26 %lshr_ln49_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3537 'bitconcatenate' 'or_ln49_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%lshr_ln49_179 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_57, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3538 'partselect' 'lshr_ln49_179' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%trunc_ln49_175 = trunc i32 %add_ln54_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3539 'trunc' 'trunc_ln49_175' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%or_ln49_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_175, i21 %lshr_ln49_179" [sha1/sha256_impl1.cpp:49]   --->   Operation 3540 'bitconcatenate' 'or_ln49_179' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%lshr_ln49_180 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_57, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3541 'partselect' 'lshr_ln49_180' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%trunc_ln49_176 = trunc i32 %add_ln54_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3542 'trunc' 'trunc_ln49_176' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%or_ln49_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_176, i7 %lshr_ln49_180" [sha1/sha256_impl1.cpp:49]   --->   Operation 3543 'bitconcatenate' 'or_ln49_180' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_233)   --->   "%xor_ln49_232 = xor i32 %or_ln49_58, i32 %or_ln49_179" [sha1/sha256_impl1.cpp:49]   --->   Operation 3544 'xor' 'xor_ln49_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3545 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_233 = xor i32 %xor_ln49_232, i32 %or_ln49_180" [sha1/sha256_impl1.cpp:49]   --->   Operation 3545 'xor' 'xor_ln49_233' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_235)   --->   "%and_ln49_58 = and i32 %add_ln54_56, i32 %add_ln54_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3546 'and' 'and_ln49_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_235)   --->   "%xor_ln49_234 = xor i32 %add_ln54_57, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3547 'xor' 'xor_ln49_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_235)   --->   "%and_ln49_122 = and i32 %add_ln54_55, i32 %xor_ln49_234" [sha1/sha256_impl1.cpp:49]   --->   Operation 3548 'and' 'and_ln49_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3549 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_235 = xor i32 %and_ln49_122, i32 %and_ln49_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3549 'xor' 'xor_ln49_235' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_232 = add i32 %xor_ln49_235, i32 2227730452" [sha1/sha256_impl1.cpp:49]   --->   Operation 3550 'add' 'add_ln49_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_233 = add i32 %xor_ln49_233, i32 %m_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3551 'add' 'add_ln49_233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3552 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_234 = add i32 %add_ln49_233, i32 %add_ln54_54" [sha1/sha256_impl1.cpp:49]   --->   Operation 3552 'add' 'add_ln49_234' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3553 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_235 = add i32 %add_ln49_234, i32 %add_ln49_232" [sha1/sha256_impl1.cpp:49]   --->   Operation 3553 'add' 'add_ln49_235' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%lshr_ln50_58 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_57, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3554 'partselect' 'lshr_ln50_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%trunc_ln50_174 = trunc i32 %add_ln58_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3555 'trunc' 'trunc_ln50_174' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%or_ln50_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_174, i30 %lshr_ln50_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3556 'bitconcatenate' 'or_ln50_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%lshr_ln50_179 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_57, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3557 'partselect' 'lshr_ln50_179' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%trunc_ln50_175 = trunc i32 %add_ln58_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3558 'trunc' 'trunc_ln50_175' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%or_ln50_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_175, i19 %lshr_ln50_179" [sha1/sha256_impl1.cpp:50]   --->   Operation 3559 'bitconcatenate' 'or_ln50_179' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%lshr_ln50_180 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_57, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3560 'partselect' 'lshr_ln50_180' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%trunc_ln50_176 = trunc i32 %add_ln58_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3561 'trunc' 'trunc_ln50_176' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%or_ln50_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_176, i10 %lshr_ln50_180" [sha1/sha256_impl1.cpp:50]   --->   Operation 3562 'bitconcatenate' 'or_ln50_180' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_233)   --->   "%xor_ln50_232 = xor i32 %or_ln50_58, i32 %or_ln50_179" [sha1/sha256_impl1.cpp:50]   --->   Operation 3563 'xor' 'xor_ln50_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3564 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_233 = xor i32 %xor_ln50_232, i32 %or_ln50_180" [sha1/sha256_impl1.cpp:50]   --->   Operation 3564 'xor' 'xor_ln50_233' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_235)   --->   "%xor_ln50_234 = xor i32 %add_ln58_55, i32 %add_ln58_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3565 'xor' 'xor_ln50_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_235)   --->   "%and_ln50_58 = and i32 %xor_ln50_234, i32 %add_ln58_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3566 'and' 'and_ln50_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_235)   --->   "%and_ln50_122 = and i32 %add_ln58_55, i32 %add_ln58_56" [sha1/sha256_impl1.cpp:50]   --->   Operation 3567 'and' 'and_ln50_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3568 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_235 = xor i32 %and_ln50_58, i32 %and_ln50_122" [sha1/sha256_impl1.cpp:50]   --->   Operation 3568 'xor' 'xor_ln50_235' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3569 [1/1] (0.88ns)   --->   "%add_ln54_58 = add i32 %add_ln49_235, i32 %add_ln58_54" [sha1/sha256_impl1.cpp:54]   --->   Operation 3569 'add' 'add_ln54_58' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_121 = add i32 %xor_ln50_233, i32 %add_ln49_235" [sha1/sha256_impl1.cpp:58]   --->   Operation 3570 'add' 'add_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3571 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_58 = add i32 %add_ln58_121, i32 %xor_ln50_235" [sha1/sha256_impl1.cpp:58]   --->   Operation 3571 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%lshr_ln49_59 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_58, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3572 'partselect' 'lshr_ln49_59' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%trunc_ln49_177 = trunc i32 %add_ln54_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3573 'trunc' 'trunc_ln49_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%or_ln49_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_177, i26 %lshr_ln49_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3574 'bitconcatenate' 'or_ln49_59' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%lshr_ln49_181 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_58, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3575 'partselect' 'lshr_ln49_181' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%trunc_ln49_178 = trunc i32 %add_ln54_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3576 'trunc' 'trunc_ln49_178' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%or_ln49_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_178, i21 %lshr_ln49_181" [sha1/sha256_impl1.cpp:49]   --->   Operation 3577 'bitconcatenate' 'or_ln49_181' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%lshr_ln49_182 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_58, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3578 'partselect' 'lshr_ln49_182' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%trunc_ln49_179 = trunc i32 %add_ln54_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3579 'trunc' 'trunc_ln49_179' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%or_ln49_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_179, i7 %lshr_ln49_182" [sha1/sha256_impl1.cpp:49]   --->   Operation 3580 'bitconcatenate' 'or_ln49_182' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_237)   --->   "%xor_ln49_236 = xor i32 %or_ln49_59, i32 %or_ln49_181" [sha1/sha256_impl1.cpp:49]   --->   Operation 3581 'xor' 'xor_ln49_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3582 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_237 = xor i32 %xor_ln49_236, i32 %or_ln49_182" [sha1/sha256_impl1.cpp:49]   --->   Operation 3582 'xor' 'xor_ln49_237' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%lshr_ln50_59 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_58, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3583 'partselect' 'lshr_ln50_59' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%trunc_ln50_177 = trunc i32 %add_ln58_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3584 'trunc' 'trunc_ln50_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%or_ln50_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_177, i30 %lshr_ln50_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3585 'bitconcatenate' 'or_ln50_59' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%lshr_ln50_181 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_58, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3586 'partselect' 'lshr_ln50_181' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%trunc_ln50_178 = trunc i32 %add_ln58_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3587 'trunc' 'trunc_ln50_178' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%or_ln50_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_178, i19 %lshr_ln50_181" [sha1/sha256_impl1.cpp:50]   --->   Operation 3588 'bitconcatenate' 'or_ln50_181' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%lshr_ln50_182 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_58, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3589 'partselect' 'lshr_ln50_182' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%trunc_ln50_179 = trunc i32 %add_ln58_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3590 'trunc' 'trunc_ln50_179' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%or_ln50_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_179, i10 %lshr_ln50_182" [sha1/sha256_impl1.cpp:50]   --->   Operation 3591 'bitconcatenate' 'or_ln50_182' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_237)   --->   "%xor_ln50_236 = xor i32 %or_ln50_59, i32 %or_ln50_181" [sha1/sha256_impl1.cpp:50]   --->   Operation 3592 'xor' 'xor_ln50_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3593 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_237 = xor i32 %xor_ln50_236, i32 %or_ln50_182" [sha1/sha256_impl1.cpp:50]   --->   Operation 3593 'xor' 'xor_ln50_237' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.56>
ST_50 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_239)   --->   "%and_ln49_59 = and i32 %add_ln54_57, i32 %add_ln54_58" [sha1/sha256_impl1.cpp:49]   --->   Operation 3594 'and' 'and_ln49_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_239)   --->   "%xor_ln49_238 = xor i32 %add_ln54_58, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3595 'xor' 'xor_ln49_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_239)   --->   "%and_ln49_123 = and i32 %add_ln54_56, i32 %xor_ln49_238" [sha1/sha256_impl1.cpp:49]   --->   Operation 3596 'and' 'and_ln49_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3597 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_239 = xor i32 %and_ln49_123, i32 %and_ln49_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3597 'xor' 'xor_ln49_239' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_236 = add i32 %xor_ln49_239, i32 2361852424" [sha1/sha256_impl1.cpp:49]   --->   Operation 3598 'add' 'add_ln49_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_237 = add i32 %xor_ln49_237, i32 %m_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3599 'add' 'add_ln49_237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3600 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_238 = add i32 %add_ln49_237, i32 %add_ln54_55" [sha1/sha256_impl1.cpp:49]   --->   Operation 3600 'add' 'add_ln49_238' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3601 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_239 = add i32 %add_ln49_238, i32 %add_ln49_236" [sha1/sha256_impl1.cpp:49]   --->   Operation 3601 'add' 'add_ln49_239' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_239)   --->   "%xor_ln50_238 = xor i32 %add_ln58_56, i32 %add_ln58_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3602 'xor' 'xor_ln50_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_239)   --->   "%and_ln50_59 = and i32 %xor_ln50_238, i32 %add_ln58_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3603 'and' 'and_ln50_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_239)   --->   "%and_ln50_123 = and i32 %add_ln58_56, i32 %add_ln58_57" [sha1/sha256_impl1.cpp:50]   --->   Operation 3604 'and' 'and_ln50_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3605 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_239 = xor i32 %and_ln50_59, i32 %and_ln50_123" [sha1/sha256_impl1.cpp:50]   --->   Operation 3605 'xor' 'xor_ln50_239' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3606 [1/1] (0.88ns)   --->   "%add_ln54_59 = add i32 %add_ln49_239, i32 %add_ln58_55" [sha1/sha256_impl1.cpp:54]   --->   Operation 3606 'add' 'add_ln54_59' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_122 = add i32 %xor_ln50_237, i32 %add_ln49_239" [sha1/sha256_impl1.cpp:58]   --->   Operation 3607 'add' 'add_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3608 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_59 = add i32 %add_ln58_122, i32 %xor_ln50_239" [sha1/sha256_impl1.cpp:58]   --->   Operation 3608 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%lshr_ln49_60 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_59, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3609 'partselect' 'lshr_ln49_60' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%trunc_ln49_180 = trunc i32 %add_ln54_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3610 'trunc' 'trunc_ln49_180' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%or_ln49_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_180, i26 %lshr_ln49_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3611 'bitconcatenate' 'or_ln49_60' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%lshr_ln49_183 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_59, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3612 'partselect' 'lshr_ln49_183' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%trunc_ln49_181 = trunc i32 %add_ln54_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3613 'trunc' 'trunc_ln49_181' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%or_ln49_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_181, i21 %lshr_ln49_183" [sha1/sha256_impl1.cpp:49]   --->   Operation 3614 'bitconcatenate' 'or_ln49_183' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%lshr_ln49_184 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_59, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3615 'partselect' 'lshr_ln49_184' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%trunc_ln49_182 = trunc i32 %add_ln54_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3616 'trunc' 'trunc_ln49_182' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%or_ln49_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_182, i7 %lshr_ln49_184" [sha1/sha256_impl1.cpp:49]   --->   Operation 3617 'bitconcatenate' 'or_ln49_184' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_241)   --->   "%xor_ln49_240 = xor i32 %or_ln49_60, i32 %or_ln49_183" [sha1/sha256_impl1.cpp:49]   --->   Operation 3618 'xor' 'xor_ln49_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3619 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_241 = xor i32 %xor_ln49_240, i32 %or_ln49_184" [sha1/sha256_impl1.cpp:49]   --->   Operation 3619 'xor' 'xor_ln49_241' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_243)   --->   "%and_ln49_60 = and i32 %add_ln54_58, i32 %add_ln54_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3620 'and' 'and_ln49_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_243)   --->   "%xor_ln49_242 = xor i32 %add_ln54_59, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3621 'xor' 'xor_ln49_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_243)   --->   "%and_ln49_124 = and i32 %add_ln54_57, i32 %xor_ln49_242" [sha1/sha256_impl1.cpp:49]   --->   Operation 3622 'and' 'and_ln49_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3623 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_243 = xor i32 %and_ln49_124, i32 %and_ln49_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3623 'xor' 'xor_ln49_243' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_240 = add i32 %xor_ln49_243, i32 2428436474" [sha1/sha256_impl1.cpp:49]   --->   Operation 3624 'add' 'add_ln49_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_241 = add i32 %xor_ln49_241, i32 %m_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3625 'add' 'add_ln49_241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3626 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_242 = add i32 %add_ln49_241, i32 %add_ln54_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3626 'add' 'add_ln49_242' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3627 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_243 = add i32 %add_ln49_242, i32 %add_ln49_240" [sha1/sha256_impl1.cpp:49]   --->   Operation 3627 'add' 'add_ln49_243' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%lshr_ln50_60 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_59, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3628 'partselect' 'lshr_ln50_60' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%trunc_ln50_180 = trunc i32 %add_ln58_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3629 'trunc' 'trunc_ln50_180' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%or_ln50_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_180, i30 %lshr_ln50_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3630 'bitconcatenate' 'or_ln50_60' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%lshr_ln50_183 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_59, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3631 'partselect' 'lshr_ln50_183' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%trunc_ln50_181 = trunc i32 %add_ln58_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3632 'trunc' 'trunc_ln50_181' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%or_ln50_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_181, i19 %lshr_ln50_183" [sha1/sha256_impl1.cpp:50]   --->   Operation 3633 'bitconcatenate' 'or_ln50_183' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%lshr_ln50_184 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_59, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3634 'partselect' 'lshr_ln50_184' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%trunc_ln50_182 = trunc i32 %add_ln58_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3635 'trunc' 'trunc_ln50_182' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%or_ln50_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_182, i10 %lshr_ln50_184" [sha1/sha256_impl1.cpp:50]   --->   Operation 3636 'bitconcatenate' 'or_ln50_184' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_241)   --->   "%xor_ln50_240 = xor i32 %or_ln50_60, i32 %or_ln50_183" [sha1/sha256_impl1.cpp:50]   --->   Operation 3637 'xor' 'xor_ln50_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3638 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_241 = xor i32 %xor_ln50_240, i32 %or_ln50_184" [sha1/sha256_impl1.cpp:50]   --->   Operation 3638 'xor' 'xor_ln50_241' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3639 [1/1] (0.88ns)   --->   "%add_ln54_60 = add i32 %add_ln49_243, i32 %add_ln58_56" [sha1/sha256_impl1.cpp:54]   --->   Operation 3639 'add' 'add_ln54_60' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%lshr_ln49_61 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_60, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3640 'partselect' 'lshr_ln49_61' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%trunc_ln49_183 = trunc i32 %add_ln54_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3641 'trunc' 'trunc_ln49_183' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%or_ln49_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_183, i26 %lshr_ln49_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3642 'bitconcatenate' 'or_ln49_61' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%lshr_ln49_185 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_60, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3643 'partselect' 'lshr_ln49_185' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%trunc_ln49_184 = trunc i32 %add_ln54_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3644 'trunc' 'trunc_ln49_184' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%or_ln49_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_184, i21 %lshr_ln49_185" [sha1/sha256_impl1.cpp:49]   --->   Operation 3645 'bitconcatenate' 'or_ln49_185' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%lshr_ln49_186 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_60, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3646 'partselect' 'lshr_ln49_186' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%trunc_ln49_185 = trunc i32 %add_ln54_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3647 'trunc' 'trunc_ln49_185' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%or_ln49_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_185, i7 %lshr_ln49_186" [sha1/sha256_impl1.cpp:49]   --->   Operation 3648 'bitconcatenate' 'or_ln49_186' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_245)   --->   "%xor_ln49_244 = xor i32 %or_ln49_61, i32 %or_ln49_185" [sha1/sha256_impl1.cpp:49]   --->   Operation 3649 'xor' 'xor_ln49_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3650 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_245 = xor i32 %xor_ln49_244, i32 %or_ln49_186" [sha1/sha256_impl1.cpp:49]   --->   Operation 3650 'xor' 'xor_ln49_245' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_247)   --->   "%and_ln49_61 = and i32 %add_ln54_59, i32 %add_ln54_60" [sha1/sha256_impl1.cpp:49]   --->   Operation 3651 'and' 'and_ln49_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_247)   --->   "%xor_ln49_246 = xor i32 %add_ln54_60, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3652 'xor' 'xor_ln49_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49_247)   --->   "%and_ln49_125 = and i32 %add_ln54_58, i32 %xor_ln49_246" [sha1/sha256_impl1.cpp:49]   --->   Operation 3653 'and' 'and_ln49_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3654 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln49_247 = xor i32 %and_ln49_125, i32 %and_ln49_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3654 'xor' 'xor_ln49_247' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_244 = add i32 %xor_ln49_247, i32 2756734187" [sha1/sha256_impl1.cpp:49]   --->   Operation 3655 'add' 'add_ln49_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_245 = add i32 %xor_ln49_245, i32 %m_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3656 'add' 'add_ln49_245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3657 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_246 = add i32 %add_ln49_245, i32 %add_ln54_57" [sha1/sha256_impl1.cpp:49]   --->   Operation 3657 'add' 'add_ln49_246' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3658 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_247 = add i32 %add_ln49_246, i32 %add_ln49_244" [sha1/sha256_impl1.cpp:49]   --->   Operation 3658 'add' 'add_ln49_247' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 6.59>
ST_51 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_243)   --->   "%xor_ln50_242 = xor i32 %add_ln58_57, i32 %add_ln58_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3659 'xor' 'xor_ln50_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_243)   --->   "%and_ln50_60 = and i32 %xor_ln50_242, i32 %add_ln58_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3660 'and' 'and_ln50_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_243)   --->   "%and_ln50_124 = and i32 %add_ln58_57, i32 %add_ln58_58" [sha1/sha256_impl1.cpp:50]   --->   Operation 3661 'and' 'and_ln50_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3662 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_243 = xor i32 %and_ln50_60, i32 %and_ln50_124" [sha1/sha256_impl1.cpp:50]   --->   Operation 3662 'xor' 'xor_ln50_243' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_123 = add i32 %xor_ln50_241, i32 %add_ln49_243" [sha1/sha256_impl1.cpp:58]   --->   Operation 3663 'add' 'add_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3664 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_60 = add i32 %add_ln58_123, i32 %xor_ln50_243" [sha1/sha256_impl1.cpp:58]   --->   Operation 3664 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%lshr_ln50_61 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_60, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3665 'partselect' 'lshr_ln50_61' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%trunc_ln50_183 = trunc i32 %add_ln58_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3666 'trunc' 'trunc_ln50_183' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%or_ln50_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_183, i30 %lshr_ln50_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3667 'bitconcatenate' 'or_ln50_61' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%lshr_ln50_185 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_60, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3668 'partselect' 'lshr_ln50_185' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%trunc_ln50_184 = trunc i32 %add_ln58_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3669 'trunc' 'trunc_ln50_184' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%or_ln50_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_184, i19 %lshr_ln50_185" [sha1/sha256_impl1.cpp:50]   --->   Operation 3670 'bitconcatenate' 'or_ln50_185' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%lshr_ln50_186 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_60, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3671 'partselect' 'lshr_ln50_186' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%trunc_ln50_185 = trunc i32 %add_ln58_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3672 'trunc' 'trunc_ln50_185' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%or_ln50_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_185, i10 %lshr_ln50_186" [sha1/sha256_impl1.cpp:50]   --->   Operation 3673 'bitconcatenate' 'or_ln50_186' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_245)   --->   "%xor_ln50_244 = xor i32 %or_ln50_61, i32 %or_ln50_185" [sha1/sha256_impl1.cpp:50]   --->   Operation 3674 'xor' 'xor_ln50_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3675 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_245 = xor i32 %xor_ln50_244, i32 %or_ln50_186" [sha1/sha256_impl1.cpp:50]   --->   Operation 3675 'xor' 'xor_ln50_245' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_247)   --->   "%xor_ln50_246 = xor i32 %add_ln58_58, i32 %add_ln58_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3676 'xor' 'xor_ln50_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_247)   --->   "%and_ln50_61 = and i32 %xor_ln50_246, i32 %add_ln58_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3677 'and' 'and_ln50_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_247)   --->   "%and_ln50_125 = and i32 %add_ln58_58, i32 %add_ln58_59" [sha1/sha256_impl1.cpp:50]   --->   Operation 3678 'and' 'and_ln50_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3679 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_247 = xor i32 %and_ln50_61, i32 %and_ln50_125" [sha1/sha256_impl1.cpp:50]   --->   Operation 3679 'xor' 'xor_ln50_247' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3680 [1/1] (0.88ns)   --->   "%add_ln54_61 = add i32 %add_ln49_247, i32 %add_ln58_57" [sha1/sha256_impl1.cpp:54]   --->   Operation 3680 'add' 'add_ln54_61' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_124 = add i32 %xor_ln50_245, i32 %add_ln49_247" [sha1/sha256_impl1.cpp:58]   --->   Operation 3681 'add' 'add_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3682 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_61 = add i32 %add_ln58_124, i32 %xor_ln50_247" [sha1/sha256_impl1.cpp:58]   --->   Operation 3682 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%lshr_ln49_62 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_61, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3683 'partselect' 'lshr_ln49_62' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%trunc_ln49_186 = trunc i32 %add_ln54_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3684 'trunc' 'trunc_ln49_186' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%or_ln49_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_186, i26 %lshr_ln49_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 3685 'bitconcatenate' 'or_ln49_62' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%lshr_ln49_187 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_61, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3686 'partselect' 'lshr_ln49_187' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%trunc_ln49_187 = trunc i32 %add_ln54_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3687 'trunc' 'trunc_ln49_187' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%or_ln49_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_187, i21 %lshr_ln49_187" [sha1/sha256_impl1.cpp:49]   --->   Operation 3688 'bitconcatenate' 'or_ln49_187' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%lshr_ln49_188 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_61, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3689 'partselect' 'lshr_ln49_188' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%trunc_ln49_188 = trunc i32 %add_ln54_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3690 'trunc' 'trunc_ln49_188' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%or_ln49_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_188, i7 %lshr_ln49_188" [sha1/sha256_impl1.cpp:49]   --->   Operation 3691 'bitconcatenate' 'or_ln49_188' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%xor_ln49_248 = xor i32 %or_ln49_62, i32 %or_ln49_187" [sha1/sha256_impl1.cpp:49]   --->   Operation 3692 'xor' 'xor_ln49_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_249)   --->   "%xor_ln49_249 = xor i32 %xor_ln49_248, i32 %or_ln49_188" [sha1/sha256_impl1.cpp:49]   --->   Operation 3693 'xor' 'xor_ln49_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_248)   --->   "%and_ln49_62 = and i32 %add_ln54_60, i32 %add_ln54_61" [sha1/sha256_impl1.cpp:49]   --->   Operation 3694 'and' 'and_ln49_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_248)   --->   "%xor_ln49_250 = xor i32 %add_ln54_61, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3695 'xor' 'xor_ln49_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_248)   --->   "%and_ln49_126 = and i32 %add_ln54_59, i32 %xor_ln49_250" [sha1/sha256_impl1.cpp:49]   --->   Operation 3696 'and' 'and_ln49_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_248)   --->   "%xor_ln49_251 = xor i32 %and_ln49_126, i32 %and_ln49_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 3697 'xor' 'xor_ln49_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3698 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln49_248 = add i32 %xor_ln49_251, i32 3204031479" [sha1/sha256_impl1.cpp:49]   --->   Operation 3698 'add' 'add_ln49_248' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3699 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln49_249 = add i32 %add_ln54_58, i32 %xor_ln49_249" [sha1/sha256_impl1.cpp:49]   --->   Operation 3699 'add' 'add_ln49_249' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_250 = add i32 %add_ln49_249, i32 %add_ln49_248" [sha1/sha256_impl1.cpp:49]   --->   Operation 3700 'add' 'add_ln49_250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3701 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_252 = add i32 %add_ln49_254, i32 %add_ln49_250" [sha1/sha256_impl1.cpp:49]   --->   Operation 3701 'add' 'add_ln49_252' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%lshr_ln50_62 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_61, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3702 'partselect' 'lshr_ln50_62' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%trunc_ln50_186 = trunc i32 %add_ln58_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3703 'trunc' 'trunc_ln50_186' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%or_ln50_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_186, i30 %lshr_ln50_62" [sha1/sha256_impl1.cpp:50]   --->   Operation 3704 'bitconcatenate' 'or_ln50_62' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%lshr_ln50_187 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_61, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3705 'partselect' 'lshr_ln50_187' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%trunc_ln50_187 = trunc i32 %add_ln58_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3706 'trunc' 'trunc_ln50_187' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%or_ln50_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_187, i19 %lshr_ln50_187" [sha1/sha256_impl1.cpp:50]   --->   Operation 3707 'bitconcatenate' 'or_ln50_187' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%lshr_ln50_188 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_61, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3708 'partselect' 'lshr_ln50_188' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%trunc_ln50_188 = trunc i32 %add_ln58_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3709 'trunc' 'trunc_ln50_188' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%or_ln50_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_188, i10 %lshr_ln50_188" [sha1/sha256_impl1.cpp:50]   --->   Operation 3710 'bitconcatenate' 'or_ln50_188' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_249)   --->   "%xor_ln50_248 = xor i32 %or_ln50_62, i32 %or_ln50_187" [sha1/sha256_impl1.cpp:50]   --->   Operation 3711 'xor' 'xor_ln50_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3712 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_249 = xor i32 %xor_ln50_248, i32 %or_ln50_188" [sha1/sha256_impl1.cpp:50]   --->   Operation 3712 'xor' 'xor_ln50_249' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_251)   --->   "%xor_ln50_250 = xor i32 %add_ln58_59, i32 %add_ln58_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3713 'xor' 'xor_ln50_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_251)   --->   "%and_ln50_62 = and i32 %xor_ln50_250, i32 %add_ln58_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3714 'and' 'and_ln50_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_251)   --->   "%and_ln50_126 = and i32 %add_ln58_59, i32 %add_ln58_60" [sha1/sha256_impl1.cpp:50]   --->   Operation 3715 'and' 'and_ln50_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3716 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_251 = xor i32 %and_ln50_62, i32 %and_ln50_126" [sha1/sha256_impl1.cpp:50]   --->   Operation 3716 'xor' 'xor_ln50_251' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3717 [1/1] (0.88ns)   --->   "%add_ln54_62 = add i32 %add_ln49_252, i32 %add_ln58_58" [sha1/sha256_impl1.cpp:54]   --->   Operation 3717 'add' 'add_ln54_62' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_125 = add i32 %xor_ln50_249, i32 %add_ln49_252" [sha1/sha256_impl1.cpp:58]   --->   Operation 3718 'add' 'add_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3719 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_62 = add i32 %add_ln58_125, i32 %xor_ln50_251" [sha1/sha256_impl1.cpp:58]   --->   Operation 3719 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%lshr_ln49_63 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_62, i32 6, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3720 'partselect' 'lshr_ln49_63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%trunc_ln49_189 = trunc i32 %add_ln54_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 3721 'trunc' 'trunc_ln49_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%or_ln49_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_189, i26 %lshr_ln49_63" [sha1/sha256_impl1.cpp:49]   --->   Operation 3722 'bitconcatenate' 'or_ln49_63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%lshr_ln49_189 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_62, i32 11, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3723 'partselect' 'lshr_ln49_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%trunc_ln49_190 = trunc i32 %add_ln54_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 3724 'trunc' 'trunc_ln49_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%or_ln49_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_190, i21 %lshr_ln49_189" [sha1/sha256_impl1.cpp:49]   --->   Operation 3725 'bitconcatenate' 'or_ln49_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%lshr_ln49_190 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_62, i32 25, i32 31" [sha1/sha256_impl1.cpp:49]   --->   Operation 3726 'partselect' 'lshr_ln49_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%trunc_ln49_191 = trunc i32 %add_ln54_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 3727 'trunc' 'trunc_ln49_191' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%or_ln49_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_191, i7 %lshr_ln49_190" [sha1/sha256_impl1.cpp:49]   --->   Operation 3728 'bitconcatenate' 'or_ln49_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%xor_ln49_252 = xor i32 %or_ln49_63, i32 %or_ln49_189" [sha1/sha256_impl1.cpp:49]   --->   Operation 3729 'xor' 'xor_ln49_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_257)   --->   "%xor_ln49_253 = xor i32 %xor_ln49_252, i32 %or_ln49_190" [sha1/sha256_impl1.cpp:49]   --->   Operation 3730 'xor' 'xor_ln49_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_256)   --->   "%and_ln49_63 = and i32 %add_ln54_61, i32 %add_ln54_62" [sha1/sha256_impl1.cpp:49]   --->   Operation 3731 'and' 'and_ln49_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_256)   --->   "%xor_ln49_254 = xor i32 %add_ln54_62, i32 4294967295" [sha1/sha256_impl1.cpp:49]   --->   Operation 3732 'xor' 'xor_ln49_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_256)   --->   "%and_ln49_127 = and i32 %add_ln54_60, i32 %xor_ln49_254" [sha1/sha256_impl1.cpp:49]   --->   Operation 3733 'and' 'and_ln49_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_256)   --->   "%xor_ln49_255 = xor i32 %and_ln49_127, i32 %and_ln49_63" [sha1/sha256_impl1.cpp:49]   --->   Operation 3734 'xor' 'xor_ln49_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3735 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln49_256 = add i32 %xor_ln49_255, i32 %add_ln54_59" [sha1/sha256_impl1.cpp:49]   --->   Operation 3735 'add' 'add_ln49_256' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3736 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln49_257 = add i32 %xor_ln49_253, i32 %m_56" [sha1/sha256_impl1.cpp:49]   --->   Operation 3736 'add' 'add_ln49_257' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_258 = add i32 %add_ln49_257, i32 %add_ln49_256" [sha1/sha256_impl1.cpp:49]   --->   Operation 3737 'add' 'add_ln49_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3738 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_255 = add i32 %add_ln49_261, i32 %add_ln49_258" [sha1/sha256_impl1.cpp:49]   --->   Operation 3738 'add' 'add_ln49_255' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%lshr_ln50_63 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_62, i32 2, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3739 'partselect' 'lshr_ln50_63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%trunc_ln50_189 = trunc i32 %add_ln58_62" [sha1/sha256_impl1.cpp:50]   --->   Operation 3740 'trunc' 'trunc_ln50_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%or_ln50_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_189, i30 %lshr_ln50_63" [sha1/sha256_impl1.cpp:50]   --->   Operation 3741 'bitconcatenate' 'or_ln50_63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%lshr_ln50_189 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_62, i32 13, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3742 'partselect' 'lshr_ln50_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%trunc_ln50_190 = trunc i32 %add_ln58_62" [sha1/sha256_impl1.cpp:50]   --->   Operation 3743 'trunc' 'trunc_ln50_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%or_ln50_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_190, i19 %lshr_ln50_189" [sha1/sha256_impl1.cpp:50]   --->   Operation 3744 'bitconcatenate' 'or_ln50_189' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%lshr_ln50_190 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_62, i32 22, i32 31" [sha1/sha256_impl1.cpp:50]   --->   Operation 3745 'partselect' 'lshr_ln50_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%trunc_ln50_191 = trunc i32 %add_ln58_62" [sha1/sha256_impl1.cpp:50]   --->   Operation 3746 'trunc' 'trunc_ln50_191' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%or_ln50_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_191, i10 %lshr_ln50_190" [sha1/sha256_impl1.cpp:50]   --->   Operation 3747 'bitconcatenate' 'or_ln50_190' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_253)   --->   "%xor_ln50_252 = xor i32 %or_ln50_63, i32 %or_ln50_189" [sha1/sha256_impl1.cpp:50]   --->   Operation 3748 'xor' 'xor_ln50_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3749 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_253 = xor i32 %xor_ln50_252, i32 %or_ln50_190" [sha1/sha256_impl1.cpp:50]   --->   Operation 3749 'xor' 'xor_ln50_253' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_255)   --->   "%xor_ln50_254 = xor i32 %add_ln58_60, i32 %add_ln58_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3750 'xor' 'xor_ln50_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_255)   --->   "%and_ln50_63 = and i32 %xor_ln50_254, i32 %add_ln58_62" [sha1/sha256_impl1.cpp:50]   --->   Operation 3751 'and' 'and_ln50_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_255)   --->   "%and_ln50_127 = and i32 %add_ln58_60, i32 %add_ln58_61" [sha1/sha256_impl1.cpp:50]   --->   Operation 3752 'and' 'and_ln50_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3753 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln50_255 = xor i32 %and_ln50_63, i32 %and_ln50_127" [sha1/sha256_impl1.cpp:50]   --->   Operation 3753 'xor' 'xor_ln50_255' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_1 = add i32 %xor_ln50_255, i32 %xor_ln50_253" [sha1/sha256_impl1.cpp:61]   --->   Operation 3754 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3755 [1/1] (0.88ns)   --->   "%add_ln61_2 = add i32 %add_ln49_255, i32 %ctx_state_0_read_1" [sha1/sha256_impl1.cpp:61]   --->   Operation 3755 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3756 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln61 = add i32 %add_ln61_2, i32 %add_ln61_1" [sha1/sha256_impl1.cpp:61]   --->   Operation 3756 'add' 'add_ln61' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3757 [1/1] (0.88ns)   --->   "%add_ln62 = add i32 %add_ln58_62, i32 %ctx_state_1_read_1" [sha1/sha256_impl1.cpp:62]   --->   Operation 3757 'add' 'add_ln62' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3758 [1/1] (0.88ns)   --->   "%add_ln63 = add i32 %add_ln58_61, i32 %ctx_state_2_read_1" [sha1/sha256_impl1.cpp:63]   --->   Operation 3758 'add' 'add_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3759 [1/1] (0.88ns)   --->   "%add_ln64 = add i32 %add_ln58_60, i32 %ctx_state_3_read_1" [sha1/sha256_impl1.cpp:64]   --->   Operation 3759 'add' 'add_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_1 = add i32 %add_ln58_59, i32 %ctx_state_4_read_1" [sha1/sha256_impl1.cpp:65]   --->   Operation 3760 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3761 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65 = add i32 %add_ln65_1, i32 %add_ln49_255" [sha1/sha256_impl1.cpp:65]   --->   Operation 3761 'add' 'add_ln65' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 3762 [1/1] (0.88ns)   --->   "%add_ln66 = add i32 %add_ln54_62, i32 %ctx_state_5_read_1" [sha1/sha256_impl1.cpp:66]   --->   Operation 3762 'add' 'add_ln66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3763 [1/1] (0.88ns)   --->   "%add_ln67 = add i32 %add_ln54_61, i32 %ctx_state_6_read_1" [sha1/sha256_impl1.cpp:67]   --->   Operation 3763 'add' 'add_ln67' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3764 [1/1] (0.88ns)   --->   "%add_ln68 = add i32 %add_ln54_60, i32 %ctx_state_7_read_1" [sha1/sha256_impl1.cpp:68]   --->   Operation 3764 'add' 'add_ln68' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3765 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i32 %add_ln61" [sha1/sha256_impl1.cpp:69]   --->   Operation 3765 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3766 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i32 %add_ln62" [sha1/sha256_impl1.cpp:69]   --->   Operation 3766 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3767 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i32 %add_ln63" [sha1/sha256_impl1.cpp:69]   --->   Operation 3767 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3768 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i32 %add_ln64" [sha1/sha256_impl1.cpp:69]   --->   Operation 3768 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3769 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i32 %add_ln65" [sha1/sha256_impl1.cpp:69]   --->   Operation 3769 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3770 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i32 %add_ln66" [sha1/sha256_impl1.cpp:69]   --->   Operation 3770 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3771 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i32 %add_ln67" [sha1/sha256_impl1.cpp:69]   --->   Operation 3771 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3772 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i32 %add_ln68" [sha1/sha256_impl1.cpp:69]   --->   Operation 3772 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3773 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i256 %mrv_7" [sha1/sha256_impl1.cpp:69]   --->   Operation 3773 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr', sha1/sha256_impl1.cpp:35) [18]  (0 ns)
	'load' operation ('data_load', sha1/sha256_impl1.cpp:35) on array 'data' [19]  (0.667 ns)

 <State 2>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load', sha1/sha256_impl1.cpp:35) on array 'data' [19]  (0.667 ns)

 <State 3>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_2', sha1/sha256_impl1.cpp:35) on array 'data' [23]  (0.667 ns)

 <State 4>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_16', sha1/sha256_impl1.cpp:35) on array 'data' [28]  (0.667 ns)

 <State 5>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_18', sha1/sha256_impl1.cpp:35) on array 'data' [32]  (0.667 ns)

 <State 6>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_20', sha1/sha256_impl1.cpp:35) on array 'data' [37]  (0.667 ns)

 <State 7>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_22', sha1/sha256_impl1.cpp:35) on array 'data' [41]  (0.667 ns)

 <State 8>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_24', sha1/sha256_impl1.cpp:35) on array 'data' [46]  (0.667 ns)

 <State 9>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_26', sha1/sha256_impl1.cpp:35) on array 'data' [50]  (0.667 ns)

 <State 10>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_4', sha1/sha256_impl1.cpp:35) on array 'data' [55]  (0.667 ns)

 <State 11>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_29', sha1/sha256_impl1.cpp:35) on array 'data' [59]  (0.667 ns)

 <State 12>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_5', sha1/sha256_impl1.cpp:35) on array 'data' [64]  (0.667 ns)

 <State 13>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_32', sha1/sha256_impl1.cpp:35) on array 'data' [68]  (0.667 ns)

 <State 14>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_6', sha1/sha256_impl1.cpp:35) on array 'data' [73]  (0.667 ns)

 <State 15>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_35', sha1/sha256_impl1.cpp:35) on array 'data' [77]  (0.667 ns)

 <State 16>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_7', sha1/sha256_impl1.cpp:35) on array 'data' [82]  (0.667 ns)

 <State 17>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_38', sha1/sha256_impl1.cpp:35) on array 'data' [86]  (0.667 ns)

 <State 18>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_8', sha1/sha256_impl1.cpp:35) on array 'data' [91]  (0.667 ns)

 <State 19>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_41', sha1/sha256_impl1.cpp:35) on array 'data' [95]  (0.667 ns)

 <State 20>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_9', sha1/sha256_impl1.cpp:35) on array 'data' [100]  (0.667 ns)

 <State 21>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_44', sha1/sha256_impl1.cpp:35) on array 'data' [104]  (0.667 ns)

 <State 22>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_10', sha1/sha256_impl1.cpp:35) on array 'data' [109]  (0.667 ns)

 <State 23>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_47', sha1/sha256_impl1.cpp:35) on array 'data' [113]  (0.667 ns)

 <State 24>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_11', sha1/sha256_impl1.cpp:35) on array 'data' [118]  (0.667 ns)

 <State 25>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_50', sha1/sha256_impl1.cpp:35) on array 'data' [122]  (0.667 ns)

 <State 26>: 0.667ns
The critical path consists of the following:
	'load' operation ('data_load_12', sha1/sha256_impl1.cpp:35) on array 'data' [127]  (0.667 ns)

 <State 27>: 0.941ns
The critical path consists of the following:
	wire read operation ('ctx_state_4_read_1', sha1/sha256_impl1.cpp:35) on port 'ctx_state_4_read' (sha1/sha256_impl1.cpp:35) [13]  (0 ns)
	'xor' operation ('xor_ln49_1', sha1/sha256_impl1.cpp:49) [1287]  (0.21 ns)
	'add' operation ('add_ln49_2', sha1/sha256_impl1.cpp:49) [1294]  (0.731 ns)

 <State 28>: 7.13ns
The critical path consists of the following:
	wire read operation ('ctx_state_6_read_1', sha1/sha256_impl1.cpp:35) on port 'ctx_state_6_read' (sha1/sha256_impl1.cpp:35) [11]  (0 ns)
	'and' operation ('and_ln49_1', sha1/sha256_impl1.cpp:49) [1290]  (0 ns)
	'xor' operation ('xor_ln49_3', sha1/sha256_impl1.cpp:49) [1291]  (0.21 ns)
	'add' operation ('add_ln49', sha1/sha256_impl1.cpp:49) [1292]  (0 ns)
	'add' operation ('add_ln49_3', sha1/sha256_impl1.cpp:49) [1295]  (0.731 ns)
	'add' operation ('add_ln54', sha1/sha256_impl1.cpp:54) [1311]  (0.88 ns)
	'xor' operation ('xor_ln49_5', sha1/sha256_impl1.cpp:49) [1324]  (0.21 ns)
	'add' operation ('add_ln49_6', sha1/sha256_impl1.cpp:49) [1331]  (0.731 ns)
	'add' operation ('add_ln49_7', sha1/sha256_impl1.cpp:49) [1332]  (0.731 ns)
	'add' operation ('add_ln54_1', sha1/sha256_impl1.cpp:54) [1348]  (0.88 ns)
	'xor' operation ('xor_ln49_9', sha1/sha256_impl1.cpp:49) [1361]  (0.21 ns)
	'add' operation ('add_ln49_9', sha1/sha256_impl1.cpp:49) [1367]  (0 ns)
	'add' operation ('add_ln49_10', sha1/sha256_impl1.cpp:49) [1368]  (0.731 ns)
	'add' operation ('add_ln49_11', sha1/sha256_impl1.cpp:49) [1369]  (0.731 ns)
	'add' operation ('add_ln54_2', sha1/sha256_impl1.cpp:54) [1385]  (0.88 ns)
	'xor' operation ('xor_ln49_13', sha1/sha256_impl1.cpp:49) [1398]  (0.21 ns)

 <State 29>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_13', sha1/sha256_impl1.cpp:49) [1404]  (0 ns)
	'add' operation ('add_ln49_14', sha1/sha256_impl1.cpp:49) [1405]  (0.731 ns)
	'add' operation ('add_ln49_15', sha1/sha256_impl1.cpp:49) [1406]  (0.731 ns)
	'add' operation ('add_ln54_3', sha1/sha256_impl1.cpp:54) [1422]  (0.88 ns)
	'xor' operation ('xor_ln49_17', sha1/sha256_impl1.cpp:49) [1435]  (0.21 ns)
	'add' operation ('add_ln49_18', sha1/sha256_impl1.cpp:49) [1442]  (0.731 ns)
	'add' operation ('add_ln49_19', sha1/sha256_impl1.cpp:49) [1443]  (0.731 ns)
	'add' operation ('add_ln54_4', sha1/sha256_impl1.cpp:54) [1459]  (0.88 ns)
	'xor' operation ('xor_ln49_21', sha1/sha256_impl1.cpp:49) [1472]  (0.21 ns)
	'add' operation ('add_ln49_22', sha1/sha256_impl1.cpp:49) [1479]  (0.731 ns)
	'add' operation ('add_ln49_23', sha1/sha256_impl1.cpp:49) [1480]  (0.731 ns)

 <State 30>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln54_5', sha1/sha256_impl1.cpp:54) [1496]  (0.88 ns)
	'xor' operation ('xor_ln49_25', sha1/sha256_impl1.cpp:49) [1509]  (0.21 ns)
	'add' operation ('add_ln49_25', sha1/sha256_impl1.cpp:49) [1515]  (0 ns)
	'add' operation ('add_ln49_26', sha1/sha256_impl1.cpp:49) [1516]  (0.731 ns)
	'add' operation ('add_ln49_27', sha1/sha256_impl1.cpp:49) [1517]  (0.731 ns)
	'add' operation ('add_ln54_6', sha1/sha256_impl1.cpp:54) [1533]  (0.88 ns)
	'xor' operation ('xor_ln49_29', sha1/sha256_impl1.cpp:49) [1546]  (0.21 ns)
	'add' operation ('add_ln49_29', sha1/sha256_impl1.cpp:49) [1552]  (0 ns)
	'add' operation ('add_ln49_30', sha1/sha256_impl1.cpp:49) [1553]  (0.731 ns)
	'add' operation ('add_ln49_31', sha1/sha256_impl1.cpp:49) [1554]  (0.731 ns)
	'add' operation ('add_ln54_7', sha1/sha256_impl1.cpp:54) [1570]  (0.88 ns)
	'xor' operation ('xor_ln49_33', sha1/sha256_impl1.cpp:49) [1583]  (0.21 ns)
	'add' operation ('add_ln49_34', sha1/sha256_impl1.cpp:49) [1590]  (0.731 ns)

 <State 31>: 7.13ns
The critical path consists of the following:
	'and' operation ('and_ln49_8', sha1/sha256_impl1.cpp:49) [1584]  (0 ns)
	'xor' operation ('xor_ln49_35', sha1/sha256_impl1.cpp:49) [1587]  (0.21 ns)
	'add' operation ('add_ln49_32', sha1/sha256_impl1.cpp:49) [1588]  (0 ns)
	'add' operation ('add_ln49_35', sha1/sha256_impl1.cpp:49) [1591]  (0.731 ns)
	'add' operation ('add_ln54_8', sha1/sha256_impl1.cpp:54) [1607]  (0.88 ns)
	'xor' operation ('xor_ln49_37', sha1/sha256_impl1.cpp:49) [1620]  (0.21 ns)
	'add' operation ('add_ln49_38', sha1/sha256_impl1.cpp:49) [1627]  (0.731 ns)
	'add' operation ('add_ln49_39', sha1/sha256_impl1.cpp:49) [1628]  (0.731 ns)
	'add' operation ('add_ln54_9', sha1/sha256_impl1.cpp:54) [1644]  (0.88 ns)
	'xor' operation ('xor_ln49_41', sha1/sha256_impl1.cpp:49) [1657]  (0.21 ns)
	'add' operation ('add_ln49_42', sha1/sha256_impl1.cpp:49) [1664]  (0.731 ns)
	'add' operation ('add_ln49_43', sha1/sha256_impl1.cpp:49) [1665]  (0.731 ns)
	'add' operation ('add_ln54_10', sha1/sha256_impl1.cpp:54) [1681]  (0.88 ns)
	'xor' operation ('xor_ln49_45', sha1/sha256_impl1.cpp:49) [1694]  (0.21 ns)

 <State 32>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_45', sha1/sha256_impl1.cpp:49) [1700]  (0 ns)
	'add' operation ('add_ln49_46', sha1/sha256_impl1.cpp:49) [1701]  (0.731 ns)
	'add' operation ('add_ln49_47', sha1/sha256_impl1.cpp:49) [1702]  (0.731 ns)
	'add' operation ('add_ln54_11', sha1/sha256_impl1.cpp:54) [1718]  (0.88 ns)
	'xor' operation ('xor_ln49_49', sha1/sha256_impl1.cpp:49) [1731]  (0.21 ns)
	'add' operation ('add_ln49_50', sha1/sha256_impl1.cpp:49) [1738]  (0.731 ns)
	'add' operation ('add_ln49_51', sha1/sha256_impl1.cpp:49) [1739]  (0.731 ns)
	'add' operation ('add_ln54_12', sha1/sha256_impl1.cpp:54) [1755]  (0.88 ns)
	'xor' operation ('xor_ln49_53', sha1/sha256_impl1.cpp:49) [1768]  (0.21 ns)
	'add' operation ('add_ln49_53', sha1/sha256_impl1.cpp:49) [1774]  (0 ns)
	'add' operation ('add_ln49_54', sha1/sha256_impl1.cpp:49) [1775]  (0.731 ns)
	'add' operation ('add_ln49_55', sha1/sha256_impl1.cpp:49) [1776]  (0.731 ns)

 <State 33>: 7.11ns
The critical path consists of the following:
	'load' operation ('data_load_62', sha1/sha256_impl1.cpp:35) on array 'data' [158]  (0.667 ns)
	'xor' operation ('xor_ln37_5', sha1/sha256_impl1.cpp:37) [197]  (0 ns)
	'add' operation ('add_ln37_4', sha1/sha256_impl1.cpp:37) [210]  (0.88 ns)
	'add' operation ('m[17]', sha1/sha256_impl1.cpp:37) [211]  (0.731 ns)
	'add' operation ('add_ln37_24', sha1/sha256_impl1.cpp:37) [377]  (0 ns)
	'add' operation ('m[24]', sha1/sha256_impl1.cpp:37) [379]  (0.731 ns)
	'xor' operation ('xor_ln37_41', sha1/sha256_impl1.cpp:37) [413]  (0 ns)
	'add' operation ('add_ln37_31', sha1/sha256_impl1.cpp:37) [426]  (0.88 ns)
	'add' operation ('m[26]', sha1/sha256_impl1.cpp:37) [427]  (0.731 ns)
	'xor' operation ('xor_ln37_49', sha1/sha256_impl1.cpp:37) [461]  (0 ns)
	'add' operation ('add_ln37_37', sha1/sha256_impl1.cpp:37) [474]  (0.88 ns)
	'add' operation ('m[28]', sha1/sha256_impl1.cpp:37) [475]  (0.731 ns)
	'xor' operation ('xor_ln37_57', sha1/sha256_impl1.cpp:37) [509]  (0 ns)
	'add' operation ('add_ln37_43', sha1/sha256_impl1.cpp:37) [522]  (0.88 ns)

 <State 34>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln37_21', sha1/sha256_impl1.cpp:37) [353]  (0 ns)
	'add' operation ('m[23]', sha1/sha256_impl1.cpp:37) [355]  (0.731 ns)
	'xor' operation ('xor_ln37_37', sha1/sha256_impl1.cpp:37) [389]  (0 ns)
	'add' operation ('add_ln37_28', sha1/sha256_impl1.cpp:37) [402]  (0.88 ns)
	'add' operation ('m[25]', sha1/sha256_impl1.cpp:37) [403]  (0.731 ns)
	'xor' operation ('xor_ln37_44', sha1/sha256_impl1.cpp:37) [436]  (0 ns)
	'xor' operation ('xor_ln37_45', sha1/sha256_impl1.cpp:37) [437]  (0 ns)
	'add' operation ('add_ln37_34', sha1/sha256_impl1.cpp:37) [450]  (0.88 ns)
	'add' operation ('m[27]', sha1/sha256_impl1.cpp:37) [451]  (0.731 ns)
	'add' operation ('add_ln37_54', sha1/sha256_impl1.cpp:37) [613]  (0 ns)
	'add' operation ('m[34]', sha1/sha256_impl1.cpp:37) [615]  (0.731 ns)
	'xor' operation ('xor_ln37_81', sha1/sha256_impl1.cpp:37) [648]  (0 ns)
	'add' operation ('add_ln37_61', sha1/sha256_impl1.cpp:37) [660]  (0.88 ns)
	'add' operation ('m[36]', sha1/sha256_impl1.cpp:37) [661]  (0.731 ns)
	'xor' operation ('xor_ln37_89', sha1/sha256_impl1.cpp:37) [694]  (0 ns)
	'add' operation ('add_ln37_67', sha1/sha256_impl1.cpp:37) [706]  (0.88 ns)

 <State 35>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_77', sha1/sha256_impl1.cpp:49) [1996]  (0 ns)
	'add' operation ('add_ln49_78', sha1/sha256_impl1.cpp:49) [1997]  (0.731 ns)
	'add' operation ('add_ln49_79', sha1/sha256_impl1.cpp:49) [1998]  (0.731 ns)
	'add' operation ('add_ln54_19', sha1/sha256_impl1.cpp:54) [2014]  (0.88 ns)
	'xor' operation ('xor_ln49_81', sha1/sha256_impl1.cpp:49) [2027]  (0.21 ns)
	'add' operation ('add_ln49_82', sha1/sha256_impl1.cpp:49) [2034]  (0.731 ns)
	'add' operation ('add_ln49_83', sha1/sha256_impl1.cpp:49) [2035]  (0.731 ns)
	'add' operation ('add_ln54_20', sha1/sha256_impl1.cpp:54) [2051]  (0.88 ns)
	'xor' operation ('xor_ln49_85', sha1/sha256_impl1.cpp:49) [2064]  (0.21 ns)
	'add' operation ('add_ln49_86', sha1/sha256_impl1.cpp:49) [2071]  (0.731 ns)
	'add' operation ('add_ln49_87', sha1/sha256_impl1.cpp:49) [2072]  (0.731 ns)

 <State 36>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln54_21', sha1/sha256_impl1.cpp:54) [2088]  (0.88 ns)
	'xor' operation ('xor_ln49_89', sha1/sha256_impl1.cpp:49) [2101]  (0.21 ns)
	'add' operation ('add_ln49_90', sha1/sha256_impl1.cpp:49) [2108]  (0.731 ns)
	'add' operation ('add_ln49_91', sha1/sha256_impl1.cpp:49) [2109]  (0.731 ns)
	'add' operation ('add_ln54_22', sha1/sha256_impl1.cpp:54) [2125]  (0.88 ns)
	'xor' operation ('xor_ln49_93', sha1/sha256_impl1.cpp:49) [2138]  (0.21 ns)
	'add' operation ('add_ln49_94', sha1/sha256_impl1.cpp:49) [2145]  (0.731 ns)
	'add' operation ('add_ln49_95', sha1/sha256_impl1.cpp:49) [2146]  (0.731 ns)
	'add' operation ('add_ln54_23', sha1/sha256_impl1.cpp:54) [2162]  (0.88 ns)
	'xor' operation ('xor_ln49_97', sha1/sha256_impl1.cpp:49) [2175]  (0.21 ns)
	'add' operation ('add_ln49_97', sha1/sha256_impl1.cpp:49) [2181]  (0 ns)
	'add' operation ('add_ln49_98', sha1/sha256_impl1.cpp:49) [2182]  (0.731 ns)

 <State 37>: 7.13ns
The critical path consists of the following:
	'and' operation ('and_ln49_24', sha1/sha256_impl1.cpp:49) [2176]  (0 ns)
	'xor' operation ('xor_ln49_99', sha1/sha256_impl1.cpp:49) [2179]  (0.21 ns)
	'add' operation ('add_ln49_96', sha1/sha256_impl1.cpp:49) [2180]  (0 ns)
	'add' operation ('add_ln49_99', sha1/sha256_impl1.cpp:49) [2183]  (0.731 ns)
	'add' operation ('add_ln54_24', sha1/sha256_impl1.cpp:54) [2199]  (0.88 ns)
	'xor' operation ('xor_ln49_101', sha1/sha256_impl1.cpp:49) [2212]  (0.21 ns)
	'add' operation ('add_ln49_101', sha1/sha256_impl1.cpp:49) [2218]  (0 ns)
	'add' operation ('add_ln49_102', sha1/sha256_impl1.cpp:49) [2219]  (0.731 ns)
	'add' operation ('add_ln49_103', sha1/sha256_impl1.cpp:49) [2220]  (0.731 ns)
	'add' operation ('add_ln54_25', sha1/sha256_impl1.cpp:54) [2236]  (0.88 ns)
	'xor' operation ('xor_ln49_105', sha1/sha256_impl1.cpp:49) [2249]  (0.21 ns)
	'add' operation ('add_ln49_105', sha1/sha256_impl1.cpp:49) [2255]  (0 ns)
	'add' operation ('add_ln49_106', sha1/sha256_impl1.cpp:49) [2256]  (0.731 ns)
	'add' operation ('add_ln49_107', sha1/sha256_impl1.cpp:49) [2257]  (0.731 ns)
	'add' operation ('add_ln54_26', sha1/sha256_impl1.cpp:54) [2273]  (0.88 ns)
	'xor' operation ('xor_ln49_109', sha1/sha256_impl1.cpp:49) [2286]  (0.21 ns)

 <State 38>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_109', sha1/sha256_impl1.cpp:49) [2292]  (0 ns)
	'add' operation ('add_ln49_110', sha1/sha256_impl1.cpp:49) [2293]  (0.731 ns)
	'add' operation ('add_ln49_111', sha1/sha256_impl1.cpp:49) [2294]  (0.731 ns)
	'add' operation ('add_ln54_27', sha1/sha256_impl1.cpp:54) [2310]  (0.88 ns)
	'xor' operation ('xor_ln49_113', sha1/sha256_impl1.cpp:49) [2323]  (0.21 ns)
	'add' operation ('add_ln49_114', sha1/sha256_impl1.cpp:49) [2330]  (0.731 ns)
	'add' operation ('add_ln49_115', sha1/sha256_impl1.cpp:49) [2331]  (0.731 ns)
	'add' operation ('add_ln54_28', sha1/sha256_impl1.cpp:54) [2347]  (0.88 ns)
	'xor' operation ('xor_ln49_117', sha1/sha256_impl1.cpp:49) [2360]  (0.21 ns)
	'add' operation ('add_ln49_118', sha1/sha256_impl1.cpp:49) [2367]  (0.731 ns)
	'add' operation ('add_ln49_119', sha1/sha256_impl1.cpp:49) [2368]  (0.731 ns)

 <State 39>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln37_45', sha1/sha256_impl1.cpp:37) [544]  (0 ns)
	'add' operation ('m[31]', sha1/sha256_impl1.cpp:37) [546]  (0.731 ns)
	'add' operation ('add_ln37_66', sha1/sha256_impl1.cpp:37) [705]  (0 ns)
	'add' operation ('m[38]', sha1/sha256_impl1.cpp:37) [707]  (0.731 ns)
	'xor' operation ('xor_ln37_97', sha1/sha256_impl1.cpp:37) [740]  (0 ns)
	'add' operation ('add_ln37_73', sha1/sha256_impl1.cpp:37) [752]  (0.88 ns)
	'add' operation ('m[40]', sha1/sha256_impl1.cpp:37) [753]  (0.731 ns)
	'xor' operation ('xor_ln37_105', sha1/sha256_impl1.cpp:37) [786]  (0 ns)
	'add' operation ('add_ln37_79', sha1/sha256_impl1.cpp:37) [798]  (0.88 ns)
	'add' operation ('m[42]', sha1/sha256_impl1.cpp:37) [799]  (0.731 ns)
	'xor' operation ('xor_ln37_113', sha1/sha256_impl1.cpp:37) [832]  (0 ns)
	'add' operation ('add_ln37_85', sha1/sha256_impl1.cpp:37) [844]  (0.88 ns)
	'add' operation ('m[44]', sha1/sha256_impl1.cpp:37) [845]  (0.731 ns)
	'xor' operation ('xor_ln37_121', sha1/sha256_impl1.cpp:37) [878]  (0 ns)
	'add' operation ('add_ln37_91', sha1/sha256_impl1.cpp:37) [890]  (0.88 ns)

 <State 40>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln37_69', sha1/sha256_impl1.cpp:37) [728]  (0 ns)
	'add' operation ('m[39]', sha1/sha256_impl1.cpp:37) [730]  (0.731 ns)
	'xor' operation ('xor_ln37_101', sha1/sha256_impl1.cpp:37) [763]  (0 ns)
	'add' operation ('add_ln37_76', sha1/sha256_impl1.cpp:37) [775]  (0.88 ns)
	'add' operation ('m[41]', sha1/sha256_impl1.cpp:37) [776]  (0.731 ns)
	'xor' operation ('xor_ln37_109', sha1/sha256_impl1.cpp:37) [809]  (0 ns)
	'add' operation ('add_ln37_82', sha1/sha256_impl1.cpp:37) [821]  (0.88 ns)
	'add' operation ('m[43]', sha1/sha256_impl1.cpp:37) [822]  (0.731 ns)
	'add' operation ('add_ln37_102', sha1/sha256_impl1.cpp:37) [981]  (0 ns)
	'add' operation ('m[50]', sha1/sha256_impl1.cpp:37) [983]  (0.731 ns)
	'xor' operation ('xor_ln37_145', sha1/sha256_impl1.cpp:37) [1016]  (0 ns)
	'add' operation ('add_ln37_109', sha1/sha256_impl1.cpp:37) [1028]  (0.88 ns)
	'add' operation ('m[52]', sha1/sha256_impl1.cpp:37) [1029]  (0.731 ns)
	'xor' operation ('xor_ln37_153', sha1/sha256_impl1.cpp:37) [1062]  (0 ns)
	'add' operation ('add_ln37_115', sha1/sha256_impl1.cpp:37) [1074]  (0.88 ns)

 <State 41>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_141', sha1/sha256_impl1.cpp:49) [2588]  (0 ns)
	'add' operation ('add_ln49_142', sha1/sha256_impl1.cpp:49) [2589]  (0.731 ns)
	'add' operation ('add_ln49_143', sha1/sha256_impl1.cpp:49) [2590]  (0.731 ns)
	'add' operation ('add_ln54_35', sha1/sha256_impl1.cpp:54) [2606]  (0.88 ns)
	'xor' operation ('xor_ln49_145', sha1/sha256_impl1.cpp:49) [2619]  (0.21 ns)
	'add' operation ('add_ln49_146', sha1/sha256_impl1.cpp:49) [2626]  (0.731 ns)
	'add' operation ('add_ln49_147', sha1/sha256_impl1.cpp:49) [2627]  (0.731 ns)
	'add' operation ('add_ln54_36', sha1/sha256_impl1.cpp:54) [2643]  (0.88 ns)
	'xor' operation ('xor_ln49_149', sha1/sha256_impl1.cpp:49) [2656]  (0.21 ns)
	'add' operation ('add_ln49_150', sha1/sha256_impl1.cpp:49) [2663]  (0.731 ns)
	'add' operation ('add_ln49_151', sha1/sha256_impl1.cpp:49) [2664]  (0.731 ns)

 <State 42>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln54_37', sha1/sha256_impl1.cpp:54) [2680]  (0.88 ns)
	'xor' operation ('xor_ln49_153', sha1/sha256_impl1.cpp:49) [2693]  (0.21 ns)
	'add' operation ('add_ln49_153', sha1/sha256_impl1.cpp:49) [2699]  (0 ns)
	'add' operation ('add_ln49_154', sha1/sha256_impl1.cpp:49) [2700]  (0.731 ns)
	'add' operation ('add_ln49_155', sha1/sha256_impl1.cpp:49) [2701]  (0.731 ns)
	'add' operation ('add_ln54_38', sha1/sha256_impl1.cpp:54) [2717]  (0.88 ns)
	'xor' operation ('xor_ln49_157', sha1/sha256_impl1.cpp:49) [2730]  (0.21 ns)
	'add' operation ('add_ln49_157', sha1/sha256_impl1.cpp:49) [2736]  (0 ns)
	'add' operation ('add_ln49_158', sha1/sha256_impl1.cpp:49) [2737]  (0.731 ns)
	'add' operation ('add_ln49_159', sha1/sha256_impl1.cpp:49) [2738]  (0.731 ns)
	'add' operation ('add_ln54_39', sha1/sha256_impl1.cpp:54) [2754]  (0.88 ns)
	'xor' operation ('xor_ln49_161', sha1/sha256_impl1.cpp:49) [2767]  (0.21 ns)
	'add' operation ('add_ln49_161', sha1/sha256_impl1.cpp:49) [2773]  (0 ns)
	'add' operation ('add_ln49_162', sha1/sha256_impl1.cpp:49) [2774]  (0.731 ns)

 <State 43>: 7.13ns
The critical path consists of the following:
	'and' operation ('and_ln49_40', sha1/sha256_impl1.cpp:49) [2768]  (0 ns)
	'xor' operation ('xor_ln49_163', sha1/sha256_impl1.cpp:49) [2771]  (0.21 ns)
	'add' operation ('add_ln49_160', sha1/sha256_impl1.cpp:49) [2772]  (0 ns)
	'add' operation ('add_ln49_163', sha1/sha256_impl1.cpp:49) [2775]  (0.731 ns)
	'add' operation ('add_ln54_40', sha1/sha256_impl1.cpp:54) [2791]  (0.88 ns)
	'xor' operation ('xor_ln49_165', sha1/sha256_impl1.cpp:49) [2804]  (0.21 ns)
	'add' operation ('add_ln49_165', sha1/sha256_impl1.cpp:49) [2810]  (0 ns)
	'add' operation ('add_ln49_166', sha1/sha256_impl1.cpp:49) [2811]  (0.731 ns)
	'add' operation ('add_ln49_167', sha1/sha256_impl1.cpp:49) [2812]  (0.731 ns)
	'add' operation ('add_ln54_41', sha1/sha256_impl1.cpp:54) [2828]  (0.88 ns)
	'xor' operation ('xor_ln49_168', sha1/sha256_impl1.cpp:49) [2840]  (0 ns)
	'xor' operation ('xor_ln49_169', sha1/sha256_impl1.cpp:49) [2841]  (0.21 ns)
	'add' operation ('add_ln49_170', sha1/sha256_impl1.cpp:49) [2848]  (0.731 ns)
	'add' operation ('add_ln49_171', sha1/sha256_impl1.cpp:49) [2849]  (0.731 ns)
	'add' operation ('add_ln54_42', sha1/sha256_impl1.cpp:54) [2865]  (0.88 ns)
	'xor' operation ('xor_ln49_173', sha1/sha256_impl1.cpp:49) [2878]  (0.21 ns)

 <State 44>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_173', sha1/sha256_impl1.cpp:49) [2884]  (0 ns)
	'add' operation ('add_ln49_174', sha1/sha256_impl1.cpp:49) [2885]  (0.731 ns)
	'add' operation ('add_ln49_175', sha1/sha256_impl1.cpp:49) [2886]  (0.731 ns)
	'add' operation ('add_ln54_43', sha1/sha256_impl1.cpp:54) [2902]  (0.88 ns)
	'xor' operation ('xor_ln49_177', sha1/sha256_impl1.cpp:49) [2915]  (0.21 ns)
	'add' operation ('add_ln49_178', sha1/sha256_impl1.cpp:49) [2922]  (0.731 ns)
	'add' operation ('add_ln49_179', sha1/sha256_impl1.cpp:49) [2923]  (0.731 ns)
	'add' operation ('add_ln54_44', sha1/sha256_impl1.cpp:54) [2939]  (0.88 ns)
	'xor' operation ('xor_ln49_181', sha1/sha256_impl1.cpp:49) [2952]  (0.21 ns)
	'add' operation ('add_ln49_182', sha1/sha256_impl1.cpp:49) [2959]  (0.731 ns)
	'add' operation ('add_ln49_183', sha1/sha256_impl1.cpp:49) [2960]  (0.731 ns)

 <State 45>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln54_45', sha1/sha256_impl1.cpp:54) [2976]  (0.88 ns)
	'xor' operation ('xor_ln49_185', sha1/sha256_impl1.cpp:49) [2989]  (0.21 ns)
	'add' operation ('add_ln49_186', sha1/sha256_impl1.cpp:49) [2996]  (0.731 ns)
	'add' operation ('add_ln49_187', sha1/sha256_impl1.cpp:49) [2997]  (0.731 ns)
	'add' operation ('add_ln54_46', sha1/sha256_impl1.cpp:54) [3013]  (0.88 ns)
	'xor' operation ('xor_ln49_188', sha1/sha256_impl1.cpp:49) [3025]  (0 ns)
	'xor' operation ('xor_ln49_189', sha1/sha256_impl1.cpp:49) [3026]  (0.21 ns)
	'add' operation ('add_ln49_190', sha1/sha256_impl1.cpp:49) [3033]  (0.731 ns)
	'add' operation ('add_ln49_191', sha1/sha256_impl1.cpp:49) [3034]  (0.731 ns)
	'add' operation ('add_ln54_47', sha1/sha256_impl1.cpp:54) [3050]  (0.88 ns)
	'xor' operation ('xor_ln49_193', sha1/sha256_impl1.cpp:49) [3063]  (0.21 ns)
	'add' operation ('add_ln49_194', sha1/sha256_impl1.cpp:49) [3070]  (0.731 ns)

 <State 46>: 7.13ns
The critical path consists of the following:
	'and' operation ('and_ln49_48', sha1/sha256_impl1.cpp:49) [3064]  (0 ns)
	'xor' operation ('xor_ln49_195', sha1/sha256_impl1.cpp:49) [3067]  (0.21 ns)
	'add' operation ('add_ln49_192', sha1/sha256_impl1.cpp:49) [3068]  (0 ns)
	'add' operation ('add_ln49_195', sha1/sha256_impl1.cpp:49) [3071]  (0.731 ns)
	'add' operation ('add_ln54_48', sha1/sha256_impl1.cpp:54) [3087]  (0.88 ns)
	'xor' operation ('xor_ln49_197', sha1/sha256_impl1.cpp:49) [3100]  (0.21 ns)
	'add' operation ('add_ln49_198', sha1/sha256_impl1.cpp:49) [3107]  (0.731 ns)
	'add' operation ('add_ln49_199', sha1/sha256_impl1.cpp:49) [3108]  (0.731 ns)
	'add' operation ('add_ln54_49', sha1/sha256_impl1.cpp:54) [3124]  (0.88 ns)
	'xor' operation ('xor_ln49_201', sha1/sha256_impl1.cpp:49) [3137]  (0.21 ns)
	'add' operation ('add_ln49_202', sha1/sha256_impl1.cpp:49) [3144]  (0.731 ns)
	'add' operation ('add_ln49_203', sha1/sha256_impl1.cpp:49) [3145]  (0.731 ns)
	'add' operation ('add_ln54_50', sha1/sha256_impl1.cpp:54) [3161]  (0.88 ns)
	'xor' operation ('xor_ln49_205', sha1/sha256_impl1.cpp:49) [3174]  (0.21 ns)

 <State 47>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_205', sha1/sha256_impl1.cpp:49) [3180]  (0 ns)
	'add' operation ('add_ln49_206', sha1/sha256_impl1.cpp:49) [3181]  (0.731 ns)
	'add' operation ('add_ln49_207', sha1/sha256_impl1.cpp:49) [3182]  (0.731 ns)
	'add' operation ('add_ln54_51', sha1/sha256_impl1.cpp:54) [3198]  (0.88 ns)
	'xor' operation ('xor_ln49_208', sha1/sha256_impl1.cpp:49) [3210]  (0 ns)
	'xor' operation ('xor_ln49_209', sha1/sha256_impl1.cpp:49) [3211]  (0.21 ns)
	'add' operation ('add_ln49_210', sha1/sha256_impl1.cpp:49) [3218]  (0.731 ns)
	'add' operation ('add_ln49_211', sha1/sha256_impl1.cpp:49) [3219]  (0.731 ns)
	'add' operation ('add_ln54_52', sha1/sha256_impl1.cpp:54) [3235]  (0.88 ns)
	'xor' operation ('xor_ln49_212', sha1/sha256_impl1.cpp:49) [3247]  (0 ns)
	'xor' operation ('xor_ln49_213', sha1/sha256_impl1.cpp:49) [3248]  (0.21 ns)
	'add' operation ('add_ln49_214', sha1/sha256_impl1.cpp:49) [3255]  (0.731 ns)
	'add' operation ('add_ln49_215', sha1/sha256_impl1.cpp:49) [3256]  (0.731 ns)

 <State 48>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln54_53', sha1/sha256_impl1.cpp:54) [3272]  (0.88 ns)
	'xor' operation ('xor_ln49_217', sha1/sha256_impl1.cpp:49) [3285]  (0.21 ns)
	'add' operation ('add_ln49_218', sha1/sha256_impl1.cpp:49) [3292]  (0.731 ns)
	'add' operation ('add_ln49_219', sha1/sha256_impl1.cpp:49) [3293]  (0.731 ns)
	'add' operation ('add_ln54_54', sha1/sha256_impl1.cpp:54) [3309]  (0.88 ns)
	'xor' operation ('xor_ln49_221', sha1/sha256_impl1.cpp:49) [3322]  (0.21 ns)
	'add' operation ('add_ln49_222', sha1/sha256_impl1.cpp:49) [3329]  (0.731 ns)
	'add' operation ('add_ln49_223', sha1/sha256_impl1.cpp:49) [3330]  (0.731 ns)
	'add' operation ('add_ln54_55', sha1/sha256_impl1.cpp:54) [3346]  (0.88 ns)
	'xor' operation ('xor_ln49_225', sha1/sha256_impl1.cpp:49) [3359]  (0.21 ns)
	'add' operation ('add_ln49_226', sha1/sha256_impl1.cpp:49) [3366]  (0.731 ns)

 <State 49>: 7.13ns
The critical path consists of the following:
	'and' operation ('and_ln49_56', sha1/sha256_impl1.cpp:49) [3360]  (0 ns)
	'xor' operation ('xor_ln49_227', sha1/sha256_impl1.cpp:49) [3363]  (0.21 ns)
	'add' operation ('add_ln49_224', sha1/sha256_impl1.cpp:49) [3364]  (0 ns)
	'add' operation ('add_ln49_227', sha1/sha256_impl1.cpp:49) [3367]  (0.731 ns)
	'add' operation ('add_ln54_56', sha1/sha256_impl1.cpp:54) [3383]  (0.88 ns)
	'xor' operation ('xor_ln49_229', sha1/sha256_impl1.cpp:49) [3396]  (0.21 ns)
	'add' operation ('add_ln49_230', sha1/sha256_impl1.cpp:49) [3403]  (0.731 ns)
	'add' operation ('add_ln49_231', sha1/sha256_impl1.cpp:49) [3404]  (0.731 ns)
	'add' operation ('add_ln54_57', sha1/sha256_impl1.cpp:54) [3420]  (0.88 ns)
	'xor' operation ('xor_ln49_233', sha1/sha256_impl1.cpp:49) [3433]  (0.21 ns)
	'add' operation ('add_ln49_233', sha1/sha256_impl1.cpp:49) [3439]  (0 ns)
	'add' operation ('add_ln49_234', sha1/sha256_impl1.cpp:49) [3440]  (0.731 ns)
	'add' operation ('add_ln49_235', sha1/sha256_impl1.cpp:49) [3441]  (0.731 ns)
	'add' operation ('add_ln54_58', sha1/sha256_impl1.cpp:54) [3457]  (0.88 ns)
	'xor' operation ('xor_ln49_237', sha1/sha256_impl1.cpp:49) [3470]  (0.21 ns)

 <State 50>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln49_237', sha1/sha256_impl1.cpp:49) [3476]  (0 ns)
	'add' operation ('add_ln49_238', sha1/sha256_impl1.cpp:49) [3477]  (0.731 ns)
	'add' operation ('add_ln49_239', sha1/sha256_impl1.cpp:49) [3478]  (0.731 ns)
	'add' operation ('add_ln54_59', sha1/sha256_impl1.cpp:54) [3494]  (0.88 ns)
	'xor' operation ('xor_ln49_241', sha1/sha256_impl1.cpp:49) [3507]  (0.21 ns)
	'add' operation ('add_ln49_241', sha1/sha256_impl1.cpp:49) [3513]  (0 ns)
	'add' operation ('add_ln49_242', sha1/sha256_impl1.cpp:49) [3514]  (0.731 ns)
	'add' operation ('add_ln49_243', sha1/sha256_impl1.cpp:49) [3515]  (0.731 ns)
	'add' operation ('add_ln54_60', sha1/sha256_impl1.cpp:54) [3531]  (0.88 ns)
	'xor' operation ('xor_ln49_245', sha1/sha256_impl1.cpp:49) [3544]  (0.21 ns)
	'add' operation ('add_ln49_245', sha1/sha256_impl1.cpp:49) [3550]  (0 ns)
	'add' operation ('add_ln49_246', sha1/sha256_impl1.cpp:49) [3551]  (0.731 ns)
	'add' operation ('add_ln49_247', sha1/sha256_impl1.cpp:49) [3552]  (0.731 ns)

 <State 51>: 6.59ns
The critical path consists of the following:
	'add' operation ('add_ln54_61', sha1/sha256_impl1.cpp:54) [3568]  (0.88 ns)
	'and' operation ('and_ln49_62', sha1/sha256_impl1.cpp:49) [3582]  (0 ns)
	'xor' operation ('xor_ln49_251', sha1/sha256_impl1.cpp:49) [3585]  (0 ns)
	'add' operation ('add_ln49_248', sha1/sha256_impl1.cpp:49) [3586]  (0.88 ns)
	'add' operation ('add_ln49_250', sha1/sha256_impl1.cpp:49) [3588]  (0 ns)
	'add' operation ('add_ln49_252', sha1/sha256_impl1.cpp:49) [3592]  (0.731 ns)
	'add' operation ('add_ln54_62', sha1/sha256_impl1.cpp:54) [3608]  (0.88 ns)
	'and' operation ('and_ln49_63', sha1/sha256_impl1.cpp:49) [3622]  (0 ns)
	'xor' operation ('xor_ln49_255', sha1/sha256_impl1.cpp:49) [3625]  (0 ns)
	'add' operation ('add_ln49_256', sha1/sha256_impl1.cpp:49) [3626]  (0.88 ns)
	'add' operation ('add_ln49_258', sha1/sha256_impl1.cpp:49) [3628]  (0 ns)
	'add' operation ('add_ln49_255', sha1/sha256_impl1.cpp:49) [3632]  (0.731 ns)
	'add' operation ('add_ln61_2', sha1/sha256_impl1.cpp:61) [3649]  (0.88 ns)
	'add' operation ('add_ln61', sha1/sha256_impl1.cpp:61) [3650]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
