$date
  Mon Oct 10 14:07:56 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ffd_tb $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ q $end
$var reg 1 % qb $end
$scope module uut $end
$var reg 1 & d $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) q $end
$var reg 1 * qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
0(
U)
U*
#10000000
1"
0$
1%
1'
0)
1*
#20000000
0"
0'
#40000000
1!
1"
1$
0%
1&
1'
1)
0*
#70000000
#80000000
