#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027082419f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000027082685ad0_0 .net "PC", 31 0, L_00000270827083a0;  1 drivers
v00000270826862f0_0 .net "cycles_consumed", 31 0, v0000027082684f90_0;  1 drivers
v0000027082685d50_0 .var "input_clk", 0 0;
v0000027082685df0_0 .var "rst", 0 0;
S_000002708232d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000027082419f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000270825c1610 .functor NOR 1, v0000027082685d50_0, v00000270826671a0_0, C4<0>, C4<0>;
L_00000270825c10d0 .functor AND 1, v000002708264ea80_0, v000002708264e1c0_0, C4<1>, C4<1>;
L_00000270825c0ce0 .functor AND 1, L_00000270825c10d0, L_0000027082685f30, C4<1>, C4<1>;
L_00000270825c1450 .functor AND 1, v0000027082640500_0, v00000270826414a0_0, C4<1>, C4<1>;
L_00000270825c2100 .functor AND 1, L_00000270825c1450, L_0000027082686610, C4<1>, C4<1>;
L_00000270825c09d0 .functor AND 1, v0000027082669040_0, v0000027082667740_0, C4<1>, C4<1>;
L_00000270825c0e30 .functor AND 1, L_00000270825c09d0, L_0000027082686390, C4<1>, C4<1>;
L_00000270825c11b0 .functor AND 1, v000002708264ea80_0, v000002708264e1c0_0, C4<1>, C4<1>;
L_00000270825c0b20 .functor AND 1, L_00000270825c11b0, L_0000027082684130, C4<1>, C4<1>;
L_00000270825c1840 .functor AND 1, v0000027082640500_0, v00000270826414a0_0, C4<1>, C4<1>;
L_00000270825c0730 .functor AND 1, L_00000270825c1840, L_00000270826841d0, C4<1>, C4<1>;
L_00000270825c0d50 .functor AND 1, v0000027082669040_0, v0000027082667740_0, C4<1>, C4<1>;
L_00000270825c1220 .functor AND 1, L_00000270825c0d50, L_00000270826844f0, C4<1>, C4<1>;
L_0000027082687c20 .functor NOT 1, L_00000270825c1610, C4<0>, C4<0>, C4<0>;
L_0000027082687670 .functor NOT 1, L_00000270825c1610, C4<0>, C4<0>, C4<0>;
L_000002708269bca0 .functor NOT 1, L_00000270825c1610, C4<0>, C4<0>, C4<0>;
L_000002708269b990 .functor NOT 1, L_00000270825c1610, C4<0>, C4<0>, C4<0>;
L_000002708269ba70 .functor NOT 1, L_00000270825c1610, C4<0>, C4<0>, C4<0>;
L_00000270827083a0 .functor BUFZ 32, v000002708266c100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027082667600_0 .net "EX1_ALU_OPER1", 31 0, L_0000027082688e80;  1 drivers
v0000027082667240_0 .net "EX1_ALU_OPER2", 31 0, L_000002708269ce90;  1 drivers
v0000027082668960_0 .net "EX1_PC", 31 0, v0000027082651000_0;  1 drivers
v0000027082667ce0_0 .net "EX1_PFC", 31 0, v0000027082650560_0;  1 drivers
v0000027082668e60_0 .net "EX1_PFC_to_IF", 31 0, L_0000027082682970;  1 drivers
v0000027082667f60_0 .net "EX1_forward_to_B", 31 0, v0000027082650420_0;  1 drivers
v0000027082668000_0 .net "EX1_is_beq", 0 0, v00000270826504c0_0;  1 drivers
v0000027082669220_0 .net "EX1_is_bne", 0 0, v00000270826506a0_0;  1 drivers
v000002708266b2a0_0 .net "EX1_is_jal", 0 0, v00000270826509c0_0;  1 drivers
v000002708266b340_0 .net "EX1_is_jr", 0 0, v0000027082650ba0_0;  1 drivers
v000002708266b980_0 .net "EX1_is_oper2_immed", 0 0, v0000027082651140_0;  1 drivers
v000002708266a9e0_0 .net "EX1_memread", 0 0, v0000027082650d80_0;  1 drivers
v000002708266a1c0_0 .net "EX1_memwrite", 0 0, v0000027082650740_0;  1 drivers
v000002708266a440_0 .net "EX1_opcode", 11 0, v0000027082650b00_0;  1 drivers
v0000027082669360_0 .net "EX1_predicted", 0 0, v0000027082650e20_0;  1 drivers
v000002708266ab20_0 .net "EX1_rd_ind", 4 0, v00000270826511e0_0;  1 drivers
v000002708266a260_0 .net "EX1_rd_indzero", 0 0, v0000027082650ec0_0;  1 drivers
v0000027082669720_0 .net "EX1_regwrite", 0 0, v00000270826510a0_0;  1 drivers
v000002708266abc0_0 .net "EX1_rs1", 31 0, v0000027082651280_0;  1 drivers
v000002708266a4e0_0 .net "EX1_rs1_ind", 4 0, v0000027082651320_0;  1 drivers
v000002708266b5c0_0 .net "EX1_rs2", 31 0, v00000270826513c0_0;  1 drivers
v0000027082669400_0 .net "EX1_rs2_ind", 4 0, v0000027082651500_0;  1 drivers
v000002708266a080_0 .net "EX1_rs2_out", 31 0, L_000002708269b6f0;  1 drivers
v000002708266a6c0_0 .net "EX2_ALU_OPER1", 31 0, v000002708264dd60_0;  1 drivers
v00000270826697c0_0 .net "EX2_ALU_OPER2", 31 0, v000002708264fac0_0;  1 drivers
v000002708266a580_0 .net "EX2_ALU_OUT", 31 0, L_0000027082682f10;  1 drivers
v000002708266b660_0 .net "EX2_PC", 31 0, v000002708264e260_0;  1 drivers
v0000027082669ea0_0 .net "EX2_PFC_to_IF", 31 0, v000002708264e300_0;  1 drivers
v000002708266a940_0 .net "EX2_forward_to_B", 31 0, v000002708264e3a0_0;  1 drivers
v0000027082669f40_0 .net "EX2_is_beq", 0 0, v000002708264fd40_0;  1 drivers
v000002708266b3e0_0 .net "EX2_is_bne", 0 0, v000002708264eb20_0;  1 drivers
v000002708266b840_0 .net "EX2_is_jal", 0 0, v000002708264e440_0;  1 drivers
v000002708266a620_0 .net "EX2_is_jr", 0 0, v000002708264da40_0;  1 drivers
v00000270826699a0_0 .net "EX2_is_oper2_immed", 0 0, v000002708264ebc0_0;  1 drivers
v000002708266b200_0 .net "EX2_memread", 0 0, v000002708264fb60_0;  1 drivers
v000002708266b020_0 .net "EX2_memwrite", 0 0, v000002708264dc20_0;  1 drivers
v000002708266a760_0 .net "EX2_opcode", 11 0, v000002708264f200_0;  1 drivers
v000002708266a800_0 .net "EX2_predicted", 0 0, v000002708264e120_0;  1 drivers
v0000027082669860_0 .net "EX2_rd_ind", 4 0, v000002708264e9e0_0;  1 drivers
v000002708266b700_0 .net "EX2_rd_indzero", 0 0, v000002708264e1c0_0;  1 drivers
v000002708266aa80_0 .net "EX2_regwrite", 0 0, v000002708264ea80_0;  1 drivers
v000002708266a120_0 .net "EX2_rs1", 31 0, v000002708264ee40_0;  1 drivers
v0000027082669fe0_0 .net "EX2_rs1_ind", 4 0, v000002708264f020_0;  1 drivers
v0000027082669a40_0 .net "EX2_rs2_ind", 4 0, v000002708264f340_0;  1 drivers
v000002708266ba20_0 .net "EX2_rs2_out", 31 0, v000002708264f7a0_0;  1 drivers
v000002708266a300_0 .net "ID_INST", 31 0, v0000027082659df0_0;  1 drivers
v000002708266a3a0_0 .net "ID_PC", 31 0, v0000027082659f30_0;  1 drivers
v000002708266ae40_0 .net "ID_PFC_to_EX", 31 0, L_00000270826802b0;  1 drivers
v000002708266a8a0_0 .net "ID_PFC_to_IF", 31 0, L_0000027082680850;  1 drivers
v000002708266ac60_0 .net "ID_forward_to_B", 31 0, L_0000027082681070;  1 drivers
v000002708266ada0_0 .net "ID_is_beq", 0 0, L_000002708267f270;  1 drivers
v000002708266af80_0 .net "ID_is_bne", 0 0, L_00000270826814d0;  1 drivers
v000002708266ad00_0 .net "ID_is_j", 0 0, L_000002708267fa90;  1 drivers
v000002708266b480_0 .net "ID_is_jal", 0 0, L_0000027082680670;  1 drivers
v000002708266aee0_0 .net "ID_is_jr", 0 0, L_000002708267f3b0;  1 drivers
v000002708266b0c0_0 .net "ID_is_oper2_immed", 0 0, L_0000027082687520;  1 drivers
v0000027082669900_0 .net "ID_memread", 0 0, L_0000027082681750;  1 drivers
v0000027082669680_0 .net "ID_memwrite", 0 0, L_0000027082681890;  1 drivers
v0000027082669540_0 .net "ID_opcode", 11 0, v000002708266be80_0;  1 drivers
v000002708266b160_0 .net "ID_predicted", 0 0, v0000027082654a30_0;  1 drivers
v000002708266b520_0 .net "ID_rd_ind", 4 0, v000002708266c560_0;  1 drivers
v000002708266b8e0_0 .net "ID_regwrite", 0 0, L_000002708267fdb0;  1 drivers
v000002708266b7a0_0 .net "ID_rs1", 31 0, v0000027082659710_0;  1 drivers
v000002708266bac0_0 .net "ID_rs1_ind", 4 0, v000002708266bd40_0;  1 drivers
v00000270826694a0_0 .net "ID_rs2", 31 0, v00000270826583b0_0;  1 drivers
v00000270826695e0_0 .net "ID_rs2_ind", 4 0, v000002708266daa0_0;  1 drivers
v0000027082669ae0_0 .net "IF_INST", 31 0, L_0000027082687ad0;  1 drivers
v0000027082669b80_0 .net "IF_pc", 31 0, v000002708266c100_0;  1 drivers
v0000027082669c20_0 .net "MEM_ALU_OUT", 31 0, v0000027082641180_0;  1 drivers
v0000027082669cc0_0 .net "MEM_Data_mem_out", 31 0, v00000270826686e0_0;  1 drivers
v0000027082669d60_0 .net "MEM_memread", 0 0, v0000027082640780_0;  1 drivers
v0000027082669e00_0 .net "MEM_memwrite", 0 0, v0000027082640aa0_0;  1 drivers
v0000027082684810_0 .net "MEM_opcode", 11 0, v0000027082641400_0;  1 drivers
v0000027082685e90_0 .net "MEM_rd_ind", 4 0, v0000027082641a40_0;  1 drivers
v0000027082684630_0 .net "MEM_rd_indzero", 0 0, v00000270826414a0_0;  1 drivers
v0000027082686750_0 .net "MEM_regwrite", 0 0, v0000027082640500_0;  1 drivers
v00000270826846d0_0 .net "MEM_rs2", 31 0, v00000270826405a0_0;  1 drivers
v0000027082685b70_0 .net "PC", 31 0, L_00000270827083a0;  alias, 1 drivers
v0000027082685990_0 .net "STALL_ID1_FLUSH", 0 0, v0000027082652d70_0;  1 drivers
v0000027082684270_0 .net "STALL_ID2_FLUSH", 0 0, v0000027082653e50_0;  1 drivers
v0000027082685cb0_0 .net "STALL_IF_FLUSH", 0 0, v0000027082654fd0_0;  1 drivers
v00000270826850d0_0 .net "WB_ALU_OUT", 31 0, v0000027082666fc0_0;  1 drivers
v00000270826843b0_0 .net "WB_Data_mem_out", 31 0, v0000027082666c00_0;  1 drivers
v0000027082685170_0 .net "WB_memread", 0 0, v00000270826676a0_0;  1 drivers
v00000270826848b0_0 .net "WB_rd_ind", 4 0, v0000027082668280_0;  1 drivers
v0000027082684a90_0 .net "WB_rd_indzero", 0 0, v0000027082667740_0;  1 drivers
v0000027082686430_0 .net "WB_regwrite", 0 0, v0000027082669040_0;  1 drivers
v0000027082686070_0 .net "Wrong_prediction", 0 0, L_000002708269b840;  1 drivers
v0000027082684590_0 .net *"_ivl_1", 0 0, L_00000270825c10d0;  1 drivers
v0000027082684db0_0 .net *"_ivl_13", 0 0, L_00000270825c09d0;  1 drivers
v0000027082685c10_0 .net *"_ivl_14", 0 0, L_0000027082686390;  1 drivers
v00000270826867f0_0 .net *"_ivl_19", 0 0, L_00000270825c11b0;  1 drivers
v0000027082684770_0 .net *"_ivl_2", 0 0, L_0000027082685f30;  1 drivers
v0000027082685350_0 .net *"_ivl_20", 0 0, L_0000027082684130;  1 drivers
v0000027082684e50_0 .net *"_ivl_25", 0 0, L_00000270825c1840;  1 drivers
v00000270826864d0_0 .net *"_ivl_26", 0 0, L_00000270826841d0;  1 drivers
v0000027082684ef0_0 .net *"_ivl_31", 0 0, L_00000270825c0d50;  1 drivers
v00000270826849f0_0 .net *"_ivl_32", 0 0, L_00000270826844f0;  1 drivers
v0000027082684950_0 .net *"_ivl_40", 31 0, L_000002708267f590;  1 drivers
L_00000270826a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082686570_0 .net *"_ivl_43", 26 0, L_00000270826a0c58;  1 drivers
L_00000270826a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270826852b0_0 .net/2u *"_ivl_44", 31 0, L_00000270826a0ca0;  1 drivers
v0000027082684b30_0 .net *"_ivl_52", 31 0, L_00000270826f0490;  1 drivers
L_00000270826a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270826853f0_0 .net *"_ivl_55", 26 0, L_00000270826a0d30;  1 drivers
L_00000270826a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082684bd0_0 .net/2u *"_ivl_56", 31 0, L_00000270826a0d78;  1 drivers
v00000270826858f0_0 .net *"_ivl_7", 0 0, L_00000270825c1450;  1 drivers
v0000027082684450_0 .net *"_ivl_8", 0 0, L_0000027082686610;  1 drivers
v0000027082685210_0 .net "alu_selA", 1 0, L_0000027082686890;  1 drivers
v00000270826861b0_0 .net "alu_selB", 1 0, L_0000027082686c50;  1 drivers
v0000027082685850_0 .net "clk", 0 0, L_00000270825c1610;  1 drivers
v0000027082684f90_0 .var "cycles_consumed", 31 0;
v0000027082684c70_0 .net "exhaz", 0 0, L_00000270825c2100;  1 drivers
v00000270826855d0_0 .net "exhaz2", 0 0, L_00000270825c0730;  1 drivers
v0000027082685490_0 .net "hlt", 0 0, v00000270826671a0_0;  1 drivers
v0000027082685710_0 .net "idhaz", 0 0, L_00000270825c0ce0;  1 drivers
v00000270826866b0_0 .net "idhaz2", 0 0, L_00000270825c0b20;  1 drivers
v0000027082685a30_0 .net "if_id_write", 0 0, v0000027082656470_0;  1 drivers
v0000027082685530_0 .net "input_clk", 0 0, v0000027082685d50_0;  1 drivers
v0000027082685fd0_0 .net "is_branch_and_taken", 0 0, L_0000027082687d70;  1 drivers
v0000027082684d10_0 .net "memhaz", 0 0, L_00000270825c0e30;  1 drivers
v0000027082685670_0 .net "memhaz2", 0 0, L_00000270825c1220;  1 drivers
v0000027082686250_0 .net "pc_src", 2 0, L_0000027082680490;  1 drivers
v0000027082684310_0 .net "pc_write", 0 0, v0000027082655c50_0;  1 drivers
v00000270826857b0_0 .net "rst", 0 0, v0000027082685df0_0;  1 drivers
v0000027082685030_0 .net "store_rs2_forward", 1 0, L_0000027082686cf0;  1 drivers
v0000027082686110_0 .net "wdata_to_reg_file", 31 0, L_0000027082709280;  1 drivers
E_00000270825dae70/0 .event negedge, v00000270826545d0_0;
E_00000270825dae70/1 .event posedge, v0000027082641220_0;
E_00000270825dae70 .event/or E_00000270825dae70/0, E_00000270825dae70/1;
L_0000027082685f30 .cmp/eq 5, v000002708264e9e0_0, v0000027082651320_0;
L_0000027082686610 .cmp/eq 5, v0000027082641a40_0, v0000027082651320_0;
L_0000027082686390 .cmp/eq 5, v0000027082668280_0, v0000027082651320_0;
L_0000027082684130 .cmp/eq 5, v000002708264e9e0_0, v0000027082651500_0;
L_00000270826841d0 .cmp/eq 5, v0000027082641a40_0, v0000027082651500_0;
L_00000270826844f0 .cmp/eq 5, v0000027082668280_0, v0000027082651500_0;
L_000002708267f590 .concat [ 5 27 0 0], v000002708266c560_0, L_00000270826a0c58;
L_000002708267fd10 .cmp/ne 32, L_000002708267f590, L_00000270826a0ca0;
L_00000270826f0490 .concat [ 5 27 0 0], v000002708264e9e0_0, L_00000270826a0d30;
L_00000270826f0c10 .cmp/ne 32, L_00000270826f0490, L_00000270826a0d78;
S_000002708232d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000270825c1760 .functor NOT 1, L_00000270825c2100, C4<0>, C4<0>, C4<0>;
L_00000270825c17d0 .functor AND 1, L_00000270825c0e30, L_00000270825c1760, C4<1>, C4<1>;
L_00000270825c0a40 .functor OR 1, L_00000270825c0ce0, L_00000270825c17d0, C4<0>, C4<0>;
L_00000270825c2170 .functor OR 1, L_00000270825c0ce0, L_00000270825c2100, C4<0>, C4<0>;
v00000270825e7d60_0 .net *"_ivl_12", 0 0, L_00000270825c2170;  1 drivers
v00000270825e6b40_0 .net *"_ivl_2", 0 0, L_00000270825c1760;  1 drivers
v00000270825e6a00_0 .net *"_ivl_5", 0 0, L_00000270825c17d0;  1 drivers
v00000270825e6c80_0 .net *"_ivl_7", 0 0, L_00000270825c0a40;  1 drivers
v00000270825e8080_0 .net "alu_selA", 1 0, L_0000027082686890;  alias, 1 drivers
v00000270825e8120_0 .net "exhaz", 0 0, L_00000270825c2100;  alias, 1 drivers
v00000270825e7680_0 .net "idhaz", 0 0, L_00000270825c0ce0;  alias, 1 drivers
v00000270825e6be0_0 .net "memhaz", 0 0, L_00000270825c0e30;  alias, 1 drivers
L_0000027082686890 .concat8 [ 1 1 0 0], L_00000270825c0a40, L_00000270825c2170;
S_00000270823269c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000270825c08f0 .functor NOT 1, L_00000270825c0730, C4<0>, C4<0>, C4<0>;
L_00000270825c0dc0 .functor AND 1, L_00000270825c1220, L_00000270825c08f0, C4<1>, C4<1>;
L_00000270825c18b0 .functor OR 1, L_00000270825c0b20, L_00000270825c0dc0, C4<0>, C4<0>;
L_00000270825c1300 .functor NOT 1, v0000027082651140_0, C4<0>, C4<0>, C4<0>;
L_00000270825c0ea0 .functor AND 1, L_00000270825c18b0, L_00000270825c1300, C4<1>, C4<1>;
L_00000270825c14c0 .functor OR 1, L_00000270825c0b20, L_00000270825c0730, C4<0>, C4<0>;
L_00000270825c1920 .functor NOT 1, v0000027082651140_0, C4<0>, C4<0>, C4<0>;
L_00000270825c2410 .functor AND 1, L_00000270825c14c0, L_00000270825c1920, C4<1>, C4<1>;
v00000270825e7a40_0 .net "EX1_is_oper2_immed", 0 0, v0000027082651140_0;  alias, 1 drivers
v00000270825e6aa0_0 .net *"_ivl_11", 0 0, L_00000270825c0ea0;  1 drivers
v00000270825e72c0_0 .net *"_ivl_16", 0 0, L_00000270825c14c0;  1 drivers
v00000270825e7ae0_0 .net *"_ivl_17", 0 0, L_00000270825c1920;  1 drivers
v00000270825e7720_0 .net *"_ivl_2", 0 0, L_00000270825c08f0;  1 drivers
v00000270825e6d20_0 .net *"_ivl_20", 0 0, L_00000270825c2410;  1 drivers
v00000270825e6f00_0 .net *"_ivl_5", 0 0, L_00000270825c0dc0;  1 drivers
v00000270825e7f40_0 .net *"_ivl_7", 0 0, L_00000270825c18b0;  1 drivers
v00000270825e7180_0 .net *"_ivl_8", 0 0, L_00000270825c1300;  1 drivers
v00000270825e81c0_0 .net "alu_selB", 1 0, L_0000027082686c50;  alias, 1 drivers
v00000270825e7fe0_0 .net "exhaz", 0 0, L_00000270825c0730;  alias, 1 drivers
v00000270825e8260_0 .net "idhaz", 0 0, L_00000270825c0b20;  alias, 1 drivers
v00000270825e8300_0 .net "memhaz", 0 0, L_00000270825c1220;  alias, 1 drivers
L_0000027082686c50 .concat8 [ 1 1 0 0], L_00000270825c0ea0, L_00000270825c2410;
S_0000027082326b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000270825c2640 .functor NOT 1, L_00000270825c0730, C4<0>, C4<0>, C4<0>;
L_00000270825c23a0 .functor AND 1, L_00000270825c1220, L_00000270825c2640, C4<1>, C4<1>;
L_00000270825c24f0 .functor OR 1, L_00000270825c0b20, L_00000270825c23a0, C4<0>, C4<0>;
L_00000270825c2560 .functor OR 1, L_00000270825c0b20, L_00000270825c0730, C4<0>, C4<0>;
v00000270825e8440_0 .net *"_ivl_12", 0 0, L_00000270825c2560;  1 drivers
v00000270825e6820_0 .net *"_ivl_2", 0 0, L_00000270825c2640;  1 drivers
v00000270825e68c0_0 .net *"_ivl_5", 0 0, L_00000270825c23a0;  1 drivers
v00000270825e6dc0_0 .net *"_ivl_7", 0 0, L_00000270825c24f0;  1 drivers
v00000270825e6fa0_0 .net "exhaz", 0 0, L_00000270825c0730;  alias, 1 drivers
v00000270825e7040_0 .net "idhaz", 0 0, L_00000270825c0b20;  alias, 1 drivers
v0000027082563a20_0 .net "memhaz", 0 0, L_00000270825c1220;  alias, 1 drivers
v0000027082562940_0 .net "store_rs2_forward", 1 0, L_0000027082686cf0;  alias, 1 drivers
L_0000027082686cf0 .concat8 [ 1 1 0 0], L_00000270825c24f0, L_00000270825c2560;
S_0000027082409aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000027082562bc0_0 .net "EX_ALU_OUT", 31 0, L_0000027082682f10;  alias, 1 drivers
v0000027082562d00_0 .net "EX_memread", 0 0, v000002708264fb60_0;  alias, 1 drivers
v000002708254e830_0 .net "EX_memwrite", 0 0, v000002708264dc20_0;  alias, 1 drivers
v000002708254eab0_0 .net "EX_opcode", 11 0, v000002708264f200_0;  alias, 1 drivers
v0000027082641360_0 .net "EX_rd_ind", 4 0, v000002708264e9e0_0;  alias, 1 drivers
v0000027082641040_0 .net "EX_rd_indzero", 0 0, L_00000270826f0c10;  1 drivers
v00000270826406e0_0 .net "EX_regwrite", 0 0, v000002708264ea80_0;  alias, 1 drivers
v0000027082640460_0 .net "EX_rs2_out", 31 0, v000002708264f7a0_0;  alias, 1 drivers
v0000027082641180_0 .var "MEM_ALU_OUT", 31 0;
v0000027082640780_0 .var "MEM_memread", 0 0;
v0000027082640aa0_0 .var "MEM_memwrite", 0 0;
v0000027082641400_0 .var "MEM_opcode", 11 0;
v0000027082641a40_0 .var "MEM_rd_ind", 4 0;
v00000270826414a0_0 .var "MEM_rd_indzero", 0 0;
v0000027082640500_0 .var "MEM_regwrite", 0 0;
v00000270826405a0_0 .var "MEM_rs2", 31 0;
v0000027082640a00_0 .net "clk", 0 0, L_000002708269b990;  1 drivers
v0000027082641220_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
E_00000270825daff0 .event posedge, v0000027082641220_0, v0000027082640a00_0;
S_0000027082409c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000270823f1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000270823f14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000270823f1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000270823f1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000270823f1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000270823f15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000270823f15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000270823f1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000270823f1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000270823f1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000270823f16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000270823f16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000270823f1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000270823f1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000270823f17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000270823f17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000270823f1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000270823f1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000270823f1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000270823f18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000270823f18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000270823f1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000270823f1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000270823f1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000270823f19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002708269cd40 .functor XOR 1, L_000002708269b680, v000002708264e120_0, C4<0>, C4<0>;
L_000002708269cdb0 .functor NOT 1, L_000002708269cd40, C4<0>, C4<0>, C4<0>;
L_000002708269b760 .functor OR 1, v0000027082685df0_0, L_000002708269cdb0, C4<0>, C4<0>;
L_000002708269b840 .functor NOT 1, L_000002708269b760, C4<0>, C4<0>, C4<0>;
v0000027082644290_0 .net "ALU_OP", 3 0, v0000027082642d50_0;  1 drivers
v0000027082642990_0 .net "BranchDecision", 0 0, L_000002708269b680;  1 drivers
v0000027082642670_0 .net "CF", 0 0, v0000027082642c10_0;  1 drivers
v00000270826441f0_0 .net "EX_opcode", 11 0, v000002708264f200_0;  alias, 1 drivers
v0000027082644010_0 .net "Wrong_prediction", 0 0, L_000002708269b840;  alias, 1 drivers
v0000027082641bd0_0 .net "ZF", 0 0, L_000002708269c090;  1 drivers
L_00000270826a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027082642710_0 .net/2u *"_ivl_0", 31 0, L_00000270826a0ce8;  1 drivers
v0000027082642f30_0 .net *"_ivl_11", 0 0, L_000002708269b760;  1 drivers
v0000027082642490_0 .net *"_ivl_2", 31 0, L_0000027082682c90;  1 drivers
v0000027082643cf0_0 .net *"_ivl_6", 0 0, L_000002708269cd40;  1 drivers
v0000027082644150_0 .net *"_ivl_8", 0 0, L_000002708269cdb0;  1 drivers
v0000027082641db0_0 .net "alu_out", 31 0, L_0000027082682f10;  alias, 1 drivers
v0000027082643890_0 .net "alu_outw", 31 0, v0000027082643610_0;  1 drivers
v0000027082642ad0_0 .net "is_beq", 0 0, v000002708264fd40_0;  alias, 1 drivers
v0000027082642a30_0 .net "is_bne", 0 0, v000002708264eb20_0;  alias, 1 drivers
v0000027082643b10_0 .net "is_jal", 0 0, v000002708264e440_0;  alias, 1 drivers
v0000027082643d90_0 .net "oper1", 31 0, v000002708264dd60_0;  alias, 1 drivers
v0000027082641e50_0 .net "oper2", 31 0, v000002708264fac0_0;  alias, 1 drivers
v0000027082641ef0_0 .net "pc", 31 0, v000002708264e260_0;  alias, 1 drivers
v0000027082643070_0 .net "predicted", 0 0, v000002708264e120_0;  alias, 1 drivers
v0000027082643570_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
L_0000027082682c90 .arith/sum 32, v000002708264e260_0, L_00000270826a0ce8;
L_0000027082682f10 .functor MUXZ 32, v0000027082643610_0, L_0000027082682c90, v000002708264e440_0, C4<>;
S_0000027082450140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000027082409c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002708269cb80 .functor AND 1, v000002708264fd40_0, L_000002708269caa0, C4<1>, C4<1>;
L_000002708269cbf0 .functor NOT 1, L_000002708269caa0, C4<0>, C4<0>, C4<0>;
L_000002708269cc60 .functor AND 1, v000002708264eb20_0, L_000002708269cbf0, C4<1>, C4<1>;
L_000002708269b680 .functor OR 1, L_000002708269cb80, L_000002708269cc60, C4<0>, C4<0>;
v0000027082642170_0 .net "BranchDecision", 0 0, L_000002708269b680;  alias, 1 drivers
v00000270826422b0_0 .net *"_ivl_2", 0 0, L_000002708269cbf0;  1 drivers
v0000027082642850_0 .net "is_beq", 0 0, v000002708264fd40_0;  alias, 1 drivers
v0000027082642350_0 .net "is_beq_taken", 0 0, L_000002708269cb80;  1 drivers
v00000270826428f0_0 .net "is_bne", 0 0, v000002708264eb20_0;  alias, 1 drivers
v00000270826434d0_0 .net "is_bne_taken", 0 0, L_000002708269cc60;  1 drivers
v00000270826423f0_0 .net "is_eq", 0 0, L_000002708269caa0;  1 drivers
v0000027082641d10_0 .net "oper1", 31 0, v000002708264dd60_0;  alias, 1 drivers
v0000027082643390_0 .net "oper2", 31 0, v000002708264fac0_0;  alias, 1 drivers
S_00000270824502d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000027082450140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002708269c330 .functor XOR 1, L_0000027082683190, L_0000027082683870, C4<0>, C4<0>;
L_000002708269cf70 .functor XOR 1, L_0000027082683230, L_0000027082683b90, C4<0>, C4<0>;
L_000002708269cb10 .functor XOR 1, L_00000270826832d0, L_0000027082683410, C4<0>, C4<0>;
L_000002708269be60 .functor XOR 1, L_00000270826834b0, L_00000270826839b0, C4<0>, C4<0>;
L_000002708269c950 .functor XOR 1, L_0000027082683550, L_0000027082683910, C4<0>, C4<0>;
L_000002708269bfb0 .functor XOR 1, L_0000027082683a50, L_0000027082683af0, C4<0>, C4<0>;
L_000002708269c4f0 .functor XOR 1, L_00000270826f6bb0, L_00000270826f7650, C4<0>, C4<0>;
L_000002708269c410 .functor XOR 1, L_00000270826f7330, L_00000270826f5530, C4<0>, C4<0>;
L_000002708269ccd0 .functor XOR 1, L_00000270826f7510, L_00000270826f6c50, C4<0>, C4<0>;
L_000002708269b3e0 .functor XOR 1, L_00000270826f6750, L_00000270826f6cf0, C4<0>, C4<0>;
L_000002708269c560 .functor XOR 1, L_00000270826f6d90, L_00000270826f5490, C4<0>, C4<0>;
L_000002708269cf00 .functor XOR 1, L_00000270826f6890, L_00000270826f50d0, C4<0>, C4<0>;
L_000002708269c640 .functor XOR 1, L_00000270826f5b70, L_00000270826f7470, C4<0>, C4<0>;
L_000002708269c020 .functor XOR 1, L_00000270826f6e30, L_00000270826f6110, C4<0>, C4<0>;
L_000002708269c100 .functor XOR 1, L_00000270826f5fd0, L_00000270826f73d0, C4<0>, C4<0>;
L_000002708269c170 .functor XOR 1, L_00000270826f5c10, L_00000270826f67f0, C4<0>, C4<0>;
L_000002708269c5d0 .functor XOR 1, L_00000270826f4f90, L_00000270826f76f0, C4<0>, C4<0>;
L_000002708269c6b0 .functor XOR 1, L_00000270826f5670, L_00000270826f6ed0, C4<0>, C4<0>;
L_000002708269b7d0 .functor XOR 1, L_00000270826f6610, L_00000270826f6b10, C4<0>, C4<0>;
L_000002708269c720 .functor XOR 1, L_00000270826f7290, L_00000270826f6a70, C4<0>, C4<0>;
L_000002708269b530 .functor XOR 1, L_00000270826f69d0, L_00000270826f5ad0, C4<0>, C4<0>;
L_000002708269b920 .functor XOR 1, L_00000270826f6070, L_00000270826f6f70, C4<0>, C4<0>;
L_000002708269c790 .functor XOR 1, L_00000270826f6930, L_00000270826f5170, C4<0>, C4<0>;
L_000002708269bed0 .functor XOR 1, L_00000270826f75b0, L_00000270826f5030, C4<0>, C4<0>;
L_000002708269bdf0 .functor XOR 1, L_00000270826f5d50, L_00000270826f7010, C4<0>, C4<0>;
L_000002708269ca30 .functor XOR 1, L_00000270826f61b0, L_00000270826f70b0, C4<0>, C4<0>;
L_000002708269bae0 .functor XOR 1, L_00000270826f5850, L_00000270826f58f0, C4<0>, C4<0>;
L_000002708269b450 .functor XOR 1, L_00000270826f7150, L_00000270826f71f0, C4<0>, C4<0>;
L_000002708269b5a0 .functor XOR 1, L_00000270826f5df0, L_00000270826f5210, C4<0>, C4<0>;
L_000002708269b610 .functor XOR 1, L_00000270826f5cb0, L_00000270826f66b0, C4<0>, C4<0>;
L_000002708269c870 .functor XOR 1, L_00000270826f52b0, L_00000270826f5990, C4<0>, C4<0>;
L_000002708269c8e0 .functor XOR 1, L_00000270826f5350, L_00000270826f53f0, C4<0>, C4<0>;
L_000002708269caa0/0/0 .functor OR 1, L_00000270826f55d0, L_00000270826f5e90, L_00000270826f5710, L_00000270826f57b0;
L_000002708269caa0/0/4 .functor OR 1, L_00000270826f5a30, L_00000270826f5f30, L_00000270826f6250, L_00000270826f62f0;
L_000002708269caa0/0/8 .functor OR 1, L_00000270826f6430, L_00000270826f64d0, L_00000270826f6570, L_00000270826f7ab0;
L_000002708269caa0/0/12 .functor OR 1, L_00000270826f78d0, L_00000270826f7d30, L_00000270826f7830, L_00000270826f7970;
L_000002708269caa0/0/16 .functor OR 1, L_00000270826f7b50, L_00000270826f7bf0, L_00000270826f7c90, L_00000270826f7dd0;
L_000002708269caa0/0/20 .functor OR 1, L_00000270826f7e70, L_00000270826f7790, L_00000270826f7a10, L_00000270826f1a70;
L_000002708269caa0/0/24 .functor OR 1, L_00000270826f00d0, L_00000270826f0170, L_00000270826f1bb0, L_00000270826f19d0;
L_000002708269caa0/0/28 .functor OR 1, L_00000270826f0ad0, L_00000270826f0670, L_00000270826f08f0, L_00000270826f1070;
L_000002708269caa0/1/0 .functor OR 1, L_000002708269caa0/0/0, L_000002708269caa0/0/4, L_000002708269caa0/0/8, L_000002708269caa0/0/12;
L_000002708269caa0/1/4 .functor OR 1, L_000002708269caa0/0/16, L_000002708269caa0/0/20, L_000002708269caa0/0/24, L_000002708269caa0/0/28;
L_000002708269caa0 .functor NOR 1, L_000002708269caa0/1/0, L_000002708269caa0/1/4, C4<0>, C4<0>;
v0000027082640640_0 .net *"_ivl_0", 0 0, L_000002708269c330;  1 drivers
v0000027082640960_0 .net *"_ivl_101", 0 0, L_00000270826f76f0;  1 drivers
v0000027082640dc0_0 .net *"_ivl_102", 0 0, L_000002708269c6b0;  1 drivers
v00000270826417c0_0 .net *"_ivl_105", 0 0, L_00000270826f5670;  1 drivers
v0000027082640e60_0 .net *"_ivl_107", 0 0, L_00000270826f6ed0;  1 drivers
v0000027082640be0_0 .net *"_ivl_108", 0 0, L_000002708269b7d0;  1 drivers
v0000027082640820_0 .net *"_ivl_11", 0 0, L_0000027082683b90;  1 drivers
v00000270826419a0_0 .net *"_ivl_111", 0 0, L_00000270826f6610;  1 drivers
v00000270826410e0_0 .net *"_ivl_113", 0 0, L_00000270826f6b10;  1 drivers
v0000027082640b40_0 .net *"_ivl_114", 0 0, L_000002708269c720;  1 drivers
v00000270826403c0_0 .net *"_ivl_117", 0 0, L_00000270826f7290;  1 drivers
v00000270826408c0_0 .net *"_ivl_119", 0 0, L_00000270826f6a70;  1 drivers
v0000027082640d20_0 .net *"_ivl_12", 0 0, L_000002708269cb10;  1 drivers
v0000027082641720_0 .net *"_ivl_120", 0 0, L_000002708269b530;  1 drivers
v0000027082640f00_0 .net *"_ivl_123", 0 0, L_00000270826f69d0;  1 drivers
v00000270826412c0_0 .net *"_ivl_125", 0 0, L_00000270826f5ad0;  1 drivers
v0000027082641540_0 .net *"_ivl_126", 0 0, L_000002708269b920;  1 drivers
v00000270826415e0_0 .net *"_ivl_129", 0 0, L_00000270826f6070;  1 drivers
v0000027082640fa0_0 .net *"_ivl_131", 0 0, L_00000270826f6f70;  1 drivers
v0000027082641680_0 .net *"_ivl_132", 0 0, L_000002708269c790;  1 drivers
v0000027082641860_0 .net *"_ivl_135", 0 0, L_00000270826f6930;  1 drivers
v0000027082641900_0 .net *"_ivl_137", 0 0, L_00000270826f5170;  1 drivers
v000002708263dee0_0 .net *"_ivl_138", 0 0, L_000002708269bed0;  1 drivers
v00000270826401e0_0 .net *"_ivl_141", 0 0, L_00000270826f75b0;  1 drivers
v000002708263f060_0 .net *"_ivl_143", 0 0, L_00000270826f5030;  1 drivers
v000002708263dda0_0 .net *"_ivl_144", 0 0, L_000002708269bdf0;  1 drivers
v000002708263e840_0 .net *"_ivl_147", 0 0, L_00000270826f5d50;  1 drivers
v000002708263f380_0 .net *"_ivl_149", 0 0, L_00000270826f7010;  1 drivers
v000002708263ea20_0 .net *"_ivl_15", 0 0, L_00000270826832d0;  1 drivers
v000002708263df80_0 .net *"_ivl_150", 0 0, L_000002708269ca30;  1 drivers
v000002708263e3e0_0 .net *"_ivl_153", 0 0, L_00000270826f61b0;  1 drivers
v000002708263e340_0 .net *"_ivl_155", 0 0, L_00000270826f70b0;  1 drivers
v000002708263f600_0 .net *"_ivl_156", 0 0, L_000002708269bae0;  1 drivers
v000002708263fba0_0 .net *"_ivl_159", 0 0, L_00000270826f5850;  1 drivers
v000002708263ef20_0 .net *"_ivl_161", 0 0, L_00000270826f58f0;  1 drivers
v000002708263f100_0 .net *"_ivl_162", 0 0, L_000002708269b450;  1 drivers
v000002708263fe20_0 .net *"_ivl_165", 0 0, L_00000270826f7150;  1 drivers
v000002708263e700_0 .net *"_ivl_167", 0 0, L_00000270826f71f0;  1 drivers
v000002708263e8e0_0 .net *"_ivl_168", 0 0, L_000002708269b5a0;  1 drivers
v000002708263fb00_0 .net *"_ivl_17", 0 0, L_0000027082683410;  1 drivers
v000002708263eca0_0 .net *"_ivl_171", 0 0, L_00000270826f5df0;  1 drivers
v000002708263ff60_0 .net *"_ivl_173", 0 0, L_00000270826f5210;  1 drivers
v0000027082640280_0 .net *"_ivl_174", 0 0, L_000002708269b610;  1 drivers
v000002708263fc40_0 .net *"_ivl_177", 0 0, L_00000270826f5cb0;  1 drivers
v000002708263f920_0 .net *"_ivl_179", 0 0, L_00000270826f66b0;  1 drivers
v000002708263f6a0_0 .net *"_ivl_18", 0 0, L_000002708269be60;  1 drivers
v000002708263ed40_0 .net *"_ivl_180", 0 0, L_000002708269c870;  1 drivers
v000002708263e980_0 .net *"_ivl_183", 0 0, L_00000270826f52b0;  1 drivers
v000002708263e2a0_0 .net *"_ivl_185", 0 0, L_00000270826f5990;  1 drivers
v0000027082640320_0 .net *"_ivl_186", 0 0, L_000002708269c8e0;  1 drivers
v000002708263eac0_0 .net *"_ivl_190", 0 0, L_00000270826f5350;  1 drivers
v000002708263dc60_0 .net *"_ivl_192", 0 0, L_00000270826f53f0;  1 drivers
v000002708263f420_0 .net *"_ivl_194", 0 0, L_00000270826f55d0;  1 drivers
v000002708263e7a0_0 .net *"_ivl_196", 0 0, L_00000270826f5e90;  1 drivers
v000002708263f1a0_0 .net *"_ivl_198", 0 0, L_00000270826f5710;  1 drivers
v000002708263ec00_0 .net *"_ivl_200", 0 0, L_00000270826f57b0;  1 drivers
v000002708263f9c0_0 .net *"_ivl_202", 0 0, L_00000270826f5a30;  1 drivers
v000002708263de40_0 .net *"_ivl_204", 0 0, L_00000270826f5f30;  1 drivers
v000002708263f4c0_0 .net *"_ivl_206", 0 0, L_00000270826f6250;  1 drivers
v000002708263efc0_0 .net *"_ivl_208", 0 0, L_00000270826f62f0;  1 drivers
v000002708263eb60_0 .net *"_ivl_21", 0 0, L_00000270826834b0;  1 drivers
v000002708263f240_0 .net *"_ivl_210", 0 0, L_00000270826f6430;  1 drivers
v000002708263fec0_0 .net *"_ivl_212", 0 0, L_00000270826f64d0;  1 drivers
v000002708263ede0_0 .net *"_ivl_214", 0 0, L_00000270826f6570;  1 drivers
v000002708263e020_0 .net *"_ivl_216", 0 0, L_00000270826f7ab0;  1 drivers
v000002708263ee80_0 .net *"_ivl_218", 0 0, L_00000270826f78d0;  1 drivers
v000002708263f560_0 .net *"_ivl_220", 0 0, L_00000270826f7d30;  1 drivers
v000002708263f2e0_0 .net *"_ivl_222", 0 0, L_00000270826f7830;  1 drivers
v000002708263fce0_0 .net *"_ivl_224", 0 0, L_00000270826f7970;  1 drivers
v000002708263fd80_0 .net *"_ivl_226", 0 0, L_00000270826f7b50;  1 drivers
v000002708263e0c0_0 .net *"_ivl_228", 0 0, L_00000270826f7bf0;  1 drivers
v000002708263e200_0 .net *"_ivl_23", 0 0, L_00000270826839b0;  1 drivers
v000002708263f740_0 .net *"_ivl_230", 0 0, L_00000270826f7c90;  1 drivers
v0000027082640000_0 .net *"_ivl_232", 0 0, L_00000270826f7dd0;  1 drivers
v000002708263e160_0 .net *"_ivl_234", 0 0, L_00000270826f7e70;  1 drivers
v000002708263dbc0_0 .net *"_ivl_236", 0 0, L_00000270826f7790;  1 drivers
v000002708263e520_0 .net *"_ivl_238", 0 0, L_00000270826f7a10;  1 drivers
v000002708263e480_0 .net *"_ivl_24", 0 0, L_000002708269c950;  1 drivers
v000002708263f7e0_0 .net *"_ivl_240", 0 0, L_00000270826f1a70;  1 drivers
v000002708263f880_0 .net *"_ivl_242", 0 0, L_00000270826f00d0;  1 drivers
v000002708263fa60_0 .net *"_ivl_244", 0 0, L_00000270826f0170;  1 drivers
v00000270826400a0_0 .net *"_ivl_246", 0 0, L_00000270826f1bb0;  1 drivers
v0000027082640140_0 .net *"_ivl_248", 0 0, L_00000270826f19d0;  1 drivers
v000002708263e660_0 .net *"_ivl_250", 0 0, L_00000270826f0ad0;  1 drivers
v000002708263e5c0_0 .net *"_ivl_252", 0 0, L_00000270826f0670;  1 drivers
v000002708263dd00_0 .net *"_ivl_254", 0 0, L_00000270826f08f0;  1 drivers
v0000027082563ac0_0 .net *"_ivl_256", 0 0, L_00000270826f1070;  1 drivers
v0000027082644790_0 .net *"_ivl_27", 0 0, L_0000027082683550;  1 drivers
v0000027082645870_0 .net *"_ivl_29", 0 0, L_0000027082683910;  1 drivers
v0000027082644dd0_0 .net *"_ivl_3", 0 0, L_0000027082683190;  1 drivers
v00000270826448d0_0 .net *"_ivl_30", 0 0, L_000002708269bfb0;  1 drivers
v0000027082644e70_0 .net *"_ivl_33", 0 0, L_0000027082683a50;  1 drivers
v0000027082644830_0 .net *"_ivl_35", 0 0, L_0000027082683af0;  1 drivers
v0000027082645190_0 .net *"_ivl_36", 0 0, L_000002708269c4f0;  1 drivers
v00000270826459b0_0 .net *"_ivl_39", 0 0, L_00000270826f6bb0;  1 drivers
v0000027082645690_0 .net *"_ivl_41", 0 0, L_00000270826f7650;  1 drivers
v0000027082644b50_0 .net *"_ivl_42", 0 0, L_000002708269c410;  1 drivers
v0000027082644970_0 .net *"_ivl_45", 0 0, L_00000270826f7330;  1 drivers
v0000027082645a50_0 .net *"_ivl_47", 0 0, L_00000270826f5530;  1 drivers
v0000027082645910_0 .net *"_ivl_48", 0 0, L_000002708269ccd0;  1 drivers
v00000270826443d0_0 .net *"_ivl_5", 0 0, L_0000027082683870;  1 drivers
v0000027082644c90_0 .net *"_ivl_51", 0 0, L_00000270826f7510;  1 drivers
v0000027082644470_0 .net *"_ivl_53", 0 0, L_00000270826f6c50;  1 drivers
v0000027082644a10_0 .net *"_ivl_54", 0 0, L_000002708269b3e0;  1 drivers
v00000270826446f0_0 .net *"_ivl_57", 0 0, L_00000270826f6750;  1 drivers
v0000027082645730_0 .net *"_ivl_59", 0 0, L_00000270826f6cf0;  1 drivers
v00000270826457d0_0 .net *"_ivl_6", 0 0, L_000002708269cf70;  1 drivers
v0000027082644f10_0 .net *"_ivl_60", 0 0, L_000002708269c560;  1 drivers
v0000027082644fb0_0 .net *"_ivl_63", 0 0, L_00000270826f6d90;  1 drivers
v0000027082644510_0 .net *"_ivl_65", 0 0, L_00000270826f5490;  1 drivers
v0000027082644ab0_0 .net *"_ivl_66", 0 0, L_000002708269cf00;  1 drivers
v0000027082644bf0_0 .net *"_ivl_69", 0 0, L_00000270826f6890;  1 drivers
v00000270826450f0_0 .net *"_ivl_71", 0 0, L_00000270826f50d0;  1 drivers
v0000027082645230_0 .net *"_ivl_72", 0 0, L_000002708269c640;  1 drivers
v00000270826452d0_0 .net *"_ivl_75", 0 0, L_00000270826f5b70;  1 drivers
v0000027082644d30_0 .net *"_ivl_77", 0 0, L_00000270826f7470;  1 drivers
v00000270826445b0_0 .net *"_ivl_78", 0 0, L_000002708269c020;  1 drivers
v0000027082644650_0 .net *"_ivl_81", 0 0, L_00000270826f6e30;  1 drivers
v0000027082645050_0 .net *"_ivl_83", 0 0, L_00000270826f6110;  1 drivers
v0000027082645370_0 .net *"_ivl_84", 0 0, L_000002708269c100;  1 drivers
v0000027082645410_0 .net *"_ivl_87", 0 0, L_00000270826f5fd0;  1 drivers
v00000270826454b0_0 .net *"_ivl_89", 0 0, L_00000270826f73d0;  1 drivers
v0000027082645550_0 .net *"_ivl_9", 0 0, L_0000027082683230;  1 drivers
v00000270826455f0_0 .net *"_ivl_90", 0 0, L_000002708269c170;  1 drivers
v0000027082641c70_0 .net *"_ivl_93", 0 0, L_00000270826f5c10;  1 drivers
v0000027082643250_0 .net *"_ivl_95", 0 0, L_00000270826f67f0;  1 drivers
v00000270826431b0_0 .net *"_ivl_96", 0 0, L_000002708269c5d0;  1 drivers
v00000270826427b0_0 .net *"_ivl_99", 0 0, L_00000270826f4f90;  1 drivers
v00000270826432f0_0 .net "a", 31 0, v000002708264dd60_0;  alias, 1 drivers
v0000027082642210_0 .net "b", 31 0, v000002708264fac0_0;  alias, 1 drivers
v00000270826436b0_0 .net "out", 0 0, L_000002708269caa0;  alias, 1 drivers
v0000027082642cb0_0 .net "temp", 31 0, L_00000270826f6390;  1 drivers
L_0000027082683190 .part v000002708264dd60_0, 0, 1;
L_0000027082683870 .part v000002708264fac0_0, 0, 1;
L_0000027082683230 .part v000002708264dd60_0, 1, 1;
L_0000027082683b90 .part v000002708264fac0_0, 1, 1;
L_00000270826832d0 .part v000002708264dd60_0, 2, 1;
L_0000027082683410 .part v000002708264fac0_0, 2, 1;
L_00000270826834b0 .part v000002708264dd60_0, 3, 1;
L_00000270826839b0 .part v000002708264fac0_0, 3, 1;
L_0000027082683550 .part v000002708264dd60_0, 4, 1;
L_0000027082683910 .part v000002708264fac0_0, 4, 1;
L_0000027082683a50 .part v000002708264dd60_0, 5, 1;
L_0000027082683af0 .part v000002708264fac0_0, 5, 1;
L_00000270826f6bb0 .part v000002708264dd60_0, 6, 1;
L_00000270826f7650 .part v000002708264fac0_0, 6, 1;
L_00000270826f7330 .part v000002708264dd60_0, 7, 1;
L_00000270826f5530 .part v000002708264fac0_0, 7, 1;
L_00000270826f7510 .part v000002708264dd60_0, 8, 1;
L_00000270826f6c50 .part v000002708264fac0_0, 8, 1;
L_00000270826f6750 .part v000002708264dd60_0, 9, 1;
L_00000270826f6cf0 .part v000002708264fac0_0, 9, 1;
L_00000270826f6d90 .part v000002708264dd60_0, 10, 1;
L_00000270826f5490 .part v000002708264fac0_0, 10, 1;
L_00000270826f6890 .part v000002708264dd60_0, 11, 1;
L_00000270826f50d0 .part v000002708264fac0_0, 11, 1;
L_00000270826f5b70 .part v000002708264dd60_0, 12, 1;
L_00000270826f7470 .part v000002708264fac0_0, 12, 1;
L_00000270826f6e30 .part v000002708264dd60_0, 13, 1;
L_00000270826f6110 .part v000002708264fac0_0, 13, 1;
L_00000270826f5fd0 .part v000002708264dd60_0, 14, 1;
L_00000270826f73d0 .part v000002708264fac0_0, 14, 1;
L_00000270826f5c10 .part v000002708264dd60_0, 15, 1;
L_00000270826f67f0 .part v000002708264fac0_0, 15, 1;
L_00000270826f4f90 .part v000002708264dd60_0, 16, 1;
L_00000270826f76f0 .part v000002708264fac0_0, 16, 1;
L_00000270826f5670 .part v000002708264dd60_0, 17, 1;
L_00000270826f6ed0 .part v000002708264fac0_0, 17, 1;
L_00000270826f6610 .part v000002708264dd60_0, 18, 1;
L_00000270826f6b10 .part v000002708264fac0_0, 18, 1;
L_00000270826f7290 .part v000002708264dd60_0, 19, 1;
L_00000270826f6a70 .part v000002708264fac0_0, 19, 1;
L_00000270826f69d0 .part v000002708264dd60_0, 20, 1;
L_00000270826f5ad0 .part v000002708264fac0_0, 20, 1;
L_00000270826f6070 .part v000002708264dd60_0, 21, 1;
L_00000270826f6f70 .part v000002708264fac0_0, 21, 1;
L_00000270826f6930 .part v000002708264dd60_0, 22, 1;
L_00000270826f5170 .part v000002708264fac0_0, 22, 1;
L_00000270826f75b0 .part v000002708264dd60_0, 23, 1;
L_00000270826f5030 .part v000002708264fac0_0, 23, 1;
L_00000270826f5d50 .part v000002708264dd60_0, 24, 1;
L_00000270826f7010 .part v000002708264fac0_0, 24, 1;
L_00000270826f61b0 .part v000002708264dd60_0, 25, 1;
L_00000270826f70b0 .part v000002708264fac0_0, 25, 1;
L_00000270826f5850 .part v000002708264dd60_0, 26, 1;
L_00000270826f58f0 .part v000002708264fac0_0, 26, 1;
L_00000270826f7150 .part v000002708264dd60_0, 27, 1;
L_00000270826f71f0 .part v000002708264fac0_0, 27, 1;
L_00000270826f5df0 .part v000002708264dd60_0, 28, 1;
L_00000270826f5210 .part v000002708264fac0_0, 28, 1;
L_00000270826f5cb0 .part v000002708264dd60_0, 29, 1;
L_00000270826f66b0 .part v000002708264fac0_0, 29, 1;
L_00000270826f52b0 .part v000002708264dd60_0, 30, 1;
L_00000270826f5990 .part v000002708264fac0_0, 30, 1;
LS_00000270826f6390_0_0 .concat8 [ 1 1 1 1], L_000002708269c330, L_000002708269cf70, L_000002708269cb10, L_000002708269be60;
LS_00000270826f6390_0_4 .concat8 [ 1 1 1 1], L_000002708269c950, L_000002708269bfb0, L_000002708269c4f0, L_000002708269c410;
LS_00000270826f6390_0_8 .concat8 [ 1 1 1 1], L_000002708269ccd0, L_000002708269b3e0, L_000002708269c560, L_000002708269cf00;
LS_00000270826f6390_0_12 .concat8 [ 1 1 1 1], L_000002708269c640, L_000002708269c020, L_000002708269c100, L_000002708269c170;
LS_00000270826f6390_0_16 .concat8 [ 1 1 1 1], L_000002708269c5d0, L_000002708269c6b0, L_000002708269b7d0, L_000002708269c720;
LS_00000270826f6390_0_20 .concat8 [ 1 1 1 1], L_000002708269b530, L_000002708269b920, L_000002708269c790, L_000002708269bed0;
LS_00000270826f6390_0_24 .concat8 [ 1 1 1 1], L_000002708269bdf0, L_000002708269ca30, L_000002708269bae0, L_000002708269b450;
LS_00000270826f6390_0_28 .concat8 [ 1 1 1 1], L_000002708269b5a0, L_000002708269b610, L_000002708269c870, L_000002708269c8e0;
LS_00000270826f6390_1_0 .concat8 [ 4 4 4 4], LS_00000270826f6390_0_0, LS_00000270826f6390_0_4, LS_00000270826f6390_0_8, LS_00000270826f6390_0_12;
LS_00000270826f6390_1_4 .concat8 [ 4 4 4 4], LS_00000270826f6390_0_16, LS_00000270826f6390_0_20, LS_00000270826f6390_0_24, LS_00000270826f6390_0_28;
L_00000270826f6390 .concat8 [ 16 16 0 0], LS_00000270826f6390_1_0, LS_00000270826f6390_1_4;
L_00000270826f5350 .part v000002708264dd60_0, 31, 1;
L_00000270826f53f0 .part v000002708264fac0_0, 31, 1;
L_00000270826f55d0 .part L_00000270826f6390, 0, 1;
L_00000270826f5e90 .part L_00000270826f6390, 1, 1;
L_00000270826f5710 .part L_00000270826f6390, 2, 1;
L_00000270826f57b0 .part L_00000270826f6390, 3, 1;
L_00000270826f5a30 .part L_00000270826f6390, 4, 1;
L_00000270826f5f30 .part L_00000270826f6390, 5, 1;
L_00000270826f6250 .part L_00000270826f6390, 6, 1;
L_00000270826f62f0 .part L_00000270826f6390, 7, 1;
L_00000270826f6430 .part L_00000270826f6390, 8, 1;
L_00000270826f64d0 .part L_00000270826f6390, 9, 1;
L_00000270826f6570 .part L_00000270826f6390, 10, 1;
L_00000270826f7ab0 .part L_00000270826f6390, 11, 1;
L_00000270826f78d0 .part L_00000270826f6390, 12, 1;
L_00000270826f7d30 .part L_00000270826f6390, 13, 1;
L_00000270826f7830 .part L_00000270826f6390, 14, 1;
L_00000270826f7970 .part L_00000270826f6390, 15, 1;
L_00000270826f7b50 .part L_00000270826f6390, 16, 1;
L_00000270826f7bf0 .part L_00000270826f6390, 17, 1;
L_00000270826f7c90 .part L_00000270826f6390, 18, 1;
L_00000270826f7dd0 .part L_00000270826f6390, 19, 1;
L_00000270826f7e70 .part L_00000270826f6390, 20, 1;
L_00000270826f7790 .part L_00000270826f6390, 21, 1;
L_00000270826f7a10 .part L_00000270826f6390, 22, 1;
L_00000270826f1a70 .part L_00000270826f6390, 23, 1;
L_00000270826f00d0 .part L_00000270826f6390, 24, 1;
L_00000270826f0170 .part L_00000270826f6390, 25, 1;
L_00000270826f1bb0 .part L_00000270826f6390, 26, 1;
L_00000270826f19d0 .part L_00000270826f6390, 27, 1;
L_00000270826f0ad0 .part L_00000270826f6390, 28, 1;
L_00000270826f0670 .part L_00000270826f6390, 29, 1;
L_00000270826f08f0 .part L_00000270826f6390, 30, 1;
L_00000270826f1070 .part L_00000270826f6390, 31, 1;
S_0000027082408200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000027082409c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000270825db5f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002708269c090 .functor NOT 1, L_00000270826837d0, C4<0>, C4<0>, C4<0>;
v0000027082642fd0_0 .net "A", 31 0, v000002708264dd60_0;  alias, 1 drivers
v00000270826425d0_0 .net "ALUOP", 3 0, v0000027082642d50_0;  alias, 1 drivers
v0000027082644330_0 .net "B", 31 0, v000002708264fac0_0;  alias, 1 drivers
v0000027082642c10_0 .var "CF", 0 0;
v0000027082643430_0 .net "ZF", 0 0, L_000002708269c090;  alias, 1 drivers
v00000270826437f0_0 .net *"_ivl_1", 0 0, L_00000270826837d0;  1 drivers
v0000027082643610_0 .var "res", 31 0;
E_00000270825db7b0 .event anyedge, v00000270826425d0_0, v00000270826432f0_0, v0000027082642210_0, v0000027082642c10_0;
L_00000270826837d0 .reduce/or v0000027082643610_0;
S_0000027082408390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000027082409c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000027082646390 .param/l "add" 0 9 6, C4<000000100000>;
P_00000270826463c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027082646400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027082646438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027082646470 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000270826464a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000270826464e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027082646518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027082646550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027082646588 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000270826465c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000270826465f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027082646630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027082646668 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000270826466a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000270826466d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027082646710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027082646748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027082646780 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000270826467b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000270826467f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027082646828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027082646860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027082646898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000270826468d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027082642d50_0 .var "ALU_OP", 3 0;
v0000027082643bb0_0 .net "opcode", 11 0, v000002708264f200_0;  alias, 1 drivers
E_00000270825dab70 .event anyedge, v000002708254eab0_0;
S_000002708244d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000270826515a0_0 .net "EX1_forward_to_B", 31 0, v0000027082650420_0;  alias, 1 drivers
v00000270826507e0_0 .net "EX_PFC", 31 0, v0000027082650560_0;  alias, 1 drivers
v0000027082650c40_0 .net "EX_PFC_to_IF", 31 0, L_0000027082682970;  alias, 1 drivers
v0000027082651460_0 .net "alu_selA", 1 0, L_0000027082686890;  alias, 1 drivers
v0000027082650a60_0 .net "alu_selB", 1 0, L_0000027082686c50;  alias, 1 drivers
v0000027082651820_0 .net "ex_haz", 31 0, v0000027082641180_0;  alias, 1 drivers
v0000027082650f60_0 .net "id_haz", 31 0, L_0000027082682f10;  alias, 1 drivers
v0000027082650880_0 .net "is_jr", 0 0, v0000027082650ba0_0;  alias, 1 drivers
v0000027082650920_0 .net "mem_haz", 31 0, L_0000027082709280;  alias, 1 drivers
v0000027082650240_0 .net "oper1", 31 0, L_0000027082688e80;  alias, 1 drivers
v0000027082651780_0 .net "oper2", 31 0, L_000002708269ce90;  alias, 1 drivers
v00000270826502e0_0 .net "pc", 31 0, v0000027082651000_0;  alias, 1 drivers
v00000270826516e0_0 .net "rs1", 31 0, v0000027082651280_0;  alias, 1 drivers
v0000027082650380_0 .net "rs2_in", 31 0, v00000270826513c0_0;  alias, 1 drivers
v0000027082650ce0_0 .net "rs2_out", 31 0, L_000002708269b6f0;  alias, 1 drivers
v0000027082650600_0 .net "store_rs2_forward", 1 0, L_0000027082686cf0;  alias, 1 drivers
L_0000027082682970 .functor MUXZ 32, v0000027082650560_0, L_0000027082688e80, v0000027082650ba0_0, C4<>;
S_000002708244da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002708244d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000270825dab30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000270826885c0 .functor NOT 1, L_0000027082683e10, C4<0>, C4<0>, C4<0>;
L_0000027082688630 .functor NOT 1, L_0000027082681b10, C4<0>, C4<0>, C4<0>;
L_00000270826887f0 .functor NOT 1, L_0000027082683f50, C4<0>, C4<0>, C4<0>;
L_0000027082688a90 .functor NOT 1, L_0000027082682470, C4<0>, C4<0>, C4<0>;
L_0000027082688b00 .functor AND 32, L_0000027082688390, v0000027082651280_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027082687440 .functor AND 32, L_0000027082688780, L_0000027082709280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000270826874b0 .functor OR 32, L_0000027082688b00, L_0000027082687440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000270826876e0 .functor AND 32, L_0000027082688940, v0000027082641180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027082688d30 .functor OR 32, L_00000270826874b0, L_00000270826876e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027082688fd0 .functor AND 32, L_0000027082688b70, L_0000027082682f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027082688e80 .functor OR 32, L_0000027082688d30, L_0000027082688fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027082643a70_0 .net *"_ivl_1", 0 0, L_0000027082683e10;  1 drivers
v00000270826420d0_0 .net *"_ivl_13", 0 0, L_0000027082683f50;  1 drivers
v0000027082643c50_0 .net *"_ivl_14", 0 0, L_00000270826887f0;  1 drivers
v0000027082643e30_0 .net *"_ivl_19", 0 0, L_0000027082682790;  1 drivers
v0000027082643ed0_0 .net *"_ivl_2", 0 0, L_00000270826885c0;  1 drivers
v000002708264b440_0 .net *"_ivl_23", 0 0, L_00000270826835f0;  1 drivers
v000002708264b4e0_0 .net *"_ivl_27", 0 0, L_0000027082682470;  1 drivers
v000002708264b580_0 .net *"_ivl_28", 0 0, L_0000027082688a90;  1 drivers
v000002708264b6c0_0 .net *"_ivl_33", 0 0, L_0000027082681ed0;  1 drivers
v000002708264b300_0 .net *"_ivl_37", 0 0, L_0000027082682830;  1 drivers
v000002708264ab80_0 .net *"_ivl_40", 31 0, L_0000027082688b00;  1 drivers
v000002708264ac20_0 .net *"_ivl_42", 31 0, L_0000027082687440;  1 drivers
v000002708264b3a0_0 .net *"_ivl_44", 31 0, L_00000270826874b0;  1 drivers
v000002708264a540_0 .net *"_ivl_46", 31 0, L_00000270826876e0;  1 drivers
v000002708264a680_0 .net *"_ivl_48", 31 0, L_0000027082688d30;  1 drivers
v000002708264acc0_0 .net *"_ivl_50", 31 0, L_0000027082688fd0;  1 drivers
v000002708264ae00_0 .net *"_ivl_7", 0 0, L_0000027082681b10;  1 drivers
v000002708264a860_0 .net *"_ivl_8", 0 0, L_0000027082688630;  1 drivers
v000002708264aea0_0 .net "ina", 31 0, v0000027082651280_0;  alias, 1 drivers
v000002708264a9a0_0 .net "inb", 31 0, L_0000027082709280;  alias, 1 drivers
v000002708264a360_0 .net "inc", 31 0, v0000027082641180_0;  alias, 1 drivers
v000002708264a5e0_0 .net "ind", 31 0, L_0000027082682f10;  alias, 1 drivers
v000002708264a720_0 .net "out", 31 0, L_0000027082688e80;  alias, 1 drivers
v000002708264b080_0 .net "s0", 31 0, L_0000027082688390;  1 drivers
v000002708264b620_0 .net "s1", 31 0, L_0000027082688780;  1 drivers
v000002708264ad60_0 .net "s2", 31 0, L_0000027082688940;  1 drivers
v000002708264af40_0 .net "s3", 31 0, L_0000027082688b70;  1 drivers
v000002708264b760_0 .net "sel", 1 0, L_0000027082686890;  alias, 1 drivers
L_0000027082683e10 .part L_0000027082686890, 1, 1;
LS_0000027082681d90_0_0 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_4 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_8 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_12 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_16 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_20 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_24 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_0_28 .concat [ 1 1 1 1], L_00000270826885c0, L_00000270826885c0, L_00000270826885c0, L_00000270826885c0;
LS_0000027082681d90_1_0 .concat [ 4 4 4 4], LS_0000027082681d90_0_0, LS_0000027082681d90_0_4, LS_0000027082681d90_0_8, LS_0000027082681d90_0_12;
LS_0000027082681d90_1_4 .concat [ 4 4 4 4], LS_0000027082681d90_0_16, LS_0000027082681d90_0_20, LS_0000027082681d90_0_24, LS_0000027082681d90_0_28;
L_0000027082681d90 .concat [ 16 16 0 0], LS_0000027082681d90_1_0, LS_0000027082681d90_1_4;
L_0000027082681b10 .part L_0000027082686890, 0, 1;
LS_0000027082682ab0_0_0 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_4 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_8 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_12 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_16 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_20 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_24 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_0_28 .concat [ 1 1 1 1], L_0000027082688630, L_0000027082688630, L_0000027082688630, L_0000027082688630;
LS_0000027082682ab0_1_0 .concat [ 4 4 4 4], LS_0000027082682ab0_0_0, LS_0000027082682ab0_0_4, LS_0000027082682ab0_0_8, LS_0000027082682ab0_0_12;
LS_0000027082682ab0_1_4 .concat [ 4 4 4 4], LS_0000027082682ab0_0_16, LS_0000027082682ab0_0_20, LS_0000027082682ab0_0_24, LS_0000027082682ab0_0_28;
L_0000027082682ab0 .concat [ 16 16 0 0], LS_0000027082682ab0_1_0, LS_0000027082682ab0_1_4;
L_0000027082683f50 .part L_0000027082686890, 1, 1;
LS_0000027082682fb0_0_0 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_4 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_8 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_12 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_16 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_20 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_24 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_0_28 .concat [ 1 1 1 1], L_00000270826887f0, L_00000270826887f0, L_00000270826887f0, L_00000270826887f0;
LS_0000027082682fb0_1_0 .concat [ 4 4 4 4], LS_0000027082682fb0_0_0, LS_0000027082682fb0_0_4, LS_0000027082682fb0_0_8, LS_0000027082682fb0_0_12;
LS_0000027082682fb0_1_4 .concat [ 4 4 4 4], LS_0000027082682fb0_0_16, LS_0000027082682fb0_0_20, LS_0000027082682fb0_0_24, LS_0000027082682fb0_0_28;
L_0000027082682fb0 .concat [ 16 16 0 0], LS_0000027082682fb0_1_0, LS_0000027082682fb0_1_4;
L_0000027082682790 .part L_0000027082686890, 0, 1;
LS_0000027082681c50_0_0 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_4 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_8 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_12 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_16 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_20 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_24 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_0_28 .concat [ 1 1 1 1], L_0000027082682790, L_0000027082682790, L_0000027082682790, L_0000027082682790;
LS_0000027082681c50_1_0 .concat [ 4 4 4 4], LS_0000027082681c50_0_0, LS_0000027082681c50_0_4, LS_0000027082681c50_0_8, LS_0000027082681c50_0_12;
LS_0000027082681c50_1_4 .concat [ 4 4 4 4], LS_0000027082681c50_0_16, LS_0000027082681c50_0_20, LS_0000027082681c50_0_24, LS_0000027082681c50_0_28;
L_0000027082681c50 .concat [ 16 16 0 0], LS_0000027082681c50_1_0, LS_0000027082681c50_1_4;
L_00000270826835f0 .part L_0000027082686890, 1, 1;
LS_0000027082681e30_0_0 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_4 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_8 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_12 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_16 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_20 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_24 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_0_28 .concat [ 1 1 1 1], L_00000270826835f0, L_00000270826835f0, L_00000270826835f0, L_00000270826835f0;
LS_0000027082681e30_1_0 .concat [ 4 4 4 4], LS_0000027082681e30_0_0, LS_0000027082681e30_0_4, LS_0000027082681e30_0_8, LS_0000027082681e30_0_12;
LS_0000027082681e30_1_4 .concat [ 4 4 4 4], LS_0000027082681e30_0_16, LS_0000027082681e30_0_20, LS_0000027082681e30_0_24, LS_0000027082681e30_0_28;
L_0000027082681e30 .concat [ 16 16 0 0], LS_0000027082681e30_1_0, LS_0000027082681e30_1_4;
L_0000027082682470 .part L_0000027082686890, 0, 1;
LS_0000027082683050_0_0 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_4 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_8 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_12 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_16 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_20 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_24 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_0_28 .concat [ 1 1 1 1], L_0000027082688a90, L_0000027082688a90, L_0000027082688a90, L_0000027082688a90;
LS_0000027082683050_1_0 .concat [ 4 4 4 4], LS_0000027082683050_0_0, LS_0000027082683050_0_4, LS_0000027082683050_0_8, LS_0000027082683050_0_12;
LS_0000027082683050_1_4 .concat [ 4 4 4 4], LS_0000027082683050_0_16, LS_0000027082683050_0_20, LS_0000027082683050_0_24, LS_0000027082683050_0_28;
L_0000027082683050 .concat [ 16 16 0 0], LS_0000027082683050_1_0, LS_0000027082683050_1_4;
L_0000027082681ed0 .part L_0000027082686890, 1, 1;
LS_0000027082683c30_0_0 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_4 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_8 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_12 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_16 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_20 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_24 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_0_28 .concat [ 1 1 1 1], L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0, L_0000027082681ed0;
LS_0000027082683c30_1_0 .concat [ 4 4 4 4], LS_0000027082683c30_0_0, LS_0000027082683c30_0_4, LS_0000027082683c30_0_8, LS_0000027082683c30_0_12;
LS_0000027082683c30_1_4 .concat [ 4 4 4 4], LS_0000027082683c30_0_16, LS_0000027082683c30_0_20, LS_0000027082683c30_0_24, LS_0000027082683c30_0_28;
L_0000027082683c30 .concat [ 16 16 0 0], LS_0000027082683c30_1_0, LS_0000027082683c30_1_4;
L_0000027082682830 .part L_0000027082686890, 0, 1;
LS_0000027082682650_0_0 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_4 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_8 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_12 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_16 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_20 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_24 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_0_28 .concat [ 1 1 1 1], L_0000027082682830, L_0000027082682830, L_0000027082682830, L_0000027082682830;
LS_0000027082682650_1_0 .concat [ 4 4 4 4], LS_0000027082682650_0_0, LS_0000027082682650_0_4, LS_0000027082682650_0_8, LS_0000027082682650_0_12;
LS_0000027082682650_1_4 .concat [ 4 4 4 4], LS_0000027082682650_0_16, LS_0000027082682650_0_20, LS_0000027082682650_0_24, LS_0000027082682650_0_28;
L_0000027082682650 .concat [ 16 16 0 0], LS_0000027082682650_1_0, LS_0000027082682650_1_4;
S_0000027082440940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002708244da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027082688390 .functor AND 32, L_0000027082681d90, L_0000027082682ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082642df0_0 .net "in1", 31 0, L_0000027082681d90;  1 drivers
v0000027082641f90_0 .net "in2", 31 0, L_0000027082682ab0;  1 drivers
v0000027082642b70_0 .net "out", 31 0, L_0000027082688390;  alias, 1 drivers
S_0000027082440ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002708244da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027082688780 .functor AND 32, L_0000027082682fb0, L_0000027082681c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082643f70_0 .net "in1", 31 0, L_0000027082682fb0;  1 drivers
v0000027082642e90_0 .net "in2", 31 0, L_0000027082681c50;  1 drivers
v0000027082642530_0 .net "out", 31 0, L_0000027082688780;  alias, 1 drivers
S_00000270823ec4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002708244da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027082688940 .functor AND 32, L_0000027082681e30, L_0000027082683050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000270826440b0_0 .net "in1", 31 0, L_0000027082681e30;  1 drivers
v0000027082642030_0 .net "in2", 31 0, L_0000027082683050;  1 drivers
v0000027082643110_0 .net "out", 31 0, L_0000027082688940;  alias, 1 drivers
S_00000270826472c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002708244da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027082688b70 .functor AND 32, L_0000027082683c30, L_0000027082682650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082643750_0 .net "in1", 31 0, L_0000027082683c30;  1 drivers
v0000027082643930_0 .net "in2", 31 0, L_0000027082682650;  1 drivers
v00000270826439d0_0 .net "out", 31 0, L_0000027082688b70;  alias, 1 drivers
S_0000027082647770 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002708244d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000270825da870 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027082689040 .functor NOT 1, L_0000027082683370, C4<0>, C4<0>, C4<0>;
L_0000027082688f60 .functor NOT 1, L_00000270826819d0, C4<0>, C4<0>, C4<0>;
L_0000027082688e10 .functor NOT 1, L_0000027082683eb0, C4<0>, C4<0>, C4<0>;
L_000002708269d280 .functor NOT 1, L_0000027082682bf0, C4<0>, C4<0>, C4<0>;
L_000002708269d1a0 .functor AND 32, L_0000027082688ef0, v0000027082650420_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269d210 .functor AND 32, L_0000027082688da0, L_0000027082709280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269d2f0 .functor OR 32, L_000002708269d1a0, L_000002708269d210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002708269cfe0 .functor AND 32, L_00000270825c0810, v0000027082641180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269d130 .functor OR 32, L_000002708269d2f0, L_000002708269cfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002708269d050 .functor AND 32, L_000002708269d0c0, L_0000027082682f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269ce90 .functor OR 32, L_000002708269d130, L_000002708269d050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002708264b1c0_0 .net *"_ivl_1", 0 0, L_0000027082683370;  1 drivers
v000002708264aa40_0 .net *"_ivl_13", 0 0, L_0000027082683eb0;  1 drivers
v0000027082649d20_0 .net *"_ivl_14", 0 0, L_0000027082688e10;  1 drivers
v0000027082647e80_0 .net *"_ivl_19", 0 0, L_00000270826823d0;  1 drivers
v0000027082649fa0_0 .net *"_ivl_2", 0 0, L_0000027082689040;  1 drivers
v0000027082647c00_0 .net *"_ivl_23", 0 0, L_0000027082681bb0;  1 drivers
v0000027082649dc0_0 .net *"_ivl_27", 0 0, L_0000027082682bf0;  1 drivers
v0000027082648600_0 .net *"_ivl_28", 0 0, L_000002708269d280;  1 drivers
v0000027082647fc0_0 .net *"_ivl_33", 0 0, L_0000027082683730;  1 drivers
v0000027082648380_0 .net *"_ivl_37", 0 0, L_0000027082682510;  1 drivers
v0000027082648420_0 .net *"_ivl_40", 31 0, L_000002708269d1a0;  1 drivers
v0000027082648740_0 .net *"_ivl_42", 31 0, L_000002708269d210;  1 drivers
v0000027082648100_0 .net *"_ivl_44", 31 0, L_000002708269d2f0;  1 drivers
v00000270826484c0_0 .net *"_ivl_46", 31 0, L_000002708269cfe0;  1 drivers
v000002708264a0e0_0 .net *"_ivl_48", 31 0, L_000002708269d130;  1 drivers
v0000027082648560_0 .net *"_ivl_50", 31 0, L_000002708269d050;  1 drivers
v0000027082649a00_0 .net *"_ivl_7", 0 0, L_00000270826819d0;  1 drivers
v0000027082648060_0 .net *"_ivl_8", 0 0, L_0000027082688f60;  1 drivers
v0000027082649140_0 .net "ina", 31 0, v0000027082650420_0;  alias, 1 drivers
v0000027082649f00_0 .net "inb", 31 0, L_0000027082709280;  alias, 1 drivers
v0000027082649aa0_0 .net "inc", 31 0, v0000027082641180_0;  alias, 1 drivers
v00000270826486a0_0 .net "ind", 31 0, L_0000027082682f10;  alias, 1 drivers
v00000270826487e0_0 .net "out", 31 0, L_000002708269ce90;  alias, 1 drivers
v0000027082648e20_0 .net "s0", 31 0, L_0000027082688ef0;  1 drivers
v0000027082649e60_0 .net "s1", 31 0, L_0000027082688da0;  1 drivers
v00000270826481a0_0 .net "s2", 31 0, L_00000270825c0810;  1 drivers
v000002708264a040_0 .net "s3", 31 0, L_000002708269d0c0;  1 drivers
v0000027082648b00_0 .net "sel", 1 0, L_0000027082686c50;  alias, 1 drivers
L_0000027082683370 .part L_0000027082686c50, 1, 1;
LS_0000027082682150_0_0 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_4 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_8 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_12 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_16 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_20 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_24 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_0_28 .concat [ 1 1 1 1], L_0000027082689040, L_0000027082689040, L_0000027082689040, L_0000027082689040;
LS_0000027082682150_1_0 .concat [ 4 4 4 4], LS_0000027082682150_0_0, LS_0000027082682150_0_4, LS_0000027082682150_0_8, LS_0000027082682150_0_12;
LS_0000027082682150_1_4 .concat [ 4 4 4 4], LS_0000027082682150_0_16, LS_0000027082682150_0_20, LS_0000027082682150_0_24, LS_0000027082682150_0_28;
L_0000027082682150 .concat [ 16 16 0 0], LS_0000027082682150_1_0, LS_0000027082682150_1_4;
L_00000270826819d0 .part L_0000027082686c50, 0, 1;
LS_0000027082682e70_0_0 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_4 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_8 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_12 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_16 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_20 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_24 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_0_28 .concat [ 1 1 1 1], L_0000027082688f60, L_0000027082688f60, L_0000027082688f60, L_0000027082688f60;
LS_0000027082682e70_1_0 .concat [ 4 4 4 4], LS_0000027082682e70_0_0, LS_0000027082682e70_0_4, LS_0000027082682e70_0_8, LS_0000027082682e70_0_12;
LS_0000027082682e70_1_4 .concat [ 4 4 4 4], LS_0000027082682e70_0_16, LS_0000027082682e70_0_20, LS_0000027082682e70_0_24, LS_0000027082682e70_0_28;
L_0000027082682e70 .concat [ 16 16 0 0], LS_0000027082682e70_1_0, LS_0000027082682e70_1_4;
L_0000027082683eb0 .part L_0000027082686c50, 1, 1;
LS_0000027082683690_0_0 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_4 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_8 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_12 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_16 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_20 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_24 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_0_28 .concat [ 1 1 1 1], L_0000027082688e10, L_0000027082688e10, L_0000027082688e10, L_0000027082688e10;
LS_0000027082683690_1_0 .concat [ 4 4 4 4], LS_0000027082683690_0_0, LS_0000027082683690_0_4, LS_0000027082683690_0_8, LS_0000027082683690_0_12;
LS_0000027082683690_1_4 .concat [ 4 4 4 4], LS_0000027082683690_0_16, LS_0000027082683690_0_20, LS_0000027082683690_0_24, LS_0000027082683690_0_28;
L_0000027082683690 .concat [ 16 16 0 0], LS_0000027082683690_1_0, LS_0000027082683690_1_4;
L_00000270826823d0 .part L_0000027082686c50, 0, 1;
LS_0000027082681a70_0_0 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_4 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_8 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_12 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_16 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_20 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_24 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_0_28 .concat [ 1 1 1 1], L_00000270826823d0, L_00000270826823d0, L_00000270826823d0, L_00000270826823d0;
LS_0000027082681a70_1_0 .concat [ 4 4 4 4], LS_0000027082681a70_0_0, LS_0000027082681a70_0_4, LS_0000027082681a70_0_8, LS_0000027082681a70_0_12;
LS_0000027082681a70_1_4 .concat [ 4 4 4 4], LS_0000027082681a70_0_16, LS_0000027082681a70_0_20, LS_0000027082681a70_0_24, LS_0000027082681a70_0_28;
L_0000027082681a70 .concat [ 16 16 0 0], LS_0000027082681a70_1_0, LS_0000027082681a70_1_4;
L_0000027082681bb0 .part L_0000027082686c50, 1, 1;
LS_00000270826830f0_0_0 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_4 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_8 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_12 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_16 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_20 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_24 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_0_28 .concat [ 1 1 1 1], L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0, L_0000027082681bb0;
LS_00000270826830f0_1_0 .concat [ 4 4 4 4], LS_00000270826830f0_0_0, LS_00000270826830f0_0_4, LS_00000270826830f0_0_8, LS_00000270826830f0_0_12;
LS_00000270826830f0_1_4 .concat [ 4 4 4 4], LS_00000270826830f0_0_16, LS_00000270826830f0_0_20, LS_00000270826830f0_0_24, LS_00000270826830f0_0_28;
L_00000270826830f0 .concat [ 16 16 0 0], LS_00000270826830f0_1_0, LS_00000270826830f0_1_4;
L_0000027082682bf0 .part L_0000027082686c50, 0, 1;
LS_0000027082683cd0_0_0 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_4 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_8 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_12 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_16 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_20 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_24 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_0_28 .concat [ 1 1 1 1], L_000002708269d280, L_000002708269d280, L_000002708269d280, L_000002708269d280;
LS_0000027082683cd0_1_0 .concat [ 4 4 4 4], LS_0000027082683cd0_0_0, LS_0000027082683cd0_0_4, LS_0000027082683cd0_0_8, LS_0000027082683cd0_0_12;
LS_0000027082683cd0_1_4 .concat [ 4 4 4 4], LS_0000027082683cd0_0_16, LS_0000027082683cd0_0_20, LS_0000027082683cd0_0_24, LS_0000027082683cd0_0_28;
L_0000027082683cd0 .concat [ 16 16 0 0], LS_0000027082683cd0_1_0, LS_0000027082683cd0_1_4;
L_0000027082683730 .part L_0000027082686c50, 1, 1;
LS_0000027082681cf0_0_0 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_4 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_8 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_12 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_16 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_20 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_24 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_0_28 .concat [ 1 1 1 1], L_0000027082683730, L_0000027082683730, L_0000027082683730, L_0000027082683730;
LS_0000027082681cf0_1_0 .concat [ 4 4 4 4], LS_0000027082681cf0_0_0, LS_0000027082681cf0_0_4, LS_0000027082681cf0_0_8, LS_0000027082681cf0_0_12;
LS_0000027082681cf0_1_4 .concat [ 4 4 4 4], LS_0000027082681cf0_0_16, LS_0000027082681cf0_0_20, LS_0000027082681cf0_0_24, LS_0000027082681cf0_0_28;
L_0000027082681cf0 .concat [ 16 16 0 0], LS_0000027082681cf0_1_0, LS_0000027082681cf0_1_4;
L_0000027082682510 .part L_0000027082686c50, 0, 1;
LS_00000270826821f0_0_0 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_4 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_8 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_12 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_16 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_20 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_24 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_0_28 .concat [ 1 1 1 1], L_0000027082682510, L_0000027082682510, L_0000027082682510, L_0000027082682510;
LS_00000270826821f0_1_0 .concat [ 4 4 4 4], LS_00000270826821f0_0_0, LS_00000270826821f0_0_4, LS_00000270826821f0_0_8, LS_00000270826821f0_0_12;
LS_00000270826821f0_1_4 .concat [ 4 4 4 4], LS_00000270826821f0_0_16, LS_00000270826821f0_0_20, LS_00000270826821f0_0_24, LS_00000270826821f0_0_28;
L_00000270826821f0 .concat [ 16 16 0 0], LS_00000270826821f0_1_0, LS_00000270826821f0_1_4;
S_0000027082646fa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027082647770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027082688ef0 .functor AND 32, L_0000027082682150, L_0000027082682e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002708264b260_0 .net "in1", 31 0, L_0000027082682150;  1 drivers
v000002708264b800_0 .net "in2", 31 0, L_0000027082682e70;  1 drivers
v000002708264a220_0 .net "out", 31 0, L_0000027082688ef0;  alias, 1 drivers
S_0000027082647450 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027082647770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027082688da0 .functor AND 32, L_0000027082683690, L_0000027082681a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002708264a180_0 .net "in1", 31 0, L_0000027082683690;  1 drivers
v000002708264aae0_0 .net "in2", 31 0, L_0000027082681a70;  1 drivers
v000002708264afe0_0 .net "out", 31 0, L_0000027082688da0;  alias, 1 drivers
S_0000027082646af0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027082647770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000270825c0810 .functor AND 32, L_00000270826830f0, L_0000027082683cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002708264b120_0 .net "in1", 31 0, L_00000270826830f0;  1 drivers
v000002708264a7c0_0 .net "in2", 31 0, L_0000027082683cd0;  1 drivers
v000002708264a2c0_0 .net "out", 31 0, L_00000270825c0810;  alias, 1 drivers
S_0000027082646960 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027082647770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002708269d0c0 .functor AND 32, L_0000027082681cf0, L_00000270826821f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002708264a400_0 .net "in1", 31 0, L_0000027082681cf0;  1 drivers
v000002708264a4a0_0 .net "in2", 31 0, L_00000270826821f0;  1 drivers
v000002708264a900_0 .net "out", 31 0, L_000002708269d0c0;  alias, 1 drivers
S_0000027082646c80 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002708244d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000270825da9b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002708269ba00 .functor NOT 1, L_0000027082682290, C4<0>, C4<0>, C4<0>;
L_000002708269c480 .functor NOT 1, L_0000027082682d30, C4<0>, C4<0>, C4<0>;
L_000002708269c250 .functor NOT 1, L_0000027082684090, C4<0>, C4<0>, C4<0>;
L_000002708269bd80 .functor NOT 1, L_00000270826828d0, C4<0>, C4<0>, C4<0>;
L_000002708269b4c0 .functor AND 32, L_000002708269bd10, v00000270826513c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269ce20 .functor AND 32, L_000002708269c1e0, L_0000027082709280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269c800 .functor OR 32, L_000002708269b4c0, L_000002708269ce20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002708269c3a0 .functor AND 32, L_000002708269c9c0, v0000027082641180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269bf40 .functor OR 32, L_000002708269c800, L_000002708269c3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002708269c2c0 .functor AND 32, L_000002708269b8b0, L_0000027082682f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269b6f0 .functor OR 32, L_000002708269bf40, L_000002708269c2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000270826489c0_0 .net *"_ivl_1", 0 0, L_0000027082682290;  1 drivers
v00000270826495a0_0 .net *"_ivl_13", 0 0, L_0000027082684090;  1 drivers
v0000027082648f60_0 .net *"_ivl_14", 0 0, L_000002708269c250;  1 drivers
v0000027082647b60_0 .net *"_ivl_19", 0 0, L_0000027082682a10;  1 drivers
v00000270826491e0_0 .net *"_ivl_2", 0 0, L_000002708269ba00;  1 drivers
v0000027082648a60_0 .net *"_ivl_23", 0 0, L_0000027082682330;  1 drivers
v0000027082648ba0_0 .net *"_ivl_27", 0 0, L_00000270826828d0;  1 drivers
v0000027082647f20_0 .net *"_ivl_28", 0 0, L_000002708269bd80;  1 drivers
v00000270826496e0_0 .net *"_ivl_33", 0 0, L_0000027082683d70;  1 drivers
v0000027082649280_0 .net *"_ivl_37", 0 0, L_00000270826820b0;  1 drivers
v0000027082649780_0 .net *"_ivl_40", 31 0, L_000002708269b4c0;  1 drivers
v0000027082648c40_0 .net *"_ivl_42", 31 0, L_000002708269ce20;  1 drivers
v0000027082648ce0_0 .net *"_ivl_44", 31 0, L_000002708269c800;  1 drivers
v0000027082649320_0 .net *"_ivl_46", 31 0, L_000002708269c3a0;  1 drivers
v0000027082648d80_0 .net *"_ivl_48", 31 0, L_000002708269bf40;  1 drivers
v0000027082649000_0 .net *"_ivl_50", 31 0, L_000002708269c2c0;  1 drivers
v00000270826493c0_0 .net *"_ivl_7", 0 0, L_0000027082682d30;  1 drivers
v00000270826490a0_0 .net *"_ivl_8", 0 0, L_000002708269c480;  1 drivers
v0000027082649460_0 .net "ina", 31 0, v00000270826513c0_0;  alias, 1 drivers
v0000027082649500_0 .net "inb", 31 0, L_0000027082709280;  alias, 1 drivers
v0000027082649820_0 .net "inc", 31 0, v0000027082641180_0;  alias, 1 drivers
v00000270826498c0_0 .net "ind", 31 0, L_0000027082682f10;  alias, 1 drivers
v0000027082649960_0 .net "out", 31 0, L_000002708269b6f0;  alias, 1 drivers
v0000027082649b40_0 .net "s0", 31 0, L_000002708269bd10;  1 drivers
v0000027082649be0_0 .net "s1", 31 0, L_000002708269c1e0;  1 drivers
v0000027082649c80_0 .net "s2", 31 0, L_000002708269c9c0;  1 drivers
v00000270826501a0_0 .net "s3", 31 0, L_000002708269b8b0;  1 drivers
v0000027082651640_0 .net "sel", 1 0, L_0000027082686cf0;  alias, 1 drivers
L_0000027082682290 .part L_0000027082686cf0, 1, 1;
LS_0000027082682b50_0_0 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_4 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_8 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_12 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_16 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_20 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_24 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_0_28 .concat [ 1 1 1 1], L_000002708269ba00, L_000002708269ba00, L_000002708269ba00, L_000002708269ba00;
LS_0000027082682b50_1_0 .concat [ 4 4 4 4], LS_0000027082682b50_0_0, LS_0000027082682b50_0_4, LS_0000027082682b50_0_8, LS_0000027082682b50_0_12;
LS_0000027082682b50_1_4 .concat [ 4 4 4 4], LS_0000027082682b50_0_16, LS_0000027082682b50_0_20, LS_0000027082682b50_0_24, LS_0000027082682b50_0_28;
L_0000027082682b50 .concat [ 16 16 0 0], LS_0000027082682b50_1_0, LS_0000027082682b50_1_4;
L_0000027082682d30 .part L_0000027082686cf0, 0, 1;
LS_0000027082683ff0_0_0 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_4 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_8 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_12 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_16 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_20 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_24 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_0_28 .concat [ 1 1 1 1], L_000002708269c480, L_000002708269c480, L_000002708269c480, L_000002708269c480;
LS_0000027082683ff0_1_0 .concat [ 4 4 4 4], LS_0000027082683ff0_0_0, LS_0000027082683ff0_0_4, LS_0000027082683ff0_0_8, LS_0000027082683ff0_0_12;
LS_0000027082683ff0_1_4 .concat [ 4 4 4 4], LS_0000027082683ff0_0_16, LS_0000027082683ff0_0_20, LS_0000027082683ff0_0_24, LS_0000027082683ff0_0_28;
L_0000027082683ff0 .concat [ 16 16 0 0], LS_0000027082683ff0_1_0, LS_0000027082683ff0_1_4;
L_0000027082684090 .part L_0000027082686cf0, 1, 1;
LS_0000027082681f70_0_0 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_4 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_8 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_12 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_16 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_20 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_24 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_0_28 .concat [ 1 1 1 1], L_000002708269c250, L_000002708269c250, L_000002708269c250, L_000002708269c250;
LS_0000027082681f70_1_0 .concat [ 4 4 4 4], LS_0000027082681f70_0_0, LS_0000027082681f70_0_4, LS_0000027082681f70_0_8, LS_0000027082681f70_0_12;
LS_0000027082681f70_1_4 .concat [ 4 4 4 4], LS_0000027082681f70_0_16, LS_0000027082681f70_0_20, LS_0000027082681f70_0_24, LS_0000027082681f70_0_28;
L_0000027082681f70 .concat [ 16 16 0 0], LS_0000027082681f70_1_0, LS_0000027082681f70_1_4;
L_0000027082682a10 .part L_0000027082686cf0, 0, 1;
LS_0000027082681930_0_0 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_4 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_8 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_12 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_16 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_20 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_24 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_0_28 .concat [ 1 1 1 1], L_0000027082682a10, L_0000027082682a10, L_0000027082682a10, L_0000027082682a10;
LS_0000027082681930_1_0 .concat [ 4 4 4 4], LS_0000027082681930_0_0, LS_0000027082681930_0_4, LS_0000027082681930_0_8, LS_0000027082681930_0_12;
LS_0000027082681930_1_4 .concat [ 4 4 4 4], LS_0000027082681930_0_16, LS_0000027082681930_0_20, LS_0000027082681930_0_24, LS_0000027082681930_0_28;
L_0000027082681930 .concat [ 16 16 0 0], LS_0000027082681930_1_0, LS_0000027082681930_1_4;
L_0000027082682330 .part L_0000027082686cf0, 1, 1;
LS_0000027082682dd0_0_0 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_4 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_8 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_12 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_16 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_20 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_24 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_0_28 .concat [ 1 1 1 1], L_0000027082682330, L_0000027082682330, L_0000027082682330, L_0000027082682330;
LS_0000027082682dd0_1_0 .concat [ 4 4 4 4], LS_0000027082682dd0_0_0, LS_0000027082682dd0_0_4, LS_0000027082682dd0_0_8, LS_0000027082682dd0_0_12;
LS_0000027082682dd0_1_4 .concat [ 4 4 4 4], LS_0000027082682dd0_0_16, LS_0000027082682dd0_0_20, LS_0000027082682dd0_0_24, LS_0000027082682dd0_0_28;
L_0000027082682dd0 .concat [ 16 16 0 0], LS_0000027082682dd0_1_0, LS_0000027082682dd0_1_4;
L_00000270826828d0 .part L_0000027082686cf0, 0, 1;
LS_00000270826826f0_0_0 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_4 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_8 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_12 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_16 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_20 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_24 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_0_28 .concat [ 1 1 1 1], L_000002708269bd80, L_000002708269bd80, L_000002708269bd80, L_000002708269bd80;
LS_00000270826826f0_1_0 .concat [ 4 4 4 4], LS_00000270826826f0_0_0, LS_00000270826826f0_0_4, LS_00000270826826f0_0_8, LS_00000270826826f0_0_12;
LS_00000270826826f0_1_4 .concat [ 4 4 4 4], LS_00000270826826f0_0_16, LS_00000270826826f0_0_20, LS_00000270826826f0_0_24, LS_00000270826826f0_0_28;
L_00000270826826f0 .concat [ 16 16 0 0], LS_00000270826826f0_1_0, LS_00000270826826f0_1_4;
L_0000027082683d70 .part L_0000027082686cf0, 1, 1;
LS_0000027082682010_0_0 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_4 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_8 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_12 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_16 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_20 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_24 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_0_28 .concat [ 1 1 1 1], L_0000027082683d70, L_0000027082683d70, L_0000027082683d70, L_0000027082683d70;
LS_0000027082682010_1_0 .concat [ 4 4 4 4], LS_0000027082682010_0_0, LS_0000027082682010_0_4, LS_0000027082682010_0_8, LS_0000027082682010_0_12;
LS_0000027082682010_1_4 .concat [ 4 4 4 4], LS_0000027082682010_0_16, LS_0000027082682010_0_20, LS_0000027082682010_0_24, LS_0000027082682010_0_28;
L_0000027082682010 .concat [ 16 16 0 0], LS_0000027082682010_1_0, LS_0000027082682010_1_4;
L_00000270826820b0 .part L_0000027082686cf0, 0, 1;
LS_00000270826825b0_0_0 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_4 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_8 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_12 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_16 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_20 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_24 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_0_28 .concat [ 1 1 1 1], L_00000270826820b0, L_00000270826820b0, L_00000270826820b0, L_00000270826820b0;
LS_00000270826825b0_1_0 .concat [ 4 4 4 4], LS_00000270826825b0_0_0, LS_00000270826825b0_0_4, LS_00000270826825b0_0_8, LS_00000270826825b0_0_12;
LS_00000270826825b0_1_4 .concat [ 4 4 4 4], LS_00000270826825b0_0_16, LS_00000270826825b0_0_20, LS_00000270826825b0_0_24, LS_00000270826825b0_0_28;
L_00000270826825b0 .concat [ 16 16 0 0], LS_00000270826825b0_1_0, LS_00000270826825b0_1_4;
S_0000027082646e10 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027082646c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002708269bd10 .functor AND 32, L_0000027082682b50, L_0000027082683ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082647ca0_0 .net "in1", 31 0, L_0000027082682b50;  1 drivers
v0000027082648880_0 .net "in2", 31 0, L_0000027082683ff0;  1 drivers
v0000027082647d40_0 .net "out", 31 0, L_000002708269bd10;  alias, 1 drivers
S_0000027082647130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027082646c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002708269c1e0 .functor AND 32, L_0000027082681f70, L_0000027082681930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082649640_0 .net "in1", 31 0, L_0000027082681f70;  1 drivers
v0000027082648ec0_0 .net "in2", 31 0, L_0000027082681930;  1 drivers
v0000027082648920_0 .net "out", 31 0, L_000002708269c1e0;  alias, 1 drivers
S_00000270826475e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027082646c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002708269c9c0 .functor AND 32, L_0000027082682dd0, L_00000270826826f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082648240_0 .net "in1", 31 0, L_0000027082682dd0;  1 drivers
v0000027082647980_0 .net "in2", 31 0, L_00000270826826f0;  1 drivers
v0000027082647de0_0 .net "out", 31 0, L_000002708269c9c0;  alias, 1 drivers
S_000002708264c920 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027082646c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002708269b8b0 .functor AND 32, L_0000027082682010, L_00000270826825b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027082647a20_0 .net "in1", 31 0, L_0000027082682010;  1 drivers
v0000027082647ac0_0 .net "in2", 31 0, L_00000270826825b0;  1 drivers
v00000270826482e0_0 .net "out", 31 0, L_000002708269b8b0;  alias, 1 drivers
S_000002708264bfc0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000027082651950 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027082651988 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000270826519c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000270826519f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027082651a30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027082651a68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027082651aa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027082651ad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027082651b10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027082651b48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027082651b80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027082651bb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027082651bf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027082651c28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027082651c60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027082651c98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027082651cd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027082651d08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027082651d40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027082651d78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027082651db0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027082651de8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027082651e20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027082651e58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027082651e90 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027082651000_0 .var "EX1_PC", 31 0;
v0000027082650560_0 .var "EX1_PFC", 31 0;
v0000027082650420_0 .var "EX1_forward_to_B", 31 0;
v00000270826504c0_0 .var "EX1_is_beq", 0 0;
v00000270826506a0_0 .var "EX1_is_bne", 0 0;
v00000270826509c0_0 .var "EX1_is_jal", 0 0;
v0000027082650ba0_0 .var "EX1_is_jr", 0 0;
v0000027082651140_0 .var "EX1_is_oper2_immed", 0 0;
v0000027082650d80_0 .var "EX1_memread", 0 0;
v0000027082650740_0 .var "EX1_memwrite", 0 0;
v0000027082650b00_0 .var "EX1_opcode", 11 0;
v0000027082650e20_0 .var "EX1_predicted", 0 0;
v00000270826511e0_0 .var "EX1_rd_ind", 4 0;
v0000027082650ec0_0 .var "EX1_rd_indzero", 0 0;
v00000270826510a0_0 .var "EX1_regwrite", 0 0;
v0000027082651280_0 .var "EX1_rs1", 31 0;
v0000027082651320_0 .var "EX1_rs1_ind", 4 0;
v00000270826513c0_0 .var "EX1_rs2", 31 0;
v0000027082651500_0 .var "EX1_rs2_ind", 4 0;
v000002708264f840_0 .net "FLUSH", 0 0, v0000027082652d70_0;  alias, 1 drivers
v000002708264ffc0_0 .net "ID_PC", 31 0, v0000027082659f30_0;  alias, 1 drivers
v000002708264f980_0 .net "ID_PFC_to_EX", 31 0, L_00000270826802b0;  alias, 1 drivers
v000002708264f700_0 .net "ID_forward_to_B", 31 0, L_0000027082681070;  alias, 1 drivers
v000002708264fca0_0 .net "ID_is_beq", 0 0, L_000002708267f270;  alias, 1 drivers
v000002708264ff20_0 .net "ID_is_bne", 0 0, L_00000270826814d0;  alias, 1 drivers
v000002708264eda0_0 .net "ID_is_jal", 0 0, L_0000027082680670;  alias, 1 drivers
v000002708264e620_0 .net "ID_is_jr", 0 0, L_000002708267f3b0;  alias, 1 drivers
v000002708264fe80_0 .net "ID_is_oper2_immed", 0 0, L_0000027082687520;  alias, 1 drivers
v000002708264e6c0_0 .net "ID_memread", 0 0, L_0000027082681750;  alias, 1 drivers
v0000027082650060_0 .net "ID_memwrite", 0 0, L_0000027082681890;  alias, 1 drivers
v000002708264f2a0_0 .net "ID_opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
v000002708264e4e0_0 .net "ID_predicted", 0 0, v0000027082654a30_0;  alias, 1 drivers
v000002708264f480_0 .net "ID_rd_ind", 4 0, v000002708266c560_0;  alias, 1 drivers
v000002708264e800_0 .net "ID_rd_indzero", 0 0, L_000002708267fd10;  1 drivers
v000002708264e580_0 .net "ID_regwrite", 0 0, L_000002708267fdb0;  alias, 1 drivers
v000002708264f0c0_0 .net "ID_rs1", 31 0, v0000027082659710_0;  alias, 1 drivers
v000002708264ec60_0 .net "ID_rs1_ind", 4 0, v000002708266bd40_0;  alias, 1 drivers
v000002708264ef80_0 .net "ID_rs2", 31 0, v00000270826583b0_0;  alias, 1 drivers
v000002708264dcc0_0 .net "ID_rs2_ind", 4 0, v000002708266daa0_0;  alias, 1 drivers
v000002708264f520_0 .net "clk", 0 0, L_0000027082687670;  1 drivers
v000002708264f160_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
E_00000270825dbb70 .event posedge, v0000027082641220_0, v000002708264f520_0;
S_000002708264d5a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000027082651ed0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027082651f08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027082651f40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027082651f78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027082651fb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027082651fe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027082652020 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027082652058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027082652090 .param/l "j" 0 9 19, C4<000010000000>;
P_00000270826520c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027082652100 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027082652138 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027082652170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000270826521a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000270826521e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027082652218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027082652250 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027082652288 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000270826522c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000270826522f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027082652330 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027082652368 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000270826523a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000270826523d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027082652410 .param/l "xori" 0 9 12, C4<001110000000>;
v000002708264dae0_0 .net "EX1_ALU_OPER1", 31 0, L_0000027082688e80;  alias, 1 drivers
v000002708264f5c0_0 .net "EX1_ALU_OPER2", 31 0, L_000002708269ce90;  alias, 1 drivers
v000002708264db80_0 .net "EX1_PC", 31 0, v0000027082651000_0;  alias, 1 drivers
v000002708264f3e0_0 .net "EX1_PFC_to_IF", 31 0, L_0000027082682970;  alias, 1 drivers
v000002708264f660_0 .net "EX1_forward_to_B", 31 0, v0000027082650420_0;  alias, 1 drivers
v000002708264ed00_0 .net "EX1_is_beq", 0 0, v00000270826504c0_0;  alias, 1 drivers
v000002708264f8e0_0 .net "EX1_is_bne", 0 0, v00000270826506a0_0;  alias, 1 drivers
v000002708264dea0_0 .net "EX1_is_jal", 0 0, v00000270826509c0_0;  alias, 1 drivers
v0000027082650100_0 .net "EX1_is_jr", 0 0, v0000027082650ba0_0;  alias, 1 drivers
v000002708264e8a0_0 .net "EX1_is_oper2_immed", 0 0, v0000027082651140_0;  alias, 1 drivers
v000002708264dfe0_0 .net "EX1_memread", 0 0, v0000027082650d80_0;  alias, 1 drivers
v000002708264eee0_0 .net "EX1_memwrite", 0 0, v0000027082650740_0;  alias, 1 drivers
v000002708264de00_0 .net "EX1_opcode", 11 0, v0000027082650b00_0;  alias, 1 drivers
v000002708264df40_0 .net "EX1_predicted", 0 0, v0000027082650e20_0;  alias, 1 drivers
v000002708264e080_0 .net "EX1_rd_ind", 4 0, v00000270826511e0_0;  alias, 1 drivers
v000002708264d9a0_0 .net "EX1_rd_indzero", 0 0, v0000027082650ec0_0;  alias, 1 drivers
v000002708264e760_0 .net "EX1_regwrite", 0 0, v00000270826510a0_0;  alias, 1 drivers
v000002708264fa20_0 .net "EX1_rs1", 31 0, v0000027082651280_0;  alias, 1 drivers
v000002708264fde0_0 .net "EX1_rs1_ind", 4 0, v0000027082651320_0;  alias, 1 drivers
v000002708264e940_0 .net "EX1_rs2_ind", 4 0, v0000027082651500_0;  alias, 1 drivers
v000002708264fc00_0 .net "EX1_rs2_out", 31 0, L_000002708269b6f0;  alias, 1 drivers
v000002708264dd60_0 .var "EX2_ALU_OPER1", 31 0;
v000002708264fac0_0 .var "EX2_ALU_OPER2", 31 0;
v000002708264e260_0 .var "EX2_PC", 31 0;
v000002708264e300_0 .var "EX2_PFC_to_IF", 31 0;
v000002708264e3a0_0 .var "EX2_forward_to_B", 31 0;
v000002708264fd40_0 .var "EX2_is_beq", 0 0;
v000002708264eb20_0 .var "EX2_is_bne", 0 0;
v000002708264e440_0 .var "EX2_is_jal", 0 0;
v000002708264da40_0 .var "EX2_is_jr", 0 0;
v000002708264ebc0_0 .var "EX2_is_oper2_immed", 0 0;
v000002708264fb60_0 .var "EX2_memread", 0 0;
v000002708264dc20_0 .var "EX2_memwrite", 0 0;
v000002708264f200_0 .var "EX2_opcode", 11 0;
v000002708264e120_0 .var "EX2_predicted", 0 0;
v000002708264e9e0_0 .var "EX2_rd_ind", 4 0;
v000002708264e1c0_0 .var "EX2_rd_indzero", 0 0;
v000002708264ea80_0 .var "EX2_regwrite", 0 0;
v000002708264ee40_0 .var "EX2_rs1", 31 0;
v000002708264f020_0 .var "EX2_rs1_ind", 4 0;
v000002708264f340_0 .var "EX2_rs2_ind", 4 0;
v000002708264f7a0_0 .var "EX2_rs2_out", 31 0;
v0000027082652f50_0 .net "FLUSH", 0 0, v0000027082653e50_0;  alias, 1 drivers
v0000027082652910_0 .net "clk", 0 0, L_000002708269bca0;  1 drivers
v00000270826540d0_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
E_00000270825dbbf0 .event posedge, v0000027082641220_0, v0000027082652910_0;
S_000002708264bb10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002708265a460 .param/l "add" 0 9 6, C4<000000100000>;
P_000002708265a498 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002708265a4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002708265a508 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002708265a540 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002708265a578 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002708265a5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002708265a5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002708265a620 .param/l "j" 0 9 19, C4<000010000000>;
P_000002708265a658 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002708265a690 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002708265a6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002708265a700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002708265a738 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002708265a770 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002708265a7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002708265a7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002708265a818 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002708265a850 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002708265a888 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002708265a8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002708265a8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002708265a930 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002708265a968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002708265a9a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027082687de0 .functor OR 1, L_000002708267f270, L_00000270826814d0, C4<0>, C4<0>;
L_0000027082687d70 .functor AND 1, L_0000027082687de0, L_0000027082687590, C4<1>, C4<1>;
L_0000027082687750 .functor OR 1, L_000002708267f270, L_00000270826814d0, C4<0>, C4<0>;
L_0000027082688cc0 .functor AND 1, L_0000027082687750, L_0000027082687590, C4<1>, C4<1>;
L_0000027082687e50 .functor OR 1, L_000002708267f270, L_00000270826814d0, C4<0>, C4<0>;
L_0000027082688c50 .functor AND 1, L_0000027082687e50, v0000027082654a30_0, C4<1>, C4<1>;
v0000027082657cd0_0 .net "EX1_memread", 0 0, v0000027082650d80_0;  alias, 1 drivers
v0000027082657550_0 .net "EX1_opcode", 11 0, v0000027082650b00_0;  alias, 1 drivers
v0000027082658c70_0 .net "EX1_rd_ind", 4 0, v00000270826511e0_0;  alias, 1 drivers
v0000027082658130_0 .net "EX1_rd_indzero", 0 0, v0000027082650ec0_0;  alias, 1 drivers
v0000027082658d10_0 .net "EX2_memread", 0 0, v000002708264fb60_0;  alias, 1 drivers
v0000027082658ef0_0 .net "EX2_opcode", 11 0, v000002708264f200_0;  alias, 1 drivers
v0000027082658810_0 .net "EX2_rd_ind", 4 0, v000002708264e9e0_0;  alias, 1 drivers
v0000027082659530_0 .net "EX2_rd_indzero", 0 0, v000002708264e1c0_0;  alias, 1 drivers
v00000270826592b0_0 .net "ID_EX1_flush", 0 0, v0000027082652d70_0;  alias, 1 drivers
v0000027082657690_0 .net "ID_EX2_flush", 0 0, v0000027082653e50_0;  alias, 1 drivers
v0000027082659030_0 .net "ID_is_beq", 0 0, L_000002708267f270;  alias, 1 drivers
v0000027082658bd0_0 .net "ID_is_bne", 0 0, L_00000270826814d0;  alias, 1 drivers
v00000270826588b0_0 .net "ID_is_j", 0 0, L_000002708267fa90;  alias, 1 drivers
v00000270826584f0_0 .net "ID_is_jal", 0 0, L_0000027082680670;  alias, 1 drivers
v0000027082657eb0_0 .net "ID_is_jr", 0 0, L_000002708267f3b0;  alias, 1 drivers
v0000027082658a90_0 .net "ID_opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
v0000027082659c10_0 .net "ID_rs1_ind", 4 0, v000002708266bd40_0;  alias, 1 drivers
v0000027082658f90_0 .net "ID_rs2_ind", 4 0, v000002708266daa0_0;  alias, 1 drivers
v00000270826575f0_0 .net "IF_ID_flush", 0 0, v0000027082654fd0_0;  alias, 1 drivers
v00000270826577d0_0 .net "IF_ID_write", 0 0, v0000027082656470_0;  alias, 1 drivers
v00000270826590d0_0 .net "PC_src", 2 0, L_0000027082680490;  alias, 1 drivers
v0000027082657870_0 .net "PFC_to_EX", 31 0, L_00000270826802b0;  alias, 1 drivers
v0000027082658450_0 .net "PFC_to_IF", 31 0, L_0000027082680850;  alias, 1 drivers
v0000027082658e50_0 .net "WB_rd_ind", 4 0, v0000027082668280_0;  alias, 1 drivers
v00000270826579b0_0 .net "Wrong_prediction", 0 0, L_000002708269b840;  alias, 1 drivers
v0000027082659ad0_0 .net *"_ivl_11", 0 0, L_0000027082688cc0;  1 drivers
v0000027082657a50_0 .net *"_ivl_13", 9 0, L_0000027082681250;  1 drivers
v0000027082658db0_0 .net *"_ivl_15", 9 0, L_000002708267f810;  1 drivers
v0000027082657af0_0 .net *"_ivl_16", 9 0, L_0000027082680030;  1 drivers
v0000027082657b90_0 .net *"_ivl_19", 9 0, L_000002708267f630;  1 drivers
v0000027082657c30_0 .net *"_ivl_20", 9 0, L_000002708267fb30;  1 drivers
v0000027082659b70_0 .net *"_ivl_25", 0 0, L_0000027082687e50;  1 drivers
v0000027082658270_0 .net *"_ivl_27", 0 0, L_0000027082688c50;  1 drivers
v0000027082657d70_0 .net *"_ivl_29", 9 0, L_0000027082680f30;  1 drivers
v00000270826598f0_0 .net *"_ivl_3", 0 0, L_0000027082687de0;  1 drivers
L_00000270826a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000027082659990_0 .net/2u *"_ivl_30", 9 0, L_00000270826a01f0;  1 drivers
v0000027082659170_0 .net *"_ivl_32", 9 0, L_0000027082680cb0;  1 drivers
v00000270826574b0_0 .net *"_ivl_35", 9 0, L_000002708267f770;  1 drivers
v0000027082657e10_0 .net *"_ivl_37", 9 0, L_0000027082680df0;  1 drivers
v00000270826597b0_0 .net *"_ivl_38", 9 0, L_0000027082681430;  1 drivers
v0000027082657f50_0 .net *"_ivl_40", 9 0, L_000002708267f8b0;  1 drivers
L_00000270826a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082657ff0_0 .net/2s *"_ivl_45", 21 0, L_00000270826a0238;  1 drivers
L_00000270826a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082659a30_0 .net/2s *"_ivl_50", 21 0, L_00000270826a0280;  1 drivers
v00000270826586d0_0 .net *"_ivl_9", 0 0, L_0000027082687750;  1 drivers
v0000027082658310_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v0000027082658950_0 .net "forward_to_B", 31 0, L_0000027082681070;  alias, 1 drivers
v00000270826589f0_0 .net "imm", 31 0, v0000027082655cf0_0;  1 drivers
v0000027082658b30_0 .net "inst", 31 0, v0000027082659df0_0;  alias, 1 drivers
v0000027082659350_0 .net "is_branch_and_taken", 0 0, L_0000027082687d70;  alias, 1 drivers
v00000270826593f0_0 .net "is_oper2_immed", 0 0, L_0000027082687520;  alias, 1 drivers
v00000270826595d0_0 .net "mem_read", 0 0, L_0000027082681750;  alias, 1 drivers
v0000027082659670_0 .net "mem_write", 0 0, L_0000027082681890;  alias, 1 drivers
v000002708265a070_0 .net "pc", 31 0, v0000027082659f30_0;  alias, 1 drivers
v0000027082659e90_0 .net "pc_write", 0 0, v0000027082655c50_0;  alias, 1 drivers
v0000027082659fd0_0 .net "predicted", 0 0, L_0000027082687590;  1 drivers
v000002708265a110_0 .net "predicted_to_EX", 0 0, v0000027082654a30_0;  alias, 1 drivers
v000002708265a1b0_0 .net "reg_write", 0 0, L_000002708267fdb0;  alias, 1 drivers
v000002708265a250_0 .net "reg_write_from_wb", 0 0, v0000027082669040_0;  alias, 1 drivers
v000002708265a390_0 .net "rs1", 31 0, v0000027082659710_0;  alias, 1 drivers
v000002708265a2f0_0 .net "rs2", 31 0, v00000270826583b0_0;  alias, 1 drivers
v0000027082659cb0_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
v0000027082659d50_0 .net "wr_reg_data", 31 0, L_0000027082709280;  alias, 1 drivers
L_0000027082681070 .functor MUXZ 32, v00000270826583b0_0, v0000027082655cf0_0, L_0000027082687520, C4<>;
L_0000027082681250 .part v0000027082659f30_0, 0, 10;
L_000002708267f810 .part v0000027082659df0_0, 0, 10;
L_0000027082680030 .arith/sum 10, L_0000027082681250, L_000002708267f810;
L_000002708267f630 .part v0000027082659df0_0, 0, 10;
L_000002708267fb30 .functor MUXZ 10, L_000002708267f630, L_0000027082680030, L_0000027082688cc0, C4<>;
L_0000027082680f30 .part v0000027082659f30_0, 0, 10;
L_0000027082680cb0 .arith/sum 10, L_0000027082680f30, L_00000270826a01f0;
L_000002708267f770 .part v0000027082659f30_0, 0, 10;
L_0000027082680df0 .part v0000027082659df0_0, 0, 10;
L_0000027082681430 .arith/sum 10, L_000002708267f770, L_0000027082680df0;
L_000002708267f8b0 .functor MUXZ 10, L_0000027082681430, L_0000027082680cb0, L_0000027082688c50, C4<>;
L_0000027082680850 .concat8 [ 10 22 0 0], L_000002708267fb30, L_00000270826a0238;
L_00000270826802b0 .concat8 [ 10 22 0 0], L_000002708267f8b0, L_00000270826a0280;
S_000002708264cab0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002708264bb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002708265a9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002708265aa18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002708265aa50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002708265aa88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002708265aac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002708265aaf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002708265ab30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002708265ab68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002708265aba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002708265abd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002708265ac10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002708265ac48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002708265ac80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002708265acb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002708265acf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002708265ad28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002708265ad60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002708265ad98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002708265add0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002708265ae08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002708265ae40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002708265ae78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002708265aeb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002708265aee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002708265af20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027082687360 .functor OR 1, L_0000027082687590, L_00000270826800d0, C4<0>, C4<0>;
L_0000027082688860 .functor OR 1, L_0000027082687360, L_000002708267fc70, C4<0>, C4<0>;
v0000027082653810_0 .net "EX1_opcode", 11 0, v0000027082650b00_0;  alias, 1 drivers
v0000027082653a90_0 .net "EX2_opcode", 11 0, v000002708264f200_0;  alias, 1 drivers
v0000027082653b30_0 .net "ID_opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
v0000027082653c70_0 .net "PC_src", 2 0, L_0000027082680490;  alias, 1 drivers
v0000027082653310_0 .net "Wrong_prediction", 0 0, L_000002708269b840;  alias, 1 drivers
L_00000270826a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027082652870_0 .net/2u *"_ivl_0", 2 0, L_00000270826a03e8;  1 drivers
v0000027082652cd0_0 .net *"_ivl_10", 0 0, L_00000270826807b0;  1 drivers
L_00000270826a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000270826536d0_0 .net/2u *"_ivl_12", 2 0, L_00000270826a0508;  1 drivers
L_00000270826a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027082654710_0 .net/2u *"_ivl_14", 11 0, L_00000270826a0550;  1 drivers
v0000027082654670_0 .net *"_ivl_16", 0 0, L_00000270826800d0;  1 drivers
v0000027082654210_0 .net *"_ivl_19", 0 0, L_0000027082687360;  1 drivers
L_00000270826a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000027082653590_0 .net/2u *"_ivl_2", 11 0, L_00000270826a0430;  1 drivers
L_00000270826a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000027082653770_0 .net/2u *"_ivl_20", 11 0, L_00000270826a0598;  1 drivers
v0000027082653130_0 .net *"_ivl_22", 0 0, L_000002708267fc70;  1 drivers
v0000027082653270_0 .net *"_ivl_25", 0 0, L_0000027082688860;  1 drivers
L_00000270826a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027082653d10_0 .net/2u *"_ivl_26", 2 0, L_00000270826a05e0;  1 drivers
L_00000270826a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027082653450_0 .net/2u *"_ivl_28", 2 0, L_00000270826a0628;  1 drivers
v00000270826538b0_0 .net *"_ivl_30", 2 0, L_0000027082680210;  1 drivers
v0000027082654850_0 .net *"_ivl_32", 2 0, L_0000027082680ad0;  1 drivers
v0000027082654ad0_0 .net *"_ivl_34", 2 0, L_0000027082680350;  1 drivers
v00000270826547b0_0 .net *"_ivl_4", 0 0, L_00000270826805d0;  1 drivers
L_00000270826a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027082652a50_0 .net/2u *"_ivl_6", 2 0, L_00000270826a0478;  1 drivers
L_00000270826a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027082653950_0 .net/2u *"_ivl_8", 11 0, L_00000270826a04c0;  1 drivers
v0000027082654b70_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v00000270826539f0_0 .net "predicted", 0 0, L_0000027082687590;  alias, 1 drivers
v00000270826534f0_0 .net "predicted_to_EX", 0 0, v0000027082654a30_0;  alias, 1 drivers
v0000027082654990_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
v0000027082652b90_0 .net "state", 1 0, v00000270826533b0_0;  1 drivers
L_00000270826805d0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0430;
L_00000270826807b0 .cmp/eq 12, v0000027082650b00_0, L_00000270826a04c0;
L_00000270826800d0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0550;
L_000002708267fc70 .cmp/eq 12, v000002708266be80_0, L_00000270826a0598;
L_0000027082680210 .functor MUXZ 3, L_00000270826a0628, L_00000270826a05e0, L_0000027082688860, C4<>;
L_0000027082680ad0 .functor MUXZ 3, L_0000027082680210, L_00000270826a0508, L_00000270826807b0, C4<>;
L_0000027082680350 .functor MUXZ 3, L_0000027082680ad0, L_00000270826a0478, L_00000270826805d0, C4<>;
L_0000027082680490 .functor MUXZ 3, L_0000027082680350, L_00000270826a03e8, L_000002708269b840, C4<>;
S_000002708264d730 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002708264cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002708265af60 .param/l "add" 0 9 6, C4<000000100000>;
P_000002708265af98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002708265afd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002708265b008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002708265b040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002708265b078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002708265b0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002708265b0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002708265b120 .param/l "j" 0 9 19, C4<000010000000>;
P_000002708265b158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002708265b190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002708265b1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002708265b200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002708265b238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002708265b270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002708265b2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002708265b2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002708265b318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002708265b350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002708265b388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002708265b3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002708265b3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002708265b430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002708265b468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002708265b4a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027082687830 .functor OR 1, L_00000270826816b0, L_0000027082680a30, C4<0>, C4<0>;
L_0000027082687fa0 .functor OR 1, L_0000027082681610, L_0000027082680fd0, C4<0>, C4<0>;
L_0000027082688010 .functor AND 1, L_0000027082687830, L_0000027082687fa0, C4<1>, C4<1>;
L_0000027082688550 .functor NOT 1, L_0000027082688010, C4<0>, C4<0>, C4<0>;
L_00000270826878a0 .functor OR 1, v0000027082685df0_0, L_0000027082688550, C4<0>, C4<0>;
L_0000027082687590 .functor NOT 1, L_00000270826878a0, C4<0>, C4<0>, C4<0>;
v0000027082654490_0 .net "EX_opcode", 11 0, v000002708264f200_0;  alias, 1 drivers
v00000270826527d0_0 .net "ID_opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
v0000027082654530_0 .net "Wrong_prediction", 0 0, L_000002708269b840;  alias, 1 drivers
L_00000270826a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000270826531d0_0 .net/2u *"_ivl_0", 11 0, L_00000270826a02c8;  1 drivers
L_00000270826a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027082652eb0_0 .net/2u *"_ivl_10", 1 0, L_00000270826a0358;  1 drivers
v0000027082654030_0 .net *"_ivl_12", 0 0, L_0000027082681610;  1 drivers
L_00000270826a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000270826548f0_0 .net/2u *"_ivl_14", 1 0, L_00000270826a03a0;  1 drivers
v0000027082653bd0_0 .net *"_ivl_16", 0 0, L_0000027082680fd0;  1 drivers
v0000027082652ff0_0 .net *"_ivl_19", 0 0, L_0000027082687fa0;  1 drivers
v0000027082653ef0_0 .net *"_ivl_2", 0 0, L_00000270826816b0;  1 drivers
v0000027082652af0_0 .net *"_ivl_21", 0 0, L_0000027082688010;  1 drivers
v0000027082653090_0 .net *"_ivl_22", 0 0, L_0000027082688550;  1 drivers
v0000027082652690_0 .net *"_ivl_25", 0 0, L_00000270826878a0;  1 drivers
L_00000270826a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000270826542b0_0 .net/2u *"_ivl_4", 11 0, L_00000270826a0310;  1 drivers
v00000270826543f0_0 .net *"_ivl_6", 0 0, L_0000027082680a30;  1 drivers
v0000027082654170_0 .net *"_ivl_9", 0 0, L_0000027082687830;  1 drivers
v00000270826545d0_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v00000270826524b0_0 .net "predicted", 0 0, L_0000027082687590;  alias, 1 drivers
v0000027082654a30_0 .var "predicted_to_EX", 0 0;
v0000027082653630_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
v00000270826533b0_0 .var "state", 1 0;
E_00000270825dbef0 .event posedge, v00000270826545d0_0, v0000027082641220_0;
L_00000270826816b0 .cmp/eq 12, v000002708266be80_0, L_00000270826a02c8;
L_0000027082680a30 .cmp/eq 12, v000002708266be80_0, L_00000270826a0310;
L_0000027082681610 .cmp/eq 2, v00000270826533b0_0, L_00000270826a0358;
L_0000027082680fd0 .cmp/eq 2, v00000270826533b0_0, L_00000270826a03a0;
S_000002708264c470 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002708264bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002708265d4f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002708265d528 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002708265d560 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002708265d598 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002708265d5d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002708265d608 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002708265d640 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002708265d678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002708265d6b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002708265d6e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002708265d720 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002708265d758 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002708265d790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002708265d7c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002708265d800 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002708265d838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002708265d870 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002708265d8a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002708265d8e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002708265d918 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002708265d950 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002708265d988 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002708265d9c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002708265d9f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002708265da30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027082653db0_0 .net "EX1_memread", 0 0, v0000027082650d80_0;  alias, 1 drivers
v0000027082654c10_0 .net "EX1_rd_ind", 4 0, v00000270826511e0_0;  alias, 1 drivers
v0000027082652550_0 .net "EX1_rd_indzero", 0 0, v0000027082650ec0_0;  alias, 1 drivers
v00000270826529b0_0 .net "EX2_memread", 0 0, v000002708264fb60_0;  alias, 1 drivers
v0000027082652c30_0 .net "EX2_rd_ind", 4 0, v000002708264e9e0_0;  alias, 1 drivers
v0000027082652730_0 .net "EX2_rd_indzero", 0 0, v000002708264e1c0_0;  alias, 1 drivers
v0000027082652d70_0 .var "ID_EX1_flush", 0 0;
v0000027082653e50_0 .var "ID_EX2_flush", 0 0;
v0000027082652e10_0 .net "ID_opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
v0000027082653f90_0 .net "ID_rs1_ind", 4 0, v000002708266bd40_0;  alias, 1 drivers
v0000027082654350_0 .net "ID_rs2_ind", 4 0, v000002708266daa0_0;  alias, 1 drivers
v0000027082656470_0 .var "IF_ID_Write", 0 0;
v0000027082654fd0_0 .var "IF_ID_flush", 0 0;
v0000027082655c50_0 .var "PC_Write", 0 0;
v0000027082656d30_0 .net "Wrong_prediction", 0 0, L_000002708269b840;  alias, 1 drivers
E_00000270825dbcf0/0 .event anyedge, v0000027082644010_0, v0000027082650d80_0, v0000027082650ec0_0, v000002708264ec60_0;
E_00000270825dbcf0/1 .event anyedge, v00000270826511e0_0, v000002708264dcc0_0, v0000027082562d00_0, v000002708264e1c0_0;
E_00000270825dbcf0/2 .event anyedge, v0000027082641360_0, v000002708264f2a0_0;
E_00000270825dbcf0 .event/or E_00000270825dbcf0/0, E_00000270825dbcf0/1, E_00000270825dbcf0/2;
S_000002708264be30 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002708264bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002708265da70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002708265daa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002708265dae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002708265db18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002708265db50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002708265db88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002708265dbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002708265dbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002708265dc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002708265dc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002708265dca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002708265dcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002708265dd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002708265dd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002708265dd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002708265ddb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002708265ddf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002708265de28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002708265de60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002708265de98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002708265ded0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002708265df08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002708265df40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002708265df78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002708265dfb0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027082688080 .functor OR 1, L_000002708267f130, L_000002708267fe50, C4<0>, C4<0>;
L_00000270826872f0 .functor OR 1, L_0000027082688080, L_0000027082680b70, C4<0>, C4<0>;
L_00000270826880f0 .functor OR 1, L_00000270826872f0, L_0000027082680c10, C4<0>, C4<0>;
L_00000270826888d0 .functor OR 1, L_00000270826880f0, L_000002708267f310, C4<0>, C4<0>;
L_00000270826889b0 .functor OR 1, L_00000270826888d0, L_0000027082680e90, C4<0>, C4<0>;
L_00000270826881d0 .functor OR 1, L_00000270826889b0, L_00000270826812f0, C4<0>, C4<0>;
L_00000270826873d0 .functor OR 1, L_00000270826881d0, L_000002708267f4f0, C4<0>, C4<0>;
L_0000027082687520 .functor OR 1, L_00000270826873d0, L_0000027082681110, C4<0>, C4<0>;
L_00000270826882b0 .functor OR 1, L_000002708267f9f0, L_0000027082680170, C4<0>, C4<0>;
L_0000027082687600 .functor OR 1, L_00000270826882b0, L_000002708267fbd0, C4<0>, C4<0>;
L_0000027082687910 .functor OR 1, L_0000027082687600, L_0000027082681570, C4<0>, C4<0>;
L_0000027082688320 .functor OR 1, L_0000027082687910, L_000002708267fef0, C4<0>, C4<0>;
v0000027082655390_0 .net "ID_opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
L_00000270826a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000027082655b10_0 .net/2u *"_ivl_0", 11 0, L_00000270826a0670;  1 drivers
L_00000270826a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000027082657370_0 .net/2u *"_ivl_10", 11 0, L_00000270826a0700;  1 drivers
L_00000270826a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000270826559d0_0 .net/2u *"_ivl_102", 11 0, L_00000270826a0bc8;  1 drivers
L_00000270826a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000270826556b0_0 .net/2u *"_ivl_106", 11 0, L_00000270826a0c10;  1 drivers
v0000027082655e30_0 .net *"_ivl_12", 0 0, L_0000027082680b70;  1 drivers
v0000027082656290_0 .net *"_ivl_15", 0 0, L_00000270826872f0;  1 drivers
L_00000270826a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000027082657230_0 .net/2u *"_ivl_16", 11 0, L_00000270826a0748;  1 drivers
v00000270826552f0_0 .net *"_ivl_18", 0 0, L_0000027082680c10;  1 drivers
v0000027082655110_0 .net *"_ivl_2", 0 0, L_000002708267f130;  1 drivers
v00000270826568d0_0 .net *"_ivl_21", 0 0, L_00000270826880f0;  1 drivers
L_00000270826a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000270826551b0_0 .net/2u *"_ivl_22", 11 0, L_00000270826a0790;  1 drivers
v0000027082655070_0 .net *"_ivl_24", 0 0, L_000002708267f310;  1 drivers
v00000270826572d0_0 .net *"_ivl_27", 0 0, L_00000270826888d0;  1 drivers
L_00000270826a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027082655250_0 .net/2u *"_ivl_28", 11 0, L_00000270826a07d8;  1 drivers
v0000027082657410_0 .net *"_ivl_30", 0 0, L_0000027082680e90;  1 drivers
v0000027082655ed0_0 .net *"_ivl_33", 0 0, L_00000270826889b0;  1 drivers
L_00000270826a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082655f70_0 .net/2u *"_ivl_34", 11 0, L_00000270826a0820;  1 drivers
v0000027082656bf0_0 .net *"_ivl_36", 0 0, L_00000270826812f0;  1 drivers
v0000027082656dd0_0 .net *"_ivl_39", 0 0, L_00000270826881d0;  1 drivers
L_00000270826a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000027082655430_0 .net/2u *"_ivl_4", 11 0, L_00000270826a06b8;  1 drivers
L_00000270826a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000027082654cb0_0 .net/2u *"_ivl_40", 11 0, L_00000270826a0868;  1 drivers
v0000027082656150_0 .net *"_ivl_42", 0 0, L_000002708267f4f0;  1 drivers
v0000027082656330_0 .net *"_ivl_45", 0 0, L_00000270826873d0;  1 drivers
L_00000270826a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000027082655d90_0 .net/2u *"_ivl_46", 11 0, L_00000270826a08b0;  1 drivers
v0000027082654d50_0 .net *"_ivl_48", 0 0, L_0000027082681110;  1 drivers
L_00000270826a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027082656510_0 .net/2u *"_ivl_52", 11 0, L_00000270826a08f8;  1 drivers
L_00000270826a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027082655bb0_0 .net/2u *"_ivl_56", 11 0, L_00000270826a0940;  1 drivers
v00000270826554d0_0 .net *"_ivl_6", 0 0, L_000002708267fe50;  1 drivers
L_00000270826a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000270826565b0_0 .net/2u *"_ivl_60", 11 0, L_00000270826a0988;  1 drivers
L_00000270826a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000027082656010_0 .net/2u *"_ivl_64", 11 0, L_00000270826a09d0;  1 drivers
L_00000270826a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027082656f10_0 .net/2u *"_ivl_68", 11 0, L_00000270826a0a18;  1 drivers
L_00000270826a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027082656e70_0 .net/2u *"_ivl_72", 11 0, L_00000270826a0a60;  1 drivers
v0000027082656970_0 .net *"_ivl_74", 0 0, L_000002708267f9f0;  1 drivers
L_00000270826a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000270826560b0_0 .net/2u *"_ivl_76", 11 0, L_00000270826a0aa8;  1 drivers
v00000270826561f0_0 .net *"_ivl_78", 0 0, L_0000027082680170;  1 drivers
v0000027082656fb0_0 .net *"_ivl_81", 0 0, L_00000270826882b0;  1 drivers
L_00000270826a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000270826563d0_0 .net/2u *"_ivl_82", 11 0, L_00000270826a0af0;  1 drivers
v0000027082656650_0 .net *"_ivl_84", 0 0, L_000002708267fbd0;  1 drivers
v00000270826566f0_0 .net *"_ivl_87", 0 0, L_0000027082687600;  1 drivers
L_00000270826a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027082656c90_0 .net/2u *"_ivl_88", 11 0, L_00000270826a0b38;  1 drivers
v0000027082656790_0 .net *"_ivl_9", 0 0, L_0000027082688080;  1 drivers
v0000027082655570_0 .net *"_ivl_90", 0 0, L_0000027082681570;  1 drivers
v0000027082656b50_0 .net *"_ivl_93", 0 0, L_0000027082687910;  1 drivers
L_00000270826a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027082654df0_0 .net/2u *"_ivl_94", 11 0, L_00000270826a0b80;  1 drivers
v0000027082657050_0 .net *"_ivl_96", 0 0, L_000002708267fef0;  1 drivers
v0000027082655610_0 .net *"_ivl_99", 0 0, L_0000027082688320;  1 drivers
v0000027082654e90_0 .net "is_beq", 0 0, L_000002708267f270;  alias, 1 drivers
v00000270826570f0_0 .net "is_bne", 0 0, L_00000270826814d0;  alias, 1 drivers
v0000027082654f30_0 .net "is_j", 0 0, L_000002708267fa90;  alias, 1 drivers
v0000027082656830_0 .net "is_jal", 0 0, L_0000027082680670;  alias, 1 drivers
v0000027082655930_0 .net "is_jr", 0 0, L_000002708267f3b0;  alias, 1 drivers
v0000027082657190_0 .net "is_oper2_immed", 0 0, L_0000027082687520;  alias, 1 drivers
v0000027082655a70_0 .net "memread", 0 0, L_0000027082681750;  alias, 1 drivers
v0000027082655750_0 .net "memwrite", 0 0, L_0000027082681890;  alias, 1 drivers
v0000027082656a10_0 .net "regwrite", 0 0, L_000002708267fdb0;  alias, 1 drivers
L_000002708267f130 .cmp/eq 12, v000002708266be80_0, L_00000270826a0670;
L_000002708267fe50 .cmp/eq 12, v000002708266be80_0, L_00000270826a06b8;
L_0000027082680b70 .cmp/eq 12, v000002708266be80_0, L_00000270826a0700;
L_0000027082680c10 .cmp/eq 12, v000002708266be80_0, L_00000270826a0748;
L_000002708267f310 .cmp/eq 12, v000002708266be80_0, L_00000270826a0790;
L_0000027082680e90 .cmp/eq 12, v000002708266be80_0, L_00000270826a07d8;
L_00000270826812f0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0820;
L_000002708267f4f0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0868;
L_0000027082681110 .cmp/eq 12, v000002708266be80_0, L_00000270826a08b0;
L_000002708267f270 .cmp/eq 12, v000002708266be80_0, L_00000270826a08f8;
L_00000270826814d0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0940;
L_000002708267f3b0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0988;
L_0000027082680670 .cmp/eq 12, v000002708266be80_0, L_00000270826a09d0;
L_000002708267fa90 .cmp/eq 12, v000002708266be80_0, L_00000270826a0a18;
L_000002708267f9f0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0a60;
L_0000027082680170 .cmp/eq 12, v000002708266be80_0, L_00000270826a0aa8;
L_000002708267fbd0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0af0;
L_0000027082681570 .cmp/eq 12, v000002708266be80_0, L_00000270826a0b38;
L_000002708267fef0 .cmp/eq 12, v000002708266be80_0, L_00000270826a0b80;
L_000002708267fdb0 .reduce/nor L_0000027082688320;
L_0000027082681750 .cmp/eq 12, v000002708266be80_0, L_00000270826a0bc8;
L_0000027082681890 .cmp/eq 12, v000002708266be80_0, L_00000270826a0c10;
S_000002708264cdd0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002708264bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000027082666000 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027082666038 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027082666070 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000270826660a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000270826660e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027082666118 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027082666150 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027082666188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000270826661c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000270826661f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027082666230 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027082666268 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000270826662a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000270826662d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027082666310 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027082666348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027082666380 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000270826663b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000270826663f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027082666428 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027082666460 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027082666498 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000270826664d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027082666508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027082666540 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027082655cf0_0 .var "Immed", 31 0;
v0000027082656ab0_0 .net "Inst", 31 0, v0000027082659df0_0;  alias, 1 drivers
v00000270826557f0_0 .net "opcode", 11 0, v000002708266be80_0;  alias, 1 drivers
E_00000270825db8b0 .event anyedge, v000002708264f2a0_0, v0000027082656ab0_0;
S_000002708264c150 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002708264bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000027082659710_0 .var "Read_data1", 31 0;
v00000270826583b0_0 .var "Read_data2", 31 0;
v0000027082658090_0 .net "Read_reg1", 4 0, v000002708266bd40_0;  alias, 1 drivers
v0000027082658590_0 .net "Read_reg2", 4 0, v000002708266daa0_0;  alias, 1 drivers
v0000027082659850_0 .net "Write_data", 31 0, L_0000027082709280;  alias, 1 drivers
v0000027082658630_0 .net "Write_en", 0 0, v0000027082669040_0;  alias, 1 drivers
v0000027082659490_0 .net "Write_reg", 4 0, v0000027082668280_0;  alias, 1 drivers
v0000027082659210_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v0000027082658770_0 .var/i "i", 31 0;
v00000270826581d0 .array "reg_file", 0 31, 31 0;
v0000027082657730_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
E_00000270825dc570 .event posedge, v00000270826545d0_0;
S_000002708264cf60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002708264c150;
 .timescale 0 0;
v0000027082657910_0 .var/i "i", 31 0;
S_000002708264b980 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000027082666580 .param/l "add" 0 9 6, C4<000000100000>;
P_00000270826665b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000270826665f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027082666628 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027082666660 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027082666698 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000270826666d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027082666708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027082666740 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027082666778 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000270826667b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000270826667e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027082666820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027082666858 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027082666890 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000270826668c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027082666900 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027082666938 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027082666970 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000270826669a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000270826669e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027082666a18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027082666a50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027082666a88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027082666ac0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027082659df0_0 .var "ID_INST", 31 0;
v0000027082659f30_0 .var "ID_PC", 31 0;
v000002708266be80_0 .var "ID_opcode", 11 0;
v000002708266c560_0 .var "ID_rd_ind", 4 0;
v000002708266bd40_0 .var "ID_rs1_ind", 4 0;
v000002708266daa0_0 .var "ID_rs2_ind", 4 0;
v000002708266cce0_0 .net "IF_FLUSH", 0 0, v0000027082654fd0_0;  alias, 1 drivers
v000002708266ca60_0 .net "IF_INST", 31 0, L_0000027082687ad0;  alias, 1 drivers
v000002708266bfc0_0 .net "IF_PC", 31 0, v000002708266c100_0;  alias, 1 drivers
v000002708266c1a0_0 .net "clk", 0 0, L_0000027082687c20;  1 drivers
v000002708266bca0_0 .net "if_id_Write", 0 0, v0000027082656470_0;  alias, 1 drivers
v000002708266e180_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
E_00000270825dbf70 .event posedge, v0000027082641220_0, v000002708266c1a0_0;
S_000002708264c790 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000270826681e0_0 .net "EX1_PFC", 31 0, L_0000027082682970;  alias, 1 drivers
v0000027082668140_0 .net "EX2_PFC", 31 0, v000002708264e300_0;  alias, 1 drivers
v0000027082668aa0_0 .net "ID_PFC", 31 0, L_0000027082680850;  alias, 1 drivers
v0000027082668be0_0 .net "PC_src", 2 0, L_0000027082680490;  alias, 1 drivers
v0000027082668f00_0 .net "PC_write", 0 0, v0000027082655c50_0;  alias, 1 drivers
L_00000270826a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027082668640_0 .net/2u *"_ivl_0", 31 0, L_00000270826a0088;  1 drivers
v0000027082668fa0_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v0000027082668b40_0 .net "inst", 31 0, L_0000027082687ad0;  alias, 1 drivers
v0000027082666b60_0 .net "inst_mem_in", 31 0, v000002708266c100_0;  alias, 1 drivers
v00000270826690e0_0 .net "pc_reg_in", 31 0, L_00000270826884e0;  1 drivers
v0000027082666de0_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
L_000002708267f950 .arith/sum 32, v000002708266c100_0, L_00000270826a0088;
S_000002708264c2e0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002708264c790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000027082687ad0 .functor BUFZ 32, L_000002708267ff90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002708266c2e0_0 .net "Data_Out", 31 0, L_0000027082687ad0;  alias, 1 drivers
v000002708266bc00 .array "InstMem", 0 1023, 31 0;
v000002708266c880_0 .net *"_ivl_0", 31 0, L_000002708267ff90;  1 drivers
v000002708266c060_0 .net *"_ivl_3", 9 0, L_0000027082680990;  1 drivers
v000002708266bde0_0 .net *"_ivl_4", 11 0, L_000002708267f6d0;  1 drivers
L_00000270826a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002708266c6a0_0 .net *"_ivl_7", 1 0, L_00000270826a01a8;  1 drivers
v000002708266c7e0_0 .net "addr", 31 0, v000002708266c100_0;  alias, 1 drivers
v000002708266db40_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v000002708266d280_0 .var/i "i", 31 0;
L_000002708267ff90 .array/port v000002708266bc00, L_000002708267f6d0;
L_0000027082680990 .part v000002708266c100_0, 0, 10;
L_000002708267f6d0 .concat [ 10 2 0 0], L_0000027082680990, L_00000270826a01a8;
S_000002708264cc40 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002708264c790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000270825db930 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002708266d140_0 .net "DataIn", 31 0, L_00000270826884e0;  alias, 1 drivers
v000002708266c100_0 .var "DataOut", 31 0;
v000002708266c240_0 .net "PC_Write", 0 0, v0000027082655c50_0;  alias, 1 drivers
v000002708266e220_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v000002708266d320_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
S_000002708264d0f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002708264c790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000270825dc3b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000270825c25d0 .functor NOT 1, L_0000027082686930, C4<0>, C4<0>, C4<0>;
L_00000270825c2330 .functor NOT 1, L_00000270826869d0, C4<0>, C4<0>, C4<0>;
L_00000270825c2480 .functor AND 1, L_00000270825c25d0, L_00000270825c2330, C4<1>, C4<1>;
L_000002708255cb00 .functor NOT 1, L_0000027082687010, C4<0>, C4<0>, C4<0>;
L_000002708255c6a0 .functor AND 1, L_00000270825c2480, L_000002708255cb00, C4<1>, C4<1>;
L_000002708255cb70 .functor AND 32, L_0000027082686a70, L_000002708267f950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708255c0f0 .functor NOT 1, L_0000027082686d90, C4<0>, C4<0>, C4<0>;
L_0000027082687f30 .functor NOT 1, L_0000027082686ed0, C4<0>, C4<0>, C4<0>;
L_0000027082688be0 .functor AND 1, L_000002708255c0f0, L_0000027082687f30, C4<1>, C4<1>;
L_00000270826886a0 .functor AND 1, L_0000027082688be0, L_0000027082686f70, C4<1>, C4<1>;
L_0000027082688400 .functor AND 32, L_0000027082686b10, L_0000027082680850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027082687bb0 .functor OR 32, L_000002708255cb70, L_0000027082688400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027082687210 .functor NOT 1, L_0000027082686bb0, C4<0>, C4<0>, C4<0>;
L_0000027082687280 .functor AND 1, L_0000027082687210, L_0000027082686e30, C4<1>, C4<1>;
L_0000027082687b40 .functor NOT 1, L_00000270826808f0, C4<0>, C4<0>, C4<0>;
L_0000027082688240 .functor AND 1, L_0000027082687280, L_0000027082687b40, C4<1>, C4<1>;
L_0000027082687ec0 .functor AND 32, L_0000027082681390, v000002708266c100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000270826871a0 .functor OR 32, L_0000027082687bb0, L_0000027082687ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027082687980 .functor NOT 1, L_0000027082680710, C4<0>, C4<0>, C4<0>;
L_0000027082688710 .functor AND 1, L_0000027082687980, L_00000270826811b0, C4<1>, C4<1>;
L_0000027082687130 .functor AND 1, L_0000027082688710, L_00000270826803f0, C4<1>, C4<1>;
L_00000270826879f0 .functor AND 32, L_0000027082680530, L_0000027082682970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027082687a60 .functor OR 32, L_00000270826871a0, L_00000270826879f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027082688160 .functor NOT 1, L_00000270826817f0, C4<0>, C4<0>, C4<0>;
L_0000027082687c90 .functor AND 1, L_000002708267f1d0, L_0000027082688160, C4<1>, C4<1>;
L_0000027082688a20 .functor NOT 1, L_000002708267f450, C4<0>, C4<0>, C4<0>;
L_0000027082688470 .functor AND 1, L_0000027082687c90, L_0000027082688a20, C4<1>, C4<1>;
L_0000027082687d00 .functor AND 32, L_0000027082680d50, v000002708264e300_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000270826884e0 .functor OR 32, L_0000027082687a60, L_0000027082687d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002708266dc80_0 .net *"_ivl_1", 0 0, L_0000027082686930;  1 drivers
v000002708266e0e0_0 .net *"_ivl_11", 0 0, L_0000027082687010;  1 drivers
v000002708266d1e0_0 .net *"_ivl_12", 0 0, L_000002708255cb00;  1 drivers
v000002708266d8c0_0 .net *"_ivl_14", 0 0, L_000002708255c6a0;  1 drivers
v000002708266c380_0 .net *"_ivl_16", 31 0, L_0000027082686a70;  1 drivers
v000002708266d780_0 .net *"_ivl_18", 31 0, L_000002708255cb70;  1 drivers
v000002708266c420_0 .net *"_ivl_2", 0 0, L_00000270825c25d0;  1 drivers
v000002708266cb00_0 .net *"_ivl_21", 0 0, L_0000027082686d90;  1 drivers
v000002708266d500_0 .net *"_ivl_22", 0 0, L_000002708255c0f0;  1 drivers
v000002708266dbe0_0 .net *"_ivl_25", 0 0, L_0000027082686ed0;  1 drivers
v000002708266c4c0_0 .net *"_ivl_26", 0 0, L_0000027082687f30;  1 drivers
v000002708266d3c0_0 .net *"_ivl_28", 0 0, L_0000027082688be0;  1 drivers
v000002708266c600_0 .net *"_ivl_31", 0 0, L_0000027082686f70;  1 drivers
v000002708266c740_0 .net *"_ivl_32", 0 0, L_00000270826886a0;  1 drivers
v000002708266c920_0 .net *"_ivl_34", 31 0, L_0000027082686b10;  1 drivers
v000002708266e2c0_0 .net *"_ivl_36", 31 0, L_0000027082688400;  1 drivers
v000002708266c9c0_0 .net *"_ivl_38", 31 0, L_0000027082687bb0;  1 drivers
v000002708266d820_0 .net *"_ivl_41", 0 0, L_0000027082686bb0;  1 drivers
v000002708266d5a0_0 .net *"_ivl_42", 0 0, L_0000027082687210;  1 drivers
v000002708266d460_0 .net *"_ivl_45", 0 0, L_0000027082686e30;  1 drivers
v000002708266dd20_0 .net *"_ivl_46", 0 0, L_0000027082687280;  1 drivers
v000002708266cba0_0 .net *"_ivl_49", 0 0, L_00000270826808f0;  1 drivers
v000002708266cc40_0 .net *"_ivl_5", 0 0, L_00000270826869d0;  1 drivers
v000002708266cd80_0 .net *"_ivl_50", 0 0, L_0000027082687b40;  1 drivers
v000002708266ce20_0 .net *"_ivl_52", 0 0, L_0000027082688240;  1 drivers
v000002708266bb60_0 .net *"_ivl_54", 31 0, L_0000027082681390;  1 drivers
v000002708266cec0_0 .net *"_ivl_56", 31 0, L_0000027082687ec0;  1 drivers
v000002708266ddc0_0 .net *"_ivl_58", 31 0, L_00000270826871a0;  1 drivers
v000002708266de60_0 .net *"_ivl_6", 0 0, L_00000270825c2330;  1 drivers
v000002708266cf60_0 .net *"_ivl_61", 0 0, L_0000027082680710;  1 drivers
v000002708266d000_0 .net *"_ivl_62", 0 0, L_0000027082687980;  1 drivers
v000002708266d0a0_0 .net *"_ivl_65", 0 0, L_00000270826811b0;  1 drivers
v000002708266d640_0 .net *"_ivl_66", 0 0, L_0000027082688710;  1 drivers
v000002708266d6e0_0 .net *"_ivl_69", 0 0, L_00000270826803f0;  1 drivers
v000002708266d960_0 .net *"_ivl_70", 0 0, L_0000027082687130;  1 drivers
v000002708266da00_0 .net *"_ivl_72", 31 0, L_0000027082680530;  1 drivers
v000002708266df00_0 .net *"_ivl_74", 31 0, L_00000270826879f0;  1 drivers
v000002708266dfa0_0 .net *"_ivl_76", 31 0, L_0000027082687a60;  1 drivers
v000002708266e040_0 .net *"_ivl_79", 0 0, L_000002708267f1d0;  1 drivers
v000002708266e720_0 .net *"_ivl_8", 0 0, L_00000270825c2480;  1 drivers
v000002708266e900_0 .net *"_ivl_81", 0 0, L_00000270826817f0;  1 drivers
v000002708266e680_0 .net *"_ivl_82", 0 0, L_0000027082688160;  1 drivers
v000002708266e860_0 .net *"_ivl_84", 0 0, L_0000027082687c90;  1 drivers
v000002708266e9a0_0 .net *"_ivl_87", 0 0, L_000002708267f450;  1 drivers
v000002708266e5e0_0 .net *"_ivl_88", 0 0, L_0000027082688a20;  1 drivers
v000002708266e400_0 .net *"_ivl_90", 0 0, L_0000027082688470;  1 drivers
v000002708266ea40_0 .net *"_ivl_92", 31 0, L_0000027082680d50;  1 drivers
v000002708266e360_0 .net *"_ivl_94", 31 0, L_0000027082687d00;  1 drivers
v000002708266e7c0_0 .net "ina", 31 0, L_000002708267f950;  1 drivers
v000002708266e4a0_0 .net "inb", 31 0, L_0000027082680850;  alias, 1 drivers
v000002708266e540_0 .net "inc", 31 0, v000002708266c100_0;  alias, 1 drivers
v00000270826677e0_0 .net "ind", 31 0, L_0000027082682970;  alias, 1 drivers
v0000027082668320_0 .net "ine", 31 0, v000002708264e300_0;  alias, 1 drivers
L_00000270826a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270826679c0_0 .net "inf", 31 0, L_00000270826a00d0;  1 drivers
L_00000270826a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082666f20_0 .net "ing", 31 0, L_00000270826a0118;  1 drivers
L_00000270826a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027082667380_0 .net "inh", 31 0, L_00000270826a0160;  1 drivers
v00000270826672e0_0 .net "out", 31 0, L_00000270826884e0;  alias, 1 drivers
v00000270826685a0_0 .net "sel", 2 0, L_0000027082680490;  alias, 1 drivers
L_0000027082686930 .part L_0000027082680490, 2, 1;
L_00000270826869d0 .part L_0000027082680490, 1, 1;
L_0000027082687010 .part L_0000027082680490, 0, 1;
LS_0000027082686a70_0_0 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_4 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_8 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_12 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_16 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_20 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_24 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_0_28 .concat [ 1 1 1 1], L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0, L_000002708255c6a0;
LS_0000027082686a70_1_0 .concat [ 4 4 4 4], LS_0000027082686a70_0_0, LS_0000027082686a70_0_4, LS_0000027082686a70_0_8, LS_0000027082686a70_0_12;
LS_0000027082686a70_1_4 .concat [ 4 4 4 4], LS_0000027082686a70_0_16, LS_0000027082686a70_0_20, LS_0000027082686a70_0_24, LS_0000027082686a70_0_28;
L_0000027082686a70 .concat [ 16 16 0 0], LS_0000027082686a70_1_0, LS_0000027082686a70_1_4;
L_0000027082686d90 .part L_0000027082680490, 2, 1;
L_0000027082686ed0 .part L_0000027082680490, 1, 1;
L_0000027082686f70 .part L_0000027082680490, 0, 1;
LS_0000027082686b10_0_0 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_4 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_8 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_12 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_16 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_20 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_24 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_0_28 .concat [ 1 1 1 1], L_00000270826886a0, L_00000270826886a0, L_00000270826886a0, L_00000270826886a0;
LS_0000027082686b10_1_0 .concat [ 4 4 4 4], LS_0000027082686b10_0_0, LS_0000027082686b10_0_4, LS_0000027082686b10_0_8, LS_0000027082686b10_0_12;
LS_0000027082686b10_1_4 .concat [ 4 4 4 4], LS_0000027082686b10_0_16, LS_0000027082686b10_0_20, LS_0000027082686b10_0_24, LS_0000027082686b10_0_28;
L_0000027082686b10 .concat [ 16 16 0 0], LS_0000027082686b10_1_0, LS_0000027082686b10_1_4;
L_0000027082686bb0 .part L_0000027082680490, 2, 1;
L_0000027082686e30 .part L_0000027082680490, 1, 1;
L_00000270826808f0 .part L_0000027082680490, 0, 1;
LS_0000027082681390_0_0 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_4 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_8 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_12 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_16 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_20 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_24 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_0_28 .concat [ 1 1 1 1], L_0000027082688240, L_0000027082688240, L_0000027082688240, L_0000027082688240;
LS_0000027082681390_1_0 .concat [ 4 4 4 4], LS_0000027082681390_0_0, LS_0000027082681390_0_4, LS_0000027082681390_0_8, LS_0000027082681390_0_12;
LS_0000027082681390_1_4 .concat [ 4 4 4 4], LS_0000027082681390_0_16, LS_0000027082681390_0_20, LS_0000027082681390_0_24, LS_0000027082681390_0_28;
L_0000027082681390 .concat [ 16 16 0 0], LS_0000027082681390_1_0, LS_0000027082681390_1_4;
L_0000027082680710 .part L_0000027082680490, 2, 1;
L_00000270826811b0 .part L_0000027082680490, 1, 1;
L_00000270826803f0 .part L_0000027082680490, 0, 1;
LS_0000027082680530_0_0 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_4 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_8 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_12 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_16 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_20 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_24 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_0_28 .concat [ 1 1 1 1], L_0000027082687130, L_0000027082687130, L_0000027082687130, L_0000027082687130;
LS_0000027082680530_1_0 .concat [ 4 4 4 4], LS_0000027082680530_0_0, LS_0000027082680530_0_4, LS_0000027082680530_0_8, LS_0000027082680530_0_12;
LS_0000027082680530_1_4 .concat [ 4 4 4 4], LS_0000027082680530_0_16, LS_0000027082680530_0_20, LS_0000027082680530_0_24, LS_0000027082680530_0_28;
L_0000027082680530 .concat [ 16 16 0 0], LS_0000027082680530_1_0, LS_0000027082680530_1_4;
L_000002708267f1d0 .part L_0000027082680490, 2, 1;
L_00000270826817f0 .part L_0000027082680490, 1, 1;
L_000002708267f450 .part L_0000027082680490, 0, 1;
LS_0000027082680d50_0_0 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_4 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_8 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_12 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_16 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_20 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_24 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_0_28 .concat [ 1 1 1 1], L_0000027082688470, L_0000027082688470, L_0000027082688470, L_0000027082688470;
LS_0000027082680d50_1_0 .concat [ 4 4 4 4], LS_0000027082680d50_0_0, LS_0000027082680d50_0_4, LS_0000027082680d50_0_8, LS_0000027082680d50_0_12;
LS_0000027082680d50_1_4 .concat [ 4 4 4 4], LS_0000027082680d50_0_16, LS_0000027082680d50_0_20, LS_0000027082680d50_0_24, LS_0000027082680d50_0_28;
L_0000027082680d50 .concat [ 16 16 0 0], LS_0000027082680d50_1_0, LS_0000027082680d50_1_4;
S_000002708264c600 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000027082668c80_0 .net "Write_Data", 31 0, v00000270826405a0_0;  alias, 1 drivers
v00000270826680a0_0 .net "addr", 31 0, v0000027082641180_0;  alias, 1 drivers
v0000027082668dc0_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v0000027082667d80_0 .net "mem_out", 31 0, v00000270826686e0_0;  alias, 1 drivers
v0000027082667560_0 .net "mem_read", 0 0, v0000027082640780_0;  alias, 1 drivers
v0000027082667920_0 .net "mem_write", 0 0, v0000027082640aa0_0;  alias, 1 drivers
S_000002708264bca0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002708264c600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000270826683c0 .array "DataMem", 1023 0, 31 0;
v0000027082668780_0 .net "Data_In", 31 0, v00000270826405a0_0;  alias, 1 drivers
v00000270826686e0_0 .var "Data_Out", 31 0;
v0000027082666ca0_0 .net "Write_en", 0 0, v0000027082640aa0_0;  alias, 1 drivers
v0000027082667b00_0 .net "addr", 31 0, v0000027082641180_0;  alias, 1 drivers
v0000027082666e80_0 .net "clk", 0 0, L_00000270825c1610;  alias, 1 drivers
v0000027082667060_0 .var/i "i", 31 0;
S_000002708264d280 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002708267eb50 .param/l "add" 0 9 6, C4<000000100000>;
P_000002708267eb88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002708267ebc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002708267ebf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002708267ec30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002708267ec68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002708267eca0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002708267ecd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002708267ed10 .param/l "j" 0 9 19, C4<000010000000>;
P_000002708267ed48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002708267ed80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002708267edb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002708267edf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002708267ee28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002708267ee60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002708267ee98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002708267eed0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002708267ef08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002708267ef40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002708267ef78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002708267efb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002708267efe8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002708267f020 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002708267f058 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002708267f090 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027082668a00_0 .net "MEM_ALU_OUT", 31 0, v0000027082641180_0;  alias, 1 drivers
v00000270826692c0_0 .net "MEM_Data_mem_out", 31 0, v00000270826686e0_0;  alias, 1 drivers
v0000027082667420_0 .net "MEM_memread", 0 0, v0000027082640780_0;  alias, 1 drivers
v00000270826674c0_0 .net "MEM_opcode", 11 0, v0000027082641400_0;  alias, 1 drivers
v0000027082668820_0 .net "MEM_rd_ind", 4 0, v0000027082641a40_0;  alias, 1 drivers
v0000027082667880_0 .net "MEM_rd_indzero", 0 0, v00000270826414a0_0;  alias, 1 drivers
v0000027082667ec0_0 .net "MEM_regwrite", 0 0, v0000027082640500_0;  alias, 1 drivers
v0000027082666fc0_0 .var "WB_ALU_OUT", 31 0;
v0000027082666c00_0 .var "WB_Data_mem_out", 31 0;
v00000270826676a0_0 .var "WB_memread", 0 0;
v0000027082668280_0 .var "WB_rd_ind", 4 0;
v0000027082667740_0 .var "WB_rd_indzero", 0 0;
v0000027082669040_0 .var "WB_regwrite", 0 0;
v0000027082667c40_0 .net "clk", 0 0, L_000002708269ba70;  1 drivers
v00000270826671a0_0 .var "hlt", 0 0;
v0000027082668d20_0 .net "rst", 0 0, v0000027082685df0_0;  alias, 1 drivers
E_00000270825db970 .event posedge, v0000027082641220_0, v0000027082667c40_0;
S_000002708264d410 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002708232d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002708269bb50 .functor AND 32, v0000027082666c00_0, L_00000270826f0210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002708269bbc0 .functor NOT 1, v00000270826676a0_0, C4<0>, C4<0>, C4<0>;
L_000002708269bc30 .functor AND 32, v0000027082666fc0_0, L_00000270826f1430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027082709280 .functor OR 32, L_000002708269bb50, L_000002708269bc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027082667a60_0 .net "Write_Data_RegFile", 31 0, L_0000027082709280;  alias, 1 drivers
v0000027082668460_0 .net *"_ivl_0", 31 0, L_00000270826f0210;  1 drivers
v0000027082666d40_0 .net *"_ivl_2", 31 0, L_000002708269bb50;  1 drivers
v0000027082667ba0_0 .net *"_ivl_4", 0 0, L_000002708269bbc0;  1 drivers
v0000027082668500_0 .net *"_ivl_6", 31 0, L_00000270826f1430;  1 drivers
v0000027082667e20_0 .net *"_ivl_8", 31 0, L_000002708269bc30;  1 drivers
v00000270826688c0_0 .net "alu_out", 31 0, v0000027082666fc0_0;  alias, 1 drivers
v0000027082667100_0 .net "mem_out", 31 0, v0000027082666c00_0;  alias, 1 drivers
v0000027082669180_0 .net "mem_read", 0 0, v00000270826676a0_0;  alias, 1 drivers
LS_00000270826f0210_0_0 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_4 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_8 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_12 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_16 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_20 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_24 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_0_28 .concat [ 1 1 1 1], v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0, v00000270826676a0_0;
LS_00000270826f0210_1_0 .concat [ 4 4 4 4], LS_00000270826f0210_0_0, LS_00000270826f0210_0_4, LS_00000270826f0210_0_8, LS_00000270826f0210_0_12;
LS_00000270826f0210_1_4 .concat [ 4 4 4 4], LS_00000270826f0210_0_16, LS_00000270826f0210_0_20, LS_00000270826f0210_0_24, LS_00000270826f0210_0_28;
L_00000270826f0210 .concat [ 16 16 0 0], LS_00000270826f0210_1_0, LS_00000270826f0210_1_4;
LS_00000270826f1430_0_0 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_4 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_8 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_12 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_16 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_20 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_24 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_0_28 .concat [ 1 1 1 1], L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0, L_000002708269bbc0;
LS_00000270826f1430_1_0 .concat [ 4 4 4 4], LS_00000270826f1430_0_0, LS_00000270826f1430_0_4, LS_00000270826f1430_0_8, LS_00000270826f1430_0_12;
LS_00000270826f1430_1_4 .concat [ 4 4 4 4], LS_00000270826f1430_0_16, LS_00000270826f1430_0_20, LS_00000270826f1430_0_24, LS_00000270826f1430_0_28;
L_00000270826f1430 .concat [ 16 16 0 0], LS_00000270826f1430_1_0, LS_00000270826f1430_1_4;
    .scope S_000002708264cc40;
T_0 ;
    %wait E_00000270825dbef0;
    %load/vec4 v000002708266d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002708266c100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002708266c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002708266d140_0;
    %assign/vec4 v000002708266c100_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002708264c2e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002708266d280_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002708266d280_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002708266d280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %load/vec4 v000002708266d280_0;
    %addi 1, 0, 32;
    %store/vec4 v000002708266d280_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002708266bc00, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002708264b980;
T_2 ;
    %wait E_00000270825dbf70;
    %load/vec4 v000002708266e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000027082659f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082659df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708266c560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708266daa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708266bd40_0, 0;
    %assign/vec4 v000002708266be80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002708266bca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002708266cce0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000027082659f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082659df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708266c560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708266daa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708266bd40_0, 0;
    %assign/vec4 v000002708266be80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002708266bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002708266ca60_0;
    %assign/vec4 v0000027082659df0_0, 0;
    %load/vec4 v000002708266bfc0_0;
    %assign/vec4 v0000027082659f30_0, 0;
    %load/vec4 v000002708266ca60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002708266daa0_0, 0;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002708266be80_0, 4, 5;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002708266be80_0, 4, 5;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002708266ca60_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002708266ca60_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002708266bd40_0, 0;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002708266ca60_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002708266c560_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002708266ca60_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002708266c560_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002708266ca60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002708266c560_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002708264c150;
T_3 ;
    %wait E_00000270825dbef0;
    %load/vec4 v0000027082657730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027082658770_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000027082658770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027082658770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270826581d0, 0, 4;
    %load/vec4 v0000027082658770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027082658770_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027082659490_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000027082658630_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027082659850_0;
    %load/vec4 v0000027082659490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270826581d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270826581d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002708264c150;
T_4 ;
    %wait E_00000270825dc570;
    %load/vec4 v0000027082659490_0;
    %load/vec4 v0000027082658090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000027082659490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000027082658630_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027082659850_0;
    %assign/vec4 v0000027082659710_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027082658090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000270826581d0, 4;
    %assign/vec4 v0000027082659710_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002708264c150;
T_5 ;
    %wait E_00000270825dc570;
    %load/vec4 v0000027082659490_0;
    %load/vec4 v0000027082658590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000027082659490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000027082658630_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000027082659850_0;
    %assign/vec4 v00000270826583b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027082658590_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000270826581d0, 4;
    %assign/vec4 v00000270826583b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002708264c150;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002708264cf60;
    %jmp t_0;
    .scope S_000002708264cf60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027082657910_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000027082657910_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000027082657910_0;
    %ix/getv/s 4, v0000027082657910_0;
    %load/vec4a v00000270826581d0, 4;
    %ix/getv/s 4, v0000027082657910_0;
    %load/vec4a v00000270826581d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027082657910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027082657910_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002708264c150;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002708264cdd0;
T_7 ;
    %wait E_00000270825db8b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027082655cf0_0, 0, 32;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027082656ab0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027082655cf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027082656ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027082655cf0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000270826557f0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000027082656ab0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000027082656ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027082655cf0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002708264d730;
T_8 ;
    %wait E_00000270825dbef0;
    %load/vec4 v0000027082653630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027082654490_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027082654490_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000270826533b0_0;
    %load/vec4 v0000027082654530_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000270826533b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002708264d730;
T_9 ;
    %wait E_00000270825dbef0;
    %load/vec4 v0000027082653630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082654a30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000270826524b0_0;
    %assign/vec4 v0000027082654a30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002708264c470;
T_10 ;
    %wait E_00000270825dbcf0;
    %load/vec4 v0000027082656d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082655c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082656470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082654fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082652d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082653e50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027082653db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000027082652550_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000027082653f90_0;
    %load/vec4 v0000027082654c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000027082654350_0;
    %load/vec4 v0000027082654c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000270826529b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000027082652730_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000027082653f90_0;
    %load/vec4 v0000027082652c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000027082654350_0;
    %load/vec4 v0000027082652c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082655c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082656470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082654fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082652d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082653e50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000027082652e10_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082655c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082656470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082654fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082652d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082653e50_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082655c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027082656470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082654fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082652d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082653e50_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002708264bfc0;
T_11 ;
    %wait E_00000270825dbb70;
    %load/vec4 v000002708264f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000027082650ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082650420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826509c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826506a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826504c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082651140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082650560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826510a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000270826513c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082651280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082651000_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000270826511e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027082651500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027082651320_0, 0;
    %assign/vec4 v0000027082650b00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002708264f840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002708264f2a0_0;
    %assign/vec4 v0000027082650b00_0, 0;
    %load/vec4 v000002708264ec60_0;
    %assign/vec4 v0000027082651320_0, 0;
    %load/vec4 v000002708264dcc0_0;
    %assign/vec4 v0000027082651500_0, 0;
    %load/vec4 v000002708264f480_0;
    %assign/vec4 v00000270826511e0_0, 0;
    %load/vec4 v000002708264ffc0_0;
    %assign/vec4 v0000027082651000_0, 0;
    %load/vec4 v000002708264f0c0_0;
    %assign/vec4 v0000027082651280_0, 0;
    %load/vec4 v000002708264ef80_0;
    %assign/vec4 v00000270826513c0_0, 0;
    %load/vec4 v000002708264e580_0;
    %assign/vec4 v00000270826510a0_0, 0;
    %load/vec4 v000002708264e6c0_0;
    %assign/vec4 v0000027082650d80_0, 0;
    %load/vec4 v0000027082650060_0;
    %assign/vec4 v0000027082650740_0, 0;
    %load/vec4 v000002708264f980_0;
    %assign/vec4 v0000027082650560_0, 0;
    %load/vec4 v000002708264e4e0_0;
    %assign/vec4 v0000027082650e20_0, 0;
    %load/vec4 v000002708264fe80_0;
    %assign/vec4 v0000027082651140_0, 0;
    %load/vec4 v000002708264fca0_0;
    %assign/vec4 v00000270826504c0_0, 0;
    %load/vec4 v000002708264ff20_0;
    %assign/vec4 v00000270826506a0_0, 0;
    %load/vec4 v000002708264e620_0;
    %assign/vec4 v0000027082650ba0_0, 0;
    %load/vec4 v000002708264eda0_0;
    %assign/vec4 v00000270826509c0_0, 0;
    %load/vec4 v000002708264f700_0;
    %assign/vec4 v0000027082650420_0, 0;
    %load/vec4 v000002708264e800_0;
    %assign/vec4 v0000027082650ec0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000027082650ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082650420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826509c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826506a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826504c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082651140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082650560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082650d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826510a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000270826513c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082651280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082651000_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000270826511e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027082651500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027082651320_0, 0;
    %assign/vec4 v0000027082650b00_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002708264d5a0;
T_12 ;
    %wait E_00000270825dbbf0;
    %load/vec4 v00000270826540d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002708264e1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264e300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264da40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264eb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264fd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264e120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264dc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264ea80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264f7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264ee40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708264e9e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708264f340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708264f020_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002708264f200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264fac0_0, 0;
    %assign/vec4 v000002708264dd60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027082652f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002708264dae0_0;
    %assign/vec4 v000002708264dd60_0, 0;
    %load/vec4 v000002708264f5c0_0;
    %assign/vec4 v000002708264fac0_0, 0;
    %load/vec4 v000002708264de00_0;
    %assign/vec4 v000002708264f200_0, 0;
    %load/vec4 v000002708264fde0_0;
    %assign/vec4 v000002708264f020_0, 0;
    %load/vec4 v000002708264e940_0;
    %assign/vec4 v000002708264f340_0, 0;
    %load/vec4 v000002708264e080_0;
    %assign/vec4 v000002708264e9e0_0, 0;
    %load/vec4 v000002708264db80_0;
    %assign/vec4 v000002708264e260_0, 0;
    %load/vec4 v000002708264fa20_0;
    %assign/vec4 v000002708264ee40_0, 0;
    %load/vec4 v000002708264fc00_0;
    %assign/vec4 v000002708264f7a0_0, 0;
    %load/vec4 v000002708264e760_0;
    %assign/vec4 v000002708264ea80_0, 0;
    %load/vec4 v000002708264dfe0_0;
    %assign/vec4 v000002708264fb60_0, 0;
    %load/vec4 v000002708264eee0_0;
    %assign/vec4 v000002708264dc20_0, 0;
    %load/vec4 v000002708264df40_0;
    %assign/vec4 v000002708264e120_0, 0;
    %load/vec4 v000002708264e8a0_0;
    %assign/vec4 v000002708264ebc0_0, 0;
    %load/vec4 v000002708264ed00_0;
    %assign/vec4 v000002708264fd40_0, 0;
    %load/vec4 v000002708264f8e0_0;
    %assign/vec4 v000002708264eb20_0, 0;
    %load/vec4 v0000027082650100_0;
    %assign/vec4 v000002708264da40_0, 0;
    %load/vec4 v000002708264dea0_0;
    %assign/vec4 v000002708264e440_0, 0;
    %load/vec4 v000002708264f660_0;
    %assign/vec4 v000002708264e3a0_0, 0;
    %load/vec4 v000002708264f3e0_0;
    %assign/vec4 v000002708264e300_0, 0;
    %load/vec4 v000002708264d9a0_0;
    %assign/vec4 v000002708264e1c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002708264e1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264e300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264da40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264eb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264fd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264e120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264dc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002708264ea80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264f7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264ee40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708264e9e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708264f340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002708264f020_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002708264f200_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002708264fac0_0, 0;
    %assign/vec4 v000002708264dd60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027082408390;
T_13 ;
    %wait E_00000270825dab70;
    %load/vec4 v0000027082643bb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027082642d50_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027082408200;
T_14 ;
    %wait E_00000270825db7b0;
    %load/vec4 v00000270826425d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000027082642fd0_0;
    %pad/u 33;
    %load/vec4 v0000027082644330_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000027082643610_0, 0;
    %assign/vec4 v0000027082642c10_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000027082642fd0_0;
    %pad/u 33;
    %load/vec4 v0000027082644330_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000027082643610_0, 0;
    %assign/vec4 v0000027082642c10_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000027082642fd0_0;
    %pad/u 33;
    %load/vec4 v0000027082644330_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000027082643610_0, 0;
    %assign/vec4 v0000027082642c10_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000027082642fd0_0;
    %pad/u 33;
    %load/vec4 v0000027082644330_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000027082643610_0, 0;
    %assign/vec4 v0000027082642c10_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000027082642fd0_0;
    %pad/u 33;
    %load/vec4 v0000027082644330_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000027082643610_0, 0;
    %assign/vec4 v0000027082642c10_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000027082642fd0_0;
    %pad/u 33;
    %load/vec4 v0000027082644330_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000027082643610_0, 0;
    %assign/vec4 v0000027082642c10_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000027082644330_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000027082642c10_0;
    %load/vec4 v0000027082644330_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027082642fd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000027082644330_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000027082644330_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000027082642c10_0, 0;
    %load/vec4 v0000027082642fd0_0;
    %ix/getv 4, v0000027082644330_0;
    %shiftl 4;
    %assign/vec4 v0000027082643610_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000027082644330_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000027082642c10_0;
    %load/vec4 v0000027082644330_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027082642fd0_0;
    %load/vec4 v0000027082644330_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000027082644330_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000027082642c10_0, 0;
    %load/vec4 v0000027082642fd0_0;
    %ix/getv 4, v0000027082644330_0;
    %shiftr 4;
    %assign/vec4 v0000027082643610_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082642c10_0, 0;
    %load/vec4 v0000027082642fd0_0;
    %load/vec4 v0000027082644330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000027082643610_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027082642c10_0, 0;
    %load/vec4 v0000027082644330_0;
    %load/vec4 v0000027082642fd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000027082643610_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027082409aa0;
T_15 ;
    %wait E_00000270825daff0;
    %load/vec4 v0000027082641220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000270826414a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082640500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082640aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082640780_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027082641400_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027082641a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000270826405a0_0, 0;
    %assign/vec4 v0000027082641180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027082562bc0_0;
    %assign/vec4 v0000027082641180_0, 0;
    %load/vec4 v0000027082640460_0;
    %assign/vec4 v00000270826405a0_0, 0;
    %load/vec4 v0000027082641360_0;
    %assign/vec4 v0000027082641a40_0, 0;
    %load/vec4 v000002708254eab0_0;
    %assign/vec4 v0000027082641400_0, 0;
    %load/vec4 v0000027082562d00_0;
    %assign/vec4 v0000027082640780_0, 0;
    %load/vec4 v000002708254e830_0;
    %assign/vec4 v0000027082640aa0_0, 0;
    %load/vec4 v00000270826406e0_0;
    %assign/vec4 v0000027082640500_0, 0;
    %load/vec4 v0000027082641040_0;
    %assign/vec4 v00000270826414a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002708264bca0;
T_16 ;
    %wait E_00000270825dc570;
    %load/vec4 v0000027082666ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000027082668780_0;
    %load/vec4 v0000027082667b00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270826683c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002708264bca0;
T_17 ;
    %wait E_00000270825dc570;
    %load/vec4 v0000027082667b00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000270826683c0, 4;
    %assign/vec4 v00000270826686e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002708264bca0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027082667060_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000027082667060_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027082667060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270826683c0, 0, 4;
    %load/vec4 v0000027082667060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027082667060_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000270826683c0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002708264bca0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027082667060_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000027082667060_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000027082667060_0;
    %load/vec4a v00000270826683c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000027082667060_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027082667060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027082667060_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002708264d280;
T_20 ;
    %wait E_00000270825db970;
    %load/vec4 v0000027082668d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000027082667740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826671a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027082669040_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000270826676a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027082668280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027082666c00_0, 0;
    %assign/vec4 v0000027082666fc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027082668a00_0;
    %assign/vec4 v0000027082666fc0_0, 0;
    %load/vec4 v00000270826692c0_0;
    %assign/vec4 v0000027082666c00_0, 0;
    %load/vec4 v0000027082667420_0;
    %assign/vec4 v00000270826676a0_0, 0;
    %load/vec4 v0000027082668820_0;
    %assign/vec4 v0000027082668280_0, 0;
    %load/vec4 v0000027082667ec0_0;
    %assign/vec4 v0000027082669040_0, 0;
    %load/vec4 v0000027082667880_0;
    %assign/vec4 v0000027082667740_0, 0;
    %load/vec4 v00000270826674c0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000270826671a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002708232d800;
T_21 ;
    %wait E_00000270825dae70;
    %load/vec4 v00000270826857b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027082684f90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000027082684f90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027082684f90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027082419f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027082685d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027082685df0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000027082419f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000027082685d50_0;
    %inv;
    %assign/vec4 v0000027082685d50_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027082419f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027082685df0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027082685df0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000270826862f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
