Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 29 15:02:10 2022
| Host         : LAPTOP-R2BS8VQP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      8 |            1 |
|     12 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+---------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal        |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------+---------------------+------------------+----------------+
| ~CLK100MHZ_IBUF_BUFG | BTNL_IBUF                   | mips/dp/pcreg/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                             | BTNC_IBUF           |                2 |              5 |
| ~CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/q_reg[4]_5[0] |                     |                4 |              8 |
| ~CLK100MHZ_IBUF_BUFG | dmd/IO/led[11]_i_1_n_0      |                     |                4 |             12 |
| ~CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/q_reg[5]_2[0] | BTNC_IBUF           |                4 |             12 |
| ~CLK100MHZ_IBUF_BUFG | BTNR_IBUF                   | BTNC_IBUF           |                5 |             17 |
| ~CLK100MHZ_IBUF_BUFG |                             | BTNC_IBUF           |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/we3           |                     |                4 |             32 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/we            |                     |               12 |             48 |
+----------------------+-----------------------------+---------------------+------------------+----------------+


