
*** Running vivado
    with args -log Chip_InstrIP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Chip_InstrIP.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Chip_InstrIP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.srcs/utils_1/imports/synth_1/Chip.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.srcs/utils_1/imports/synth_1/Chip.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Chip_InstrIP -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 21 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.738 ; gain = 26.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Chip_InstrIP' [D:/Git/SimpleCPU01/Module/Chip_InstrIP.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Git/SimpleCPU01/Module/ALU/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/Git/SimpleCPU01/Module/ALU/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/Git/SimpleCPU01/Module/CU/CU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CU' (2#1) [D:/Git/SimpleCPU01/Module/CU/CU.v:22]
INFO: [Synth 8-6157] synthesizing module 'Extend' [D:/Git/SimpleCPU01/Module/Extend/Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extend' (3#1) [D:/Git/SimpleCPU01/Module/Extend/Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Git/SimpleCPU01/Module/Storage/DataMem.v:22]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../../Data/DataMem.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Git/SimpleCPU01/Module/Storage/DataMem.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Git/SimpleCPU01/Module/Storage/DataMem.v:47]
WARNING: [Synth 8-4767] Trying to implement RAM 'store_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "store_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (4#1) [D:/Git/SimpleCPU01/Module/Storage/DataMem.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstrMemBROM' [D:/Git/SimpleCPU01/Module/InstrMem/InstrMemBROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'SimpleCPU01Design_wrapper' [D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/hdl/SimpleCPU01Design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'SimpleCPU01Design' [d:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/synth/SimpleCPU01Design.v:13]
INFO: [Synth 8-6157] synthesizing module 'SimpleCPU01Design_dist_mem_gen_0_0' [D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Synthesis01/.Xil/Vivado-26364-LAPTOP-TDKNUURL/realtime/SimpleCPU01Design_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SimpleCPU01Design_dist_mem_gen_0_0' (5#1) [D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Synthesis01/.Xil/Vivado-26364-LAPTOP-TDKNUURL/realtime/SimpleCPU01Design_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SimpleCPU01Design' (6#1) [d:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/synth/SimpleCPU01Design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SimpleCPU01Design_wrapper' (7#1) [D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/hdl/SimpleCPU01Design_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'a_0' does not match port width (10) of module 'SimpleCPU01Design_wrapper' [D:/Git/SimpleCPU01/Module/InstrMem/InstrMemBROM.v:32]
INFO: [Synth 8-6155] done synthesizing module 'InstrMemBROM' (8#1) [D:/Git/SimpleCPU01/Module/InstrMem/InstrMemBROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFiles' [D:/Git/SimpleCPU01/Module/Storage/RegFiles.v:22]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../../Data/RegFiles.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Git/SimpleCPU01/Module/Storage/RegFiles.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Git/SimpleCPU01/Module/Storage/RegFiles.v:47]
INFO: [Synth 8-6155] done synthesizing module 'RegFiles' (9#1) [D:/Git/SimpleCPU01/Module/Storage/RegFiles.v:22]
INFO: [Synth 8-6157] synthesizing module 'PCAddr' [D:/Git/SimpleCPU01/Module/PCAddr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCAddr' (10#1) [D:/Git/SimpleCPU01/Module/PCAddr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Chip_InstrIP' (11#1) [D:/Git/SimpleCPU01/Module/Chip_InstrIP.v:23]
WARNING: [Synth 8-3917] design Chip_InstrIP has port PCPlusAddrExp[1] driven by constant 0
WARNING: [Synth 8-3917] design Chip_InstrIP has port PCPlusAddrExp[0] driven by constant 0
WARNING: [Synth 8-7129] Port A[31] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module InstrMemBROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module InstrMemBROM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1526.695 ; gain = 141.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.695 ; gain = 141.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.695 ; gain = 141.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1526.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/ip/SimpleCPU01Design_dist_mem_gen_0_0/SimpleCPU01Design_dist_mem_gen_0_0/SimpleCPU01Design_dist_mem_gen_0_0_in_context.xdc] for cell 'u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0'
Finished Parsing XDC File [d:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/ip/SimpleCPU01Design_dist_mem_gen_0_0/SimpleCPU01Design_dist_mem_gen_0_0/SimpleCPU01Design_dist_mem_gen_0_0_in_context.xdc] for cell 'u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0'
Parsing XDC File [D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Synthesis01/dont_touch.xdc]
Finished Parsing XDC File [D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Synthesis01/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1639.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1639.738 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.738 ; gain = 254.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.738 ; gain = 254.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_instrmembrom/u_mem_generator/SimpleCPU01Design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.738 ; gain = 254.895
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/Git/SimpleCPU01/Module/ALU/ALU.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1639.738 ; gain = 254.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	  16 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 144   
	   2 Input    8 Bit        Muxes := 252   
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 259   
	  16 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 188   
	   4 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Chip_InstrIP has port RegDstExp[4] driven by constant 0
WARNING: [Synth 8-3917] design Chip_InstrIP has port RegDstExp[3] driven by constant 0
WARNING: [Synth 8-3917] design Chip_InstrIP has port RegDstExp[2] driven by constant 0
WARNING: [Synth 8-3917] design Chip_InstrIP has port RegDstExp[1] driven by constant 0
WARNING: [Synth 8-3917] design Chip_InstrIP has port PCPlusAddrExp[1] driven by constant 0
WARNING: [Synth 8-3917] design Chip_InstrIP has port PCPlusAddrExp[0] driven by constant 0
WARNING: [Synth 8-7129] Port A[31] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[31]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[30]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[29]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[28]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[27]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[26]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[25]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[24]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[23]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[22]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[21]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[20]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[19]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[18]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[17]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[16]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[15]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[14]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[13]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[12]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[11]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[10]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[9]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[8]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[7]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[6]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[5]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[4]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[3]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[2]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[1]) is unused and will be removed from module Chip_InstrIP.
WARNING: [Synth 8-3332] Sequential element (u_alu/out_reg[0]) is unused and will be removed from module Chip_InstrIP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.145 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+---------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object          | Inference | Size (Depth x Width) | Primitives   | 
+-------------+---------------------+-----------+----------------------+--------------+
|Chip_InstrIP | u_regfiles/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-------------+---------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1656.145 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1656.145 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+---------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object          | Inference | Size (Depth x Width) | Primitives   | 
+-------------+---------------------+-----------+----------------------+--------------+
|Chip_InstrIP | u_regfiles/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-------------+---------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1780.094 ; gain = 395.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |SimpleCPU01Design_dist_mem_gen_0_0 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |SimpleCPU01Design_dist_mem_gen_0 |     1|
|2     |BUFG                             |     1|
|3     |CARRY4                           |    78|
|4     |LUT1                             |    75|
|5     |LUT2                             |    96|
|6     |LUT3                             |   225|
|7     |LUT4                             |   121|
|8     |LUT5                             |   449|
|9     |LUT6                             |  3416|
|10    |MUXF7                            |  1140|
|11    |MUXF8                            |   527|
|12    |RAM32M                           |    10|
|13    |RAM32X1D                         |     4|
|14    |FDRE                             |  2080|
|15    |IBUF                             |     1|
|16    |OBUF                             |   510|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.695 ; gain = 409.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1794.695 ; gain = 296.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.695 ; gain = 409.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1794.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1759 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1794.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: a462f554
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 92 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1794.695 ; gain = 409.852
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Synthesis01/Chip_InstrIP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Chip_InstrIP_utilization_synth.rpt -pb Chip_InstrIP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 15:07:59 2022...
