// Seed: 2278664892
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input  tri0 id_2,
    id_4
);
  final id_0 = id_2 + id_2;
  assign id_1 = id_4 && id_2;
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    output wor id_3,
    output tri0 id_4,
    id_17,
    output supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wand id_13,
    output uwire id_14,
    input tri0 id_15
);
  wire id_18;
  or primCall (id_4, id_0, id_10, id_8, id_9, id_11, id_13, id_15, id_7, id_2, id_17, id_1);
  module_0 modCall_1 (
      id_4,
      id_12,
      id_6
  );
endmodule
