Ahmed K. Abousamra , Rami G. Melhem , Alex K. Jones, Déjà Vu Switching for Multiplane NoCs, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.11-18, May 09-11, 2012[doi>10.1109/NOCS.2012.9]
A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, USA
Agarwal, N., Krishna, T., Peh, L.-S., and Jha, N. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software.
Bahn, J. H. and Bagherzadeh, N. 2008. A generic traffic model for on-chip interconnection networks. In Proceedings of the 1st International Workshop on Network on Chip Architectures.
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
S. Bourduas , Z. Zilic, A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing, Proceedings of the First International Symposium on Networks-on-Chip, p.195-204, May 07-09, 2007[doi>10.1109/NOCS.2007.3]
Bourduas, S. and Zilic, Z. 2007b. Latency reduction of global traffic in wormhole-routed meshes using hierarchical rings for global routing. In Proceedings of the IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP’07). I. 302--307.
J.-H. Chuang , W.-C. Chao, Torus with Slotted Rings Architecture for a Cache-Coherent Multiprocessor, Proceedings of the 1994 International Conference on Parallel and Distributed Systems, p.76-81, December 19-21, 1994
E. G. Coffman , M. Elphick , A. Shoshani, System Deadlocks, ACM Computing Surveys (CSUR), v.3 n.2, p.67-78, June 1971[doi>10.1145/356586.356588]
Das, R., Eachempati, S., Mishra, A., Narayanan, V., and Das, C. 2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In Proceedings of the 15th International Symposium on High Performance Computer Architecture. 175--186.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Chris Fallin , Chris Craik , Onur Mutlu, CHIPPER: A low-complexity bufferless deflection router, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.144-155, February 12-16, 2011
Chris Fallin , Greg Nazario , Xiangyao Yu , Kevin Chang , Rachata Ausavarungnirun , Onur Mutlu, MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.1-10, May 09-11, 2012[doi>10.1109/NOCS.2012.8]
Fallin, C., Yu, X., Nazario, G., and Mutlu, O. 2011. A high-performance hierarchical ring on-chip interconnect with low-cost routers. Technical Report, Computer Architecture Lab (CALCM), Carnegie Mellon University.
D. Gebhardt , Junbok You , K. S. Stevens, Design of an Energy-Efficient Asynchronous NoC and Its Optimization Tools for Heterogeneous SoCs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.9, p.1387-1399, September 2011[doi>10.1109/TCAD.2011.2149870]
Gennette Gill , Sumedh S. Attarde , Geoffray Lacourba , Steven M. Nowick, A low-latency adaptive asynchronous interconnection network using bi-modal router nodes, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999977]
Crispín Gómez , María E. Gómez , Pedro López , José Duato, Reducing Packet Dropping in a Bufferless NoC, Proceedings of the 14th international Euro-Par conference on Parallel Processing, August 26-29, 2008, Las Palmas de Gran Canaria, Spain[doi>10.1007/978-3-540-85451-7_97]
Gratz, P., Kim, C., McDonald, R., Keckler, S., and Burger, D. 2006. Implementation and evaluation of on-chip network architectures. In Proceedings of International Conference on Computer Design.
Daniel Greenfield , Arnab Banerjee , Jeong-Gun Lee , Simon Moore, Implications of Rent's Rule for NoC Design and Its Fault-Tolerance, Proceedings of the First International Symposium on Networks-on-Chip, p.283-294, May 07-09, 2007[doi>10.1109/NOCS.2007.26]
Mitchell Hayenga , Natalie Enright Jerger , Mikko Lipasti, SCARAB: a single cycle adaptive routing and bufferless network, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669144]
M. Holliday , M. Stumm, Performance Evaluation of Hierarchical Ring-Based Shared Memory Multiprocessors, IEEE Transactions on Computers, v.43 n.1, p.52-67, January 1994[doi>10.1109/12.250609]
M. N. Horak , S. M. Nowick , M. Carlberg , U. Vishkin, A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.494-507, April 2011[doi>10.1109/TCAD.2011.2114970]
Tushar N.  K. Jain , Paul V. Gratz , Alex Sprintson , Gwan Choi, Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.51-58, May 03-06, 2010[doi>10.1109/NOCS.2010.15]
Natalie D.  Enright Jerger , Li-Shiuan Peh , Mikko H. Lipasti, Circuit-Switched Coherence, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.193-202, April 07-10, 2008
John H. Kelm , Daniel R. Johnson , Matthew R. Johnson , Neal C. Crago , William Tuohy , Aqeel Mahesri , Steven S. Lumetta , Matthew I. Frank , Sanjay J. Patel, Rigel: an architecture and scalable programming interface for a 1000-core accelerator, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555774]
John Kim, Low-cost router microarchitecture for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669145]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, ACM SIGARCH Computer Architecture News, v.34 n.2, p.4-15, May 2006[doi>10.1145/1150019.1136487]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Reeshav Kumar, WaveSync: A low-latency source synchronous bypass network-on-chip architecture, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.241-248, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378647]
Kumary, A., Kunduz, P., Singhx, A., Pehy, L.-S., and Jhay, N. 2007. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In Proceedings of the 25th International Conference on Computer Design. 63--70.
Junghee Lee , Hyung Gyu Lee , Soonhoi Ha , Jongman Kim , Chrysostomos Nicopoulos, A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching, Proceedings of the 9th conference on Computing Frontiers, May 15-17, 2012, Cagliari, Italy[doi>10.1145/2212908.2212931]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Matsutani, H., Koibuchi, M., Amano, H., and Yoshinaga, T. 2009. Prediction router: Yet another low latency on-chip router architecture. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 367--378.
Michelogiannakis, G., Balfour, J., and Dally, W. 2009. Elastic-buffer flow control for on-chip networks. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 151--162.
George Michelogiannakis , Dionisios Pnevmatikatos , Manolis Katevenis, Approaching Ideal NoC Latency with Pre-Configured Routes, Proceedings of the First International Symposium on Networks-on-Chip, p.153-162, May 07-09, 2007[doi>10.1109/NOCS.2007.10]
Thomas Moscibroda , Onur Mutlu, A case for bufferless routing in on-chip networks, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555781]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Robert Mullins , Andrew West , Simon Moore, The design and implementation of a low-latency on-chip network, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118348]
Chrysostomos A. Nicopoulos , Dongkook Park , Jongman Kim , N. Vijaykrishnan , Mazin S. Yousif , Chita R. Das, ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.333-346, December 09-13, 2006[doi>10.1109/MICRO.2006.50]
Sunghyun Park , Tushar Krishna , Chia-Hsin Chen , Bhavya Daya , Anantha Chandrakasan , Li-Shiuan Peh, Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228431]
Govindan Ravindran , Michael Stumm, A Performance Comparison of Hierarchical Ring- and Mesh- Connected Multiprocessor Networks, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.58, February 01-05, 1997
Fadi N. Sibai, Adapting the Hyper-Ring Interconnect for Many-Core Processors, Proceedings of the 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications, p.649-654, December 10-12, 2008[doi>10.1109/ISPA.2008.72]
Yong Ho Song , Timothy Mark Pinkston, A Progressive Approach to Handling Message-Dependent Deadlock in Parallel Computer Systems, IEEE Transactions on Parallel and Distributed Systems, v.14 n.3, p.259-275, March 2003[doi>10.1109/TPDS.2003.1189584]
Vassos Soteriou , Hangsheng Wang , Li-Shiuan Peh, A Statistical Traffic Model for On-Chip Interconnection Networks, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation, p.104-116, September 11-14, 2006[doi>10.1109/MASCOTS.2006.9]
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
TILE-Gx Family. 2012. Homepage. Retrieved from http://www.tilera.com/.
Wind River Systems. 2012. Homepage. Retrieved from http://www.windriver.com/.
