NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[127,0,3,"Module","Module"],[128,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[129,0,3,"Signals","Signals"],[130,0,6,"aresetn","aresetn"],[131,0,6,"rready","rready"],[132,0,6,"wready","wready"],[133,0,6,"out_v","out_v"],[134,0,6,"out","out"],[135,0,6,"out_packed","out_packed"],[136,0,6,"in_v","in_v"],[137,0,6,"in_mat","in_mat"],[138,0,6,"in","in"],[139,0,6,"mvau_beh","mvau_beh"],[140,0,6,"test_count","test_count"],[141,0,6,"latency","latency"],[142,0,6,"sim_start","sim_start"],[143,0,6,"do_comp","do_comp"],[144,0,3,"Initial blocks","Initial_blocks"],[145,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[146,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[147,0,0,"CLK_GEN","CLK_GEN"],[148,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[149,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[150,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[151,0,2,"CALC_LATENCY","CALC_LATENCY"],[152,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[153,0,1,"Input Ready","Input_Ready"]]);