SimpleGateCircuit.versim_synth -- generated only for ProjNav status tracking
Simulation Model Target: ModelSim SE (Verilog)
