#ifndef _COUNTER_ALL_APB_REG_DEFINES_H
#define _COUNTER_ALL_APB_REG_DEFINES_H
/* **************************** */
#define COUNTER_ALL_APB_REG_INTR_STATUS                                                                         (COUNTER_ALL_APB_REG_BASE + 0x0)
#define COUNTER_ALL_APB_REG_INTR_STATUS_DEFAULT                                                                 0x0
#define COUNTER_ALL_APB_REG_INTR_STATUS_COUNTER                                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_INTR_STATUS_COUNTER_MASK                                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_INTR_STATUS_COUNTER_SHIFT                                                           (0)


#define COUNTER_ALL_APB_REG_INTR_MASK_STATUS                                                                    (COUNTER_ALL_APB_REG_BASE + 0x4)
#define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_DEFAULT                                                            0x1
#define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_COUNTER                                                            (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_COUNTER_MASK                                                       (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_COUNTER_SHIFT                                                      (0)


#define COUNTER_ALL_APB_REG_INTR_CLR                                                                            (COUNTER_ALL_APB_REG_BASE + 0x8)
#define COUNTER_ALL_APB_REG_INTR_CLR_DEFAULT                                                                    0x0
#define COUNTER_ALL_APB_REG_INTR_CLR_COUNTER                                                                    (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_INTR_CLR_COUNTER_MASK                                                               (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_INTR_CLR_COUNTER_SHIFT                                                              (0)


#define COUNTER_ALL_APB_REG_INTR_SET                                                                            (COUNTER_ALL_APB_REG_BASE + 0xc)
#define COUNTER_ALL_APB_REG_INTR_SET_DEFAULT                                                                    0x0
#define COUNTER_ALL_APB_REG_INTR_SET_COUNTER                                                                    (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_INTR_SET_COUNTER_MASK                                                               (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_INTR_SET_COUNTER_SHIFT                                                              (0)


#define COUNTER_ALL_APB_REG_INTR_MASK_SET                                                                       (COUNTER_ALL_APB_REG_BASE + 0x10)
#define COUNTER_ALL_APB_REG_INTR_MASK_SET_DEFAULT                                                               0x0
#define COUNTER_ALL_APB_REG_INTR_MASK_SET_COUNTER                                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_INTR_MASK_SET_COUNTER_MASK                                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_INTR_MASK_SET_COUNTER_SHIFT                                                         (0)


#define COUNTER_ALL_APB_REG_INTR_MASK_CLR                                                                       (COUNTER_ALL_APB_REG_BASE + 0x14)
#define COUNTER_ALL_APB_REG_INTR_MASK_CLR_DEFAULT                                                               0x0
#define COUNTER_ALL_APB_REG_INTR_MASK_CLR_COUNTER                                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_INTR_MASK_CLR_COUNTER_MASK                                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_INTR_MASK_CLR_COUNTER_SHIFT                                                         (0)


#define COUNTER_ALL_APB_REG_INTR_SRESET                                                                         (COUNTER_ALL_APB_REG_BASE + 0x18)
#define COUNTER_ALL_APB_REG_INTR_SRESET_DEFAULT                                                                 0x0
#define COUNTER_ALL_APB_REG_INTR_SRESET_O_INTRCTRL_SRESET                                                       (Bit0)


#define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER                                                                (COUNTER_ALL_APB_REG_BASE + 0x40)
#define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_O_GLOBAL_START_TRIGGER                                         (Bit0)


#define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER                                                                 (COUNTER_ALL_APB_REG_BASE + 0x44)
#define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_DEFAULT                                                         0x0
#define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_O_GLOBAL_STOP_TRIGGER                                           (Bit0)


#define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER                                                                (COUNTER_ALL_APB_REG_BASE + 0x48)
#define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_O_GLOBAL_CLEAR_TRIGGER                                         (Bit0)


#define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER                                                                (COUNTER_ALL_APB_REG_BASE + 0x4c)
#define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_O_GLOBAL_RESET_TRIGGER                                         (Bit0)


#define COUNTER_ALL_APB_REG_DIN_MUX_SEL                                                                         (COUNTER_ALL_APB_REG_BASE + 0x50)
#define COUNTER_ALL_APB_REG_DIN_MUX_SEL_DEFAULT                                                                 0x76543210
#define COUNTER_ALL_APB_REG_DIN_MUX_SEL_O_DIN_MUX_SEL                                                           (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_DIN_MUX_SEL_O_DIN_MUX_SEL_MASK                                                      (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_DIN_MUX_SEL_O_DIN_MUX_SEL_SHIFT                                                     (0)


#define COUNTER_ALL_APB_REG_DOUT_MUX_SEL                                                                        (COUNTER_ALL_APB_REG_BASE + 0x54)
#define COUNTER_ALL_APB_REG_DOUT_MUX_SEL_DEFAULT                                                                0x76543210
#define COUNTER_ALL_APB_REG_DOUT_MUX_SEL_O_DOUT_MUX_SEL                                                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_DOUT_MUX_SEL_O_DOUT_MUX_SEL_MASK                                                    (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_DOUT_MUX_SEL_O_DOUT_MUX_SEL_SHIFT                                                   (0)


#define COUNTER_ALL_APB_REG_DOUT_ENABLE_CTRL                                                                    (COUNTER_ALL_APB_REG_BASE + 0x58)
#define COUNTER_ALL_APB_REG_DOUT_ENABLE_CTRL_DEFAULT                                                            0x11111111
#define COUNTER_ALL_APB_REG_DOUT_ENABLE_CTRL_O_DOUT_ENABLE_CTRL                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_DOUT_ENABLE_CTRL_O_DOUT_ENABLE_CTRL_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_DOUT_ENABLE_CTRL_O_DOUT_ENABLE_CTRL_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0                                                             (COUNTER_ALL_APB_REG_BASE + 0x80)
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_O_SINGLE_START_TRIGGER_C0                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0                                                              (COUNTER_ALL_APB_REG_BASE + 0x84)
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_O_SINGLE_STOP_TRIGGER_C0                                     (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0                                                             (COUNTER_ALL_APB_REG_BASE + 0x88)
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_O_SINGLE_CLEAR_TRIGGER_C0                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0                                                             (COUNTER_ALL_APB_REG_BASE + 0x8c)
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_O_SINGLE_RESET_TRIGGER_C0                                   (Bit0)


#define COUNTER_ALL_APB_REG_ENABLE_C0                                                                           (COUNTER_ALL_APB_REG_BASE + 0x90)
#define COUNTER_ALL_APB_REG_ENABLE_C0_DEFAULT                                                                   0x0
#define COUNTER_ALL_APB_REG_ENABLE_C0_O_ENABLE_C0                                                               (Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C0_O_CLK_CTRL_C0                                                             (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_ENABLE_C0_O_CLK_CTRL_C0_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C0_O_CLK_CTRL_C0_SHIFT                                                       (8)


#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0                                                                (COUNTER_ALL_APB_REG_BASE + 0x94)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_O_SOFT_TRIGGER_CTRL_C0                                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_O_SOFT_TRIGGER_CTRL_C0_MASK                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_O_SOFT_TRIGGER_CTRL_C0_SHIFT                                   (0)


#define COUNTER_ALL_APB_REG_MUX_SEL_C0                                                                          (COUNTER_ALL_APB_REG_BASE + 0x98)
#define COUNTER_ALL_APB_REG_MUX_SEL_C0_DEFAULT                                                                  0x0
#define COUNTER_ALL_APB_REG_MUX_SEL_C0_O_MUX_SEL_C0                                                             (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_MUX_SEL_C0_O_MUX_SEL_C0_MASK                                                        (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MUX_SEL_C0_O_MUX_SEL_C0_SHIFT                                                       (0)


#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0                                                                     (COUNTER_ALL_APB_REG_BASE + 0x9c)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_START_C0                                                  (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_START_C0_MASK                                             (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_START_C0_SHIFT                                            (0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_START_C0                                                 (Bit4+Bit5)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_START_C0_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_START_C0_SHIFT                                           (4)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_STOP_C0                                                   (Bit8+Bit9+Bit10+Bit11)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_STOP_C0_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_STOP_C0_SHIFT                                             (8)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_STOP_C0                                                  (Bit12+Bit13)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_STOP_C0_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_STOP_C0_SHIFT                                            (12)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_DIN0_C0                                                   (Bit16+Bit17+Bit18+Bit19)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_DIN0_C0_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_DIN0_C0_SHIFT                                             (16)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_DIN0_C0                                                  (Bit20+Bit21)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_DIN0_C0_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_DIN0_C0_SHIFT                                            (20)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_DIN1_C0                                                   (Bit24+Bit25+Bit26+Bit27)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_DIN1_C0_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_SEL_DIN1_C0_SHIFT                                             (24)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_DIN1_C0                                                  (Bit28+Bit29)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_DIN1_C0_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_O_SRC_EDGE_DIN1_C0_SHIFT                                            (28)


#define COUNTER_ALL_APB_REG_SNAP_STATUS_C0                                                                      (COUNTER_ALL_APB_REG_BASE + 0xa0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C0_DEFAULT                                                              0x0
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C0_I_SNAP_STATUS_C0                                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C0_I_SNAP_STATUS_C0_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C0_I_SNAP_STATUS_C0_SHIFT                                               (0)


#define COUNTER_ALL_APB_REG_CTRL_SNAP_C0                                                                        (COUNTER_ALL_APB_REG_BASE + 0xa4)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_DEFAULT                                                                0x0
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_O_CTRL_SNAP_C0                                                         (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_O_CTRL_SNAP_C0_MASK                                                    (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_O_CTRL_SNAP_C0_SHIFT                                                   (0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_O_CLEAR_SNAP_C0                                                        (Bit16)


#define COUNTER_ALL_APB_REG_SHADOW_REG_C0                                                                       (COUNTER_ALL_APB_REG_BASE + 0xa8)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C0_DEFAULT                                                               0x0
#define COUNTER_ALL_APB_REG_SHADOW_REG_C0_I_SHADOW_REG_C0                                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C0_I_SHADOW_REG_C0_MASK                                                  (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C0_I_SHADOW_REG_C0_SHIFT                                                 (0)


#define COUNTER_ALL_APB_REG_MODE_SEL_C0                                                                         (COUNTER_ALL_APB_REG_BASE + 0xac)
#define COUNTER_ALL_APB_REG_MODE_SEL_C0_DEFAULT                                                                 0x0
#define COUNTER_ALL_APB_REG_MODE_SEL_C0_O_MODE_SEL_C0                                                           (Bit0+Bit1+Bit2)
#define COUNTER_ALL_APB_REG_MODE_SEL_C0_O_MODE_SEL_C0_MASK                                                      (Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MODE_SEL_C0_O_MODE_SEL_C0_SHIFT                                                     (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0                                                                  (COUNTER_ALL_APB_REG_BASE + 0xb0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_DEFAULT                                                          0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_O_TARGET_REG_CTRL_C0                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_O_TARGET_REG_CTRL_C0_MASK                                        (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_O_TARGET_REG_CTRL_C0_SHIFT                                       (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0xb4)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_O_TARGET_REG_A0_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_O_TARGET_REG_A0_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_O_TARGET_REG_A0_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0xb8)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_O_TARGET_REG_A1_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_O_TARGET_REG_A1_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_O_TARGET_REG_A1_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0xbc)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_O_TARGET_REG_A2_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_O_TARGET_REG_A2_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_O_TARGET_REG_A2_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0xc0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_O_TARGET_REG_B0_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_O_TARGET_REG_B0_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_O_TARGET_REG_B0_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0xc4)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_O_TARGET_REG_B1_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_O_TARGET_REG_B1_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_O_TARGET_REG_B1_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0xc8)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_O_TARGET_REG_B2_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_O_TARGET_REG_B2_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_O_TARGET_REG_B2_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0                                                               (COUNTER_ALL_APB_REG_BASE + 0xcc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_DEFAULT                                                       0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_I_CAPTURE_REG_STATUS_C0                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_I_CAPTURE_REG_STATUS_C0_MASK                                  (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_I_CAPTURE_REG_STATUS_C0_SHIFT                                 (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0                                                        (COUNTER_ALL_APB_REG_BASE + 0xd0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_O_CAPTURE_REG_OVERFLOW_CTRL_C0                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_O_CAPTURE_REG_OVERFLOW_CTRL_C0_MASK                    (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_O_CAPTURE_REG_OVERFLOW_CTRL_C0_SHIFT                   (0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_O_CAPTURE_MODE_AUTOMATIC_VALIDEDGE_C0                  (Bit16)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xd8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_I_CAPTURE_REG_A0_C0                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_I_CAPTURE_REG_A0_C0_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_I_CAPTURE_REG_A0_C0_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xdc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_I_CAPTURE_REG_A1_C0                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_I_CAPTURE_REG_A1_C0_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_I_CAPTURE_REG_A1_C0_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xe0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_I_CAPTURE_REG_A2_C0                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_I_CAPTURE_REG_A2_C0_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_I_CAPTURE_REG_A2_C0_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xe4)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_I_CAPTURE_REG_B0_C0                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_I_CAPTURE_REG_B0_C0_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_I_CAPTURE_REG_B0_C0_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xe8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_I_CAPTURE_REG_B1_C0                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_I_CAPTURE_REG_B1_C0_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_I_CAPTURE_REG_B1_C0_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xec)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_I_CAPTURE_REG_B2_C0                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_I_CAPTURE_REG_B2_C0_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_I_CAPTURE_REG_B2_C0_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0                                                          (COUNTER_ALL_APB_REG_BASE + 0xf0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_O_SWITCH_MODE_ONEBIT_CNTS_C0                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_O_SWITCH_MODE_ONEBIT_CNTS_C0_MASK                        (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_O_SWITCH_MODE_ONEBIT_CNTS_C0_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0                                                          (COUNTER_ALL_APB_REG_BASE + 0xf4)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_WAVEFORM_MODE_CNTS_C0                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_WAVEFORM_MODE_CNTS_C0_MASK                             (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_WAVEFORM_MODE_CNTS_C0_SHIFT                            (0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_CAPTURE_MODE_CNTS_C0                                   (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_CAPTURE_MODE_CNTS_C0_MASK                              (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_CAPTURE_MODE_CNTS_C0_SHIFT                             (8)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_WAVEFORM_MODE_AUTOMATIC_SW_C0                          (Bit16)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_O_CAPTURE_MODE_AUTOMATIC_SW_C0                           (Bit24)


#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0xf8)
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_O_SHIFTMODE_CTRL_C0                                               (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0                                                       (COUNTER_ALL_APB_REG_BASE + 0xfc)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_DEFAULT                                               0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_O_SHIFTOUT_DATA_CTRL_BITCNTS_C0                       (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_O_SHIFTOUT_DATA_CTRL_BITCNTS_C0_MASK                  (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_O_SHIFTOUT_DATA_CTRL_BITCNTS_C0_SHIFT                 (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0x100)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_O_SHIFTOUT_DATA_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_O_SHIFTOUT_DATA_C0_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_O_SHIFTOUT_DATA_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0                                                              (COUNTER_ALL_APB_REG_BASE + 0x104)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_O_SHIFTOUT_DATA_VALID_C0                                     (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0                                                        (COUNTER_ALL_APB_REG_BASE + 0x108)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_O_SHIFTIN_DATA_CTRL_BITCNTS_C0                         (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_O_SHIFTIN_DATA_CTRL_BITCNTS_C0_MASK                    (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_O_SHIFTIN_DATA_CTRL_BITCNTS_C0_SHIFT                   (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0                                                                     (COUNTER_ALL_APB_REG_BASE + 0x10c)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_I_SHIFTIN_DATA_C0                                                   (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_I_SHIFTIN_DATA_C0_MASK                                              (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_I_SHIFTIN_DATA_C0_SHIFT                                             (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0                                                         (COUNTER_ALL_APB_REG_BASE + 0x110)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_DEFAULT                                                 0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_I_SHIFTIN_DATABITS_UPDATED_C0                           (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_I_SHIFTIN_DATABITS_UPDATED_C0_MASK                      (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_I_SHIFTIN_DATABITS_UPDATED_C0_SHIFT                     (0)


#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C0                                                               (COUNTER_ALL_APB_REG_BASE + 0x114)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C0_DEFAULT                                                       0x1
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C0_O_SHIFTMODE_POINT_CNTS_C0                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C0_O_SHIFTMODE_POINT_CNTS_C0_MASK                                (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C0_O_SHIFTMODE_POINT_CNTS_C0_SHIFT                               (0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C0_O_SHIFTMODE_POINT_EN_C0                                       (Bit16)


#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C0                                                                    (COUNTER_ALL_APB_REG_BASE + 0x118)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C0_DEFAULT                                                            0x3
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C0_O_IR_DIN_BYPASS_C0                                                 (Bit0+Bit1)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C0_O_IR_DIN_BYPASS_C0_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C0_O_IR_DIN_BYPASS_C0_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C0                                                          (COUNTER_ALL_APB_REG_BASE + 0x11c)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C0_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C0_O_IR_DIN_ONECYCLE_VALUE_A_C0                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C0_O_IR_DIN_ONECYCLE_VALUE_A_C0_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C0_O_IR_DIN_ONECYCLE_VALUE_A_C0_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C0                                                          (COUNTER_ALL_APB_REG_BASE + 0x120)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C0_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C0_O_IR_DIN_ONECYCLE_VALUE_B_C0                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C0_O_IR_DIN_ONECYCLE_VALUE_B_C0_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C0_O_IR_DIN_ONECYCLE_VALUE_B_C0_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0                                                                   (COUNTER_ALL_APB_REG_BASE + 0x124)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_DEFAULT                                                           0x30000
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_O_IR_DOUT_OPTS_C0                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_O_IR_DOUT_OPTS_C0_MASK                                            (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_O_IR_DOUT_OPTS_C0_SHIFT                                           (0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_O_IR_DOUT_BYPASS_C0                                               (Bit16+Bit17)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_O_IR_DOUT_BYPASS_C0_MASK                                          (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C0_O_IR_DOUT_BYPASS_C0_SHIFT                                         (16)


#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1                                                             (COUNTER_ALL_APB_REG_BASE + 0x180)
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_O_SINGLE_START_TRIGGER_C1                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1                                                              (COUNTER_ALL_APB_REG_BASE + 0x184)
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_O_SINGLE_STOP_TRIGGER_C1                                     (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1                                                             (COUNTER_ALL_APB_REG_BASE + 0x188)
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_O_SINGLE_CLEAR_TRIGGER_C1                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1                                                             (COUNTER_ALL_APB_REG_BASE + 0x18c)
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_O_SINGLE_RESET_TRIGGER_C1                                   (Bit0)


#define COUNTER_ALL_APB_REG_ENABLE_C1                                                                           (COUNTER_ALL_APB_REG_BASE + 0x190)
#define COUNTER_ALL_APB_REG_ENABLE_C1_DEFAULT                                                                   0x0
#define COUNTER_ALL_APB_REG_ENABLE_C1_O_ENABLE_C1                                                               (Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C1_O_CLK_CTRL_C1                                                             (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_ENABLE_C1_O_CLK_CTRL_C1_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C1_O_CLK_CTRL_C1_SHIFT                                                       (8)


#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1                                                                (COUNTER_ALL_APB_REG_BASE + 0x194)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_O_SOFT_TRIGGER_CTRL_C1                                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_O_SOFT_TRIGGER_CTRL_C1_MASK                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_O_SOFT_TRIGGER_CTRL_C1_SHIFT                                   (0)


#define COUNTER_ALL_APB_REG_MUX_SEL_C1                                                                          (COUNTER_ALL_APB_REG_BASE + 0x198)
#define COUNTER_ALL_APB_REG_MUX_SEL_C1_DEFAULT                                                                  0x0
#define COUNTER_ALL_APB_REG_MUX_SEL_C1_O_MUX_SEL_C1                                                             (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_MUX_SEL_C1_O_MUX_SEL_C1_MASK                                                        (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MUX_SEL_C1_O_MUX_SEL_C1_SHIFT                                                       (0)


#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1                                                                     (COUNTER_ALL_APB_REG_BASE + 0x19c)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_START_C1                                                  (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_START_C1_MASK                                             (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_START_C1_SHIFT                                            (0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_START_C1                                                 (Bit4+Bit5)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_START_C1_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_START_C1_SHIFT                                           (4)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_STOP_C1                                                   (Bit8+Bit9+Bit10+Bit11)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_STOP_C1_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_STOP_C1_SHIFT                                             (8)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_STOP_C1                                                  (Bit12+Bit13)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_STOP_C1_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_STOP_C1_SHIFT                                            (12)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_DIN0_C1                                                   (Bit16+Bit17+Bit18+Bit19)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_DIN0_C1_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_DIN0_C1_SHIFT                                             (16)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_DIN0_C1                                                  (Bit20+Bit21)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_DIN0_C1_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_DIN0_C1_SHIFT                                            (20)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_DIN1_C1                                                   (Bit24+Bit25+Bit26+Bit27)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_DIN1_C1_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_SEL_DIN1_C1_SHIFT                                             (24)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_DIN1_C1                                                  (Bit28+Bit29)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_DIN1_C1_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_O_SRC_EDGE_DIN1_C1_SHIFT                                            (28)


#define COUNTER_ALL_APB_REG_SNAP_STATUS_C1                                                                      (COUNTER_ALL_APB_REG_BASE + 0x1a0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C1_DEFAULT                                                              0x0
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C1_I_SNAP_STATUS_C1                                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C1_I_SNAP_STATUS_C1_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C1_I_SNAP_STATUS_C1_SHIFT                                               (0)


#define COUNTER_ALL_APB_REG_CTRL_SNAP_C1                                                                        (COUNTER_ALL_APB_REG_BASE + 0x1a4)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_DEFAULT                                                                0x0
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_O_CTRL_SNAP_C1                                                         (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_O_CTRL_SNAP_C1_MASK                                                    (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_O_CTRL_SNAP_C1_SHIFT                                                   (0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_O_CLEAR_SNAP_C1                                                        (Bit16)


#define COUNTER_ALL_APB_REG_SHADOW_REG_C1                                                                       (COUNTER_ALL_APB_REG_BASE + 0x1a8)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C1_DEFAULT                                                               0x0
#define COUNTER_ALL_APB_REG_SHADOW_REG_C1_I_SHADOW_REG_C1                                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C1_I_SHADOW_REG_C1_MASK                                                  (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C1_I_SHADOW_REG_C1_SHIFT                                                 (0)


#define COUNTER_ALL_APB_REG_MODE_SEL_C1                                                                         (COUNTER_ALL_APB_REG_BASE + 0x1ac)
#define COUNTER_ALL_APB_REG_MODE_SEL_C1_DEFAULT                                                                 0x0
#define COUNTER_ALL_APB_REG_MODE_SEL_C1_O_MODE_SEL_C1                                                           (Bit0+Bit1+Bit2)
#define COUNTER_ALL_APB_REG_MODE_SEL_C1_O_MODE_SEL_C1_MASK                                                      (Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MODE_SEL_C1_O_MODE_SEL_C1_SHIFT                                                     (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1                                                                  (COUNTER_ALL_APB_REG_BASE + 0x1b0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_DEFAULT                                                          0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_O_TARGET_REG_CTRL_C1                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_O_TARGET_REG_CTRL_C1_MASK                                        (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_O_TARGET_REG_CTRL_C1_SHIFT                                       (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x1b4)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_O_TARGET_REG_A0_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_O_TARGET_REG_A0_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_O_TARGET_REG_A0_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x1b8)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_O_TARGET_REG_A1_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_O_TARGET_REG_A1_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_O_TARGET_REG_A1_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x1bc)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_O_TARGET_REG_A2_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_O_TARGET_REG_A2_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_O_TARGET_REG_A2_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x1c0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_O_TARGET_REG_B0_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_O_TARGET_REG_B0_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_O_TARGET_REG_B0_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x1c4)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_O_TARGET_REG_B1_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_O_TARGET_REG_B1_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_O_TARGET_REG_B1_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x1c8)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_O_TARGET_REG_B2_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_O_TARGET_REG_B2_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_O_TARGET_REG_B2_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1                                                               (COUNTER_ALL_APB_REG_BASE + 0x1cc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_DEFAULT                                                       0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_I_CAPTURE_REG_STATUS_C1                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_I_CAPTURE_REG_STATUS_C1_MASK                                  (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_I_CAPTURE_REG_STATUS_C1_SHIFT                                 (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1                                                        (COUNTER_ALL_APB_REG_BASE + 0x1d0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_O_CAPTURE_REG_OVERFLOW_CTRL_C1                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_O_CAPTURE_REG_OVERFLOW_CTRL_C1_MASK                    (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_O_CAPTURE_REG_OVERFLOW_CTRL_C1_SHIFT                   (0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_O_CAPTURE_MODE_AUTOMATIC_VALIDEDGE_C1                  (Bit16)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1d8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_I_CAPTURE_REG_A0_C1                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_I_CAPTURE_REG_A0_C1_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_I_CAPTURE_REG_A0_C1_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1dc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_I_CAPTURE_REG_A1_C1                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_I_CAPTURE_REG_A1_C1_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_I_CAPTURE_REG_A1_C1_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1e0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_I_CAPTURE_REG_A2_C1                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_I_CAPTURE_REG_A2_C1_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_I_CAPTURE_REG_A2_C1_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1e4)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_I_CAPTURE_REG_B0_C1                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_I_CAPTURE_REG_B0_C1_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_I_CAPTURE_REG_B0_C1_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1e8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_I_CAPTURE_REG_B1_C1                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_I_CAPTURE_REG_B1_C1_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_I_CAPTURE_REG_B1_C1_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1ec)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_I_CAPTURE_REG_B2_C1                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_I_CAPTURE_REG_B2_C1_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_I_CAPTURE_REG_B2_C1_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1                                                          (COUNTER_ALL_APB_REG_BASE + 0x1f0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_O_SWITCH_MODE_ONEBIT_CNTS_C1                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_O_SWITCH_MODE_ONEBIT_CNTS_C1_MASK                        (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_O_SWITCH_MODE_ONEBIT_CNTS_C1_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1                                                          (COUNTER_ALL_APB_REG_BASE + 0x1f4)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_WAVEFORM_MODE_CNTS_C1                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_WAVEFORM_MODE_CNTS_C1_MASK                             (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_WAVEFORM_MODE_CNTS_C1_SHIFT                            (0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_CAPTURE_MODE_CNTS_C1                                   (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_CAPTURE_MODE_CNTS_C1_MASK                              (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_CAPTURE_MODE_CNTS_C1_SHIFT                             (8)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_WAVEFORM_MODE_AUTOMATIC_SW_C1                          (Bit16)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_O_CAPTURE_MODE_AUTOMATIC_SW_C1                           (Bit24)


#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x1f8)
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_O_SHIFTMODE_CTRL_C1                                               (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1                                                       (COUNTER_ALL_APB_REG_BASE + 0x1fc)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_DEFAULT                                               0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_O_SHIFTOUT_DATA_CTRL_BITCNTS_C1                       (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_O_SHIFTOUT_DATA_CTRL_BITCNTS_C1_MASK                  (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_O_SHIFTOUT_DATA_CTRL_BITCNTS_C1_SHIFT                 (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x200)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_O_SHIFTOUT_DATA_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_O_SHIFTOUT_DATA_C1_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_O_SHIFTOUT_DATA_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1                                                              (COUNTER_ALL_APB_REG_BASE + 0x204)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_O_SHIFTOUT_DATA_VALID_C1                                     (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1                                                        (COUNTER_ALL_APB_REG_BASE + 0x208)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_O_SHIFTIN_DATA_CTRL_BITCNTS_C1                         (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_O_SHIFTIN_DATA_CTRL_BITCNTS_C1_MASK                    (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_O_SHIFTIN_DATA_CTRL_BITCNTS_C1_SHIFT                   (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1                                                                     (COUNTER_ALL_APB_REG_BASE + 0x20c)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_I_SHIFTIN_DATA_C1                                                   (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_I_SHIFTIN_DATA_C1_MASK                                              (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_I_SHIFTIN_DATA_C1_SHIFT                                             (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1                                                         (COUNTER_ALL_APB_REG_BASE + 0x210)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_DEFAULT                                                 0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_I_SHIFTIN_DATABITS_UPDATED_C1                           (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_I_SHIFTIN_DATABITS_UPDATED_C1_MASK                      (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_I_SHIFTIN_DATABITS_UPDATED_C1_SHIFT                     (0)


#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C1                                                               (COUNTER_ALL_APB_REG_BASE + 0x214)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C1_DEFAULT                                                       0x1
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C1_O_SHIFTMODE_POINT_CNTS_C1                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C1_O_SHIFTMODE_POINT_CNTS_C1_MASK                                (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C1_O_SHIFTMODE_POINT_CNTS_C1_SHIFT                               (0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C1_O_SHIFTMODE_POINT_EN_C1                                       (Bit16)


#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C1                                                                    (COUNTER_ALL_APB_REG_BASE + 0x218)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C1_DEFAULT                                                            0x3
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C1_O_IR_DIN_BYPASS_C1                                                 (Bit0+Bit1)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C1_O_IR_DIN_BYPASS_C1_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C1_O_IR_DIN_BYPASS_C1_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C1                                                          (COUNTER_ALL_APB_REG_BASE + 0x21c)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C1_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C1_O_IR_DIN_ONECYCLE_VALUE_A_C1                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C1_O_IR_DIN_ONECYCLE_VALUE_A_C1_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C1_O_IR_DIN_ONECYCLE_VALUE_A_C1_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C1                                                          (COUNTER_ALL_APB_REG_BASE + 0x220)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C1_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C1_O_IR_DIN_ONECYCLE_VALUE_B_C1                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C1_O_IR_DIN_ONECYCLE_VALUE_B_C1_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C1_O_IR_DIN_ONECYCLE_VALUE_B_C1_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1                                                                   (COUNTER_ALL_APB_REG_BASE + 0x224)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_DEFAULT                                                           0x30000
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_O_IR_DOUT_OPTS_C1                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_O_IR_DOUT_OPTS_C1_MASK                                            (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_O_IR_DOUT_OPTS_C1_SHIFT                                           (0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_O_IR_DOUT_BYPASS_C1                                               (Bit16+Bit17)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_O_IR_DOUT_BYPASS_C1_MASK                                          (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C1_O_IR_DOUT_BYPASS_C1_SHIFT                                         (16)


#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2                                                             (COUNTER_ALL_APB_REG_BASE + 0x280)
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_O_SINGLE_START_TRIGGER_C2                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2                                                              (COUNTER_ALL_APB_REG_BASE + 0x284)
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_O_SINGLE_STOP_TRIGGER_C2                                     (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2                                                             (COUNTER_ALL_APB_REG_BASE + 0x288)
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_O_SINGLE_CLEAR_TRIGGER_C2                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2                                                             (COUNTER_ALL_APB_REG_BASE + 0x28c)
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_O_SINGLE_RESET_TRIGGER_C2                                   (Bit0)


#define COUNTER_ALL_APB_REG_ENABLE_C2                                                                           (COUNTER_ALL_APB_REG_BASE + 0x290)
#define COUNTER_ALL_APB_REG_ENABLE_C2_DEFAULT                                                                   0x0
#define COUNTER_ALL_APB_REG_ENABLE_C2_O_ENABLE_C2                                                               (Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C2_O_CLK_CTRL_C2                                                             (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_ENABLE_C2_O_CLK_CTRL_C2_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C2_O_CLK_CTRL_C2_SHIFT                                                       (8)


#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2                                                                (COUNTER_ALL_APB_REG_BASE + 0x294)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_O_SOFT_TRIGGER_CTRL_C2                                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_O_SOFT_TRIGGER_CTRL_C2_MASK                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_O_SOFT_TRIGGER_CTRL_C2_SHIFT                                   (0)


#define COUNTER_ALL_APB_REG_MUX_SEL_C2                                                                          (COUNTER_ALL_APB_REG_BASE + 0x298)
#define COUNTER_ALL_APB_REG_MUX_SEL_C2_DEFAULT                                                                  0x0
#define COUNTER_ALL_APB_REG_MUX_SEL_C2_O_MUX_SEL_C2                                                             (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_MUX_SEL_C2_O_MUX_SEL_C2_MASK                                                        (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MUX_SEL_C2_O_MUX_SEL_C2_SHIFT                                                       (0)


#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2                                                                     (COUNTER_ALL_APB_REG_BASE + 0x29c)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_START_C2                                                  (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_START_C2_MASK                                             (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_START_C2_SHIFT                                            (0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_START_C2                                                 (Bit4+Bit5)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_START_C2_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_START_C2_SHIFT                                           (4)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_STOP_C2                                                   (Bit8+Bit9+Bit10+Bit11)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_STOP_C2_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_STOP_C2_SHIFT                                             (8)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_STOP_C2                                                  (Bit12+Bit13)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_STOP_C2_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_STOP_C2_SHIFT                                            (12)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_DIN0_C2                                                   (Bit16+Bit17+Bit18+Bit19)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_DIN0_C2_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_DIN0_C2_SHIFT                                             (16)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_DIN0_C2                                                  (Bit20+Bit21)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_DIN0_C2_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_DIN0_C2_SHIFT                                            (20)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_DIN1_C2                                                   (Bit24+Bit25+Bit26+Bit27)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_DIN1_C2_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_SEL_DIN1_C2_SHIFT                                             (24)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_DIN1_C2                                                  (Bit28+Bit29)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_DIN1_C2_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_O_SRC_EDGE_DIN1_C2_SHIFT                                            (28)


#define COUNTER_ALL_APB_REG_SNAP_STATUS_C2                                                                      (COUNTER_ALL_APB_REG_BASE + 0x2a0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C2_DEFAULT                                                              0x0
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C2_I_SNAP_STATUS_C2                                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C2_I_SNAP_STATUS_C2_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C2_I_SNAP_STATUS_C2_SHIFT                                               (0)


#define COUNTER_ALL_APB_REG_CTRL_SNAP_C2                                                                        (COUNTER_ALL_APB_REG_BASE + 0x2a4)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_DEFAULT                                                                0x0
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_O_CTRL_SNAP_C2                                                         (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_O_CTRL_SNAP_C2_MASK                                                    (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_O_CTRL_SNAP_C2_SHIFT                                                   (0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_O_CLEAR_SNAP_C2                                                        (Bit16)


#define COUNTER_ALL_APB_REG_SHADOW_REG_C2                                                                       (COUNTER_ALL_APB_REG_BASE + 0x2a8)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C2_DEFAULT                                                               0x0
#define COUNTER_ALL_APB_REG_SHADOW_REG_C2_I_SHADOW_REG_C2                                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C2_I_SHADOW_REG_C2_MASK                                                  (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C2_I_SHADOW_REG_C2_SHIFT                                                 (0)


#define COUNTER_ALL_APB_REG_MODE_SEL_C2                                                                         (COUNTER_ALL_APB_REG_BASE + 0x2ac)
#define COUNTER_ALL_APB_REG_MODE_SEL_C2_DEFAULT                                                                 0x0
#define COUNTER_ALL_APB_REG_MODE_SEL_C2_O_MODE_SEL_C2                                                           (Bit0+Bit1+Bit2)
#define COUNTER_ALL_APB_REG_MODE_SEL_C2_O_MODE_SEL_C2_MASK                                                      (Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MODE_SEL_C2_O_MODE_SEL_C2_SHIFT                                                     (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2                                                                  (COUNTER_ALL_APB_REG_BASE + 0x2b0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_DEFAULT                                                          0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_O_TARGET_REG_CTRL_C2                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_O_TARGET_REG_CTRL_C2_MASK                                        (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_O_TARGET_REG_CTRL_C2_SHIFT                                       (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x2b4)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_O_TARGET_REG_A0_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_O_TARGET_REG_A0_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_O_TARGET_REG_A0_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x2b8)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_O_TARGET_REG_A1_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_O_TARGET_REG_A1_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_O_TARGET_REG_A1_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x2bc)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_O_TARGET_REG_A2_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_O_TARGET_REG_A2_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_O_TARGET_REG_A2_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x2c0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_O_TARGET_REG_B0_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_O_TARGET_REG_B0_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_O_TARGET_REG_B0_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x2c4)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_O_TARGET_REG_B1_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_O_TARGET_REG_B1_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_O_TARGET_REG_B1_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x2c8)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_O_TARGET_REG_B2_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_O_TARGET_REG_B2_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_O_TARGET_REG_B2_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2                                                               (COUNTER_ALL_APB_REG_BASE + 0x2cc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_DEFAULT                                                       0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_I_CAPTURE_REG_STATUS_C2                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_I_CAPTURE_REG_STATUS_C2_MASK                                  (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_I_CAPTURE_REG_STATUS_C2_SHIFT                                 (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2                                                        (COUNTER_ALL_APB_REG_BASE + 0x2d0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_O_CAPTURE_REG_OVERFLOW_CTRL_C2                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_O_CAPTURE_REG_OVERFLOW_CTRL_C2_MASK                    (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_O_CAPTURE_REG_OVERFLOW_CTRL_C2_SHIFT                   (0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_O_CAPTURE_MODE_AUTOMATIC_VALIDEDGE_C2                  (Bit16)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2d8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_I_CAPTURE_REG_A0_C2                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_I_CAPTURE_REG_A0_C2_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_I_CAPTURE_REG_A0_C2_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2dc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_I_CAPTURE_REG_A1_C2                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_I_CAPTURE_REG_A1_C2_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_I_CAPTURE_REG_A1_C2_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2e0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_I_CAPTURE_REG_A2_C2                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_I_CAPTURE_REG_A2_C2_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_I_CAPTURE_REG_A2_C2_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2e4)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_I_CAPTURE_REG_B0_C2                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_I_CAPTURE_REG_B0_C2_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_I_CAPTURE_REG_B0_C2_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2e8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_I_CAPTURE_REG_B1_C2                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_I_CAPTURE_REG_B1_C2_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_I_CAPTURE_REG_B1_C2_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2ec)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_I_CAPTURE_REG_B2_C2                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_I_CAPTURE_REG_B2_C2_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_I_CAPTURE_REG_B2_C2_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2                                                          (COUNTER_ALL_APB_REG_BASE + 0x2f0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_O_SWITCH_MODE_ONEBIT_CNTS_C2                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_O_SWITCH_MODE_ONEBIT_CNTS_C2_MASK                        (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_O_SWITCH_MODE_ONEBIT_CNTS_C2_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2                                                          (COUNTER_ALL_APB_REG_BASE + 0x2f4)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_WAVEFORM_MODE_CNTS_C2                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_WAVEFORM_MODE_CNTS_C2_MASK                             (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_WAVEFORM_MODE_CNTS_C2_SHIFT                            (0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_CAPTURE_MODE_CNTS_C2                                   (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_CAPTURE_MODE_CNTS_C2_MASK                              (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_CAPTURE_MODE_CNTS_C2_SHIFT                             (8)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_WAVEFORM_MODE_AUTOMATIC_SW_C2                          (Bit16)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_O_CAPTURE_MODE_AUTOMATIC_SW_C2                           (Bit24)


#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x2f8)
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_O_SHIFTMODE_CTRL_C2                                               (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2                                                       (COUNTER_ALL_APB_REG_BASE + 0x2fc)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_DEFAULT                                               0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_O_SHIFTOUT_DATA_CTRL_BITCNTS_C2                       (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_O_SHIFTOUT_DATA_CTRL_BITCNTS_C2_MASK                  (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_O_SHIFTOUT_DATA_CTRL_BITCNTS_C2_SHIFT                 (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x300)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_O_SHIFTOUT_DATA_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_O_SHIFTOUT_DATA_C2_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_O_SHIFTOUT_DATA_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2                                                              (COUNTER_ALL_APB_REG_BASE + 0x304)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_O_SHIFTOUT_DATA_VALID_C2                                     (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2                                                        (COUNTER_ALL_APB_REG_BASE + 0x308)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_O_SHIFTIN_DATA_CTRL_BITCNTS_C2                         (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_O_SHIFTIN_DATA_CTRL_BITCNTS_C2_MASK                    (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_O_SHIFTIN_DATA_CTRL_BITCNTS_C2_SHIFT                   (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2                                                                     (COUNTER_ALL_APB_REG_BASE + 0x30c)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_I_SHIFTIN_DATA_C2                                                   (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_I_SHIFTIN_DATA_C2_MASK                                              (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_I_SHIFTIN_DATA_C2_SHIFT                                             (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2                                                         (COUNTER_ALL_APB_REG_BASE + 0x310)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_DEFAULT                                                 0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_I_SHIFTIN_DATABITS_UPDATED_C2                           (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_I_SHIFTIN_DATABITS_UPDATED_C2_MASK                      (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_I_SHIFTIN_DATABITS_UPDATED_C2_SHIFT                     (0)


#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C2                                                               (COUNTER_ALL_APB_REG_BASE + 0x314)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C2_DEFAULT                                                       0x1
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C2_O_SHIFTMODE_POINT_CNTS_C2                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C2_O_SHIFTMODE_POINT_CNTS_C2_MASK                                (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C2_O_SHIFTMODE_POINT_CNTS_C2_SHIFT                               (0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C2_O_SHIFTMODE_POINT_EN_C2                                       (Bit16)


#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C2                                                                    (COUNTER_ALL_APB_REG_BASE + 0x318)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C2_DEFAULT                                                            0x3
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C2_O_IR_DIN_BYPASS_C2                                                 (Bit0+Bit1)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C2_O_IR_DIN_BYPASS_C2_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C2_O_IR_DIN_BYPASS_C2_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C2                                                          (COUNTER_ALL_APB_REG_BASE + 0x31c)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C2_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C2_O_IR_DIN_ONECYCLE_VALUE_A_C2                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C2_O_IR_DIN_ONECYCLE_VALUE_A_C2_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C2_O_IR_DIN_ONECYCLE_VALUE_A_C2_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C2                                                          (COUNTER_ALL_APB_REG_BASE + 0x320)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C2_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C2_O_IR_DIN_ONECYCLE_VALUE_B_C2                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C2_O_IR_DIN_ONECYCLE_VALUE_B_C2_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C2_O_IR_DIN_ONECYCLE_VALUE_B_C2_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2                                                                   (COUNTER_ALL_APB_REG_BASE + 0x324)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_DEFAULT                                                           0x30000
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_O_IR_DOUT_OPTS_C2                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_O_IR_DOUT_OPTS_C2_MASK                                            (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_O_IR_DOUT_OPTS_C2_SHIFT                                           (0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_O_IR_DOUT_BYPASS_C2                                               (Bit16+Bit17)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_O_IR_DOUT_BYPASS_C2_MASK                                          (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C2_O_IR_DOUT_BYPASS_C2_SHIFT                                         (16)


#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3                                                             (COUNTER_ALL_APB_REG_BASE + 0x380)
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_O_SINGLE_START_TRIGGER_C3                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3                                                              (COUNTER_ALL_APB_REG_BASE + 0x384)
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_O_SINGLE_STOP_TRIGGER_C3                                     (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3                                                             (COUNTER_ALL_APB_REG_BASE + 0x388)
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_O_SINGLE_CLEAR_TRIGGER_C3                                   (Bit0)


#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3                                                             (COUNTER_ALL_APB_REG_BASE + 0x38c)
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_DEFAULT                                                     0x0
#define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_O_SINGLE_RESET_TRIGGER_C3                                   (Bit0)


#define COUNTER_ALL_APB_REG_ENABLE_C3                                                                           (COUNTER_ALL_APB_REG_BASE + 0x390)
#define COUNTER_ALL_APB_REG_ENABLE_C3_DEFAULT                                                                   0x0
#define COUNTER_ALL_APB_REG_ENABLE_C3_O_ENABLE_C3                                                               (Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C3_O_CLK_CTRL_C3                                                             (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_ENABLE_C3_O_CLK_CTRL_C3_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_ENABLE_C3_O_CLK_CTRL_C3_SHIFT                                                       (8)


#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3                                                                (COUNTER_ALL_APB_REG_BASE + 0x394)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_DEFAULT                                                        0x0
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_O_SOFT_TRIGGER_CTRL_C3                                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_O_SOFT_TRIGGER_CTRL_C3_MASK                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_O_SOFT_TRIGGER_CTRL_C3_SHIFT                                   (0)


#define COUNTER_ALL_APB_REG_MUX_SEL_C3                                                                          (COUNTER_ALL_APB_REG_BASE + 0x398)
#define COUNTER_ALL_APB_REG_MUX_SEL_C3_DEFAULT                                                                  0x0
#define COUNTER_ALL_APB_REG_MUX_SEL_C3_O_MUX_SEL_C3                                                             (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_MUX_SEL_C3_O_MUX_SEL_C3_MASK                                                        (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MUX_SEL_C3_O_MUX_SEL_C3_SHIFT                                                       (0)


#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3                                                                     (COUNTER_ALL_APB_REG_BASE + 0x39c)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_START_C3                                                  (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_START_C3_MASK                                             (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_START_C3_SHIFT                                            (0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_START_C3                                                 (Bit4+Bit5)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_START_C3_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_START_C3_SHIFT                                           (4)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_STOP_C3                                                   (Bit8+Bit9+Bit10+Bit11)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_STOP_C3_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_STOP_C3_SHIFT                                             (8)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_STOP_C3                                                  (Bit12+Bit13)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_STOP_C3_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_STOP_C3_SHIFT                                            (12)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_DIN0_C3                                                   (Bit16+Bit17+Bit18+Bit19)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_DIN0_C3_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_DIN0_C3_SHIFT                                             (16)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_DIN0_C3                                                  (Bit20+Bit21)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_DIN0_C3_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_DIN0_C3_SHIFT                                            (20)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_DIN1_C3                                                   (Bit24+Bit25+Bit26+Bit27)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_DIN1_C3_MASK                                              (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_SEL_DIN1_C3_SHIFT                                             (24)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_DIN1_C3                                                  (Bit28+Bit29)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_DIN1_C3_MASK                                             (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_O_SRC_EDGE_DIN1_C3_SHIFT                                            (28)


#define COUNTER_ALL_APB_REG_SNAP_STATUS_C3                                                                      (COUNTER_ALL_APB_REG_BASE + 0x3a0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C3_DEFAULT                                                              0x0
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C3_I_SNAP_STATUS_C3                                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C3_I_SNAP_STATUS_C3_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SNAP_STATUS_C3_I_SNAP_STATUS_C3_SHIFT                                               (0)


#define COUNTER_ALL_APB_REG_CTRL_SNAP_C3                                                                        (COUNTER_ALL_APB_REG_BASE + 0x3a4)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_DEFAULT                                                                0x0
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_O_CTRL_SNAP_C3                                                         (Bit0+Bit1+Bit2+Bit3)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_O_CTRL_SNAP_C3_MASK                                                    (Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_O_CTRL_SNAP_C3_SHIFT                                                   (0)
#define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_O_CLEAR_SNAP_C3                                                        (Bit16)


#define COUNTER_ALL_APB_REG_SHADOW_REG_C3                                                                       (COUNTER_ALL_APB_REG_BASE + 0x3a8)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C3_DEFAULT                                                               0x0
#define COUNTER_ALL_APB_REG_SHADOW_REG_C3_I_SHADOW_REG_C3                                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C3_I_SHADOW_REG_C3_MASK                                                  (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHADOW_REG_C3_I_SHADOW_REG_C3_SHIFT                                                 (0)


#define COUNTER_ALL_APB_REG_MODE_SEL_C3                                                                         (COUNTER_ALL_APB_REG_BASE + 0x3ac)
#define COUNTER_ALL_APB_REG_MODE_SEL_C3_DEFAULT                                                                 0x0
#define COUNTER_ALL_APB_REG_MODE_SEL_C3_O_MODE_SEL_C3                                                           (Bit0+Bit1+Bit2)
#define COUNTER_ALL_APB_REG_MODE_SEL_C3_O_MODE_SEL_C3_MASK                                                      (Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_MODE_SEL_C3_O_MODE_SEL_C3_SHIFT                                                     (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3                                                                  (COUNTER_ALL_APB_REG_BASE + 0x3b0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_DEFAULT                                                          0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_O_TARGET_REG_CTRL_C3                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_O_TARGET_REG_CTRL_C3_MASK                                        (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_O_TARGET_REG_CTRL_C3_SHIFT                                       (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x3b4)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_O_TARGET_REG_A0_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_O_TARGET_REG_A0_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_O_TARGET_REG_A0_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x3b8)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_O_TARGET_REG_A1_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_O_TARGET_REG_A1_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_O_TARGET_REG_A1_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x3bc)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_O_TARGET_REG_A2_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_O_TARGET_REG_A2_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_O_TARGET_REG_A2_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x3c0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_O_TARGET_REG_B0_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_O_TARGET_REG_B0_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_O_TARGET_REG_B0_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x3c4)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_O_TARGET_REG_B1_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_O_TARGET_REG_B1_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_O_TARGET_REG_B1_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x3c8)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_O_TARGET_REG_B2_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_O_TARGET_REG_B2_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_O_TARGET_REG_B2_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3                                                               (COUNTER_ALL_APB_REG_BASE + 0x3cc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_DEFAULT                                                       0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_I_CAPTURE_REG_STATUS_C3                                       (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_I_CAPTURE_REG_STATUS_C3_MASK                                  (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_I_CAPTURE_REG_STATUS_C3_SHIFT                                 (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3                                                        (COUNTER_ALL_APB_REG_BASE + 0x3d0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_O_CAPTURE_REG_OVERFLOW_CTRL_C3                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_O_CAPTURE_REG_OVERFLOW_CTRL_C3_MASK                    (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_O_CAPTURE_REG_OVERFLOW_CTRL_C3_SHIFT                   (0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_O_CAPTURE_MODE_AUTOMATIC_VALIDEDGE_C3                  (Bit16)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3d8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_I_CAPTURE_REG_A0_C3                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_I_CAPTURE_REG_A0_C3_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_I_CAPTURE_REG_A0_C3_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3dc)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_I_CAPTURE_REG_A1_C3                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_I_CAPTURE_REG_A1_C3_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_I_CAPTURE_REG_A1_C3_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3e0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_I_CAPTURE_REG_A2_C3                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_I_CAPTURE_REG_A2_C3_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_I_CAPTURE_REG_A2_C3_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3e4)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_I_CAPTURE_REG_B0_C3                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_I_CAPTURE_REG_B0_C3_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_I_CAPTURE_REG_B0_C3_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3e8)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_I_CAPTURE_REG_B1_C3                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_I_CAPTURE_REG_B1_C3_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_I_CAPTURE_REG_B1_C3_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3ec)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_I_CAPTURE_REG_B2_C3                                               (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_I_CAPTURE_REG_B2_C3_MASK                                          (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_I_CAPTURE_REG_B2_C3_SHIFT                                         (0)


#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3                                                          (COUNTER_ALL_APB_REG_BASE + 0x3f0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_O_SWITCH_MODE_ONEBIT_CNTS_C3                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_O_SWITCH_MODE_ONEBIT_CNTS_C3_MASK                        (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_O_SWITCH_MODE_ONEBIT_CNTS_C3_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3                                                          (COUNTER_ALL_APB_REG_BASE + 0x3f4)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_DEFAULT                                                  0x0
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_WAVEFORM_MODE_CNTS_C3                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_WAVEFORM_MODE_CNTS_C3_MASK                             (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_WAVEFORM_MODE_CNTS_C3_SHIFT                            (0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_CAPTURE_MODE_CNTS_C3                                   (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_CAPTURE_MODE_CNTS_C3_MASK                              (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_CAPTURE_MODE_CNTS_C3_SHIFT                             (8)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_WAVEFORM_MODE_AUTOMATIC_SW_C3                          (Bit16)
#define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_O_CAPTURE_MODE_AUTOMATIC_SW_C3                           (Bit24)


#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x3f8)
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_DEFAULT                                                           0x0
#define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_O_SHIFTMODE_CTRL_C3                                               (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3                                                       (COUNTER_ALL_APB_REG_BASE + 0x3fc)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_DEFAULT                                               0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_O_SHIFTOUT_DATA_CTRL_BITCNTS_C3                       (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_O_SHIFTOUT_DATA_CTRL_BITCNTS_C3_MASK                  (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_O_SHIFTOUT_DATA_CTRL_BITCNTS_C3_SHIFT                 (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x400)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_DEFAULT                                                            0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_O_SHIFTOUT_DATA_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_O_SHIFTOUT_DATA_C3_MASK                                            (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_O_SHIFTOUT_DATA_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3                                                              (COUNTER_ALL_APB_REG_BASE + 0x404)
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_DEFAULT                                                      0x0
#define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_O_SHIFTOUT_DATA_VALID_C3                                     (Bit0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3                                                        (COUNTER_ALL_APB_REG_BASE + 0x408)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_DEFAULT                                                0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_O_SHIFTIN_DATA_CTRL_BITCNTS_C3                         (Bit0+Bit1+Bit2+Bit3+Bit4)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_O_SHIFTIN_DATA_CTRL_BITCNTS_C3_MASK                    (Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_O_SHIFTIN_DATA_CTRL_BITCNTS_C3_SHIFT                   (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3                                                                     (COUNTER_ALL_APB_REG_BASE + 0x40c)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_DEFAULT                                                             0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_I_SHIFTIN_DATA_C3                                                   (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_I_SHIFTIN_DATA_C3_MASK                                              (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_I_SHIFTIN_DATA_C3_SHIFT                                             (0)


#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3                                                         (COUNTER_ALL_APB_REG_BASE + 0x410)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_DEFAULT                                                 0x0
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_I_SHIFTIN_DATABITS_UPDATED_C3                           (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_I_SHIFTIN_DATABITS_UPDATED_C3_MASK                      (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_I_SHIFTIN_DATABITS_UPDATED_C3_SHIFT                     (0)


#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C3                                                               (COUNTER_ALL_APB_REG_BASE + 0x414)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C3_DEFAULT                                                       0x1
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C3_O_SHIFTMODE_POINT_CNTS_C3                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C3_O_SHIFTMODE_POINT_CNTS_C3_MASK                                (Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C3_O_SHIFTMODE_POINT_CNTS_C3_SHIFT                               (0)
#define COUNTER_ALL_APB_REG_SHIFTMODE_POINT_EN_C3_O_SHIFTMODE_POINT_EN_C3                                       (Bit16)


#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C3                                                                    (COUNTER_ALL_APB_REG_BASE + 0x418)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C3_DEFAULT                                                            0x3
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C3_O_IR_DIN_BYPASS_C3                                                 (Bit0+Bit1)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C3_O_IR_DIN_BYPASS_C3_MASK                                            (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_BYPASS_C3_O_IR_DIN_BYPASS_C3_SHIFT                                           (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C3                                                          (COUNTER_ALL_APB_REG_BASE + 0x41c)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C3_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C3_O_IR_DIN_ONECYCLE_VALUE_A_C3                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C3_O_IR_DIN_ONECYCLE_VALUE_A_C3_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_A_C3_O_IR_DIN_ONECYCLE_VALUE_A_C3_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C3                                                          (COUNTER_ALL_APB_REG_BASE + 0x420)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C3_DEFAULT                                                  0x100
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C3_O_IR_DIN_ONECYCLE_VALUE_B_C3                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C3_O_IR_DIN_ONECYCLE_VALUE_B_C3_MASK                        (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DIN_ONECYCLE_VALUE_B_C3_O_IR_DIN_ONECYCLE_VALUE_B_C3_SHIFT                       (0)


#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3                                                                   (COUNTER_ALL_APB_REG_BASE + 0x424)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_DEFAULT                                                           0x30000
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_O_IR_DOUT_OPTS_C3                                                 (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_O_IR_DOUT_OPTS_C3_MASK                                            (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_O_IR_DOUT_OPTS_C3_SHIFT                                           (0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_O_IR_DOUT_BYPASS_C3                                               (Bit16+Bit17)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_O_IR_DOUT_BYPASS_C3_MASK                                          (Bit1+Bit0)
#define COUNTER_ALL_APB_REG_IR_DOUT_BYPASS_C3_O_IR_DOUT_BYPASS_C3_SHIFT                                         (16)


#endif // _COUNTER_ALL_APB_REG_DEFINES_H

