{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685715322421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685715322421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "m68hc11 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"m68hc11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685715322441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685715322521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685715322521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685715322791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685715322801 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685715323140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685715323140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685715323140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685715323140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685715323140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685715323140 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685715323140 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685715323150 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685715323150 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685715323150 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685715323150 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685715323150 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685715323150 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685715323160 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1685715323485 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "m68hc11.sdc " "Synopsys Design Constraints File file not found: 'm68hc11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685715324715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685715324715 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~51\|combout " "Node \"IRX\|D\[1\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~21\|datab " "Node \"BusAlta\|PortR\[1\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~21\|combout " "Node \"BusAlta\|PortR\[1\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~22\|dataa " "Node \"BusAlta\|PortR\[1\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~22\|combout " "Node \"BusAlta\|PortR\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~29\|datac " "Node \"IRX\|C\[1\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~29\|combout " "Node \"IRX\|C\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~30\|datac " "Node \"IRX\|C\[1\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~30\|combout " "Node \"IRX\|C\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~21\|dataa " "Node \"BusAlta\|PortR\[1\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~62\|datad " "Node \"IRX\|D\[1\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~62\|combout " "Node \"IRX\|D\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~51\|datab " "Node \"IRX\|D\[1\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~5\|combout " "Node \"inst1\|Yupa\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~17\|datab " "Node \"BusAlta\|PortR\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~17\|combout " "Node \"BusAlta\|PortR\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~18\|dataa " "Node \"BusAlta\|PortR\[3\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~18\|combout " "Node \"BusAlta\|PortR\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~1\|datab " "Node \"inst1\|Yupa\[3\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~1\|combout " "Node \"inst1\|Yupa\[3\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~5\|dataa " "Node \"inst1\|Yupa\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~20\|datab " "Node \"IRX\|C\[3\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~20\|combout " "Node \"IRX\|C\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~21\|dataa " "Node \"IRX\|C\[3\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~21\|combout " "Node \"IRX\|C\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~22\|datac " "Node \"IRX\|C\[3\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~22\|combout " "Node \"IRX\|C\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~17\|dataa " "Node \"BusAlta\|PortR\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~35\|combout " "Node \"IRX\|D\[6\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~11\|datab " "Node \"BusAlta\|PortR\[6\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~11\|combout " "Node \"BusAlta\|PortR\[6\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~12\|dataa " "Node \"BusAlta\|PortR\[6\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~12\|combout " "Node \"BusAlta\|PortR\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~8\|datac " "Node \"IRX\|C\[6\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~8\|combout " "Node \"IRX\|C\[6\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~9\|datac " "Node \"IRX\|C\[6\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~9\|combout " "Node \"IRX\|C\[6\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~11\|dataa " "Node \"BusAlta\|PortR\[6\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~58\|datad " "Node \"IRX\|D\[6\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~58\|combout " "Node \"IRX\|D\[6\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~35\|datab " "Node \"IRX\|D\[6\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~47\|combout " "Node \"IRX\|D\[2\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~19\|datab " "Node \"BusAlta\|PortR\[2\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~19\|combout " "Node \"BusAlta\|PortR\[2\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~20\|dataa " "Node \"BusAlta\|PortR\[2\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~20\|combout " "Node \"BusAlta\|PortR\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~25\|datac " "Node \"IRX\|C\[2\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~25\|combout " "Node \"IRX\|C\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~26\|datac " "Node \"IRX\|C\[2\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~26\|combout " "Node \"IRX\|C\[2\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~19\|dataa " "Node \"BusAlta\|PortR\[2\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~61\|datad " "Node \"IRX\|D\[2\]~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~61\|combout " "Node \"IRX\|D\[2\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~47\|datab " "Node \"IRX\|D\[2\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~39\|combout " "Node \"IRX\|D\[5\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~13\|datab " "Node \"BusAlta\|PortR\[5\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~13\|combout " "Node \"BusAlta\|PortR\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~14\|dataa " "Node \"BusAlta\|PortR\[5\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~14\|combout " "Node \"BusAlta\|PortR\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~12\|datac " "Node \"IRX\|C\[5\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~12\|combout " "Node \"IRX\|C\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~13\|datac " "Node \"IRX\|C\[5\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~13\|combout " "Node \"IRX\|C\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~13\|dataa " "Node \"BusAlta\|PortR\[5\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~59\|datad " "Node \"IRX\|D\[5\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~59\|combout " "Node \"IRX\|D\[5\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~39\|datab " "Node \"IRX\|D\[5\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~43\|combout " "Node \"IRX\|D\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~15\|datab " "Node \"BusAlta\|PortR\[4\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~15\|combout " "Node \"BusAlta\|PortR\[4\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~16\|dataa " "Node \"BusAlta\|PortR\[4\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~16\|combout " "Node \"BusAlta\|PortR\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~60\|datad " "Node \"IRX\|D\[4\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~60\|combout " "Node \"IRX\|D\[4\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~43\|datab " "Node \"IRX\|D\[4\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~16\|datac " "Node \"IRX\|C\[4\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~16\|combout " "Node \"IRX\|C\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~17\|datac " "Node \"IRX\|C\[4\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~17\|combout " "Node \"IRX\|C\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~15\|dataa " "Node \"BusAlta\|PortR\[4\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~55\|combout " "Node \"IRX\|D\[0\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~23\|datab " "Node \"BusAlta\|PortR\[0\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~23\|combout " "Node \"BusAlta\|PortR\[0\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~24\|dataa " "Node \"BusAlta\|PortR\[0\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~24\|combout " "Node \"BusAlta\|PortR\[0\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~63\|datad " "Node \"IRX\|D\[0\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~63\|combout " "Node \"IRX\|D\[0\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~55\|datab " "Node \"IRX\|D\[0\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~33\|datac " "Node \"IRX\|C\[0\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~33\|combout " "Node \"IRX\|C\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~34\|datac " "Node \"IRX\|C\[0\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~34\|combout " "Node \"IRX\|C\[0\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~23\|dataa " "Node \"BusAlta\|PortR\[0\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~5\|combout " "Node \"IRX\|C\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~9\|dataa " "Node \"BusAlta\|PortR\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~9\|combout " "Node \"BusAlta\|PortR\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~10\|dataa " "Node \"BusAlta\|PortR\[7\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~10\|combout " "Node \"BusAlta\|PortR\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~2\|datac " "Node \"IRX\|C\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~2\|combout " "Node \"IRX\|C\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~5\|datac " "Node \"IRX\|C\[7\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~56\|datad " "Node \"IRX\|D\[7\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~56\|combout " "Node \"IRX\|D\[7\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~30\|datab " "Node \"IRX\|D\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~30\|combout " "Node \"IRX\|D\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~9\|datab " "Node \"BusAlta\|PortR\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715324735 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1685715324735 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685715324765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685715324765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685715324765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685715325095 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 0 528 696 16 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685715325095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secuenciador:inst14\|registro_sec:inst13\|nCBD  " "Automatically promoted node secuenciador:inst14\|registro_sec:inst13\|nCBD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685715325095 ""}  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685715325095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secuenciador:inst14\|registro_sec:inst13\|nCRI  " "Automatically promoted node secuenciador:inst14\|registro_sec:inst13\|nCRI " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685715325095 ""}  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685715325095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685715325095 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 24 528 696 40 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 5021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685715325095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685715325798 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685715325809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685715325809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685715325921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685715325931 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685715325941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685715325941 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685715325941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685715326329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685715326329 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685715326329 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 2.5V 2 127 0 " "Number of I/O pins in group: 129 (unused VREF, 2.5V VCCIO, 2 input, 127 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1685715326379 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1685715326379 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685715326379 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685715326379 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1685715326379 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685715326379 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685715326646 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685715326656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685715327667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685715328623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685715328653 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685715342498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685715342498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685715344207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685715347753 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685715347753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685715362039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685715362039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685715362049 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.42 " "Total time spent on timing analysis during the Fitter is 4.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685715362792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685715362832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685715366018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685715366018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685715369329 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685715370686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/oac/CISC/output_files/m68hc11.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/oac/CISC/output_files/m68hc11.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685715371994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 119 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5391 " "Peak virtual memory: 5391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685715373910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 08:16:13 2023 " "Processing ended: Fri Jun 02 08:16:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685715373910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685715373910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685715373910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685715373910 ""}
