Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  7 04:47:09 2022
| Host         : LAPTOP-H9ETBF9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db4/fourthz/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mm/button_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.378        0.000                      0                  480        0.053        0.000                      0                  480        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.378        0.000                      0                  480        0.053        0.000                      0                  480        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 db1/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.138ns (23.864%)  route 3.631ns (76.136%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.810     5.331    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  db1/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.870     6.719    db1/fourthz/COUNT_reg[9]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.124     6.843 r  db1/fourthz/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.304     7.147    db1/fourthz/COUNT[0]_i_9_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  db1/fourthz/COUNT[0]_i_8/O
                         net (fo=1, routed)           0.546     7.817    db1/fourthz/COUNT[0]_i_8_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  db1/fourthz/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.402     8.343    db1/fourthz/COUNT[0]_i_7_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.467 r  db1/fourthz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.576     9.044    db1/fourthz/COUNT[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  db1/fourthz/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.932    10.100    db1/fourthz/clear
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[4]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524    14.478    db1/fourthz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 db1/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.138ns (23.864%)  route 3.631ns (76.136%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.810     5.331    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  db1/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.870     6.719    db1/fourthz/COUNT_reg[9]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.124     6.843 r  db1/fourthz/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.304     7.147    db1/fourthz/COUNT[0]_i_9_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  db1/fourthz/COUNT[0]_i_8/O
                         net (fo=1, routed)           0.546     7.817    db1/fourthz/COUNT[0]_i_8_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  db1/fourthz/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.402     8.343    db1/fourthz/COUNT[0]_i_7_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.467 r  db1/fourthz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.576     9.044    db1/fourthz/COUNT[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  db1/fourthz/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.932    10.100    db1/fourthz/clear
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[5]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524    14.478    db1/fourthz/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 db1/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.138ns (23.864%)  route 3.631ns (76.136%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.810     5.331    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  db1/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.870     6.719    db1/fourthz/COUNT_reg[9]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.124     6.843 r  db1/fourthz/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.304     7.147    db1/fourthz/COUNT[0]_i_9_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  db1/fourthz/COUNT[0]_i_8/O
                         net (fo=1, routed)           0.546     7.817    db1/fourthz/COUNT[0]_i_8_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  db1/fourthz/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.402     8.343    db1/fourthz/COUNT[0]_i_7_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.467 r  db1/fourthz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.576     9.044    db1/fourthz/COUNT[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  db1/fourthz/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.932    10.100    db1/fourthz/clear
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[6]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524    14.478    db1/fourthz/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 db1/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.138ns (23.864%)  route 3.631ns (76.136%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.810     5.331    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  db1/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.870     6.719    db1/fourthz/COUNT_reg[9]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.124     6.843 r  db1/fourthz/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.304     7.147    db1/fourthz/COUNT[0]_i_9_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  db1/fourthz/COUNT[0]_i_8/O
                         net (fo=1, routed)           0.546     7.817    db1/fourthz/COUNT[0]_i_8_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  db1/fourthz/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.402     8.343    db1/fourthz/COUNT[0]_i_7_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.467 r  db1/fourthz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.576     9.044    db1/fourthz/COUNT[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  db1/fourthz/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.932    10.100    db1/fourthz/clear
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  db1/fourthz/COUNT_reg[7]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524    14.478    db1/fourthz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.076ns (20.890%)  route 4.075ns (79.110%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.808     5.329    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  db4/fourthz/COUNT_reg[6]/Q
                         net (fo=2, routed)           1.090     6.875    db4/fourthz/COUNT_reg[6]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     6.999 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.585     7.584    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.563     8.271    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     8.395 f  db4/fourthz/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.416     8.811    db4/fourthz/COUNT[0]_i_7__2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.935 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.563     9.498    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.124     9.622 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.858    10.480    db4/fourthz/clear
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.682    15.023    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[4]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X5Y103         FDRE (Setup_fdre_C_R)       -0.429    14.865    db4/fourthz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.076ns (20.890%)  route 4.075ns (79.110%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.808     5.329    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  db4/fourthz/COUNT_reg[6]/Q
                         net (fo=2, routed)           1.090     6.875    db4/fourthz/COUNT_reg[6]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     6.999 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.585     7.584    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.563     8.271    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     8.395 f  db4/fourthz/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.416     8.811    db4/fourthz/COUNT[0]_i_7__2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.935 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.563     9.498    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.124     9.622 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.858    10.480    db4/fourthz/clear
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.682    15.023    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[5]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X5Y103         FDRE (Setup_fdre_C_R)       -0.429    14.865    db4/fourthz/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.076ns (20.890%)  route 4.075ns (79.110%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.808     5.329    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  db4/fourthz/COUNT_reg[6]/Q
                         net (fo=2, routed)           1.090     6.875    db4/fourthz/COUNT_reg[6]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     6.999 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.585     7.584    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.563     8.271    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     8.395 f  db4/fourthz/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.416     8.811    db4/fourthz/COUNT[0]_i_7__2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.935 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.563     9.498    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.124     9.622 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.858    10.480    db4/fourthz/clear
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.682    15.023    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[6]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X5Y103         FDRE (Setup_fdre_C_R)       -0.429    14.865    db4/fourthz/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.076ns (20.890%)  route 4.075ns (79.110%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.808     5.329    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  db4/fourthz/COUNT_reg[6]/Q
                         net (fo=2, routed)           1.090     6.875    db4/fourthz/COUNT_reg[6]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     6.999 r  db4/fourthz/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.585     7.584    db4/fourthz/COUNT[0]_i_9__2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.563     8.271    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     8.395 f  db4/fourthz/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.416     8.811    db4/fourthz/COUNT[0]_i_7__2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.935 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.563     9.498    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.124     9.622 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.858    10.480    db4/fourthz/clear
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.682    15.023    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  db4/fourthz/COUNT_reg[7]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X5Y103         FDRE (Setup_fdre_C_R)       -0.429    14.865    db4/fourthz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 db1/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.138ns (24.257%)  route 3.554ns (75.743%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.810     5.331    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  db1/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.870     6.719    db1/fourthz/COUNT_reg[9]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.124     6.843 r  db1/fourthz/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.304     7.147    db1/fourthz/COUNT[0]_i_9_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  db1/fourthz/COUNT[0]_i_8/O
                         net (fo=1, routed)           0.546     7.817    db1/fourthz/COUNT[0]_i_8_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  db1/fourthz/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.402     8.343    db1/fourthz/COUNT[0]_i_7_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.467 r  db1/fourthz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.576     9.044    db1/fourthz/COUNT[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  db1/fourthz/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.855    10.023    db1/fourthz/clear
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[0]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.478    db1/fourthz/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 db1/fourthz/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.138ns (24.257%)  route 3.554ns (75.743%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.810     5.331    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  db1/fourthz/COUNT_reg[9]/Q
                         net (fo=2, routed)           0.870     6.719    db1/fourthz/COUNT_reg[9]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.124     6.843 r  db1/fourthz/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.304     7.147    db1/fourthz/COUNT[0]_i_9_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  db1/fourthz/COUNT[0]_i_8/O
                         net (fo=1, routed)           0.546     7.817    db1/fourthz/COUNT[0]_i_8_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  db1/fourthz/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.402     8.343    db1/fourthz/COUNT[0]_i_7_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.467 r  db1/fourthz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.576     9.044    db1/fourthz/COUNT[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  db1/fourthz/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.855    10.023    db1/fourthz/clear
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[1]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.478    db1/fourthz/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.017 r  db1/fourthz/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.017    db1/fourthz/COUNT_reg[8]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[8]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.030 r  db1/fourthz/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.030    db1/fourthz/COUNT_reg[8]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[10]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.053 r  db1/fourthz/COUNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.053    db1/fourthz/COUNT_reg[8]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[9]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.055 r  db1/fourthz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.055    db1/fourthz/COUNT_reg[8]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  db1/fourthz/COUNT_reg[11]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.163%)  route 0.127ns (21.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  db1/fourthz/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    db1/fourthz/COUNT_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.057 r  db1/fourthz/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.057    db1/fourthz/COUNT_reg[12]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 oledtaskA/counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    oledtaskA/CLK_IBUF_BUFG
    SLICE_X1Y99          FDSE                                         r  oledtaskA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDSE (Prop_fdse_C_Q)         0.141     1.618 f  oledtaskA/counter_reg[16]/Q
                         net (fo=2, routed)           0.167     1.785    oledtaskA/counter_reg[16]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  oledtaskA/counter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.830    oledtaskA/counter[16]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  oledtaskA/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.983    oledtaskA/counter_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  oledtaskA/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    oledtaskA/counter_reg[20]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  oledtaskA/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    oledtaskA/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  oledtaskA/counter_reg[20]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    oledtaskA/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.643%)  route 0.127ns (21.357%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  db1/fourthz/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    db1/fourthz/COUNT_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.070 r  db1/fourthz/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.070    db1/fourthz/COUNT_reg[12]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 oledtaskA/counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.403ns (70.590%)  route 0.168ns (29.410%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    oledtaskA/CLK_IBUF_BUFG
    SLICE_X1Y99          FDSE                                         r  oledtaskA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDSE (Prop_fdse_C_Q)         0.141     1.618 f  oledtaskA/counter_reg[16]/Q
                         net (fo=2, routed)           0.167     1.785    oledtaskA/counter_reg[16]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  oledtaskA/counter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.830    oledtaskA/counter[16]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  oledtaskA/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.983    oledtaskA/counter_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  oledtaskA/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    oledtaskA/counter_reg[20]_i_1_n_5
    SLICE_X1Y100         FDSE                                         r  oledtaskA/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    oledtaskA/CLK_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  oledtaskA/counter_reg[22]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDSE (Hold_fdse_C_D)         0.105     1.935    oledtaskA/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.441%)  route 0.127ns (20.559%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  db1/fourthz/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    db1/fourthz/COUNT_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.093 r  db1/fourthz/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.093    db1/fourthz/COUNT_reg[12]_i_1_n_6
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[13]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.507%)  route 0.127ns (20.493%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  db1/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  db1/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.126     1.767    db1/fourthz/COUNT_reg[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  db1/fourthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.923    db1/fourthz/COUNT_reg[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  db1/fourthz/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    db1/fourthz/COUNT_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  db1/fourthz/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    db1/fourthz/COUNT_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.095 r  db1/fourthz/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    db1/fourthz/COUNT_reg[12]_i_1_n_4
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.951     2.079    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  db1/fourthz/COUNT_reg[15]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.964    db1/fourthz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   db4/fourthz/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   db4/fourthz/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   db4/fourthz/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   db4/fourthz/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102   db2/fourthz/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102   db2/fourthz/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101   oledtaskA/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101   oledtaskA/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101   oledtaskA/counter_reg[27]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   oledtaskA/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   A/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   A/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   A/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   db1/fourthz/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   db1/fourthz/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   db1/fourthz/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105   db1/fourthz/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105   db1/fourthz/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105   db1/fourthz/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105   db1/fourthz/COUNT_reg[31]/C



