;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 710, 660
	SUB 312, 10
	JMP 710, 660
	SUB @127, 106
	SUB 210, 7
	SPL <127, 106
	SUB @127, 106
	JMN 710, 660
	JMN @12, #200
	SUB 12, @10
	JMN 12, #10
	JMN 12, #10
	SUB #12, @200
	SUB @0, @-0
	DJN -7, @-20
	JMP 710, 660
	SUB @126, 106
	CMP -207, <-126
	JMZ @12, #200
	JMZ @12, #200
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	SUB @121, 106
	ADD 3, 232
	SUB 710, 660
	SUB 710, 660
	SPL -906, -601
	ADD 210, 30
	ADD 270, 60
	MOV @1, @6
	MOV @1, @6
	SPL -906, -600
	JMP @12, #200
	SUB @127, 106
	SLT @-30, 9
	JMN @12, #200
	SLT @-30, 9
	SUB @121, 103
	ADD 210, 60
	SUB @121, 106
	SLT 121, 0
	SPL 0, <702
	JMN 17, #14
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 710, 660
	DJN -1, @-20
