// Seed: 1586391138
module module_0 ();
  logic [7:0] id_2;
  assign id_2 = id_2;
  assign id_2[1 : 1] = 1'd0;
  supply0 id_3;
  assign id_1 = 1'b0 == 1;
  always @(id_2) id_3 = 1;
  logic [7:0] id_4;
  assign id_2[1] = 1;
  tri0 id_5;
  always_latch @(1 or posedge id_5);
  always_comb @(1 or posedge id_4[1]);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    inout tri1 id_1,
    output supply1 id_2,
    output supply1 id_3
);
  wire id_5 = id_5;
  module_0();
  wire id_6 = id_5;
  wire id_7;
  wire id_8;
endmodule
