{"grouped_gemm_triton_kernel.py": {"call_err_msg": "None", "exe_err_msg": "Generated output is None", "reflection": null, "oneshot": "import torch\nimport triton\nimport triton.language as tl\n\n@triton.jit\ndef fused_moe_kernel(\n    a_ptr,\n    b_ptr,\n    c_ptr,\n    a_scale_ptr,\n    b_scale_ptr,\n    topk_weights_ptr,\n    sorted_token_ids_ptr,\n    expert_ids_ptr,\n    num_tokens_post_padded_ptr,\n    N,\n    K,\n    EM,\n    num_valid_tokens,\n    stride_am,\n    stride_ak,\n    stride_be,\n    stride_bk,\n    stride_bn,\n    stride_cm,\n    stride_cn,\n    BLOCK_SIZE_M: tl.constexpr,\n    BLOCK_SIZE_N: tl.constexpr,\n    BLOCK_SIZE_K: tl.constexpr,\n    GROUP_SIZE_M: tl.constexpr,\n    MUL_ROUTED_WEIGHT: tl.constexpr,\n    top_k: tl.constexpr,\n    compute_type: tl.constexpr,\n    use_fp8: tl.constexpr,\n):\n    pid = tl.program_id(axis=0)\n    num_pid_m = tl.cdiv(EM, BLOCK_SIZE_M)\n    num_pid_n = tl.cdiv(N, BLOCK_SIZE_N)\n    num_pid_in_group = GROUP_SIZE_M * num_pid_n\n    group_id = pid // num_pid_in_group\n    first_pid_m = group_id * GROUP_SIZE_M\n    group_size_m = min(num_pid_m - first_pid_m, GROUP_SIZE_M)\n    pid_m = first_pid_m + ((pid % num_pid_in_group) % group_size_m)\n    pid_n = (pid % num_pid_in_group) // group_size_m\n\n    num_tokens_post_padded = tl.load(num_tokens_post_padded_ptr)\n    if pid_m * BLOCK_SIZE_M >= num_tokens_post_padded:\n        return\n    offs_token_id = pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)\n    offs_token = tl.load(sorted_token_ids_ptr + offs_token_id)\n    token_mask = offs_token < num_valid_tokens\n\n    offs_bn = (pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)) % N\n    offs_k = tl.arange(0, BLOCK_SIZE_K)\n    a_ptrs = a_ptr + (offs_token[:, None] // top_k * stride_am +\n                      offs_k[None, :] * stride_ak)\n\n    off_experts = tl.load(expert_ids_ptr + pid_m)\n    b_ptrs = b_ptr + off_experts * stride_be + (offs_k[:, None] * stride_bk +\n                                                offs_bn[None, :] * stride_bn)\n\n    if use_fp8:\n        a_scale = tl.load(a_scale_ptr)\n        b_scale = tl.load(b_scale_ptr + off_experts)\n\n    accumulator = tl.zeros((BLOCK_SIZE_M, BLOCK_SIZE_N), dtype=tl.float32)\n\n    for k in range(0, tl.cdiv(K, BLOCK_SIZE_K)):\n        a = tl.load(a_ptrs,\n                    mask=token_mask[:, None] &\n                    (offs_k[None, :] < K - k * BLOCK_SIZE_K),\n                    other=0.0)\n        b = tl.load(b_ptrs,\n                    mask=offs_k[:, None] < K - k * BLOCK_SIZE_K,\n                    other=0.0)\n        if use_fp8:\n            accumulator = tl.dot(a, b, acc=accumulator)\n        else:\n            accumulator += tl.dot(a, b)\n        a_ptrs += BLOCK_SIZE_K * stride_ak\n        b_ptrs += BLOCK_SIZE_K * stride_bk\n\n    if MUL_ROUTED_WEIGHT:\n        moe_weight = tl.load(topk_weights_ptr + offs_token,\n                             mask=token_mask,\n                             other=0)\n        accumulator = accumulator * moe_weight[:, None]\n\n    if use_fp8:\n        accumulator = (accumulator * a_scale * b_scale).to(compute_type)\n    else:\n        accumulator = accumulator.to(compute_type)\n\n    offs_cn = pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)\n    c_ptrs = c_ptr + stride_cm * offs_token[:, None] + stride_cn * offs_cn[\n        None, :]\n    c_mask = token_mask[:, None] & (offs_cn[None, :] < N)\n    tl.store(c_ptrs, accumulator, mask=c_mask)\n\n\ndef invoke_fused_moe_kernel(A: torch.Tensor, B: torch.Tensor, C: torch.Tensor,\n                            A_scale: Optional[torch.Tensor],\n                            B_scale: Optional[torch.Tensor],\n                            topk_weights: torch.Tensor, topk_ids: torch.Tensor,\n                            sorted_token_ids: torch.Tensor,\n                            expert_ids: torch.Tensor,\n                            num_tokens_post_padded: torch.Tensor,\n                            mul_routed_weight: bool, top_k: int,\n                            config: Dict[str, Any], compute_type: tl.dtype,\n                            use_fp8: bool) -> None:\n    grid = lambda META: (triton.cdiv(sorted_token_ids.shape[0], META[\n        'BLOCK_SIZE_M']) * triton.cdiv(B.shape[1], META['BLOCK_SIZE_N']), )\n\n    fused_moe_kernel[grid](\n        A,\n        B,\n        C,\n        A_scale,\n        B_scale,\n        topk_weights,\n        sorted_token_ids,\n        expert_ids,\n        num_tokens_post_padded,\n        B.shape[1],\n        B.shape[2],\n        sorted_token_ids.shape[0],\n        topk_ids.numel(),\n        A.stride(0),\n        A.stride(1),\n        B.stride(0),\n        B.stride(2),\n        B.stride(1),\n        C.stride(1),\n        C.stride(2),\n        MUL_ROUTED_WEIGHT=mul_routed_weight,\n        top_k=top_k,\n        compute_type=compute_type,\n        use_fp8=use_fp8,\n        **config,\n    )\n", "perf_candidates": [], "perf_strategy": null, "call_candidate": "import torch\nimport triton\nimport triton.language as tl\nfrom typing import List\n\n@triton.jit\ndef grouped_fused_fp8_gemm_kernel_v2(\n    A_ptr, C_ptr,\n    B_ptr_array,\n    M_cumsum_ptr,\n    M_array, N_array, K,\n    scales_ptr,\n    tile_to_group_ptr, tile_offset_ptr,\n    stride_ak, stride_bk, stride_bn, stride_ck,\n    total_tiles,\n    BLOCK_M: tl.constexpr, BLOCK_N: tl.constexpr, BLOCK_K: tl.constexpr,\n    GROUP_SIZE_M: tl.constexpr,\n    NUM_GROUPS: tl.constexpr,\n):\n    # 1. Map program ID to specific group and tile\n    pid = tl.program_id(axis=0)\n    group_id = tl.load(tile_to_group_ptr + pid)\n    tile_idx = tl.load(tile_offset_ptr + pid)\n\n    # 2. Load problem dimensions for this group\n    # M varies per group, N is loaded (typically constant in MoE but supported as variable)\n    M = tl.load(M_array + group_id)\n    N = tl.load(N_array + group_id)\n\n    # 3. Compute tile coordinates within the group\n    # Number of N tiles for this group\n    num_tiles_n = (N + BLOCK_N - 1) // BLOCK_N\n    pid_m = tile_idx // num_tiles_n\n    pid_n = tile_idx % num_tiles_n\n\n    # 4. Calculate memory offsets\n    # A is concatenated. Start index depends on M_cumsum\n    m_start = tl.load(M_cumsum_ptr + group_id)\n    \n    # Base A pointer: A_ptr points to the start of the concatenated buffer\n    # We assume A is row-major packed: [Sum(M), K]. Stride M is K.\n    # offset_am = m_start + pid_m * BLOCK_M\n    \n    # Base B pointer: B is in a list of pointers. Load the specific pointer for this group.\n    # B_ptr_array is an array of pointers (int64/uint64). We cast to pointer type.\n    ptr_B_val = tl.load(B_ptr_array + group_id)\n    base_B_ptr = tl.make_block_ptr(ptr_B_val, shape=(1,1), strides=(1,1), block_shape=(1,1), order=(0,1)) if False else ptr_B_val.to(tl.pointer_type(tl.float8e4b8))\n\n    # Scales: Assume layout [scale_a, scale_b] per group interleaved\n    scale_a = tl.load(scales_ptr + group_id * 2)\n    scale_b = tl.load(scales_ptr + group_id * 2 + 1)\n\n    # 5. Iteration Loop parameters\n    offs_am = (pid_m * BLOCK_M + tl.arange(0, BLOCK_M)) % M\n    offs_bn = (pid_n * BLOCK_N + tl.arange(0, BLOCK_N)) % N\n    offs_k = tl.arange(0, BLOCK_K)\n\n    # A Pointers: A_base + (m_row * K) + (k_col * stride_ak)\n    # Note: K is the width of A. We assume standard row-major layout for A where stride_M = K.\n    a_ptrs = A_ptr + (m_start + offs_am[:, None]) * K + offs_k[None, :] * stride_ak\n\n    # B Pointers: B_base + (k_row * stride_bk) + (n_col * stride_bn)\n    b_ptrs = base_B_ptr + offs_k[:, None] * stride_bk + offs_bn[None, :] * stride_bn\n\n    # Accumulator\n    accumulator = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)\n\n    for k in range(0, tl.cdiv(K, BLOCK_K)):\n        # Load A tile with masking\n        # Mask checks M bounds and K bounds\n        mask_a = (offs_am[:, None] < M) & (k * BLOCK_K + offs_k[None, :] < K)\n        a = tl.load(a_ptrs, mask=mask_a, other=0.0)\n\n        # Load B tile with masking\n        # Mask checks N bounds and K bounds\n        mask_b = (offs_bn[None, :] < N) & (k * BLOCK_K + offs_k[:, None] < K)\n        b = tl.load(b_ptrs, mask=mask_b, other=0.0)\n\n        # Explicit cast to target FP8 type for tensor cores (AMD)\n        a_fp8 = a.to(tl.float8e4b8)\n        b_fp8 = b.to(tl.float8e4b8)\n\n        # Matrix Multiplication\n        accumulator = tl.dot(a_fp8, b_fp8, accumulator)\n\n        # Advance pointers\n        a_ptrs += BLOCK_K * stride_ak\n        b_ptrs += BLOCK_K * stride_bk\n\n    # 6. Epilogue\n    # Apply scaling factors\n    result = accumulator * scale_a * scale_b\n    result = result.to(tl.bfloat16)\n\n    # Store C\n    # C is concatenated [Sum(M), N]. We assume row-major packing.\n    # Stride for M in C is N. Stride for N in C is stride_ck (usually 1).\n    offs_cm = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)\n    offs_cn = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)\n    \n    # C Pointers\n    c_ptrs = C_ptr + (m_start + offs_cm[:, None]) * N * stride_ck + offs_cn[None, :] * stride_ck\n    \n    mask_c = (offs_cm[:, None] < M) & (offs_cn[None, :] < N)\n    tl.store(c_ptrs, result, mask=mask_c)\n\nclass OptimizedGroupedGEMM:\n    def __init__(self, B_list: List[torch.Tensor], device='cuda'):\n        self.device = device\n        self.B_list = B_list\n        self.num_groups = len(B_list)\n        \n        # Pre-process B pointers\n        b_ptrs = [b.data_ptr() for b in B_list]\n        self.B_ptr_array = torch.tensor(b_ptrs, dtype=torch.int64, device=device)\n        \n        # Extract N and K from B_list (assuming B is [K, N] or [N, K] based on strides)\n        # We assume all B have same shape for simplicity in N extraction, but code handles per-group N.\n        self.N_array_host = [b.shape[1] for b in B_list] # Assuming B is [K, N]\n        self.K = B_list[0].shape[0]\n        self.N_array = torch.tensor(self.N_array_host, dtype=torch.int32, device=device)\n        \n        # Strides for B (assuming all have same layout)\n        self.stride_bk = B_list[0].stride(0)\n        self.stride_bn = B_list[0].stride(1)\n        \n        # Dummy scales for this example (1.0)\n        self.scales = torch.ones(self.num_groups * 2, dtype=torch.float32, device=device)\n\n    def _compute_schedule(self, M_splits: List[int], BLOCK_M=128, BLOCK_N=128):\n        tile_to_group = []\n        tile_offset = []\n        total_tiles = 0\n        \n        for group_id, m in enumerate(M_splits):\n            n = self.N_array_host[group_id]\n            grid_m = (m + BLOCK_M - 1) // BLOCK_M\n            grid_n = (n + BLOCK_N - 1) // BLOCK_N\n            group_tiles = grid_m * grid_n\n            \n            tile_to_group.extend([group_id] * group_tiles)\n            tile_offset.extend(range(group_tiles))\n            total_tiles += group_tiles\n            \n        return torch.tensor(tile_to_group, dtype=torch.int32, device=self.device), \\\n               torch.tensor(tile_offset, dtype=torch.int32, device=self.device), \\\n               total_tiles\n\n    def _get_schedule(self, M_splits: List[int]):\n        # Wrapper to get default block sizes and compute schedule\n        return self._compute_schedule(M_splits)\n\n    def __call__(self, A_concat: torch.Tensor, M_splits: List[int]):\n        # Prepare metadata\n        M_array = torch.tensor(M_splits, dtype=torch.int32, device=self.device)\n        M_cumsum = torch.cumsum(torch.tensor([0] + M_splits, dtype=torch.int32, device=self.device), 0)\n        \n        # Schedule\n        tile_to_group, tile_offset, total_tiles = self._get_schedule(M_splits)\n        \n        # Check output size\n        total_M = sum(M_splits)\n        # Assuming uniform N for output allocation or max N. \n        # Since C is concatenated, we calculate total size. For strictly rectangular C, N must be uniform.\n        # If N varies, C output buffer logic needs to be complex (ragged). \n        # Here we assume max N or uniform N for the output tensor allocation.\n        max_N = max(self.N_array_host)\n        C_concat = torch.empty((total_M, max_N), dtype=torch.bfloat16, device=self.device)\n        \n        BLOCK_M = 128\n        BLOCK_N = 128\n        BLOCK_K = 32 # Small K block for FP8 typically\n        GROUP_SIZE_M = 8\n        \n        grid = (total_tiles, 1, 1)\n        \n        grouped_fused_fp8_gemm_kernel_v2[grid](\n            A_ptr=A_concat,\n            C_ptr=C_concat,\n            B_ptr_array=self.B_ptr_array,\n            M_cumsum_ptr=M_cumsum,\n            M_array=M_array,\n            N_array=self.N_array,\n            K=self.K,\n            scales_ptr=self.scales,\n            tile_to_group_ptr=tile_to_group,\n            tile_offset_ptr=tile_offset,\n            stride_ak=A_concat.stride(1),\n            stride_bk=self.stride_bk,\n            stride_bn=self.stride_bn,\n            stride_ck=C_concat.stride(1),\n            total_tiles=total_tiles,\n            BLOCK_M=BLOCK_M,\n            BLOCK_N=BLOCK_N,\n            BLOCK_K=BLOCK_K,\n            GROUP_SIZE_M=GROUP_SIZE_M,\n            NUM_GROUPS=self.num_groups,\n            num_warps=4\n        )\n        \n        return C_concat\n\ndef test_grouped_gemm():\n    torch.manual_seed(0)\n    device = \"cuda\" if torch.cuda.is_available() else \"cpu\"\n    if device == \"cpu\":\n        print(\"Skipping test on CPU\")\n        return\n\n    # Setup parameters\n    num_groups = 3\n    K = 128\n    N = 256\n    M_splits = [64, 128, 32]\n    total_M = sum(M_splits)\n    \n    # Generate Data\n    # A: [Total_M, K] stored as int8 (simulating fp8)\n    A = torch.randint(-10, 10, (total_M, K), dtype=torch.int8, device=device)\n    \n    # B: List of [K, N] tensors\n    B_list = [torch.randint(-10, 10, (K, N), dtype=torch.int8, device=device) for _ in range(num_groups)]\n    \n    # Run Kernel Wrapper\n    gemm_op = OptimizedGroupedGEMM(B_list, device=device)\n    C_out = gemm_op(A, M_splits)\n    \n    print(f\"Kernel executed. Output shape: {C_out.shape}\")\n    print(\"Output snippet:\", C_out[0:5, 0:5])\n\nif __name__ == \"__main__\":\n    test_grouped_gemm()", "exe_candidate": null, "temp_strategy": "To implement the Optimized Fused Grouped FP8 GEMM kernel for AMD ROCm, we employ a scheduling strategy where the host pre-calculates a linearized tile execution order ('tile_to_group_ptr' and 'tile_offset_ptr'). This allows the Triton kernel to handle ragged batch sizes (variable M) by mapping a 1D program ID to specific group and tile coordinates, ensuring efficient load balancing across Compute Units. The kernel uses standard pointer arithmetic to support non-contiguous weight matrices passed via a pointer array. We strictly adhere to the 'tl.float8e4b8' data type for AMD MI300+ compatibility, explicitly casting operands before the dot product as required. The host class manages the scheduling logic and argument preparation, while the kernel performs the FP8 Matrix Multiply-Accumulate followed by scaling and BFloat16 conversion.", "perf_debug_num": 0, "pass_call": true, "pass_exe": true, "pass_perf": false}}