
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 77020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.422 ; gain = 95.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:46]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_05/Lab_05.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_05/Lab_05.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_05/Lab_05.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Reg_3B' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_3B.vhd:34' bound to instance 'PC' of component 'Reg_3B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:150]
INFO: [Synth 8-638] synthesizing module 'Reg_3B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_3B.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_3B' (2#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_3B.vhd:42]
INFO: [Synth 8-3491] module 'B3_Add' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/3B_Add.vhd:34' bound to instance 'PCAdder' of component 'B3_Add' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'B3_Add' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/3B_Add.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_0' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/3B_Add.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_1' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/3B_Add.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_2' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/3B_Add.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'B3_Add' (5#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/3B_Add.vhd:40]
INFO: [Synth 8-3491] module 'MP_2W3B' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W3B.vhd:34' bound to instance 'MUX_2W3B' of component 'MP_2W3B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'MP_2W3B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W3B.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W3B.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MP_2W3B' (6#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W3B.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/ROM.vhd:35' bound to instance 'ROM0' of component 'ROM' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (7#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-3491] module 'ID' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/ID.vhd:34' bound to instance 'Instruction_Decoder' of component 'ID' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:179]
INFO: [Synth 8-638] synthesizing module 'ID' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/ID.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ID' (8#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/ID.vhd:47]
INFO: [Synth 8-3491] module 'MP_2W4B' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W4B.vhd:34' bound to instance 'Mux_2W4B' of component 'MP_2W4B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'MP_2W4B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W4B.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W4B.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MP_2W4B' (9#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_2W4B.vhd:41]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:34' bound to instance 'Register_Bank' of component 'Reg_Bank' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:49]
INFO: [Synth 8-226] default block is never used [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (10#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:87]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:95]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:111]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (11#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'MP_8W4B' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_8W4B.vhd:34' bound to instance 'Mux_8W4BA' of component 'MP_8W4B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:216]
INFO: [Synth 8-638] synthesizing module 'MP_8W4B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_8W4B.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_8W4B.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MP_8W4B' (12#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_8W4B.vhd:47]
INFO: [Synth 8-3491] module 'MP_8W4B' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/MP_8W4B.vhd:34' bound to instance 'Mux_8W4BB' of component 'MP_8W4B' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:229]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'Adder_substractor' of component 'RCA_4' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:243]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_0' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_1' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_2' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:81]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:33' bound to instance 'FA_3' of component 'FA' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (13#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'SevenSeg' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/SevenSeg.vhd:35' bound to instance 'sevenSeg_1' of component 'SevenSeg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:253]
INFO: [Synth 8-638] synthesizing module 'SevenSeg' [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/SevenSeg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg' (14#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/SevenSeg.vhd:40]
INFO: [Synth 8-3491] module 'SevenSeg2' declared at 'D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Seg_7_2.vhd:35' bound to instance 'sevenSeg_2' of component 'SevenSeg2' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'SevenSeg2' [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Seg_7_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg2' (15#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/Seg_7_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'processor' (16#1) [D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd:46]
WARNING: [Synth 8-3917] design processor has port V driven by constant 0
WARNING: [Synth 8-3917] design processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design SevenSeg2 has unconnected port data[5]
WARNING: [Synth 8-3331] design SevenSeg2 has unconnected port data[4]
WARNING: [Synth 8-3331] design SevenSeg2 has unconnected port data[3]
WARNING: [Synth 8-3331] design SevenSeg2 has unconnected port data[2]
WARNING: [Synth 8-3331] design SevenSeg2 has unconnected port data[1]
WARNING: [Synth 8-3331] design SevenSeg2 has unconnected port data[0]
WARNING: [Synth 8-3331] design ID has unconnected port RCJ[3]
WARNING: [Synth 8-3331] design ID has unconnected port RCJ[2]
WARNING: [Synth 8-3331] design ID has unconnected port RCJ[1]
WARNING: [Synth 8-3331] design ID has unconnected port RCJ[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 466.438 ; gain = 151.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.438 ; gain = 151.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.438 ; gain = 151.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/desktop/processer/project_final/project_final.srcs/constrs_1/imports/processer/Basys3Labs.xdc]
Finished Parsing XDC File [D:/desktop/processer/project_final/project_final.srcs/constrs_1/imports/processer/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/desktop/processer/project_final/project_final.srcs/constrs_1/imports/processer/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 786.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 786.102 ; gain = 471.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 786.102 ; gain = 471.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 786.102 ; gain = 471.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSeg_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 786.102 ; gain = 471.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3B 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MP_2W3B 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module MP_2W4B 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Reg_Bank 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module SevenSeg 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design processor has port V driven by constant 0
WARNING: [Synth 8-3917] design processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[3]' (FDRE) to 'Register_Bank/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[3]' (FDRE) to 'Register_Bank/Reg_2/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_2/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_0/Q_reg[3]' (FDRE) to 'Register_Bank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[2]' (FDRE) to 'Register_Bank/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[2]' (FDRE) to 'Register_Bank/Reg_2/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_2/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_0/Q_reg[2]' (FDRE) to 'Register_Bank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[0]' (FDRE) to 'Register_Bank/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[0]' (FDRE) to 'Register_Bank/Reg_2/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_2/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_0/Q_reg[0]' (FDRE) to 'Register_Bank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[1]' (FDRE) to 'Register_Bank/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[1]' (FDRE) to 'Register_Bank/Reg_2/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_2/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_0/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_2/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_2/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_2/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_2/Q_reg[1]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 786.102 ; gain = 471.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 793.820 ; gain = 479.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 815.660 ; gain = 501.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_5/Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_5/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_5/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_5/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[0]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    14|
|6     |LUT4   |    14|
|7     |LUT5   |    12|
|8     |LUT6   |    11|
|9     |FDRE   |    49|
|10    |IBUF   |     2|
|11    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |   126|
|2     |  PC            |Reg_3B   |    29|
|3     |  Register_Bank |Reg_Bank |    27|
|4     |    Reg_1       |Reg      |     6|
|5     |    Reg_3       |Reg_0    |    10|
|6     |    Reg_7       |Reg_1    |    11|
|7     |  Slow_Clk_0    |Slow_Clk |    54|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 816.430 ; gain = 182.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 816.430 ; gain = 501.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 816.430 ; gain = 514.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/desktop/processer/project_final/project_final.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 816.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:51:25 2023...
