# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3_Multiplexer.srcs/sources_1/new/mux_2x1.vhd" \
"../../../../Lab3_Multiplexer.srcs/sim_1/new/mux_2x1_sim.vhd" \

# Do not sort compile order
nosort
