Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot singlecycle_tb_behav xil_defaultlib.singlecycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/PC.sv" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/PC.sv" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.singlecycle
Compiling module xil_defaultlib.singlecycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot singlecycle_tb_behav
