

================================================================
== Vivado HLS Report for 'hhb_query'
================================================================
* Date:           Wed Apr 16 12:52:22 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hhb_query
* Solution:       hhb_query
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         7|          1|          1|     1|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     32|
|Register         |        -|      -|     169|      -|
|ShiftMemory      |        -|      -|       0|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     169|     35|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |indvar_reg_117  |  0|   1|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  0|   1|    1|          0|
    +----------------+---+----+-----+-----------+

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_135  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_186  |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   2|           2|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |status1data_in  |  32|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           |  32|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+-----+-----------+
    |                 Name                | FF | Bits| Const Bits|
    +-------------------------------------+----+-----+-----------+
    |a_addr_reg_151                       |  30|   32|          2|
    |ap_CS_fsm                            |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                |   1|    1|          0|
    |buff_0_s_reg_104                     |  32|   32|          0|
    |current_heartbeat1data_reg           |  32|   32|          0|
    |current_heartbeat1vld_reg            |   0|    1|          1|
    |heartbeat_record_phys_addr0data_reg  |  32|   32|          0|
    |heartbeat_record_phys_addr0vld_reg   |   0|    1|          1|
    |indvar_reg_117                       |   1|    1|          0|
    |status1data_reg                      |  32|   32|          0|
    |status1vld_reg                       |   0|    1|          1|
    +-------------------------------------+----+-----+-----------+
    |Total                                | 169|  174|          5|
    +-------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_done                     | out |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |          hhb_query         | return value |
|a_req_din                   | out |    1|   ap_bus   |              a             |    pointer   |
|a_req_full_n                |  in |    1|   ap_bus   |              a             |    pointer   |
|a_req_write                 | out |    1|   ap_bus   |              a             |    pointer   |
|a_rsp_empty_n               |  in |    1|   ap_bus   |              a             |    pointer   |
|a_rsp_read                  | out |    1|   ap_bus   |              a             |    pointer   |
|a_address                   | out |   32|   ap_bus   |              a             |    pointer   |
|a_datain                    |  in |   32|   ap_bus   |              a             |    pointer   |
|a_dataout                   | out |   32|   ap_bus   |              a             |    pointer   |
|a_size                      | out |   32|   ap_bus   |              a             |    pointer   |
|heartbeat_record_phys_addr  |  in |   32|   ap_none  | heartbeat_record_phys_addr |    scalar    |
|current_heartbeat           | out |   32|   ap_none  |      current_heartbeat     |    pointer   |
|status                      | out |   32|   ap_none  |           status           |    pointer   |
+----------------------------+-----+-----+------------+----------------------------+--------------+

