Classic Timing Analyzer report for RAM1Port
Thu Dec 20 09:57:06 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                           ; To                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.480 ns                                       ; address[3]                                                                                     ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.936 ns                                      ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; q[3]                                                                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.112 ns                                      ; wren                                                                                           ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                ;                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                          ; To                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                        ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                             ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.480 ns   ; address[3] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.552 ns   ; address[1] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.320 ns   ; address[0] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.212 ns   ; data[2]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.178 ns   ; data[3]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 2.990 ns   ; address[2] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 2.938 ns   ; data[1]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 0.393 ns   ; data[0]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 0.381 ns   ; wren       ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                           ; To   ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 12.936 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; q[3] ; clock      ;
; N/A   ; None         ; 12.936 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; q[3] ; clock      ;
; N/A   ; None         ; 12.936 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; q[3] ; clock      ;
; N/A   ; None         ; 12.936 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; q[3] ; clock      ;
; N/A   ; None         ; 12.936 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; q[3] ; clock      ;
; N/A   ; None         ; 11.167 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; q[2] ; clock      ;
; N/A   ; None         ; 11.167 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; q[2] ; clock      ;
; N/A   ; None         ; 11.167 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; q[2] ; clock      ;
; N/A   ; None         ; 11.167 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; q[2] ; clock      ;
; N/A   ; None         ; 11.167 ns  ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; q[2] ; clock      ;
; N/A   ; None         ; 9.899 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; q[1] ; clock      ;
; N/A   ; None         ; 9.899 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; q[1] ; clock      ;
; N/A   ; None         ; 9.899 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; q[1] ; clock      ;
; N/A   ; None         ; 9.899 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; q[1] ; clock      ;
; N/A   ; None         ; 9.899 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; q[1] ; clock      ;
; N/A   ; None         ; 9.857 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; q[0] ; clock      ;
; N/A   ; None         ; 9.857 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; q[0] ; clock      ;
; N/A   ; None         ; 9.857 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; q[0] ; clock      ;
; N/A   ; None         ; 9.857 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; q[0] ; clock      ;
; N/A   ; None         ; 9.857 ns   ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; q[0] ; clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                               ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                             ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.112 ns ; wren       ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -0.124 ns ; data[0]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.669 ns ; data[1]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.721 ns ; address[2] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -2.909 ns ; data[3]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.943 ns ; data[2]    ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.051 ns ; address[0] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.283 ns ; address[1] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.211 ns ; address[3] ; altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 20 09:57:06 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM1Port -c RAM1Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 200.0 MHz between source memory "altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y47; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X84_Y47; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.931 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.193 ns) + CELL(0.635 ns) = 2.931 ns; Loc. = M4K_X84_Y47; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.624 ns ( 55.41 % )
                Info: Total interconnect delay = 1.307 ns ( 44.59 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.956 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.193 ns) + CELL(0.660 ns) = 2.956 ns; Loc. = M4K_X84_Y47; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.649 ns ( 55.78 % )
                Info: Total interconnect delay = 1.307 ns ( 44.22 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "address[3]", clock pin = "clock") is 4.480 ns
    Info: + Longest pin to memory delay is 7.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_AJ26; Fanout = 1; PIN Node = 'address[3]'
        Info: 2: + IC(6.390 ns) + CELL(0.142 ns) = 7.402 ns; Loc. = M4K_X84_Y47; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.012 ns ( 13.67 % )
        Info: Total interconnect delay = 6.390 ns ( 86.33 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.193 ns) + CELL(0.661 ns) = 2.957 ns; Loc. = M4K_X84_Y47; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.650 ns ( 55.80 % )
        Info: Total interconnect delay = 1.307 ns ( 44.20 % )
Info: tco from clock "clock" to destination pin "q[3]" through memory "altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg" is 12.936 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.193 ns) + CELL(0.661 ns) = 2.957 ns; Loc. = M4K_X84_Y47; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.650 ns ( 55.80 % )
        Info: Total interconnect delay = 1.307 ns ( 44.20 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 9.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y47; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X84_Y47; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[3]'
        Info: 3: + IC(3.999 ns) + CELL(2.778 ns) = 9.770 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'q[3]'
        Info: Total cell delay = 5.771 ns ( 59.07 % )
        Info: Total interconnect delay = 3.999 ns ( 40.93 % )
Info: th for memory "altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "wren", clock pin = "clock") is -0.112 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.193 ns) + CELL(0.661 ns) = 2.957 ns; Loc. = M4K_X84_Y47; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.650 ns ( 55.80 % )
        Info: Total interconnect delay = 1.307 ns ( 44.20 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 3.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'wren'
        Info: 2: + IC(2.035 ns) + CELL(0.309 ns) = 3.303 ns; Loc. = M4K_X84_Y47; Fanout = 4; MEM Node = 'altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.268 ns ( 38.39 % )
        Info: Total interconnect delay = 2.035 ns ( 61.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Dec 20 09:57:06 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


