{
    "vlsi.builtins.is_complete": false,
    "sim.outputs.waveforms": [],
    "sim.outputs.saifs": [
        "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/sim-rundir/ucli.saif"
    ],
    "sim.outputs.output_top_module": "fir",
    "sim.outputs.output_tb_name": "fir_tb",
    "sim.outputs.output_tb_dut": "dut",
    "sim.outputs.output_level": "par"
}