INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/daanv/Documents/GitHub/Demodulator/Demodulator.srcs/sources_1/new/FSK_Block_correction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSK_Block_correction'
