{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628671094472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628671094472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 01:38:14 2021 " "Processing started: Wed Aug 11 01:38:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628671094472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628671094472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_32 -c mips_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_32 -c mips_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628671094472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628671094769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mips_32 " "Found entity 1: mips_32" {  } { { "mips_32.bdf" "" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.sv(28) " "Verilog HDL information at program_counter.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.sv" "" { Text "C:/altera/13.1/mips_32/program_counter.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628671094816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/altera/13.1/mips_32/program_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/full_adder_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/full_adder_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "components/full_adder_1.sv" "" { Text "C:/altera/13.1/mips_32/components/full_adder_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/full_adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/full_adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32 " "Found entity 1: full_adder_32" {  } { { "components/full_adder_32.sv" "" { Text "C:/altera/13.1/mips_32/components/full_adder_32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094816 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/instruction_memory.sv " "Can't analyze file -- file components/instruction_memory.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_memory_4kb.sv(30) " "Verilog HDL information at instruction_memory_4kb.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "components/instruction_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/instruction_memory_4kb.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instruction_memory_4kb.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/instruction_memory_4kb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_4kb " "Found entity 1: instruction_memory_4kb" {  } { { "components/instruction_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/instruction_memory_4kb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SystemVerilog1.sv " "Can't analyze file -- file SystemVerilog1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/shifter_2_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/shifter_2_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_2_bit " "Found entity 1: shifter_2_bit" {  } { { "components/shifter_2_bit.sv" "" { Text "C:/altera/13.1/mips_32/components/shifter_2_bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/jump_joiner.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/jump_joiner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_joiner " "Found entity 1: jump_joiner" {  } { { "components/jump_joiner.sv" "" { Text "C:/altera/13.1/mips_32/components/jump_joiner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "components/d_ff.sv" "" { Text "C:/altera/13.1/mips_32/components/d_ff.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/register_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "components/register_32.sv" "" { Text "C:/altera/13.1/mips_32/components/register_32.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder_5_to_32.sv " "Can't analyze file -- file decoder_5_to_32.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628671094831 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_32_1.sv " "Can't analyze file -- file mux_32_1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628671094847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(81) " "Verilog HDL information at register_file.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "components/register_file.sv" "" { Text "C:/altera/13.1/mips_32/components/register_file.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628671094847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_file.sv 3 3 " "Found 3 design units, including 3 entities, in source file components/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_to_32 " "Found entity 1: decoder_5_to_32" {  } { { "components/decoder_5_to_32.sv" "" { Text "C:/altera/13.1/mips_32/components/decoder_5_to_32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32_1 " "Found entity 2: mux_32_1" {  } { { "components/mux_32_1.sv" "" { Text "C:/altera/13.1/mips_32/components/mux_32_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_file " "Found entity 3: register_file" {  } { { "components/register_file.sv" "" { Text "C:/altera/13.1/mips_32/components/register_file.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_5_two_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/mux_5_two_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_two_one " "Found entity 1: mux_5_two_one" {  } { { "components/mux_5_two_one.sv" "" { Text "C:/altera/13.1/mips_32/components/mux_5_two_one.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension_unit_16_32 " "Found entity 1: sign_extension_unit_16_32" {  } { { "sign_extension_unit.sv" "" { Text "C:/altera/13.1/mips_32/sign_extension_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_32_two_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/mux_32_two_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_two_one " "Found entity 1: mux_32_two_one" {  } { { "components/mux_32_two_one.sv" "" { Text "C:/altera/13.1/mips_32/components/mux_32_two_one.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "components/alu_control.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/alu_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1 " "Found entity 1: alu_1" {  } { { "components/alu_1.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_two_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/mux_two_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_two_one " "Found entity 1: mux_two_one" {  } { { "components/mux_two_one.sv" "" { Text "C:/altera/13.1/mips_32/components/mux_two_one.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/alu_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory_4kb.sv(30) " "Verilog HDL information at data_memory_4kb.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "components/data_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/data_memory_4kb.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/data_memory_4kb.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/data_memory_4kb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_4kb " "Found entity 1: data_memory_4kb" {  } { { "components/data_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/data_memory_4kb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "in_verilog_form.sv " "Can't analyze file -- file in_verilog_form.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628671094862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_32 " "Elaborating entity \"mips_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628671094940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_32 full_adder_32:inst " "Elaborating entity \"full_adder_32\" for hierarchy \"full_adder_32:inst\"" {  } { { "mips_32.bdf" "inst" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 64 568 792 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 full_adder_32:inst\|full_adder_1:adders\[0\] " "Elaborating entity \"full_adder_1\" for hierarchy \"full_adder_32:inst\|full_adder_1:adders\[0\]\"" {  } { { "components/full_adder_32.sv" "adders\[0\]" { Text "C:/altera/13.1/mips_32/components/full_adder_32.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst2 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst2\"" {  } { { "mips_32.bdf" "inst2" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 144 296 536 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_two_one mux_32_two_one:inst50 " "Elaborating entity \"mux_32_two_one\" for hierarchy \"mux_32_two_one:inst50\"" {  } { { "mips_32.bdf" "inst50" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { -312 3024 3248 -200 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst53 " "Elaborating entity \"control\" for hierarchy \"control:inst53\"" {  } { { "mips_32.bdf" "inst53" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { -144 1728 1928 64 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094956 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDST control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"RegDST\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.sv(30) " "Verilog HDL Always Construct warning at control.sv(30): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.sv(43) " "Inferred latch for \"ALUOp\[0\]\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.sv(43) " "Inferred latch for \"ALUOp\[1\]\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control.sv(43) " "Inferred latch for \"ALUOp\[2\]\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump control.sv(43) " "Inferred latch for \"Jump\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control.sv(43) " "Inferred latch for \"Branch\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control.sv(43) " "Inferred latch for \"MemWrite\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control.sv(43) " "Inferred latch for \"MemRead\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control.sv(43) " "Inferred latch for \"RegWrite\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control.sv(43) " "Inferred latch for \"MemToReg\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control.sv(43) " "Inferred latch for \"ALUSrc\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDST control.sv(43) " "Inferred latch for \"RegDST\" at control.sv(43)" {  } { { "components/control.sv" "" { Text "C:/altera/13.1/mips_32/components/control.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|control:inst53"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory_4kb instruction_memory_4kb:inst35 " "Elaborating entity \"instruction_memory_4kb\" for hierarchy \"instruction_memory_4kb:inst35\"" {  } { { "mips_32.bdf" "inst35" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 128 952 1168 208 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094956 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory_4kb.sv(21) " "Net \"memory.data_a\" at instruction_memory_4kb.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "components/instruction_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/instruction_memory_4kb.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|instruction_memory_4kb:inst35"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory_4kb.sv(21) " "Net \"memory.waddr_a\" at instruction_memory_4kb.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "components/instruction_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/instruction_memory_4kb.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|instruction_memory_4kb:inst35"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory_4kb.sv(21) " "Net \"memory.we_a\" at instruction_memory_4kb.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "components/instruction_memory_4kb.sv" "" { Text "C:/altera/13.1/mips_32/components/instruction_memory_4kb.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628671094956 "|mips_32|instruction_memory_4kb:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32 alu_32:inst43 " "Elaborating entity \"alu_32\" for hierarchy \"alu_32:inst43\"" {  } { { "mips_32.bdf" "inst43" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 80 2504 2712 192 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out alu_32.sv(26) " "Verilog HDL or VHDL warning at alu_32.sv(26): object \"carry_out\" assigned a value but never read" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_32.sv(62) " "Verilog HDL Always Construct warning at alu_32.sv(62): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_32.sv(68) " "Inferred latch for \"result\[0\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_32.sv(68) " "Inferred latch for \"result\[1\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_32.sv(68) " "Inferred latch for \"result\[2\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_32.sv(68) " "Inferred latch for \"result\[3\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu_32.sv(68) " "Inferred latch for \"result\[4\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu_32.sv(68) " "Inferred latch for \"result\[5\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu_32.sv(68) " "Inferred latch for \"result\[6\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu_32.sv(68) " "Inferred latch for \"result\[7\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu_32.sv(68) " "Inferred latch for \"result\[8\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu_32.sv(68) " "Inferred latch for \"result\[9\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu_32.sv(68) " "Inferred latch for \"result\[10\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu_32.sv(68) " "Inferred latch for \"result\[11\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu_32.sv(68) " "Inferred latch for \"result\[12\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu_32.sv(68) " "Inferred latch for \"result\[13\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu_32.sv(68) " "Inferred latch for \"result\[14\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu_32.sv(68) " "Inferred latch for \"result\[15\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu_32.sv(68) " "Inferred latch for \"result\[16\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu_32.sv(68) " "Inferred latch for \"result\[17\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu_32.sv(68) " "Inferred latch for \"result\[18\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu_32.sv(68) " "Inferred latch for \"result\[19\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu_32.sv(68) " "Inferred latch for \"result\[20\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu_32.sv(68) " "Inferred latch for \"result\[21\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu_32.sv(68) " "Inferred latch for \"result\[22\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu_32.sv(68) " "Inferred latch for \"result\[23\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu_32.sv(68) " "Inferred latch for \"result\[24\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu_32.sv(68) " "Inferred latch for \"result\[25\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu_32.sv(68) " "Inferred latch for \"result\[26\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu_32.sv(68) " "Inferred latch for \"result\[27\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu_32.sv(68) " "Inferred latch for \"result\[28\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu_32.sv(68) " "Inferred latch for \"result\[29\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu_32.sv(68) " "Inferred latch for \"result\[30\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu_32.sv(68) " "Inferred latch for \"result\[31\]\" at alu_32.sv(68)" {  } { { "components/alu_32.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671094972 "|mips_32|alu_32:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_two_one alu_32:inst43\|mux_two_one:sub_mux\[0\] " "Elaborating entity \"mux_two_one\" for hierarchy \"alu_32:inst43\|mux_two_one:sub_mux\[0\]\"" {  } { { "components/alu_32.sv" "sub_mux\[0\]" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1 alu_32:inst43\|alu_1:cells\[0\] " "Elaborating entity \"alu_1\" for hierarchy \"alu_32:inst43\|alu_1:cells\[0\]\"" {  } { { "components/alu_32.sv" "cells\[0\]" { Text "C:/altera/13.1/mips_32/components/alu_32.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671094987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:inst52 " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:inst52\"" {  } { { "mips_32.bdf" "inst52" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 360 2184 2392 440 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095019 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control alu_control.sv(23) " "Verilog HDL Always Construct warning at alu_control.sv(23): inferring latch(es) for variable \"control\", which holds its previous value in one or more paths through the always construct" {  } { { "components/alu_control.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_control.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628671095019 "|mips_32|alu_control:inst52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[0\] alu_control.sv(28) " "Inferred latch for \"control\[0\]\" at alu_control.sv(28)" {  } { { "components/alu_control.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_control.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671095019 "|mips_32|alu_control:inst52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[1\] alu_control.sv(28) " "Inferred latch for \"control\[1\]\" at alu_control.sv(28)" {  } { { "components/alu_control.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_control.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671095019 "|mips_32|alu_control:inst52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[2\] alu_control.sv(28) " "Inferred latch for \"control\[2\]\" at alu_control.sv(28)" {  } { { "components/alu_control.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_control.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671095019 "|mips_32|alu_control:inst52"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[3\] alu_control.sv(28) " "Inferred latch for \"control\[3\]\" at alu_control.sv(28)" {  } { { "components/alu_control.sv" "" { Text "C:/altera/13.1/mips_32/components/alu_control.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628671095019 "|mips_32|alu_control:inst52"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst37 " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst37\"" {  } { { "mips_32.bdf" "inst37" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 112 1728 1992 256 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_4kb data_memory_4kb:inst45 " "Elaborating entity \"data_memory_4kb\" for hierarchy \"data_memory_4kb:inst45\"" {  } { { "mips_32.bdf" "inst45" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 48 2824 3056 192 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_two_one mux_5_two_one:inst40 " "Elaborating entity \"mux_5_two_one\" for hierarchy \"mux_5_two_one:inst40\"" {  } { { "mips_32.bdf" "inst40" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 192 1408 1624 304 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension_unit_16_32 sign_extension_unit_16_32:inst41 " "Elaborating entity \"sign_extension_unit_16_32\" for hierarchy \"sign_extension_unit_16_32:inst41\"" {  } { { "mips_32.bdf" "inst41" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 296 1728 1936 376 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_2_bit shifter_2_bit:inst48 " "Elaborating entity \"shifter_2_bit\" for hierarchy \"shifter_2_bit:inst48\"" {  } { { "mips_32.bdf" "inst48" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { -280 2184 2392 -200 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_joiner jump_joiner:inst36 " "Elaborating entity \"jump_joiner\" for hierarchy \"jump_joiner:inst36\"" {  } { { "mips_32.bdf" "inst36" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { -504 1480 1720 -424 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628671095128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/mips_32/output_files/mips_32.map.smsg " "Generated suppressed messages file C:/altera/13.1/mips_32/output_files/mips_32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628671095628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628671095753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628671095753 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips_32.bdf" "" { Schematic "C:/altera/13.1/mips_32/mips_32.bdf" { { 184 40 208 200 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628671095893 "|mips_32|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628671095893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628671095893 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628671095893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628671095893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628671095909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 01:38:15 2021 " "Processing ended: Wed Aug 11 01:38:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628671095909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628671095909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628671095909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628671095909 ""}
