// Seed: 4220113939
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    input tri id_6,
    input wire id_7,
    input uwire id_8
);
  assign module_1.id_8 = 0;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_24 = 32'd96
) (
    input supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wand id_7,
    input uwire id_8,
    output tri0 id_9,
    output wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply0 id_13,
    output uwire id_14,
    input wand id_15,
    output supply1 id_16
    , id_27,
    input wire id_17,
    input supply0 id_18,
    input uwire id_19,
    input uwire id_20,
    input tri0 id_21,
    input wire id_22,
    output tri1 id_23,
    input uwire _id_24,
    output wand id_25
);
  wire id_28;
  logic [7:0][id_24  -  -1 : -1] id_29;
  module_0 modCall_1 (
      id_14,
      id_22,
      id_4,
      id_18,
      id_9,
      id_23,
      id_3,
      id_20,
      id_5
  );
  logic [1 : 1] id_30;
  ;
  always assign id_23 = id_20;
endmodule
