{
  "module_name": "mt6795-larb-port.h",
  "hash_id": "ad573350fd8f891ff6470ef7985b9e352dd742d7ecef265099a44a1b79b411fa",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt6795-larb-port.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_MEMORY_MT6795_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT6795_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n#define M4U_LARB0_ID\t\t\t0\n#define M4U_LARB1_ID\t\t\t1\n#define M4U_LARB2_ID\t\t\t2\n#define M4U_LARB3_ID\t\t\t3\n#define M4U_LARB4_ID\t\t\t4\n\n \n#define M4U_PORT_DISP_OVL0\t\tMTK_M4U_ID(M4U_LARB0_ID, 0)\n#define M4U_PORT_DISP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 1)\n#define M4U_PORT_DISP_RDMA1\t\tMTK_M4U_ID(M4U_LARB0_ID, 2)\n#define M4U_PORT_DISP_WDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 3)\n#define M4U_PORT_DISP_OVL1\t\tMTK_M4U_ID(M4U_LARB0_ID, 4)\n#define M4U_PORT_DISP_RDMA2\t\tMTK_M4U_ID(M4U_LARB0_ID, 5)\n#define M4U_PORT_DISP_WDMA1\t\tMTK_M4U_ID(M4U_LARB0_ID, 6)\n#define M4U_PORT_DISP_OD_R\t\tMTK_M4U_ID(M4U_LARB0_ID, 7)\n#define M4U_PORT_DISP_OD_W\t\tMTK_M4U_ID(M4U_LARB0_ID, 8)\n#define M4U_PORT_MDP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 9)\n#define M4U_PORT_MDP_RDMA1\t\tMTK_M4U_ID(M4U_LARB0_ID, 10)\n#define M4U_PORT_MDP_WDMA\t\tMTK_M4U_ID(M4U_LARB0_ID, 11)\n#define M4U_PORT_MDP_WROT0\t\tMTK_M4U_ID(M4U_LARB0_ID, 12)\n#define M4U_PORT_MDP_WROT1\t\tMTK_M4U_ID(M4U_LARB0_ID, 13)\n\n \n#define M4U_PORT_VDEC_MC\t\tMTK_M4U_ID(M4U_LARB1_ID, 0)\n#define M4U_PORT_VDEC_PP\t\tMTK_M4U_ID(M4U_LARB1_ID, 1)\n#define M4U_PORT_VDEC_UFO\t\tMTK_M4U_ID(M4U_LARB1_ID, 2)\n#define M4U_PORT_VDEC_VLD\t\tMTK_M4U_ID(M4U_LARB1_ID, 3)\n#define M4U_PORT_VDEC_VLD2\t\tMTK_M4U_ID(M4U_LARB1_ID, 4)\n#define M4U_PORT_VDEC_AVC_MV\t\tMTK_M4U_ID(M4U_LARB1_ID, 5)\n#define M4U_PORT_VDEC_PRED_RD\t\tMTK_M4U_ID(M4U_LARB1_ID, 6)\n#define M4U_PORT_VDEC_PRED_WR\t\tMTK_M4U_ID(M4U_LARB1_ID, 7)\n#define M4U_PORT_VDEC_PPWRAP\t\tMTK_M4U_ID(M4U_LARB1_ID, 8)\n\n \n#define M4U_PORT_CAM_IMGO\t\tMTK_M4U_ID(M4U_LARB2_ID, 0)\n#define M4U_PORT_CAM_RRZO\t\tMTK_M4U_ID(M4U_LARB2_ID, 1)\n#define M4U_PORT_CAM_AAO\t\tMTK_M4U_ID(M4U_LARB2_ID, 2)\n#define M4U_PORT_CAM_LCSO\t\tMTK_M4U_ID(M4U_LARB2_ID, 3)\n#define M4U_PORT_CAM_ESFKO\t\tMTK_M4U_ID(M4U_LARB2_ID, 4)\n#define M4U_PORT_CAM_IMGO_S\t\tMTK_M4U_ID(M4U_LARB2_ID, 5)\n#define M4U_PORT_CAM_LSCI\t\tMTK_M4U_ID(M4U_LARB2_ID, 6)\n#define M4U_PORT_CAM_LSCI_D\t\tMTK_M4U_ID(M4U_LARB2_ID, 7)\n#define M4U_PORT_CAM_BPCI\t\tMTK_M4U_ID(M4U_LARB2_ID, 8)\n#define M4U_PORT_CAM_BPCI_D\t\tMTK_M4U_ID(M4U_LARB2_ID, 9)\n#define M4U_PORT_CAM_UFDI\t\tMTK_M4U_ID(M4U_LARB2_ID, 10)\n#define M4U_PORT_CAM_IMGI\t\tMTK_M4U_ID(M4U_LARB2_ID, 11)\n#define M4U_PORT_CAM_IMG2O\t\tMTK_M4U_ID(M4U_LARB2_ID, 12)\n#define M4U_PORT_CAM_IMG3O\t\tMTK_M4U_ID(M4U_LARB2_ID, 13)\n#define M4U_PORT_CAM_VIPI\t\tMTK_M4U_ID(M4U_LARB2_ID, 14)\n#define M4U_PORT_CAM_VIP2I\t\tMTK_M4U_ID(M4U_LARB2_ID, 15)\n#define M4U_PORT_CAM_VIP3I\t\tMTK_M4U_ID(M4U_LARB2_ID, 16)\n#define M4U_PORT_CAM_LCEI\t\tMTK_M4U_ID(M4U_LARB2_ID, 17)\n#define M4U_PORT_CAM_RB\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 18)\n#define M4U_PORT_CAM_RP\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 19)\n#define M4U_PORT_CAM_WR\t\t\tMTK_M4U_ID(M4U_LARB2_ID, 20)\n\n \n#define M4U_PORT_VENC_RCPU\t\tMTK_M4U_ID(M4U_LARB3_ID, 0)\n#define M4U_PORT_VENC_REC\t\tMTK_M4U_ID(M4U_LARB3_ID, 1)\n#define M4U_PORT_VENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 2)\n#define M4U_PORT_VENC_SV_COMV\t\tMTK_M4U_ID(M4U_LARB3_ID, 3)\n#define M4U_PORT_VENC_RD_COMV\t\tMTK_M4U_ID(M4U_LARB3_ID, 4)\n#define M4U_PORT_JPGENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 5)\n#define M4U_PORT_REMDC_SDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 6)\n#define M4U_PORT_REMDC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 7)\n#define M4U_PORT_JPGENC_RDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 8)\n#define M4U_PORT_JPGENC_SDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 9)\n#define M4U_PORT_JPGDEC_WDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 10)\n#define M4U_PORT_JPGDEC_BSDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 11)\n#define M4U_PORT_VENC_CUR_LUMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 12)\n#define M4U_PORT_VENC_CUR_CHROMA\tMTK_M4U_ID(M4U_LARB3_ID, 13)\n#define M4U_PORT_VENC_REF_LUMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 14)\n#define M4U_PORT_VENC_REF_CHROMA\tMTK_M4U_ID(M4U_LARB3_ID, 15)\n#define M4U_PORT_REMDC_WDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 16)\n#define M4U_PORT_VENC_NBM_RDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 17)\n#define M4U_PORT_VENC_NBM_WDMA\t\tMTK_M4U_ID(M4U_LARB3_ID, 18)\n\n \n#define M4U_PORT_MJC_MV_RD\t\tMTK_M4U_ID(M4U_LARB4_ID, 0)\n#define M4U_PORT_MJC_MV_WR\t\tMTK_M4U_ID(M4U_LARB4_ID, 1)\n#define M4U_PORT_MJC_DMA_RD\t\tMTK_M4U_ID(M4U_LARB4_ID, 2)\n#define M4U_PORT_MJC_DMA_WR\t\tMTK_M4U_ID(M4U_LARB4_ID, 3)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}