INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Documents/github/spr2022ee241/multiplication/multiplication.srcs/sim_1/new/signmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signmult_tb
