#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 18 22:54:15 2019
# Process ID: 16552
# Current directory: F:/2019spring/codex/draw/draw.runs/synth_1
# Command line: vivado.exe -log pcu.vds -mode batch -messageDb vivado.pb -notrace -source pcu.tcl
# Log file: F:/2019spring/codex/draw/draw.runs/synth_1/pcu.vds
# Journal file: F:/2019spring/codex/draw/draw.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pcu.tcl -notrace
Command: synth_design -top pcu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 306.223 ; gain = 99.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pcu' [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (2#1) [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:92]
INFO: [Synth 8-638] synthesizing module 'VGA' [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:124]
	Parameter HD bound to: 800 - type: integer 
	Parameter HF bound to: 56 - type: integer 
	Parameter HS bound to: 120 - type: integer 
	Parameter HB bound to: 64 - type: integer 
	Parameter VD bound to: 600 - type: integer 
	Parameter VF bound to: 37 - type: integer 
	Parameter VS bound to: 6 - type: integer 
	Parameter VB bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA' (3#1) [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:124]
WARNING: [Synth 8-3848] Net rst in module/entity pcu does not have driver. [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcu' (4#1) [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 342.652 ; gain = 135.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin qwer:rst to constant 0 [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 342.652 ; gain = 135.969
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'lll' [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:62]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'sdf' [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:70]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc] for cell 'lll'
Finished Parsing XDC File [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc] for cell 'lll'
Parsing XDC File [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'sdf'
Finished Parsing XDC File [F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'sdf'
Parsing XDC File [F:/2019spring/codex/draw/draw.srcs/constrs_1/imports/Verilog/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/2019spring/codex/draw/draw.srcs/constrs_1/imports/Verilog/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/2019spring/codex/draw/draw.srcs/constrs_1/imports/Verilog/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 647.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  F:/2019spring/codex/draw/draw.runs/synth_1/.Xil/Vivado-16552-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/2019spring/codex/draw/draw.srcs/sources_1/new/pcu.v:92]
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "qwer/vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 647.906 ; gain = 441.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 647.906 ; gain = 441.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'lll/clk_out1' to pin 'lll/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/vc_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qwer/hc_reg[14] )
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[15]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[14]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[13]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[12]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[11]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[10]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[9]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[8]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[7]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[6]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[5]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[4]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[3]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[2]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[1]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/hc_reg[0]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[15]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[14]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[13]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[12]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[11]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[10]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[9]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[8]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[7]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[6]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[5]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[4]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[3]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[2]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[1]) is unused and will be removed from module pcu.
WARNING: [Synth 8-3332] Sequential element (qwer/vc_reg[0]) is unused and will be removed from module pcu.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 647.906 ; gain = 441.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    30|
|4     |LUT1           |    97|
|5     |LUT2           |    15|
|6     |LUT3           |     3|
|7     |LUT4           |     6|
|8     |LUT5           |    29|
|9     |LUT6           |    39|
|10    |MUXF7          |    15|
|11    |XORCY          |     1|
|12    |FDRE           |    50|
|13    |IBUF           |    17|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   330|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 647.906 ; gain = 106.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 647.906 ; gain = 441.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 647.906 ; gain = 416.754
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 647.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 22:54:59 2019...
