
Intelligent-Safety-System-Assisting-Cyclist.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc94  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b2c  0800fe80  0800fe80  0001fe80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109ac  080109ac  00030240  2**0
                  CONTENTS
  4 .ARM          00000000  080109ac  080109ac  00030240  2**0
                  CONTENTS
  5 .preinit_array 00000000  080109ac  080109ac  00030240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109ac  080109ac  000209ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080109b0  080109b0  000209b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  080109b4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  20000240  08010bf4  00030240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  08010bf4  00030910  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a9f2  00000000  00000000  00030269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d6f  00000000  00000000  0005ac5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001938  00000000  00000000  0005e9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001798  00000000  00000000  00060308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e4d  00000000  00000000  00061aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ff72  00000000  00000000  000838ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be82e  00000000  00000000  000a385f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016208d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ec0  00000000  00000000  001620e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000240 	.word	0x20000240
 8000204:	00000000 	.word	0x00000000
 8000208:	0800fe64 	.word	0x0800fe64

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000244 	.word	0x20000244
 8000224:	0800fe64 	.word	0x0800fe64

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <CountRPM>:
static uint16_t firstDetected;
static uint16_t newDetected;
static float time_diff;

void CountRPM(uint16_t counter)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	80fb      	strh	r3, [r7, #6]
	static uint8_t flip = 0;

	if (flip != HAL_GPIO_ReadPin(A3144_Port, A3144_PIN))
 80011f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f6:	4821      	ldr	r0, [pc, #132]	; (800127c <CountRPM+0x94>)
 80011f8:	f003 fae4 	bl	80047c4 <HAL_GPIO_ReadPin>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	4b1f      	ldr	r3, [pc, #124]	; (8001280 <CountRPM+0x98>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	429a      	cmp	r2, r3
 8001206:	d034      	beq.n	8001272 <CountRPM+0x8a>
	{
		flip = HAL_GPIO_ReadPin(A3144_Port, A3144_PIN);
 8001208:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120c:	481b      	ldr	r0, [pc, #108]	; (800127c <CountRPM+0x94>)
 800120e:	f003 fad9 	bl	80047c4 <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	4b1a      	ldr	r3, [pc, #104]	; (8001280 <CountRPM+0x98>)
 8001218:	701a      	strb	r2, [r3, #0]
		rotCount++;
 800121a:	4b1a      	ldr	r3, [pc, #104]	; (8001284 <CountRPM+0x9c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	4a18      	ldr	r2, [pc, #96]	; (8001284 <CountRPM+0x9c>)
 8001222:	6013      	str	r3, [r2, #0]

		if (rotCount == 1){
 8001224:	4b17      	ldr	r3, [pc, #92]	; (8001284 <CountRPM+0x9c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d103      	bne.n	8001234 <CountRPM+0x4c>
			firstDetected = counter;
 800122c:	4a16      	ldr	r2, [pc, #88]	; (8001288 <CountRPM+0xa0>)
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	8013      	strh	r3, [r2, #0]
			rotSpeed = time_diff / 1000 ;

			rotCount = 0; //reset
		}
	}
}
 8001232:	e01e      	b.n	8001272 <CountRPM+0x8a>
			newDetected = counter;
 8001234:	4a15      	ldr	r2, [pc, #84]	; (800128c <CountRPM+0xa4>)
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	8013      	strh	r3, [r2, #0]
			time_diff = abs(newDetected - firstDetected);
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <CountRPM+0xa4>)
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <CountRPM+0xa0>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	bfb8      	it	lt
 800124a:	425b      	neglt	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fdb1 	bl	8000db4 <__aeabi_i2f>
 8001252:	4603      	mov	r3, r0
 8001254:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <CountRPM+0xa8>)
 8001256:	6013      	str	r3, [r2, #0]
			rotSpeed = time_diff / 1000 ;
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <CountRPM+0xa8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	490d      	ldr	r1, [pc, #52]	; (8001294 <CountRPM+0xac>)
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff feb0 	bl	8000fc4 <__aeabi_fdiv>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <CountRPM+0xb0>)
 800126a:	601a      	str	r2, [r3, #0]
			rotCount = 0; //reset
 800126c:	4b05      	ldr	r3, [pc, #20]	; (8001284 <CountRPM+0x9c>)
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40010c00 	.word	0x40010c00
 8001280:	2000026c 	.word	0x2000026c
 8001284:	20000260 	.word	0x20000260
 8001288:	20000264 	.word	0x20000264
 800128c:	20000266 	.word	0x20000266
 8001290:	20000268 	.word	0x20000268
 8001294:	447a0000 	.word	0x447a0000
 8001298:	2000025c 	.word	0x2000025c
 800129c:	00000000 	.word	0x00000000

080012a0 <GetRotationSpeed>:

float GetRotationSpeed(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
//	static float beforeSpeed = 0;
	static int clear = 0;
	clear++;
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <GetRotationSpeed+0x60>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	4a15      	ldr	r2, [pc, #84]	; (8001300 <GetRotationSpeed+0x60>)
 80012ac:	6013      	str	r3, [r2, #0]
//
	if (clear == Time_Out_Period) //Time-out: stopped rotation => reset
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <GetRotationSpeed+0x60>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	d115      	bne.n	80012e2 <GetRotationSpeed+0x42>
	{
		clear = 0;
 80012b6:	4b12      	ldr	r3, [pc, #72]	; (8001300 <GetRotationSpeed+0x60>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
		rotSpeed *= 1.45;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <GetRotationSpeed+0x64>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f91d 	bl	8000500 <__aeabi_f2d>
 80012c6:	a30c      	add	r3, pc, #48	; (adr r3, 80012f8 <GetRotationSpeed+0x58>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7ff f970 	bl	80005b0 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fc62 	bl	8000ba0 <__aeabi_d2f>
 80012dc:	4603      	mov	r3, r0
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <GetRotationSpeed+0x64>)
 80012e0:	6013      	str	r3, [r2, #0]
//
//		beforeSpeed = rotSpeed;
//		rotSpeed = 0;
//	}

	return 30 / rotSpeed;
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <GetRotationSpeed+0x64>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4807      	ldr	r0, [pc, #28]	; (8001308 <GetRotationSpeed+0x68>)
 80012ea:	f7ff fe6b 	bl	8000fc4 <__aeabi_fdiv>
 80012ee:	4603      	mov	r3, r0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	f3af 8000 	nop.w
 80012f8:	33333333 	.word	0x33333333
 80012fc:	3ff73333 	.word	0x3ff73333
 8001300:	20000270 	.word	0x20000270
 8001304:	2000025c 	.word	0x2000025c
 8001308:	41f00000 	.word	0x41f00000

0800130c <a3144_Init>:

void a3144_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001310:	4802      	ldr	r0, [pc, #8]	; (800131c <a3144_Init+0x10>)
 8001312:	f005 f825 	bl	8006360 <HAL_TIM_Base_Start_IT>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200002a8 	.word	0x200002a8

08001320 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)   // Interrupt Call
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	static uint16_t counter_for_1s = 0;


	if (htim == &htim3)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a09      	ldr	r2, [pc, #36]	; (8001350 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d10a      	bne.n	8001346 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		CountRPM(counter_for_1s);
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff57 	bl	80011e8 <CountRPM>
		counter_for_1s++;
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	3301      	adds	r3, #1
 8001340:	b29a      	uxth	r2, r3
 8001342:	4b04      	ldr	r3, [pc, #16]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001344:	801a      	strh	r2, [r3, #0]
	}
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200002a8 	.word	0x200002a8
 8001354:	20000274 	.word	0x20000274

08001358 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	e002      	b.n	8001368 <Delay+0x10>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3b01      	subs	r3, #1
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f9      	bne.n	8001362 <Delay+0xa>
 800136e:	bf00      	nop
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr

0800137a <LCD_INIT>:

void LCD_INIT ( void )
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8001380:	2001      	movs	r0, #1
 8001382:	f000 f829 	bl	80013d8 <LCD_BackLed_Control>
	LCD_Rst();
 8001386:	f000 f80f 	bl	80013a8 <LCD_Rst>
	LCD_REG_Config();
 800138a:	f000 f85f 	bl	800144c <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 800138e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001398:	22f0      	movs	r2, #240	; 0xf0
 800139a:	2100      	movs	r1, #0
 800139c:	2000      	movs	r0, #0
 800139e:	f000 f9e6 	bl	800176e <LCD_Clear>
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <LCD_Rst>:


void LCD_Rst ( void )
{			
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2102      	movs	r1, #2
 80013b0:	4807      	ldr	r0, [pc, #28]	; (80013d0 <LCD_Rst+0x28>)
 80013b2:	f003 fa1e 	bl	80047f2 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 80013b6:	4807      	ldr	r0, [pc, #28]	; (80013d4 <LCD_Rst+0x2c>)
 80013b8:	f7ff ffce 	bl	8001358 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2102      	movs	r1, #2
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <LCD_Rst+0x28>)
 80013c2:	f003 fa16 	bl	80047f2 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 80013c6:	4803      	ldr	r0, [pc, #12]	; (80013d4 <LCD_Rst+0x2c>)
 80013c8:	f7ff ffc6 	bl	8001358 <Delay>
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40011800 	.word	0x40011800
 80013d4:	0002bffc 	.word	0x0002bffc

080013d8 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d006      	beq.n	80013f6 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80013e8:	2200      	movs	r2, #0
 80013ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ee:	4807      	ldr	r0, [pc, #28]	; (800140c <LCD_BackLed_Control+0x34>)
 80013f0:	f003 f9ff 	bl	80047f2 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80013f4:	e005      	b.n	8001402 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80013f6:	2201      	movs	r2, #1
 80013f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013fc:	4803      	ldr	r0, [pc, #12]	; (800140c <LCD_BackLed_Control+0x34>)
 80013fe:	f003 f9f8 	bl	80047f2 <HAL_GPIO_WritePin>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40011400 	.word	0x40011400

08001410 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800141a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	8013      	strh	r3, [r2, #0]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001436:	4a04      	ldr	r2, [pc, #16]	; (8001448 <LCD_Write_Data+0x1c>)
 8001438:	88fb      	ldrh	r3, [r7, #6]
 800143a:	8013      	strh	r3, [r2, #0]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	60020000 	.word	0x60020000

0800144c <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001450:	20cf      	movs	r0, #207	; 0xcf
 8001452:	f7ff ffdd 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff ffe8 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 800145c:	2081      	movs	r0, #129	; 0x81
 800145e:	f7ff ffe5 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001462:	2030      	movs	r0, #48	; 0x30
 8001464:	f7ff ffe2 	bl	800142c <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8001468:	20ed      	movs	r0, #237	; 0xed
 800146a:	f7ff ffd1 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 800146e:	2064      	movs	r0, #100	; 0x64
 8001470:	f7ff ffdc 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001474:	2003      	movs	r0, #3
 8001476:	f7ff ffd9 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800147a:	2012      	movs	r0, #18
 800147c:	f7ff ffd6 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001480:	2081      	movs	r0, #129	; 0x81
 8001482:	f7ff ffd3 	bl	800142c <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8001486:	20e8      	movs	r0, #232	; 0xe8
 8001488:	f7ff ffc2 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 800148c:	2085      	movs	r0, #133	; 0x85
 800148e:	f7ff ffcd 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001492:	2010      	movs	r0, #16
 8001494:	f7ff ffca 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8001498:	2078      	movs	r0, #120	; 0x78
 800149a:	f7ff ffc7 	bl	800142c <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800149e:	20cb      	movs	r0, #203	; 0xcb
 80014a0:	f7ff ffb6 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 80014a4:	2039      	movs	r0, #57	; 0x39
 80014a6:	f7ff ffc1 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 80014aa:	202c      	movs	r0, #44	; 0x2c
 80014ac:	f7ff ffbe 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80014b0:	2000      	movs	r0, #0
 80014b2:	f7ff ffbb 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 80014b6:	2034      	movs	r0, #52	; 0x34
 80014b8:	f7ff ffb8 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 80014bc:	2002      	movs	r0, #2
 80014be:	f7ff ffb5 	bl	800142c <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 80014c2:	20f7      	movs	r0, #247	; 0xf7
 80014c4:	f7ff ffa4 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 80014c8:	2020      	movs	r0, #32
 80014ca:	f7ff ffaf 	bl	800142c <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 80014ce:	20ea      	movs	r0, #234	; 0xea
 80014d0:	f7ff ff9e 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80014d4:	2000      	movs	r0, #0
 80014d6:	f7ff ffa9 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff ffa6 	bl	800142c <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80014e0:	20b1      	movs	r0, #177	; 0xb1
 80014e2:	f7ff ff95 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80014e6:	2000      	movs	r0, #0
 80014e8:	f7ff ffa0 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80014ec:	201b      	movs	r0, #27
 80014ee:	f7ff ff9d 	bl	800142c <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80014f2:	20b6      	movs	r0, #182	; 0xb6
 80014f4:	f7ff ff8c 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80014f8:	200a      	movs	r0, #10
 80014fa:	f7ff ff97 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80014fe:	20a2      	movs	r0, #162	; 0xa2
 8001500:	f7ff ff94 	bl	800142c <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8001504:	20c0      	movs	r0, #192	; 0xc0
 8001506:	f7ff ff83 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 800150a:	2035      	movs	r0, #53	; 0x35
 800150c:	f7ff ff8e 	bl	800142c <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8001510:	20c1      	movs	r0, #193	; 0xc1
 8001512:	f7ff ff7d 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8001516:	2011      	movs	r0, #17
 8001518:	f7ff ff88 	bl	800142c <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 800151c:	20c5      	movs	r0, #197	; 0xc5
 800151e:	f7ff ff77 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8001522:	2045      	movs	r0, #69	; 0x45
 8001524:	f7ff ff82 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8001528:	2045      	movs	r0, #69	; 0x45
 800152a:	f7ff ff7f 	bl	800142c <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 800152e:	20c7      	movs	r0, #199	; 0xc7
 8001530:	f7ff ff6e 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8001534:	20a2      	movs	r0, #162	; 0xa2
 8001536:	f7ff ff79 	bl	800142c <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800153a:	20f2      	movs	r0, #242	; 0xf2
 800153c:	f7ff ff68 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff ff73 	bl	800142c <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8001546:	2026      	movs	r0, #38	; 0x26
 8001548:	f7ff ff62 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff ff6d 	bl	800142c <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8001552:	20e0      	movs	r0, #224	; 0xe0
 8001554:	f7ff ff5c 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8001558:	200f      	movs	r0, #15
 800155a:	f7ff ff67 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 800155e:	2026      	movs	r0, #38	; 0x26
 8001560:	f7ff ff64 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8001564:	2024      	movs	r0, #36	; 0x24
 8001566:	f7ff ff61 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800156a:	200b      	movs	r0, #11
 800156c:	f7ff ff5e 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001570:	200e      	movs	r0, #14
 8001572:	f7ff ff5b 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001576:	2009      	movs	r0, #9
 8001578:	f7ff ff58 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 800157c:	2054      	movs	r0, #84	; 0x54
 800157e:	f7ff ff55 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8001582:	20a8      	movs	r0, #168	; 0xa8
 8001584:	f7ff ff52 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8001588:	2046      	movs	r0, #70	; 0x46
 800158a:	f7ff ff4f 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800158e:	200c      	movs	r0, #12
 8001590:	f7ff ff4c 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8001594:	2017      	movs	r0, #23
 8001596:	f7ff ff49 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800159a:	2009      	movs	r0, #9
 800159c:	f7ff ff46 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80015a0:	200f      	movs	r0, #15
 80015a2:	f7ff ff43 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80015a6:	2007      	movs	r0, #7
 80015a8:	f7ff ff40 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff ff3d 	bl	800142c <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 80015b2:	20e1      	movs	r0, #225	; 0xe1
 80015b4:	f7ff ff2c 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80015b8:	2000      	movs	r0, #0
 80015ba:	f7ff ff37 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 80015be:	2019      	movs	r0, #25
 80015c0:	f7ff ff34 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80015c4:	201b      	movs	r0, #27
 80015c6:	f7ff ff31 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 80015ca:	2004      	movs	r0, #4
 80015cc:	f7ff ff2e 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80015d0:	2010      	movs	r0, #16
 80015d2:	f7ff ff2b 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80015d6:	2007      	movs	r0, #7
 80015d8:	f7ff ff28 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80015dc:	202a      	movs	r0, #42	; 0x2a
 80015de:	f7ff ff25 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80015e2:	2047      	movs	r0, #71	; 0x47
 80015e4:	f7ff ff22 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80015e8:	2039      	movs	r0, #57	; 0x39
 80015ea:	f7ff ff1f 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80015ee:	2003      	movs	r0, #3
 80015f0:	f7ff ff1c 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80015f4:	2006      	movs	r0, #6
 80015f6:	f7ff ff19 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80015fa:	2006      	movs	r0, #6
 80015fc:	f7ff ff16 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8001600:	2030      	movs	r0, #48	; 0x30
 8001602:	f7ff ff13 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8001606:	2038      	movs	r0, #56	; 0x38
 8001608:	f7ff ff10 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 800160c:	200f      	movs	r0, #15
 800160e:	f7ff ff0d 	bl	800142c <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8001612:	2036      	movs	r0, #54	; 0x36
 8001614:	f7ff fefc 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 8001618:	20c8      	movs	r0, #200	; 0xc8
 800161a:	f7ff ff07 	bl	800142c <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 800161e:	202a      	movs	r0, #42	; 0x2a
 8001620:	f7ff fef6 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001624:	2000      	movs	r0, #0
 8001626:	f7ff ff01 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fefe 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001630:	2000      	movs	r0, #0
 8001632:	f7ff fefb 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8001636:	20ef      	movs	r0, #239	; 0xef
 8001638:	f7ff fef8 	bl	800142c <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 800163c:	202b      	movs	r0, #43	; 0x2b
 800163e:	f7ff fee7 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001642:	2000      	movs	r0, #0
 8001644:	f7ff fef2 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001648:	2000      	movs	r0, #0
 800164a:	f7ff feef 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 800164e:	2001      	movs	r0, #1
 8001650:	f7ff feec 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001654:	203f      	movs	r0, #63	; 0x3f
 8001656:	f7ff fee9 	bl	800142c <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800165a:	203a      	movs	r0, #58	; 0x3a
 800165c:	f7ff fed8 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8001660:	2055      	movs	r0, #85	; 0x55
 8001662:	f7ff fee3 	bl	800142c <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8001666:	2011      	movs	r0, #17
 8001668:	f7ff fed2 	bl	8001410 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 800166c:	4803      	ldr	r0, [pc, #12]	; (800167c <LCD_REG_Config+0x230>)
 800166e:	f7ff fe73 	bl	8001358 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8001672:	2029      	movs	r0, #41	; 0x29
 8001674:	f7ff fecc 	bl	8001410 <LCD_Write_Cmd>
	
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	0002bffc 	.word	0x0002bffc

08001680 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4604      	mov	r4, r0
 8001688:	4608      	mov	r0, r1
 800168a:	4611      	mov	r1, r2
 800168c:	461a      	mov	r2, r3
 800168e:	4623      	mov	r3, r4
 8001690:	80fb      	strh	r3, [r7, #6]
 8001692:	4603      	mov	r3, r0
 8001694:	80bb      	strh	r3, [r7, #4]
 8001696:	460b      	mov	r3, r1
 8001698:	807b      	strh	r3, [r7, #2]
 800169a:	4613      	mov	r3, r2
 800169c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800169e:	202a      	movs	r0, #42	; 0x2a
 80016a0:	f7ff feb6 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 80016a4:	88fb      	ldrh	r3, [r7, #6]
 80016a6:	0a1b      	lsrs	r3, r3, #8
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff febe 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 80016b0:	88fb      	ldrh	r3, [r7, #6]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff feb8 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 80016bc:	88fa      	ldrh	r2, [r7, #6]
 80016be:	887b      	ldrh	r3, [r7, #2]
 80016c0:	4413      	add	r3, r2
 80016c2:	3b01      	subs	r3, #1
 80016c4:	121b      	asrs	r3, r3, #8
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff feaf 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 80016ce:	88fa      	ldrh	r2, [r7, #6]
 80016d0:	887b      	ldrh	r3, [r7, #2]
 80016d2:	4413      	add	r3, r2
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	3b01      	subs	r3, #1
 80016d8:	b29b      	uxth	r3, r3
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	b29b      	uxth	r3, r3
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fea4 	bl	800142c <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80016e4:	202b      	movs	r0, #43	; 0x2b
 80016e6:	f7ff fe93 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80016ea:	88bb      	ldrh	r3, [r7, #4]
 80016ec:	0a1b      	lsrs	r3, r3, #8
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fe9b 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80016f6:	88bb      	ldrh	r3, [r7, #4]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fe95 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8001702:	88ba      	ldrh	r2, [r7, #4]
 8001704:	883b      	ldrh	r3, [r7, #0]
 8001706:	4413      	add	r3, r2
 8001708:	3b01      	subs	r3, #1
 800170a:	121b      	asrs	r3, r3, #8
 800170c:	b29b      	uxth	r3, r3
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fe8c 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8001714:	88ba      	ldrh	r2, [r7, #4]
 8001716:	883b      	ldrh	r3, [r7, #0]
 8001718:	4413      	add	r3, r2
 800171a:	b29b      	uxth	r3, r3
 800171c:	3b01      	subs	r3, #1
 800171e:	b29b      	uxth	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	b29b      	uxth	r3, r3
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fe81 	bl	800142c <LCD_Write_Data>
	
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bd90      	pop	{r4, r7, pc}

08001732 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b084      	sub	sp, #16
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	460b      	mov	r3, r1
 800173c:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001742:	202c      	movs	r0, #44	; 0x2c
 8001744:	f7ff fe64 	bl	8001410 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	e006      	b.n	800175c <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fe6b 	bl	800142c <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	3301      	adds	r3, #1
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	429a      	cmp	r2, r3
 8001762:	d3f4      	bcc.n	800174e <LCD_FillColor+0x1c>
		
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 800176e:	b590      	push	{r4, r7, lr}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	4604      	mov	r4, r0
 8001776:	4608      	mov	r0, r1
 8001778:	4611      	mov	r1, r2
 800177a:	461a      	mov	r2, r3
 800177c:	4623      	mov	r3, r4
 800177e:	80fb      	strh	r3, [r7, #6]
 8001780:	4603      	mov	r3, r0
 8001782:	80bb      	strh	r3, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	807b      	strh	r3, [r7, #2]
 8001788:	4613      	mov	r3, r2
 800178a:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800178c:	883b      	ldrh	r3, [r7, #0]
 800178e:	887a      	ldrh	r2, [r7, #2]
 8001790:	88b9      	ldrh	r1, [r7, #4]
 8001792:	88f8      	ldrh	r0, [r7, #6]
 8001794:	f7ff ff74 	bl	8001680 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	883a      	ldrh	r2, [r7, #0]
 800179c:	fb02 f303 	mul.w	r3, r2, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	8b3b      	ldrh	r3, [r7, #24]
 80017a4:	4619      	mov	r1, r3
 80017a6:	4610      	mov	r0, r2
 80017a8:	f7ff ffc3 	bl	8001732 <LCD_FillColor>
	
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd90      	pop	{r4, r7, pc}

080017b4 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]
 80017be:	460b      	mov	r3, r1
 80017c0:	80bb      	strh	r3, [r7, #4]
 80017c2:	4613      	mov	r3, r2
 80017c4:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	3b20      	subs	r3, #32
 80017ca:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80017cc:	88b9      	ldrh	r1, [r7, #4]
 80017ce:	88f8      	ldrh	r0, [r7, #6]
 80017d0:	2310      	movs	r3, #16
 80017d2:	2208      	movs	r2, #8
 80017d4:	f7ff ff54 	bl	8001680 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80017d8:	202c      	movs	r0, #44	; 0x2c
 80017da:	f7ff fe19 	bl	8001410 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80017de:	2300      	movs	r3, #0
 80017e0:	73bb      	strb	r3, [r7, #14]
 80017e2:	e023      	b.n	800182c <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80017e4:	7b3a      	ldrb	r2, [r7, #12]
 80017e6:	7bbb      	ldrb	r3, [r7, #14]
 80017e8:	4914      	ldr	r1, [pc, #80]	; (800183c <LCD_DrawChar+0x88>)
 80017ea:	0112      	lsls	r2, r2, #4
 80017ec:	440a      	add	r2, r1
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80017f4:	2300      	movs	r3, #0
 80017f6:	737b      	strb	r3, [r7, #13]
 80017f8:	e012      	b.n	8001820 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 8001804:	201f      	movs	r0, #31
 8001806:	f7ff fe11 	bl	800142c <LCD_Write_Data>
 800180a:	e003      	b.n	8001814 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 800180c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001810:	f7ff fe0c 	bl	800142c <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8001814:	7bfb      	ldrb	r3, [r7, #15]
 8001816:	085b      	lsrs	r3, r3, #1
 8001818:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800181a:	7b7b      	ldrb	r3, [r7, #13]
 800181c:	3301      	adds	r3, #1
 800181e:	737b      	strb	r3, [r7, #13]
 8001820:	7b7b      	ldrb	r3, [r7, #13]
 8001822:	2b07      	cmp	r3, #7
 8001824:	d9e9      	bls.n	80017fa <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001826:	7bbb      	ldrb	r3, [r7, #14]
 8001828:	3301      	adds	r3, #1
 800182a:	73bb      	strb	r3, [r7, #14]
 800182c:	7bbb      	ldrb	r3, [r7, #14]
 800182e:	2b0f      	cmp	r3, #15
 8001830:	d9d8      	bls.n	80017e4 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 8001832:	bf00      	nop
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	0800ffcc 	.word	0x0800ffcc

08001840 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	603a      	str	r2, [r7, #0]
 800184a:	80fb      	strh	r3, [r7, #6]
 800184c:	460b      	mov	r3, r1
 800184e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001850:	e01c      	b.n	800188c <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	2be8      	cmp	r3, #232	; 0xe8
 8001856:	d904      	bls.n	8001862 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001858:	2300      	movs	r3, #0
 800185a:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 800185c:	88bb      	ldrh	r3, [r7, #4]
 800185e:	3310      	adds	r3, #16
 8001860:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001862:	88bb      	ldrh	r3, [r7, #4]
 8001864:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001868:	d903      	bls.n	8001872 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800186a:	2300      	movs	r3, #0
 800186c:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 800186e:	2300      	movs	r3, #0
 8001870:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	88b9      	ldrh	r1, [r7, #4]
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff ff9a 	bl	80017b4 <LCD_DrawChar>
		
		pStr ++;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	3301      	adds	r3, #1
 8001884:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8001886:	88fb      	ldrh	r3, [r7, #6]
 8001888:	3308      	adds	r3, #8
 800188a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1de      	bne.n	8001852 <LCD_DrawString+0x12>
		
	}
	
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <LCD_DrawChar_Color>:
{	

}

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4604      	mov	r4, r0
 80018a8:	4608      	mov	r0, r1
 80018aa:	4611      	mov	r1, r2
 80018ac:	461a      	mov	r2, r3
 80018ae:	4623      	mov	r3, r4
 80018b0:	80fb      	strh	r3, [r7, #6]
 80018b2:	4603      	mov	r3, r0
 80018b4:	80bb      	strh	r3, [r7, #4]
 80018b6:	460b      	mov	r3, r1
 80018b8:	70fb      	strb	r3, [r7, #3]
 80018ba:	4613      	mov	r3, r2
 80018bc:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80018be:	78fb      	ldrb	r3, [r7, #3]
 80018c0:	3b20      	subs	r3, #32
 80018c2:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80018c4:	88b9      	ldrh	r1, [r7, #4]
 80018c6:	88f8      	ldrh	r0, [r7, #6]
 80018c8:	2310      	movs	r3, #16
 80018ca:	2208      	movs	r2, #8
 80018cc:	f7ff fed8 	bl	8001680 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80018d0:	202c      	movs	r0, #44	; 0x2c
 80018d2:	f7ff fd9d 	bl	8001410 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80018d6:	2300      	movs	r3, #0
 80018d8:	73bb      	strb	r3, [r7, #14]
 80018da:	e024      	b.n	8001926 <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80018dc:	7b3a      	ldrb	r2, [r7, #12]
 80018de:	7bbb      	ldrb	r3, [r7, #14]
 80018e0:	4915      	ldr	r1, [pc, #84]	; (8001938 <LCD_DrawChar_Color+0x98>)
 80018e2:	0112      	lsls	r2, r2, #4
 80018e4:	440a      	add	r2, r1
 80018e6:	4413      	add	r3, r2
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80018ec:	2300      	movs	r3, #0
 80018ee:	737b      	strb	r3, [r7, #13]
 80018f0:	e013      	b.n	800191a <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d004      	beq.n	8001906 <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 80018fc:	8c3b      	ldrh	r3, [r7, #32]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fd94 	bl	800142c <LCD_Write_Data>
 8001904:	e003      	b.n	800190e <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 8001906:	883b      	ldrh	r3, [r7, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fd8f 	bl	800142c <LCD_Write_Data>
			
			ucTemp >>= 1;		
 800190e:	7bfb      	ldrb	r3, [r7, #15]
 8001910:	085b      	lsrs	r3, r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001914:	7b7b      	ldrb	r3, [r7, #13]
 8001916:	3301      	adds	r3, #1
 8001918:	737b      	strb	r3, [r7, #13]
 800191a:	7b7b      	ldrb	r3, [r7, #13]
 800191c:	2b07      	cmp	r3, #7
 800191e:	d9e8      	bls.n	80018f2 <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001920:	7bbb      	ldrb	r3, [r7, #14]
 8001922:	3301      	adds	r3, #1
 8001924:	73bb      	strb	r3, [r7, #14]
 8001926:	7bbb      	ldrb	r3, [r7, #14]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d9d7      	bls.n	80018dc <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	bd90      	pop	{r4, r7, pc}
 8001936:	bf00      	nop
 8001938:	0800ffcc 	.word	0x0800ffcc

0800193c <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af02      	add	r7, sp, #8
 8001942:	4603      	mov	r3, r0
 8001944:	460a      	mov	r2, r1
 8001946:	80fb      	strh	r3, [r7, #6]
 8001948:	4613      	mov	r3, r2
 800194a:	80bb      	strh	r3, [r7, #4]
  LCD_Clear ( usX - 10, usY, 20, 1, RED);
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	3b0a      	subs	r3, #10
 8001950:	b298      	uxth	r0, r3
 8001952:	88b9      	ldrh	r1, [r7, #4]
 8001954:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	2301      	movs	r3, #1
 800195c:	2214      	movs	r2, #20
 800195e:	f7ff ff06 	bl	800176e <LCD_Clear>
  LCD_Clear ( usX, usY - 10, 1, 20, RED);
 8001962:	88bb      	ldrh	r3, [r7, #4]
 8001964:	3b0a      	subs	r3, #10
 8001966:	b299      	uxth	r1, r3
 8001968:	88f8      	ldrh	r0, [r7, #6]
 800196a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	2314      	movs	r3, #20
 8001972:	2201      	movs	r2, #1
 8001974:	f7ff fefb 	bl	800176e <LCD_Clear>
	
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b087      	sub	sp, #28
 8001984:	af02      	add	r7, sp, #8
 8001986:	60ba      	str	r2, [r7, #8]
 8001988:	461a      	mov	r2, r3
 800198a:	4603      	mov	r3, r0
 800198c:	81fb      	strh	r3, [r7, #14]
 800198e:	460b      	mov	r3, r1
 8001990:	81bb      	strh	r3, [r7, #12]
 8001992:	4613      	mov	r3, r2
 8001994:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001996:	e01f      	b.n	80019d8 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001998:	89fb      	ldrh	r3, [r7, #14]
 800199a:	2be8      	cmp	r3, #232	; 0xe8
 800199c:	d904      	bls.n	80019a8 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800199e:	2300      	movs	r3, #0
 80019a0:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 80019a2:	89bb      	ldrh	r3, [r7, #12]
 80019a4:	3310      	adds	r3, #16
 80019a6:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80019a8:	89bb      	ldrh	r3, [r7, #12]
 80019aa:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80019ae:	d903      	bls.n	80019b8 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80019b0:	2300      	movs	r3, #0
 80019b2:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	781a      	ldrb	r2, [r3, #0]
 80019bc:	88fc      	ldrh	r4, [r7, #6]
 80019be:	89b9      	ldrh	r1, [r7, #12]
 80019c0:	89f8      	ldrh	r0, [r7, #14]
 80019c2:	8c3b      	ldrh	r3, [r7, #32]
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	4623      	mov	r3, r4
 80019c8:	f7ff ff6a 	bl	80018a0 <LCD_DrawChar_Color>
		
		pStr ++;
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	3301      	adds	r3, #1
 80019d0:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 80019d2:	89fb      	ldrh	r3, [r7, #14]
 80019d4:	3308      	adds	r3, #8
 80019d6:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1db      	bne.n	8001998 <LCD_DrawString_Color+0x18>
		
	}
	
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd90      	pop	{r4, r7, pc}
	...

080019ec <LCD_GramScan>:


void LCD_GramScan ( uint8_t ucOption )
{	
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]
	switch ( ucOption )
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	2b03      	cmp	r3, #3
 80019fc:	f200 80a0 	bhi.w	8001b40 <LCD_GramScan+0x154>
 8001a00:	a201      	add	r2, pc, #4	; (adr r2, 8001a08 <LCD_GramScan+0x1c>)
 8001a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a06:	bf00      	nop
 8001a08:	08001a19 	.word	0x08001a19
 8001a0c:	08001a63 	.word	0x08001a63
 8001a10:	08001aad 	.word	0x08001aad
 8001a14:	08001af7 	.word	0x08001af7

//		____ x(240)      
//	 |  
//	 |	y(320)        
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001a18:	2036      	movs	r0, #54	; 0x36
 8001a1a:	f7ff fcf9 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0xC8 );   
 8001a1e:	20c8      	movs	r0, #200	; 0xc8
 8001a20:	f7ff fd04 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001a24:	202a      	movs	r0, #42	; 0x2a
 8001a26:	f7ff fcf3 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* x start */	
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f7ff fcfe 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a30:	2000      	movs	r0, #0
 8001a32:	f7ff fcfb 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );  /* x end */	
 8001a36:	2000      	movs	r0, #0
 8001a38:	f7ff fcf8 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );
 8001a3c:	20ef      	movs	r0, #239	; 0xef
 8001a3e:	f7ff fcf5 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001a42:	202b      	movs	r0, #43	; 0x2b
 8001a44:	f7ff fce4 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* y start */  
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f7ff fcef 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a4e:	2000      	movs	r0, #0
 8001a50:	f7ff fcec 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );	/* y end */   
 8001a54:	2001      	movs	r0, #1
 8001a56:	f7ff fce9 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );
 8001a5a:	203f      	movs	r0, #63	; 0x3f
 8001a5c:	f7ff fce6 	bl	800142c <LCD_Write_Data>
					
		  break;
 8001a60:	e06e      	b.n	8001b40 <LCD_GramScan+0x154>

//		|x(320)            
//		|
//		|___ y(240)
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001a62:	2036      	movs	r0, #54	; 0x36
 8001a64:	f7ff fcd4 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x68 );	
 8001a68:	2068      	movs	r0, #104	; 0x68
 8001a6a:	f7ff fcdf 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001a6e:	202a      	movs	r0, #42	; 0x2a
 8001a70:	f7ff fcce 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001a74:	2000      	movs	r0, #0
 8001a76:	f7ff fcd9 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff fcd6 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001a80:	2001      	movs	r0, #1
 8001a82:	f7ff fcd3 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8001a86:	203f      	movs	r0, #63	; 0x3f
 8001a88:	f7ff fcd0 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001a8c:	202b      	movs	r0, #43	; 0x2b
 8001a8e:	f7ff fcbf 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001a92:	2000      	movs	r0, #0
 8001a94:	f7ff fcca 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f7ff fcc7 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f7ff fcc4 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );		
 8001aa4:	20ef      	movs	r0, #239	; 0xef
 8001aa6:	f7ff fcc1 	bl	800142c <LCD_Write_Data>
		
		  break;
 8001aaa:	e049      	b.n	8001b40 <LCD_GramScan+0x154>

//		           |x(320)   
//		           |           
//		y(240) ____|
		
			LCD_Write_Cmd ( 0x36 ); 
 8001aac:	2036      	movs	r0, #54	; 0x36
 8001aae:	f7ff fcaf 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x28 );	
 8001ab2:	2028      	movs	r0, #40	; 0x28
 8001ab4:	f7ff fcba 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001ab8:	202a      	movs	r0, #42	; 0x2a
 8001aba:	f7ff fca9 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f7ff fcb4 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	f7ff fcb1 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001aca:	2001      	movs	r0, #1
 8001acc:	f7ff fcae 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8001ad0:	203f      	movs	r0, #63	; 0x3f
 8001ad2:	f7ff fcab 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001ad6:	202b      	movs	r0, #43	; 0x2b
 8001ad8:	f7ff fc9a 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001adc:	2000      	movs	r0, #0
 8001ade:	f7ff fca5 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f7ff fca2 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001ae8:	2000      	movs	r0, #0
 8001aea:	f7ff fc9f 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );			
 8001aee:	20ef      	movs	r0, #239	; 0xef
 8001af0:	f7ff fc9c 	bl	800142c <LCD_Write_Data>
		  
		  break;
 8001af4:	e024      	b.n	8001b40 <LCD_GramScan+0x154>

//		|y(320)              
//		|
//		|___ x(240)			
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001af6:	2036      	movs	r0, #54	; 0x36
 8001af8:	f7ff fc8a 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x48 );	
 8001afc:	2048      	movs	r0, #72	; 0x48
 8001afe:	f7ff fc95 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001b02:	202a      	movs	r0, #42	; 0x2a
 8001b04:	f7ff fc84 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f7ff fc8f 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f7ff fc8c 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b14:	2000      	movs	r0, #0
 8001b16:	f7ff fc89 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );	
 8001b1a:	20ef      	movs	r0, #239	; 0xef
 8001b1c:	f7ff fc86 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001b20:	202b      	movs	r0, #43	; 0x2b
 8001b22:	f7ff fc75 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001b26:	2000      	movs	r0, #0
 8001b28:	f7ff fc80 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	f7ff fc7d 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001b32:	2001      	movs	r0, #1
 8001b34:	f7ff fc7a 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );		
 8001b38:	203f      	movs	r0, #63	; 0x3f
 8001b3a:	f7ff fc77 	bl	800142c <LCD_Write_Data>
		
	    break;
 8001b3e:	bf00      	nop
		
	}
	
	
	/* write gram start */
	LCD_Write_Cmd ( 0x2C );
 8001b40:	202c      	movs	r0, #44	; 0x2c
 8001b42:	f7ff fc65 	bl	8001410 <LCD_Write_Cmd>
	
	
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop

08001b50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b54:	f5ad 6d96 	sub.w	sp, sp, #1200	; 0x4b0
 8001b58:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	// VL53L1X new Attempt with 07Ver
	uint8_t buff[50];
	VL53L1_RangingMeasurementData_t RangingData;
	VL53L1_Dev_t  vl53l1_c; // center module
	VL53L1_DEV    Dev = &vl53l1_c;
 8001b5a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b5e:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b62:	f001 febf 	bl	80038e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b66:	f000 fa4d 	bl	8002004 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b6a:	f000 fbf9 	bl	8002360 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001b6e:	f000 fca3 	bl	80024b8 <MX_FSMC_Init>
  MX_DMA_Init();
 8001b72:	f000 fbd7 	bl	8002324 <MX_DMA_Init>
  MX_I2C2_Init();
 8001b76:	f000 fab9 	bl	80020ec <MX_I2C2_Init>
  MX_TIM1_Init();
 8001b7a:	f000 fae5 	bl	8002148 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001b7e:	f000 fb83 	bl	8002288 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001b82:	f000 fa85 	bl	8002090 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 8001b86:	f7ff fbf8 	bl	800137a <LCD_INIT>

  // Init VL53L1X
  Dev->I2cHandle = &hi2c2;
 8001b8a:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8001b8e:	4a96      	ldr	r2, [pc, #600]	; (8001de8 <main+0x298>)
 8001b90:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
  Dev->I2cDevAddr = 0x52;
 8001b94:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8001b98:	2252      	movs	r2, #82	; 0x52
 8001b9a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

  HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_RESET);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2120      	movs	r1, #32
 8001ba2:	4892      	ldr	r0, [pc, #584]	; (8001dec <main+0x29c>)
 8001ba4:	f002 fe25 	bl	80047f2 <HAL_GPIO_WritePin>
  HAL_Delay(2); // 2ms reset time
 8001ba8:	2002      	movs	r0, #2
 8001baa:	f001 fefd 	bl	80039a8 <HAL_Delay>
  HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_SET);
 8001bae:	2201      	movs	r2, #1
 8001bb0:	2120      	movs	r1, #32
 8001bb2:	488e      	ldr	r0, [pc, #568]	; (8001dec <main+0x29c>)
 8001bb4:	f002 fe1d 	bl	80047f2 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8001bb8:	2002      	movs	r0, #2
 8001bba:	f001 fef5 	bl	80039a8 <HAL_Delay>

  //  /*-[ I2C Bus Scanning ]-*/
      uint8_t i = 0, ret;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f887 3493 	strb.w	r3, [r7, #1171]	; 0x493
      char text[100];
      for(int i=1; i<128; i++)
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	f8c7 349c 	str.w	r3, [r7, #1180]	; 0x49c
 8001bca:	e029      	b.n	8001c20 <main+0xd0>
      {
          ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 8001bcc:	f8d7 349c 	ldr.w	r3, [r7, #1180]	; 0x49c
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	b299      	uxth	r1, r3
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	2203      	movs	r2, #3
 8001bda:	4883      	ldr	r0, [pc, #524]	; (8001de8 <main+0x298>)
 8001bdc:	f003 fac4 	bl	8005168 <HAL_I2C_IsDeviceReady>
 8001be0:	4603      	mov	r3, r0
 8001be2:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
          if (ret != HAL_OK) /* No ACK Received At That Address */
 8001be6:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d113      	bne.n	8001c16 <main+0xc6>
          {
        	  //sprintf(text, "no %d", i);
              //println(&huart1,text);
          }
          else if(ret == HAL_OK)
 8001bee:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10f      	bne.n	8001c16 <main+0xc6>
          {
        	  sprintf(text, "%x", i << 1);
 8001bf6:	f8d7 349c 	ldr.w	r3, [r7, #1180]	; 0x49c
 8001bfa:	005a      	lsls	r2, r3, #1
 8001bfc:	f107 0320 	add.w	r3, r7, #32
 8001c00:	497b      	ldr	r1, [pc, #492]	; (8001df0 <main+0x2a0>)
 8001c02:	4618      	mov	r0, r3
 8001c04:	f00b feae 	bl	800d964 <siprintf>
        	  LCD_DrawString(65, 105, text);
 8001c08:	f107 0320 	add.w	r3, r7, #32
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	2169      	movs	r1, #105	; 0x69
 8001c10:	2041      	movs	r0, #65	; 0x41
 8001c12:	f7ff fe15 	bl	8001840 <LCD_DrawString>
      for(int i=1; i<128; i++)
 8001c16:	f8d7 349c 	ldr.w	r3, [r7, #1180]	; 0x49c
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	f8c7 349c 	str.w	r3, [r7, #1180]	; 0x49c
 8001c20:	f8d7 349c 	ldr.w	r3, [r7, #1180]	; 0x49c
 8001c24:	2b7f      	cmp	r3, #127	; 0x7f
 8001c26:	ddd1      	ble.n	8001bcc <main+0x7c>
          }
      }

      Delay(10000);
 8001c28:	f242 7010 	movw	r0, #10000	; 0x2710
 8001c2c:	f7ff fb94 	bl	8001358 <Delay>
//  HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, buff, 1, 0xFFFF );
//  buff[1] = buff[0] | ( 1 << ( 15 - 8 ) ); // set GPIO_15
//  buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
//  HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, buff, 2, 0xFFFF );

  HAL_Delay( 2 );
 8001c30:	2002      	movs	r0, #2
 8001c32:	f001 feb9 	bl	80039a8 <HAL_Delay>
//
  VL53L1_WaitDeviceBooted( Dev );
 8001c36:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c3a:	f005 ff2b 	bl	8007a94 <VL53L1_WaitDeviceBooted>
  VL53L1_DataInit( Dev );
 8001c3e:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c42:	f005 fecf 	bl	80079e4 <VL53L1_DataInit>
  VL53L1_StaticInit( Dev );
 8001c46:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c4a:	f005 ff04 	bl	8007a56 <VL53L1_StaticInit>
  VL53L1_SetDistanceMode( Dev, VL53L1_DISTANCEMODE_LONG );
 8001c4e:	2103      	movs	r1, #3
 8001c50:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c54:	f006 f84c 	bl	8007cf0 <VL53L1_SetDistanceMode>
  VL53L1_SetMeasurementTimingBudgetMicroSeconds( Dev, 50000 );
 8001c58:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001c5c:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c60:	f006 f8bc 	bl	8007ddc <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
  VL53L1_SetInterMeasurementPeriodMilliSeconds( Dev, 500 );
 8001c64:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001c68:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c6c:	f006 fa42 	bl	80080f4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
  VL53L1_StartMeasurement( Dev );
 8001c70:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001c74:	f006 fb7c 	bl	8008370 <VL53L1_StartMeasurement>

  // End VL53L1X init

  Set_LED(0, 255, 255, 0);
 8001c78:	2300      	movs	r3, #0
 8001c7a:	22ff      	movs	r2, #255	; 0xff
 8001c7c:	21ff      	movs	r1, #255	; 0xff
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f000 ff3c 	bl	8002afc <Set_LED>
  WS2812_Send();
 8001c84:	f000 ff66 	bl	8002b54 <WS2812_Send>
  //t
//  MPU6050_Initialize(&hi2c2);
//  MPU6050_SetScaleAccelRange(&hi2c2, MPU6050_ACCEL_RANGE_8_G);
//  MPU6050_SetScaleGyroRange(&hi2c2, MPU6050_GYRO_RANGE_2000_DEG);

  macXPT2046_CS_DISABLE();
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c8e:	4859      	ldr	r0, [pc, #356]	; (8001df4 <main+0x2a4>)
 8001c90:	f002 fdaf 	bl	80047f2 <HAL_GPIO_WritePin>
//  __HAL_RCC_I2C2_CLK_DISABLE();
//  __HAL_RCC_FSMC_CLK_ENABLE();

//  LCD_INIT();

   Delay(100000);
 8001c94:	4858      	ldr	r0, [pc, #352]	; (8001df8 <main+0x2a8>)
 8001c96:	f7ff fb5f 	bl	8001358 <Delay>

  LCD_Clear (50, 80, 140, 70, RED);
 8001c9a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	2346      	movs	r3, #70	; 0x46
 8001ca2:	228c      	movs	r2, #140	; 0x8c
 8001ca4:	2150      	movs	r1, #80	; 0x50
 8001ca6:	2032      	movs	r0, #50	; 0x32
 8001ca8:	f7ff fd61 	bl	800176e <LCD_Clear>
  LCD_DrawString(65, 105, "SmartBike DEMO");
 8001cac:	4a53      	ldr	r2, [pc, #332]	; (8001dfc <main+0x2ac>)
 8001cae:	2169      	movs	r1, #105	; 0x69
 8001cb0:	2041      	movs	r0, #65	; 0x41
 8001cb2:	f7ff fdc5 	bl	8001840 <LCD_DrawString>
  HAL_Delay(1000);
 8001cb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cba:	f001 fe75 	bl	80039a8 <HAL_Delay>

  while( ! XPT2046_Touch_Calibrate () );
 8001cbe:	bf00      	nop
 8001cc0:	f001 fb22 	bl	8003308 <XPT2046_Touch_Calibrate>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d0fa      	beq.n	8001cc0 <main+0x170>

  LCD_GramScan ( 1 );
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f7ff fe8e 	bl	80019ec <LCD_GramScan>
  LCD_Clear ( 0, 0, 240, 320, WHITE );
 8001cd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001cda:	22f0      	movs	r2, #240	; 0xf0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f7ff fd45 	bl	800176e <LCD_Clear>
  LCD_Clear ( 90,  230,  60, 60, BLUE	);
 8001ce4:	231f      	movs	r3, #31
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	233c      	movs	r3, #60	; 0x3c
 8001cea:	223c      	movs	r2, #60	; 0x3c
 8001cec:	21e6      	movs	r1, #230	; 0xe6
 8001cee:	205a      	movs	r0, #90	; 0x5a
 8001cf0:	f7ff fd3d 	bl	800176e <LCD_Clear>
  LCD_Clear ( 30,  230,  60, 60,  YELLOW);
 8001cf4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	233c      	movs	r3, #60	; 0x3c
 8001cfc:	223c      	movs	r2, #60	; 0x3c
 8001cfe:	21e6      	movs	r1, #230	; 0xe6
 8001d00:	201e      	movs	r0, #30
 8001d02:	f7ff fd34 	bl	800176e <LCD_Clear>
  LCD_Clear ( 150,  230,  60, 60, YELLOW);
 8001d06:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	233c      	movs	r3, #60	; 0x3c
 8001d0e:	223c      	movs	r2, #60	; 0x3c
 8001d10:	21e6      	movs	r1, #230	; 0xe6
 8001d12:	2096      	movs	r0, #150	; 0x96
 8001d14:	f7ff fd2b 	bl	800176e <LCD_Clear>
  char buf[9];
//  char text[10];
  float Ax, Ay, Az, Gx, Gy, Gz;

  strType_XPT2046_Coordinate touchCoordinate[4];
  int touchFlag = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
  int SafetyStatus = 0;	// 0: Save, 1: Caution, 2: Response needed, 3: Danger
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f8c7 348c 	str.w	r3, [r7, #1164]	; 0x48c


  /*
   * Init of RPM Counter with timer and A3144 Hall effect sensor
   * */
  a3144_Init();
 8001d24:	f7ff faf2 	bl	800130c <a3144_Init>
  float rotSpeed = 0;
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
  float tempSpeed = 0;
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
//
//	  sprintf(buf, "Gz: %0.2f", Gz);
//	  LCD_DrawString(20, 120, buf);
	  //t

	  if (Ay < -0.55){
 8001d38:	f8d7 0480 	ldr.w	r0, [r7, #1152]	; 0x480
 8001d3c:	f7fe fbe0 	bl	8000500 <__aeabi_f2d>
 8001d40:	a325      	add	r3, pc, #148	; (adr r3, 8001dd8 <main+0x288>)
 8001d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d46:	f7fe fea5 	bl	8000a94 <__aeabi_dcmplt>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <main+0x20c>
		  LCD_DrawString(80, 140, "Pitch Down");
 8001d50:	4a2b      	ldr	r2, [pc, #172]	; (8001e00 <main+0x2b0>)
 8001d52:	218c      	movs	r1, #140	; 0x8c
 8001d54:	2050      	movs	r0, #80	; 0x50
 8001d56:	f7ff fd73 	bl	8001840 <LCD_DrawString>
 8001d5a:	e016      	b.n	8001d8a <main+0x23a>
	  } else if (Ay > 0.55){
 8001d5c:	f8d7 0480 	ldr.w	r0, [r7, #1152]	; 0x480
 8001d60:	f7fe fbce 	bl	8000500 <__aeabi_f2d>
 8001d64:	a31e      	add	r3, pc, #120	; (adr r3, 8001de0 <main+0x290>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe feb1 	bl	8000ad0 <__aeabi_dcmpgt>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d005      	beq.n	8001d80 <main+0x230>
		  LCD_DrawString(80, 140, " Pitch up ");
 8001d74:	4a23      	ldr	r2, [pc, #140]	; (8001e04 <main+0x2b4>)
 8001d76:	218c      	movs	r1, #140	; 0x8c
 8001d78:	2050      	movs	r0, #80	; 0x50
 8001d7a:	f7ff fd61 	bl	8001840 <LCD_DrawString>
 8001d7e:	e004      	b.n	8001d8a <main+0x23a>
	  } else{
		  LCD_DrawString(80, 140, "No Pitch  ");
 8001d80:	4a21      	ldr	r2, [pc, #132]	; (8001e08 <main+0x2b8>)
 8001d82:	218c      	movs	r1, #140	; 0x8c
 8001d84:	2050      	movs	r0, #80	; 0x50
 8001d86:	f7ff fd5b 	bl	8001840 <LCD_DrawString>
	  }

	  if (Ax < -0.55){
 8001d8a:	f8d7 047c 	ldr.w	r0, [r7, #1148]	; 0x47c
 8001d8e:	f7fe fbb7 	bl	8000500 <__aeabi_f2d>
 8001d92:	a311      	add	r3, pc, #68	; (adr r3, 8001dd8 <main+0x288>)
 8001d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d98:	f7fe fe7c 	bl	8000a94 <__aeabi_dcmplt>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d005      	beq.n	8001dae <main+0x25e>
		  LCD_DrawString(90, 160, " Right ");
 8001da2:	4a1a      	ldr	r2, [pc, #104]	; (8001e0c <main+0x2bc>)
 8001da4:	21a0      	movs	r1, #160	; 0xa0
 8001da6:	205a      	movs	r0, #90	; 0x5a
 8001da8:	f7ff fd4a 	bl	8001840 <LCD_DrawString>
 8001dac:	e037      	b.n	8001e1e <main+0x2ce>
	  } else if (Ax > 0.55){
 8001dae:	f8d7 047c 	ldr.w	r0, [r7, #1148]	; 0x47c
 8001db2:	f7fe fba5 	bl	8000500 <__aeabi_f2d>
 8001db6:	a30a      	add	r3, pc, #40	; (adr r3, 8001de0 <main+0x290>)
 8001db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbc:	f7fe fe88 	bl	8000ad0 <__aeabi_dcmpgt>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d026      	beq.n	8001e14 <main+0x2c4>
		  LCD_DrawString(90, 160, " Left ");
 8001dc6:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <main+0x2c0>)
 8001dc8:	21a0      	movs	r1, #160	; 0xa0
 8001dca:	205a      	movs	r0, #90	; 0x5a
 8001dcc:	f7ff fd38 	bl	8001840 <LCD_DrawString>
 8001dd0:	e025      	b.n	8001e1e <main+0x2ce>
 8001dd2:	bf00      	nop
 8001dd4:	f3af 8000 	nop.w
 8001dd8:	9999999a 	.word	0x9999999a
 8001ddc:	bfe19999 	.word	0xbfe19999
 8001de0:	9999999a 	.word	0x9999999a
 8001de4:	3fe19999 	.word	0x3fe19999
 8001de8:	200003e4 	.word	0x200003e4
 8001dec:	40010c00 	.word	0x40010c00
 8001df0:	0800fe80 	.word	0x0800fe80
 8001df4:	40011400 	.word	0x40011400
 8001df8:	000186a0 	.word	0x000186a0
 8001dfc:	0800fe84 	.word	0x0800fe84
 8001e00:	0800fe94 	.word	0x0800fe94
 8001e04:	0800fea0 	.word	0x0800fea0
 8001e08:	0800feac 	.word	0x0800feac
 8001e0c:	0800feb8 	.word	0x0800feb8
 8001e10:	0800fec0 	.word	0x0800fec0
	  }	else{
		  LCD_DrawString(90, 160, " Still ");
 8001e14:	4a72      	ldr	r2, [pc, #456]	; (8001fe0 <main+0x490>)
 8001e16:	21a0      	movs	r1, #160	; 0xa0
 8001e18:	205a      	movs	r0, #90	; 0x5a
 8001e1a:	f7ff fd11 	bl	8001840 <LCD_DrawString>
	  }

	  if (Az < 0) {
 8001e1e:	f04f 0100 	mov.w	r1, #0
 8001e22:	f8d7 0478 	ldr.w	r0, [r7, #1144]	; 0x478
 8001e26:	f7ff f9b7 	bl	8001198 <__aeabi_fcmplt>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00b      	beq.n	8001e48 <main+0x2f8>
		  LCD_DrawString_Color(90, 180, " Crash?? ", RED, BLACK);
 8001e30:	2300      	movs	r3, #0
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001e38:	4a6a      	ldr	r2, [pc, #424]	; (8001fe4 <main+0x494>)
 8001e3a:	21b4      	movs	r1, #180	; 0xb4
 8001e3c:	205a      	movs	r0, #90	; 0x5a
 8001e3e:	f7ff fd9f 	bl	8001980 <LCD_DrawString_Color>
		  SafetyStatus = 2;
 8001e42:	2302      	movs	r3, #2
 8001e44:	f8c7 348c 	str.w	r3, [r7, #1164]	; 0x48c
	  }


	  HAL_Delay(200);
 8001e48:	20c8      	movs	r0, #200	; 0xc8
 8001e4a:	f001 fdad 	bl	80039a8 <HAL_Delay>

	  if ( touchFlag == 0 )
 8001e4e:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d160      	bne.n	8001f18 <main+0x3c8>
	  {
		  if ( XPT2046_Get_TouchedPoint ( & touchCoordinate, & strXPT2046_TouchPara ) )
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	4963      	ldr	r1, [pc, #396]	; (8001fe8 <main+0x498>)
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f001 fc94 	bl	8003788 <XPT2046_Get_TouchedPoint>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d054      	beq.n	8001f10 <main+0x3c0>
		  {
			  if ( ( touchCoordinate->y > 232 ) && ( touchCoordinate->y < 282 ) )
 8001e66:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8001e6a:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8001e6e:	885b      	ldrh	r3, [r3, #2]
 8001e70:	2be8      	cmp	r3, #232	; 0xe8
 8001e72:	d94d      	bls.n	8001f10 <main+0x3c0>
 8001e74:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8001e78:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8001e7c:	885b      	ldrh	r3, [r3, #2]
 8001e7e:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 8001e82:	d245      	bcs.n	8001f10 <main+0x3c0>
			  {
				  if ( ( touchCoordinate->x > 95 ) && ( touchCoordinate->x < 145 ) )
 8001e84:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8001e88:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	2b5f      	cmp	r3, #95	; 0x5f
 8001e90:	d920      	bls.n	8001ed4 <main+0x384>
 8001e92:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8001e96:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	2b90      	cmp	r3, #144	; 0x90
 8001e9e:	d819      	bhi.n	8001ed4 <main+0x384>
				  {
					  LCD_DrawString(71, 200, "     Reset    ");
 8001ea0:	4a52      	ldr	r2, [pc, #328]	; (8001fec <main+0x49c>)
 8001ea2:	21c8      	movs	r1, #200	; 0xc8
 8001ea4:	2047      	movs	r0, #71	; 0x47
 8001ea6:	f7ff fccb 	bl	8001840 <LCD_DrawString>
					  SafetyStatus = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f8c7 348c 	str.w	r3, [r7, #1164]	; 0x48c
					  LCD_Clear(90, 180, 90, 20, WHITE);
 8001eb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	2314      	movs	r3, #20
 8001eb8:	225a      	movs	r2, #90	; 0x5a
 8001eba:	21b4      	movs	r1, #180	; 0xb4
 8001ebc:	205a      	movs	r0, #90	; 0x5a
 8001ebe:	f7ff fc56 	bl	800176e <LCD_Clear>
					  LCD_Clear(70, 200, 90, 20, WHITE);
 8001ec2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	2314      	movs	r3, #20
 8001eca:	225a      	movs	r2, #90	; 0x5a
 8001ecc:	21c8      	movs	r1, #200	; 0xc8
 8001ece:	2046      	movs	r0, #70	; 0x46
 8001ed0:	f7ff fc4d 	bl	800176e <LCD_Clear>
				  }

				  if (touchCoordinate->x < 90)
 8001ed4:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8001ed8:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	2b59      	cmp	r3, #89	; 0x59
 8001ee0:	d807      	bhi.n	8001ef2 <main+0x3a2>
				  {
					  SafetyStatus = 1;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	f8c7 348c 	str.w	r3, [r7, #1164]	; 0x48c
					  LCD_DrawString(71, 200, "Turning Left! ");
 8001ee8:	4a41      	ldr	r2, [pc, #260]	; (8001ff0 <main+0x4a0>)
 8001eea:	21c8      	movs	r1, #200	; 0xc8
 8001eec:	2047      	movs	r0, #71	; 0x47
 8001eee:	f7ff fca7 	bl	8001840 <LCD_DrawString>
				  }

				  if (touchCoordinate->x > 150)
 8001ef2:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8001ef6:	f2a3 439c 	subw	r3, r3, #1180	; 0x49c
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	2b96      	cmp	r3, #150	; 0x96
 8001efe:	d907      	bls.n	8001f10 <main+0x3c0>
				  {
					  SafetyStatus = 1;
 8001f00:	2301      	movs	r3, #1
 8001f02:	f8c7 348c 	str.w	r3, [r7, #1164]	; 0x48c
					  LCD_DrawString(71, 200, "Turning Right!");
 8001f06:	4a3b      	ldr	r2, [pc, #236]	; (8001ff4 <main+0x4a4>)
 8001f08:	21c8      	movs	r1, #200	; 0xc8
 8001f0a:	2047      	movs	r0, #71	; 0x47
 8001f0c:	f7ff fc98 	bl	8001840 <LCD_DrawString>
				  }
			  }

		  }
		  touchFlag = 1;
 8001f10:	2301      	movs	r3, #1
 8001f12:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
 8001f16:	e002      	b.n	8001f1e <main+0x3ce>
	  }
	  else {
//		  LCD_DrawString(70, 200, "..............");
		  touchFlag = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
	  }
	  HAL_Delay(50);
 8001f1e:	2032      	movs	r0, #50	; 0x32
 8001f20:	f001 fd42 	bl	80039a8 <HAL_Delay>



	  rotSpeed = GetRotationSpeed();
 8001f24:	f7ff f9bc 	bl	80012a0 <GetRotationSpeed>
 8001f28:	f8c7 0488 	str.w	r0, [r7, #1160]	; 0x488
	  sprintf(buf, "RotSpeed: %0.2f", rotSpeed);
 8001f2c:	f8d7 0488 	ldr.w	r0, [r7, #1160]	; 0x488
 8001f30:	f7fe fae6 	bl	8000500 <__aeabi_f2d>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	f107 0014 	add.w	r0, r7, #20
 8001f3c:	492e      	ldr	r1, [pc, #184]	; (8001ff8 <main+0x4a8>)
 8001f3e:	f00b fd11 	bl	800d964 <siprintf>
	  LCD_DrawString(30, 0, buf);
 8001f42:	f107 0314 	add.w	r3, r7, #20
 8001f46:	461a      	mov	r2, r3
 8001f48:	2100      	movs	r1, #0
 8001f4a:	201e      	movs	r0, #30
 8001f4c:	f7ff fc78 	bl	8001840 <LCD_DrawString>

	  // Get Distance Sensor Data
	  VL53L1_WaitMeasurementDataReady( Dev );
 8001f50:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001f54:	f006 fa8e 	bl	8008474 <VL53L1_WaitMeasurementDataReady>

	  VL53L1_GetRangingMeasurementData( Dev, &RangingData );
 8001f58:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001f62:	f006 fc41 	bl	80087e8 <VL53L1_GetRangingMeasurementData>

	  sprintf( (char*)buff, "%d, %d, %.2f, %.2f\n\r", RangingData.RangeStatus, RangingData.RangeMilliMeter,
 8001f66:	f897 3443 	ldrb.w	r3, [r7, #1091]	; 0x443
 8001f6a:	461e      	mov	r6, r3
 8001f6c:	f9b7 3440 	ldrsh.w	r3, [r7, #1088]	; 0x440
 8001f70:	4698      	mov	r8, r3
	  		( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
 8001f72:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
	  sprintf( (char*)buff, "%d, %d, %.2f, %.2f\n\r", RangingData.RangeStatus, RangingData.RangeMilliMeter,
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe faa0 	bl	80004bc <__aeabi_ui2d>
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <main+0x4ac>)
 8001f82:	f7fe fc3f 	bl	8000804 <__aeabi_ddiv>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4614      	mov	r4, r2
 8001f8c:	461d      	mov	r5, r3
	  		( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
 8001f8e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
	  sprintf( (char*)buff, "%d, %d, %.2f, %.2f\n\r", RangingData.RangeStatus, RangingData.RangeMilliMeter,
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fa92 	bl	80004bc <__aeabi_ui2d>
 8001f98:	a30f      	add	r3, pc, #60	; (adr r3, 8001fd8 <main+0x488>)
 8001f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9e:	f7fe fc31 	bl	8000804 <__aeabi_ddiv>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	f207 4044 	addw	r0, r7, #1092	; 0x444
 8001faa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001fae:	e9cd 4500 	strd	r4, r5, [sp]
 8001fb2:	4643      	mov	r3, r8
 8001fb4:	4632      	mov	r2, r6
 8001fb6:	4912      	ldr	r1, [pc, #72]	; (8002000 <main+0x4b0>)
 8001fb8:	f00b fcd4 	bl	800d964 <siprintf>

	  VL53L1_ClearInterruptAndStartMeasurement( Dev );
 8001fbc:	f8d7 0494 	ldr.w	r0, [r7, #1172]	; 0x494
 8001fc0:	f006 fa42 	bl	8008448 <VL53L1_ClearInterruptAndStartMeasurement>
	  LCD_DrawString(0, 200, buff);
 8001fc4:	f207 4344 	addw	r3, r7, #1092	; 0x444
 8001fc8:	461a      	mov	r2, r3
 8001fca:	21c8      	movs	r1, #200	; 0xc8
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f7ff fc37 	bl	8001840 <LCD_DrawString>
	  if (Ay < -0.55){
 8001fd2:	e6b1      	b.n	8001d38 <main+0x1e8>
 8001fd4:	f3af 8000 	nop.w
 8001fd8:	00000000 	.word	0x00000000
 8001fdc:	40efe700 	.word	0x40efe700
 8001fe0:	0800fec8 	.word	0x0800fec8
 8001fe4:	0800fed0 	.word	0x0800fed0
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	0800fedc 	.word	0x0800fedc
 8001ff0:	0800feec 	.word	0x0800feec
 8001ff4:	0800fefc 	.word	0x0800fefc
 8001ff8:	0800ff0c 	.word	0x0800ff0c
 8001ffc:	40f00000 	.word	0x40f00000
 8002000:	0800ff1c 	.word	0x0800ff1c

08002004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b090      	sub	sp, #64	; 0x40
 8002008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	2228      	movs	r2, #40	; 0x28
 8002010:	2100      	movs	r1, #0
 8002012:	4618      	mov	r0, r3
 8002014:	f00b f83e 	bl	800d094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002018:	1d3b      	adds	r3, r7, #4
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
 8002024:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002026:	2301      	movs	r3, #1
 8002028:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800202a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800202e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002030:	2300      	movs	r3, #0
 8002032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002034:	2301      	movs	r3, #1
 8002036:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002038:	2302      	movs	r3, #2
 800203a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800203c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002040:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002042:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002046:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002048:	f107 0318 	add.w	r3, r7, #24
 800204c:	4618      	mov	r0, r3
 800204e:	f003 fce5 	bl	8005a1c <HAL_RCC_OscConfig>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002058:	f000 faac 	bl	80025b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800205c:	230f      	movs	r3, #15
 800205e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002060:	2302      	movs	r3, #2
 8002062:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002068:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800206c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800206e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002072:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	2102      	movs	r1, #2
 8002078:	4618      	mov	r0, r3
 800207a:	f003 ff51 	bl	8005f20 <HAL_RCC_ClockConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002084:	f000 fa96 	bl	80025b4 <Error_Handler>
  }
}
 8002088:	bf00      	nop
 800208a:	3740      	adds	r7, #64	; 0x40
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <MX_I2C1_Init+0x50>)
 8002096:	4a13      	ldr	r2, [pc, #76]	; (80020e4 <MX_I2C1_Init+0x54>)
 8002098:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <MX_I2C1_Init+0x50>)
 800209c:	4a12      	ldr	r2, [pc, #72]	; (80020e8 <MX_I2C1_Init+0x58>)
 800209e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020a6:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020ac:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020bc:	2200      	movs	r2, #0
 80020be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020c0:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020c6:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020cc:	4804      	ldr	r0, [pc, #16]	; (80020e0 <MX_I2C1_Init+0x50>)
 80020ce:	f002 fba9 	bl	8004824 <HAL_I2C_Init>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020d8:	f000 fa6c 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000390 	.word	0x20000390
 80020e4:	40005400 	.word	0x40005400
 80020e8:	000186a0 	.word	0x000186a0

080020ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80020f0:	4b12      	ldr	r3, [pc, #72]	; (800213c <MX_I2C2_Init+0x50>)
 80020f2:	4a13      	ldr	r2, [pc, #76]	; (8002140 <MX_I2C2_Init+0x54>)
 80020f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80020f6:	4b11      	ldr	r3, [pc, #68]	; (800213c <MX_I2C2_Init+0x50>)
 80020f8:	4a12      	ldr	r2, [pc, #72]	; (8002144 <MX_I2C2_Init+0x58>)
 80020fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020fc:	4b0f      	ldr	r3, [pc, #60]	; (800213c <MX_I2C2_Init+0x50>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002102:	4b0e      	ldr	r3, [pc, #56]	; (800213c <MX_I2C2_Init+0x50>)
 8002104:	2200      	movs	r2, #0
 8002106:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002108:	4b0c      	ldr	r3, [pc, #48]	; (800213c <MX_I2C2_Init+0x50>)
 800210a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800210e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002110:	4b0a      	ldr	r3, [pc, #40]	; (800213c <MX_I2C2_Init+0x50>)
 8002112:	2200      	movs	r2, #0
 8002114:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <MX_I2C2_Init+0x50>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <MX_I2C2_Init+0x50>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002122:	4b06      	ldr	r3, [pc, #24]	; (800213c <MX_I2C2_Init+0x50>)
 8002124:	2200      	movs	r2, #0
 8002126:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002128:	4804      	ldr	r0, [pc, #16]	; (800213c <MX_I2C2_Init+0x50>)
 800212a:	f002 fb7b 	bl	8004824 <HAL_I2C_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002134:	f000 fa3e 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	200003e4 	.word	0x200003e4
 8002140:	40005800 	.word	0x40005800
 8002144:	000186a0 	.word	0x000186a0

08002148 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b096      	sub	sp, #88	; 0x58
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800214e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	609a      	str	r2, [r3, #8]
 800215a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800215c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	60da      	str	r2, [r3, #12]
 8002174:	611a      	str	r2, [r3, #16]
 8002176:	615a      	str	r2, [r3, #20]
 8002178:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	2220      	movs	r2, #32
 800217e:	2100      	movs	r1, #0
 8002180:	4618      	mov	r0, r3
 8002182:	f00a ff87 	bl	800d094 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002186:	4b3e      	ldr	r3, [pc, #248]	; (8002280 <MX_TIM1_Init+0x138>)
 8002188:	4a3e      	ldr	r2, [pc, #248]	; (8002284 <MX_TIM1_Init+0x13c>)
 800218a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800218c:	4b3c      	ldr	r3, [pc, #240]	; (8002280 <MX_TIM1_Init+0x138>)
 800218e:	2200      	movs	r2, #0
 8002190:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002192:	4b3b      	ldr	r3, [pc, #236]	; (8002280 <MX_TIM1_Init+0x138>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 72-1;
 8002198:	4b39      	ldr	r3, [pc, #228]	; (8002280 <MX_TIM1_Init+0x138>)
 800219a:	2247      	movs	r2, #71	; 0x47
 800219c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800219e:	4b38      	ldr	r3, [pc, #224]	; (8002280 <MX_TIM1_Init+0x138>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021a4:	4b36      	ldr	r3, [pc, #216]	; (8002280 <MX_TIM1_Init+0x138>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021aa:	4b35      	ldr	r3, [pc, #212]	; (8002280 <MX_TIM1_Init+0x138>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021b0:	4833      	ldr	r0, [pc, #204]	; (8002280 <MX_TIM1_Init+0x138>)
 80021b2:	f004 f886 	bl	80062c2 <HAL_TIM_Base_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80021bc:	f000 f9fa 	bl	80025b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021ca:	4619      	mov	r1, r3
 80021cc:	482c      	ldr	r0, [pc, #176]	; (8002280 <MX_TIM1_Init+0x138>)
 80021ce:	f004 fdc1 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80021d8:	f000 f9ec 	bl	80025b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021dc:	4828      	ldr	r0, [pc, #160]	; (8002280 <MX_TIM1_Init+0x138>)
 80021de:	f004 f91f 	bl	8006420 <HAL_TIM_PWM_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80021e8:	f000 f9e4 	bl	80025b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ec:	2300      	movs	r3, #0
 80021ee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f0:	2300      	movs	r3, #0
 80021f2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021f8:	4619      	mov	r1, r3
 80021fa:	4821      	ldr	r0, [pc, #132]	; (8002280 <MX_TIM1_Init+0x138>)
 80021fc:	f005 fa4c 	bl	8007698 <HAL_TIMEx_MasterConfigSynchronization>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002206:	f000 f9d5 	bl	80025b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800220a:	2360      	movs	r3, #96	; 0x60
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002212:	2300      	movs	r3, #0
 8002214:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002216:	2300      	movs	r3, #0
 8002218:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800221a:	2300      	movs	r3, #0
 800221c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800221e:	2300      	movs	r3, #0
 8002220:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002222:	2300      	movs	r3, #0
 8002224:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002226:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800222a:	2200      	movs	r2, #0
 800222c:	4619      	mov	r1, r3
 800222e:	4814      	ldr	r0, [pc, #80]	; (8002280 <MX_TIM1_Init+0x138>)
 8002230:	f004 fcd2 	bl	8006bd8 <HAL_TIM_PWM_ConfigChannel>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800223a:	f000 f9bb 	bl	80025b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002252:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002256:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800225c:	1d3b      	adds	r3, r7, #4
 800225e:	4619      	mov	r1, r3
 8002260:	4807      	ldr	r0, [pc, #28]	; (8002280 <MX_TIM1_Init+0x138>)
 8002262:	f005 fa85 	bl	8007770 <HAL_TIMEx_ConfigBreakDeadTime>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800226c:	f000 f9a2 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002270:	4803      	ldr	r0, [pc, #12]	; (8002280 <MX_TIM1_Init+0x138>)
 8002272:	f000 faa9 	bl	80027c8 <HAL_TIM_MspPostInit>

}
 8002276:	bf00      	nop
 8002278:	3758      	adds	r7, #88	; 0x58
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	200007c4 	.word	0x200007c4
 8002284:	40012c00 	.word	0x40012c00

08002288 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800228e:	f107 0308 	add.w	r3, r7, #8
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	605a      	str	r2, [r3, #4]
 8002298:	609a      	str	r2, [r3, #8]
 800229a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800229c:	463b      	mov	r3, r7
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022a4:	4b1d      	ldr	r3, [pc, #116]	; (800231c <MX_TIM3_Init+0x94>)
 80022a6:	4a1e      	ldr	r2, [pc, #120]	; (8002320 <MX_TIM3_Init+0x98>)
 80022a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80022aa:	4b1c      	ldr	r3, [pc, #112]	; (800231c <MX_TIM3_Init+0x94>)
 80022ac:	2247      	movs	r2, #71	; 0x47
 80022ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b0:	4b1a      	ldr	r3, [pc, #104]	; (800231c <MX_TIM3_Init+0x94>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80022b6:	4b19      	ldr	r3, [pc, #100]	; (800231c <MX_TIM3_Init+0x94>)
 80022b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022be:	4b17      	ldr	r3, [pc, #92]	; (800231c <MX_TIM3_Init+0x94>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022c4:	4b15      	ldr	r3, [pc, #84]	; (800231c <MX_TIM3_Init+0x94>)
 80022c6:	2280      	movs	r2, #128	; 0x80
 80022c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022ca:	4814      	ldr	r0, [pc, #80]	; (800231c <MX_TIM3_Init+0x94>)
 80022cc:	f003 fff9 	bl	80062c2 <HAL_TIM_Base_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80022d6:	f000 f96d 	bl	80025b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022e0:	f107 0308 	add.w	r3, r7, #8
 80022e4:	4619      	mov	r1, r3
 80022e6:	480d      	ldr	r0, [pc, #52]	; (800231c <MX_TIM3_Init+0x94>)
 80022e8:	f004 fd34 	bl	8006d54 <HAL_TIM_ConfigClockSource>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80022f2:	f000 f95f 	bl	80025b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f6:	2300      	movs	r3, #0
 80022f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022fa:	2300      	movs	r3, #0
 80022fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022fe:	463b      	mov	r3, r7
 8002300:	4619      	mov	r1, r3
 8002302:	4806      	ldr	r0, [pc, #24]	; (800231c <MX_TIM3_Init+0x94>)
 8002304:	f005 f9c8 	bl	8007698 <HAL_TIMEx_MasterConfigSynchronization>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800230e:	f000 f951 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002312:	bf00      	nop
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200002a8 	.word	0x200002a8
 8002320:	40000400 	.word	0x40000400

08002324 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800232a:	4b0c      	ldr	r3, [pc, #48]	; (800235c <MX_DMA_Init+0x38>)
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	4a0b      	ldr	r2, [pc, #44]	; (800235c <MX_DMA_Init+0x38>)
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	6153      	str	r3, [r2, #20]
 8002336:	4b09      	ldr	r3, [pc, #36]	; (800235c <MX_DMA_Init+0x38>)
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	607b      	str	r3, [r7, #4]
 8002340:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	200c      	movs	r0, #12
 8002348:	f001 fc29 	bl	8003b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800234c:	200c      	movs	r0, #12
 800234e:	f001 fc42 	bl	8003bd6 <HAL_NVIC_EnableIRQ>

}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000

08002360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	; 0x28
 8002364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002366:	f107 0318 	add.w	r3, r7, #24
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002374:	4b4c      	ldr	r3, [pc, #304]	; (80024a8 <MX_GPIO_Init+0x148>)
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	4a4b      	ldr	r2, [pc, #300]	; (80024a8 <MX_GPIO_Init+0x148>)
 800237a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800237e:	6193      	str	r3, [r2, #24]
 8002380:	4b49      	ldr	r3, [pc, #292]	; (80024a8 <MX_GPIO_Init+0x148>)
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002388:	617b      	str	r3, [r7, #20]
 800238a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800238c:	4b46      	ldr	r3, [pc, #280]	; (80024a8 <MX_GPIO_Init+0x148>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4a45      	ldr	r2, [pc, #276]	; (80024a8 <MX_GPIO_Init+0x148>)
 8002392:	f043 0310 	orr.w	r3, r3, #16
 8002396:	6193      	str	r3, [r2, #24]
 8002398:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <MX_GPIO_Init+0x148>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f003 0310 	and.w	r3, r3, #16
 80023a0:	613b      	str	r3, [r7, #16]
 80023a2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a4:	4b40      	ldr	r3, [pc, #256]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4a3f      	ldr	r2, [pc, #252]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023aa:	f043 0308 	orr.w	r3, r3, #8
 80023ae:	6193      	str	r3, [r2, #24]
 80023b0:	4b3d      	ldr	r3, [pc, #244]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023bc:	4b3a      	ldr	r3, [pc, #232]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	4a39      	ldr	r2, [pc, #228]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023c2:	f043 0320 	orr.w	r3, r3, #32
 80023c6:	6193      	str	r3, [r2, #24]
 80023c8:	4b37      	ldr	r3, [pc, #220]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	f003 0320 	and.w	r3, r3, #32
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d4:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	4a33      	ldr	r2, [pc, #204]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023da:	f043 0304 	orr.w	r3, r3, #4
 80023de:	6193      	str	r3, [r2, #24]
 80023e0:	4b31      	ldr	r3, [pc, #196]	; (80024a8 <MX_GPIO_Init+0x148>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, XPT2046_SPI_MOSI_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 80023ec:	2200      	movs	r2, #0
 80023ee:	2106      	movs	r1, #6
 80023f0:	482e      	ldr	r0, [pc, #184]	; (80024ac <MX_GPIO_Init+0x14c>)
 80023f2:	f002 f9fe 	bl	80047f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_BL_Pin|XPT2046_SPI_CS_Pin, GPIO_PIN_RESET);
 80023f6:	2200      	movs	r2, #0
 80023f8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80023fc:	482c      	ldr	r0, [pc, #176]	; (80024b0 <MX_GPIO_Init+0x150>)
 80023fe:	f002 f9f8 	bl	80047f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
 8002404:	2120      	movs	r1, #32
 8002406:	482b      	ldr	r0, [pc, #172]	; (80024b4 <MX_GPIO_Init+0x154>)
 8002408:	f002 f9f3 	bl	80047f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XPT2046_SPI_CLK_GPIO_Port, XPT2046_SPI_CLK_Pin, GPIO_PIN_SET);
 800240c:	2201      	movs	r2, #1
 800240e:	2101      	movs	r1, #1
 8002410:	4826      	ldr	r0, [pc, #152]	; (80024ac <MX_GPIO_Init+0x14c>)
 8002412:	f002 f9ee 	bl	80047f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : XPT2046_SPI_MOSI_Pin XPT2046_SPI_CLK_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = XPT2046_SPI_MOSI_Pin|XPT2046_SPI_CLK_Pin|LCD_RST_Pin;
 8002416:	2307      	movs	r3, #7
 8002418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800241a:	2301      	movs	r3, #1
 800241c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002422:	2303      	movs	r3, #3
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002426:	f107 0318 	add.w	r3, r7, #24
 800242a:	4619      	mov	r1, r3
 800242c:	481f      	ldr	r0, [pc, #124]	; (80024ac <MX_GPIO_Init+0x14c>)
 800242e:	f002 f835 	bl	800449c <HAL_GPIO_Init>

  /*Configure GPIO pin : XPT2046_SPI_MISO_Pin */
  GPIO_InitStruct.Pin = XPT2046_SPI_MISO_Pin;
 8002432:	2308      	movs	r3, #8
 8002434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800243a:	2301      	movs	r3, #1
 800243c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(XPT2046_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 800243e:	f107 0318 	add.w	r3, r7, #24
 8002442:	4619      	mov	r1, r3
 8002444:	4819      	ldr	r0, [pc, #100]	; (80024ac <MX_GPIO_Init+0x14c>)
 8002446:	f002 f829 	bl	800449c <HAL_GPIO_Init>

  /*Configure GPIO pin : A3144_Pin */
  GPIO_InitStruct.Pin = A3144_Pin;
 800244a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800244e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(A3144_GPIO_Port, &GPIO_InitStruct);
 8002458:	f107 0318 	add.w	r3, r7, #24
 800245c:	4619      	mov	r1, r3
 800245e:	4815      	ldr	r0, [pc, #84]	; (80024b4 <MX_GPIO_Init+0x154>)
 8002460:	f002 f81c 	bl	800449c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BL_Pin XPT2046_SPI_CS_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|XPT2046_SPI_CS_Pin;
 8002464:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246a:	2301      	movs	r3, #1
 800246c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002472:	2303      	movs	r3, #3
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	4619      	mov	r1, r3
 800247c:	480c      	ldr	r0, [pc, #48]	; (80024b0 <MX_GPIO_Init+0x150>)
 800247e:	f002 f80d 	bl	800449c <HAL_GPIO_Init>

  /*Configure GPIO pin : XSHUT_Pin */
  GPIO_InitStruct.Pin = XSHUT_Pin;
 8002482:	2320      	movs	r3, #32
 8002484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002486:	2301      	movs	r3, #1
 8002488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248e:	2302      	movs	r3, #2
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XSHUT_GPIO_Port, &GPIO_InitStruct);
 8002492:	f107 0318 	add.w	r3, r7, #24
 8002496:	4619      	mov	r1, r3
 8002498:	4806      	ldr	r0, [pc, #24]	; (80024b4 <MX_GPIO_Init+0x154>)
 800249a:	f001 ffff 	bl	800449c <HAL_GPIO_Init>

}
 800249e:	bf00      	nop
 80024a0:	3728      	adds	r7, #40	; 0x28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40021000 	.word	0x40021000
 80024ac:	40011800 	.word	0x40011800
 80024b0:	40011400 	.word	0x40011400
 80024b4:	40010c00 	.word	0x40010c00

080024b8 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08e      	sub	sp, #56	; 0x38
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80024be:	f107 031c 	add.w	r3, r7, #28
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]
 80024c8:	609a      	str	r2, [r3, #8]
 80024ca:	60da      	str	r2, [r3, #12]
 80024cc:	611a      	str	r2, [r3, #16]
 80024ce:	615a      	str	r2, [r3, #20]
 80024d0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80024d2:	463b      	mov	r3, r7
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	605a      	str	r2, [r3, #4]
 80024da:	609a      	str	r2, [r3, #8]
 80024dc:	60da      	str	r2, [r3, #12]
 80024de:	611a      	str	r2, [r3, #16]
 80024e0:	615a      	str	r2, [r3, #20]
 80024e2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80024e4:	4b30      	ldr	r3, [pc, #192]	; (80025a8 <MX_FSMC_Init+0xf0>)
 80024e6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80024ea:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80024ec:	4b2e      	ldr	r3, [pc, #184]	; (80025a8 <MX_FSMC_Init+0xf0>)
 80024ee:	4a2f      	ldr	r2, [pc, #188]	; (80025ac <MX_FSMC_Init+0xf4>)
 80024f0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80024f2:	4b2d      	ldr	r3, [pc, #180]	; (80025a8 <MX_FSMC_Init+0xf0>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80024f8:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <MX_FSMC_Init+0xf0>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80024fe:	4b2a      	ldr	r3, [pc, #168]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002500:	2200      	movs	r2, #0
 8002502:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002504:	4b28      	ldr	r3, [pc, #160]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002506:	2210      	movs	r2, #16
 8002508:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800250a:	4b27      	ldr	r3, [pc, #156]	; (80025a8 <MX_FSMC_Init+0xf0>)
 800250c:	2200      	movs	r2, #0
 800250e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002510:	4b25      	ldr	r3, [pc, #148]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002512:	2200      	movs	r2, #0
 8002514:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002516:	4b24      	ldr	r3, [pc, #144]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002518:	2200      	movs	r2, #0
 800251a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800251c:	4b22      	ldr	r3, [pc, #136]	; (80025a8 <MX_FSMC_Init+0xf0>)
 800251e:	2200      	movs	r2, #0
 8002520:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002522:	4b21      	ldr	r3, [pc, #132]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002524:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002528:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800252a:	4b1f      	ldr	r3, [pc, #124]	; (80025a8 <MX_FSMC_Init+0xf0>)
 800252c:	2200      	movs	r2, #0
 800252e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8002530:	4b1d      	ldr	r3, [pc, #116]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002536:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <MX_FSMC_Init+0xf0>)
 800253a:	2200      	movs	r2, #0
 800253c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800253e:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002540:	2200      	movs	r2, #0
 8002542:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8002544:	2300      	movs	r3, #0
 8002546:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8002548:	230f      	movs	r3, #15
 800254a:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 26;
 800254c:	231a      	movs	r3, #26
 800254e:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8002550:	2300      	movs	r3, #0
 8002552:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8002554:	2310      	movs	r3, #16
 8002556:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8002558:	2311      	movs	r3, #17
 800255a:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800255c:	2300      	movs	r3, #0
 800255e:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8002560:	2300      	movs	r3, #0
 8002562:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8002564:	230f      	movs	r3, #15
 8002566:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 8002568:	2301      	movs	r3, #1
 800256a:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800256c:	2300      	movs	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8002570:	2310      	movs	r3, #16
 8002572:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8002574:	2311      	movs	r3, #17
 8002576:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8002578:	2300      	movs	r3, #0
 800257a:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800257c:	463a      	mov	r2, r7
 800257e:	f107 031c 	add.w	r3, r7, #28
 8002582:	4619      	mov	r1, r3
 8002584:	4808      	ldr	r0, [pc, #32]	; (80025a8 <MX_FSMC_Init+0xf0>)
 8002586:	f003 fe4f 	bl	8006228 <HAL_SRAM_Init>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8002590:	f000 f810 	bl	80025b4 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <MX_FSMC_Init+0xf8>)
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	4a05      	ldr	r2, [pc, #20]	; (80025b0 <MX_FSMC_Init+0xf8>)
 800259a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800259e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80025a0:	bf00      	nop
 80025a2:	3738      	adds	r7, #56	; 0x38
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000474 	.word	0x20000474
 80025ac:	a0000104 	.word	0xa0000104
 80025b0:	40010000 	.word	0x40010000

080025b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025b8:	b672      	cpsid	i
}
 80025ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025bc:	e7fe      	b.n	80025bc <Error_Handler+0x8>
	...

080025c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025c6:	4b15      	ldr	r3, [pc, #84]	; (800261c <HAL_MspInit+0x5c>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	4a14      	ldr	r2, [pc, #80]	; (800261c <HAL_MspInit+0x5c>)
 80025cc:	f043 0301 	orr.w	r3, r3, #1
 80025d0:	6193      	str	r3, [r2, #24]
 80025d2:	4b12      	ldr	r3, [pc, #72]	; (800261c <HAL_MspInit+0x5c>)
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	60bb      	str	r3, [r7, #8]
 80025dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025de:	4b0f      	ldr	r3, [pc, #60]	; (800261c <HAL_MspInit+0x5c>)
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	4a0e      	ldr	r2, [pc, #56]	; (800261c <HAL_MspInit+0x5c>)
 80025e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e8:	61d3      	str	r3, [r2, #28]
 80025ea:	4b0c      	ldr	r3, [pc, #48]	; (800261c <HAL_MspInit+0x5c>)
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f2:	607b      	str	r3, [r7, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025f6:	4b0a      	ldr	r3, [pc, #40]	; (8002620 <HAL_MspInit+0x60>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	4a04      	ldr	r2, [pc, #16]	; (8002620 <HAL_MspInit+0x60>)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002612:	bf00      	nop
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	40021000 	.word	0x40021000
 8002620:	40010000 	.word	0x40010000

08002624 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08a      	sub	sp, #40	; 0x28
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262c:	f107 0318 	add.w	r3, r7, #24
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a2b      	ldr	r2, [pc, #172]	; (80026ec <HAL_I2C_MspInit+0xc8>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d124      	bne.n	800268e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002644:	4b2a      	ldr	r3, [pc, #168]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	4a29      	ldr	r2, [pc, #164]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 800264a:	f043 0308 	orr.w	r3, r3, #8
 800264e:	6193      	str	r3, [r2, #24]
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	617b      	str	r3, [r7, #20]
 800265a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = VL53_SCL_Pin|VL53_SDA_Pin;
 800265c:	23c0      	movs	r3, #192	; 0xc0
 800265e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002660:	2312      	movs	r3, #18
 8002662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002664:	2303      	movs	r3, #3
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002668:	f107 0318 	add.w	r3, r7, #24
 800266c:	4619      	mov	r1, r3
 800266e:	4821      	ldr	r0, [pc, #132]	; (80026f4 <HAL_I2C_MspInit+0xd0>)
 8002670:	f001 ff14 	bl	800449c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002674:	4b1e      	ldr	r3, [pc, #120]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	4a1d      	ldr	r2, [pc, #116]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 800267a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800267e:	61d3      	str	r3, [r2, #28]
 8002680:	4b1b      	ldr	r3, [pc, #108]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 8002682:	69db      	ldr	r3, [r3, #28]
 8002684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002688:	613b      	str	r3, [r7, #16]
 800268a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800268c:	e029      	b.n	80026e2 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a19      	ldr	r2, [pc, #100]	; (80026f8 <HAL_I2C_MspInit+0xd4>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d124      	bne.n	80026e2 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002698:	4b15      	ldr	r3, [pc, #84]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	4a14      	ldr	r2, [pc, #80]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 800269e:	f043 0308 	orr.w	r3, r3, #8
 80026a2:	6193      	str	r3, [r2, #24]
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	f003 0308 	and.w	r3, r3, #8
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 80026b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b6:	2312      	movs	r3, #18
 80026b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026ba:	2303      	movs	r3, #3
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026be:	f107 0318 	add.w	r3, r7, #24
 80026c2:	4619      	mov	r1, r3
 80026c4:	480b      	ldr	r0, [pc, #44]	; (80026f4 <HAL_I2C_MspInit+0xd0>)
 80026c6:	f001 fee9 	bl	800449c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	4a08      	ldr	r2, [pc, #32]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 80026d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026d4:	61d3      	str	r3, [r2, #28]
 80026d6:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <HAL_I2C_MspInit+0xcc>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	68bb      	ldr	r3, [r7, #8]
}
 80026e2:	bf00      	nop
 80026e4:	3728      	adds	r7, #40	; 0x28
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40005400 	.word	0x40005400
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40010c00 	.word	0x40010c00
 80026f8:	40005800 	.word	0x40005800

080026fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a2a      	ldr	r2, [pc, #168]	; (80027b4 <HAL_TIM_Base_MspInit+0xb8>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d134      	bne.n	8002778 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800270e:	4b2a      	ldr	r3, [pc, #168]	; (80027b8 <HAL_TIM_Base_MspInit+0xbc>)
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	4a29      	ldr	r2, [pc, #164]	; (80027b8 <HAL_TIM_Base_MspInit+0xbc>)
 8002714:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002718:	6193      	str	r3, [r2, #24]
 800271a:	4b27      	ldr	r3, [pc, #156]	; (80027b8 <HAL_TIM_Base_MspInit+0xbc>)
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8002726:	4b25      	ldr	r3, [pc, #148]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002728:	4a25      	ldr	r2, [pc, #148]	; (80027c0 <HAL_TIM_Base_MspInit+0xc4>)
 800272a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800272c:	4b23      	ldr	r3, [pc, #140]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 800272e:	2210      	movs	r2, #16
 8002730:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002732:	4b22      	ldr	r3, [pc, #136]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002738:	4b20      	ldr	r3, [pc, #128]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 800273a:	2280      	movs	r2, #128	; 0x80
 800273c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800273e:	4b1f      	ldr	r3, [pc, #124]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002740:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002744:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002746:	4b1d      	ldr	r3, [pc, #116]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002748:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800274c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800274e:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002750:	2200      	movs	r2, #0
 8002752:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002754:	4b19      	ldr	r3, [pc, #100]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002756:	2200      	movs	r2, #0
 8002758:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800275a:	4818      	ldr	r0, [pc, #96]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 800275c:	f001 fa56 	bl	8003c0c <HAL_DMA_Init>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8002766:	f7ff ff25 	bl	80025b4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a13      	ldr	r2, [pc, #76]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 800276e:	625a      	str	r2, [r3, #36]	; 0x24
 8002770:	4a12      	ldr	r2, [pc, #72]	; (80027bc <HAL_TIM_Base_MspInit+0xc0>)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002776:	e018      	b.n	80027aa <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a11      	ldr	r2, [pc, #68]	; (80027c4 <HAL_TIM_Base_MspInit+0xc8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d113      	bne.n	80027aa <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002782:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <HAL_TIM_Base_MspInit+0xbc>)
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	4a0c      	ldr	r2, [pc, #48]	; (80027b8 <HAL_TIM_Base_MspInit+0xbc>)
 8002788:	f043 0302 	orr.w	r3, r3, #2
 800278c:	61d3      	str	r3, [r2, #28]
 800278e:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <HAL_TIM_Base_MspInit+0xbc>)
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800279a:	2200      	movs	r2, #0
 800279c:	2100      	movs	r1, #0
 800279e:	201d      	movs	r0, #29
 80027a0:	f001 f9fd 	bl	8003b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027a4:	201d      	movs	r0, #29
 80027a6:	f001 fa16 	bl	8003bd6 <HAL_NVIC_EnableIRQ>
}
 80027aa:	bf00      	nop
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40012c00 	.word	0x40012c00
 80027b8:	40021000 	.word	0x40021000
 80027bc:	20000314 	.word	0x20000314
 80027c0:	4002001c 	.word	0x4002001c
 80027c4:	40000400 	.word	0x40000400

080027c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d0:	f107 0310 	add.w	r3, r7, #16
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a10      	ldr	r2, [pc, #64]	; (8002824 <HAL_TIM_MspPostInit+0x5c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d118      	bne.n	800281a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <HAL_TIM_MspPostInit+0x60>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a0e      	ldr	r2, [pc, #56]	; (8002828 <HAL_TIM_MspPostInit+0x60>)
 80027ee:	f043 0304 	orr.w	r3, r3, #4
 80027f2:	6193      	str	r3, [r2, #24]
 80027f4:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <HAL_TIM_MspPostInit+0x60>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002800:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002804:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002806:	2302      	movs	r3, #2
 8002808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280a:	2302      	movs	r3, #2
 800280c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280e:	f107 0310 	add.w	r3, r7, #16
 8002812:	4619      	mov	r1, r3
 8002814:	4805      	ldr	r0, [pc, #20]	; (800282c <HAL_TIM_MspPostInit+0x64>)
 8002816:	f001 fe41 	bl	800449c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800281a:	bf00      	nop
 800281c:	3720      	adds	r7, #32
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40012c00 	.word	0x40012c00
 8002828:	40021000 	.word	0x40021000
 800282c:	40010800 	.word	0x40010800

08002830 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002836:	f107 0308 	add.w	r3, r7, #8
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	609a      	str	r2, [r3, #8]
 8002842:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8002844:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <HAL_FSMC_MspInit+0x78>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d129      	bne.n	80028a0 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 800284c:	4b16      	ldr	r3, [pc, #88]	; (80028a8 <HAL_FSMC_MspInit+0x78>)
 800284e:	2201      	movs	r2, #1
 8002850:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002852:	4b16      	ldr	r3, [pc, #88]	; (80028ac <HAL_FSMC_MspInit+0x7c>)
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	4a15      	ldr	r2, [pc, #84]	; (80028ac <HAL_FSMC_MspInit+0x7c>)
 8002858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800285c:	6153      	str	r3, [r2, #20]
 800285e:	4b13      	ldr	r3, [pc, #76]	; (80028ac <HAL_FSMC_MspInit+0x7c>)
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002866:	607b      	str	r3, [r7, #4]
 8002868:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800286a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800286e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002870:	2302      	movs	r3, #2
 8002872:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002874:	2303      	movs	r3, #3
 8002876:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002878:	f107 0308 	add.w	r3, r7, #8
 800287c:	4619      	mov	r1, r3
 800287e:	480c      	ldr	r0, [pc, #48]	; (80028b0 <HAL_FSMC_MspInit+0x80>)
 8002880:	f001 fe0c 	bl	800449c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002884:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8002888:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288a:	2302      	movs	r3, #2
 800288c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800288e:	2303      	movs	r3, #3
 8002890:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002892:	f107 0308 	add.w	r3, r7, #8
 8002896:	4619      	mov	r1, r3
 8002898:	4806      	ldr	r0, [pc, #24]	; (80028b4 <HAL_FSMC_MspInit+0x84>)
 800289a:	f001 fdff 	bl	800449c <HAL_GPIO_Init>
 800289e:	e000      	b.n	80028a2 <HAL_FSMC_MspInit+0x72>
    return;
 80028a0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	20000278 	.word	0x20000278
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40011800 	.word	0x40011800
 80028b4:	40011400 	.word	0x40011400

080028b8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80028c0:	f7ff ffb6 	bl	8002830 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028dc:	e7fe      	b.n	80028dc <HardFault_Handler+0x4>

080028de <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028de:	b480      	push	{r7}
 80028e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e2:	e7fe      	b.n	80028e2 <MemManage_Handler+0x4>

080028e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e8:	e7fe      	b.n	80028e8 <BusFault_Handler+0x4>

080028ea <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028ea:	b480      	push	{r7}
 80028ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028ee:	e7fe      	b.n	80028ee <UsageFault_Handler+0x4>

080028f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800290c:	bf00      	nop
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr

08002914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002918:	f001 f82a 	bl	8003970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}

08002920 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002924:	4802      	ldr	r0, [pc, #8]	; (8002930 <DMA1_Channel2_IRQHandler+0x10>)
 8002926:	f001 fb4f 	bl	8003fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20000314 	.word	0x20000314

08002934 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002938:	4802      	ldr	r0, [pc, #8]	; (8002944 <TIM3_IRQHandler+0x10>)
 800293a:	f004 f845 	bl	80069c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	200002a8 	.word	0x200002a8

08002948 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
	return 1;
 800294c:	2301      	movs	r3, #1
}
 800294e:	4618      	mov	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr

08002956 <_kill>:

int _kill(int pid, int sig)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002960:	f00a fb60 	bl	800d024 <__errno>
 8002964:	4603      	mov	r3, r0
 8002966:	2216      	movs	r2, #22
 8002968:	601a      	str	r2, [r3, #0]
	return -1;
 800296a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <_exit>:

void _exit (int status)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800297e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f7ff ffe7 	bl	8002956 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002988:	e7fe      	b.n	8002988 <_exit+0x12>

0800298a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b086      	sub	sp, #24
 800298e:	af00      	add	r7, sp, #0
 8002990:	60f8      	str	r0, [r7, #12]
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	e00a      	b.n	80029b2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800299c:	f3af 8000 	nop.w
 80029a0:	4601      	mov	r1, r0
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	1c5a      	adds	r2, r3, #1
 80029a6:	60ba      	str	r2, [r7, #8]
 80029a8:	b2ca      	uxtb	r2, r1
 80029aa:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	3301      	adds	r3, #1
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	dbf0      	blt.n	800299c <_read+0x12>
	}

return len;
 80029ba:	687b      	ldr	r3, [r7, #4]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	e009      	b.n	80029ea <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	60ba      	str	r2, [r7, #8]
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	dbf1      	blt.n	80029d6 <_write+0x12>
	}
	return len;
 80029f2:	687b      	ldr	r3, [r7, #4]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <_close>:

int _close(int file)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
	return -1;
 8002a04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr

08002a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a22:	605a      	str	r2, [r3, #4]
	return 0;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <_isatty>:

int _isatty(int file)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
	return 1;
 8002a38:	2301      	movs	r3, #1
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
	return 0;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a64:	4a14      	ldr	r2, [pc, #80]	; (8002ab8 <_sbrk+0x5c>)
 8002a66:	4b15      	ldr	r3, [pc, #84]	; (8002abc <_sbrk+0x60>)
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a70:	4b13      	ldr	r3, [pc, #76]	; (8002ac0 <_sbrk+0x64>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d102      	bne.n	8002a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a78:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <_sbrk+0x64>)
 8002a7a:	4a12      	ldr	r2, [pc, #72]	; (8002ac4 <_sbrk+0x68>)
 8002a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a7e:	4b10      	ldr	r3, [pc, #64]	; (8002ac0 <_sbrk+0x64>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4413      	add	r3, r2
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d207      	bcs.n	8002a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a8c:	f00a faca 	bl	800d024 <__errno>
 8002a90:	4603      	mov	r3, r0
 8002a92:	220c      	movs	r2, #12
 8002a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a9a:	e009      	b.n	8002ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a9c:	4b08      	ldr	r3, [pc, #32]	; (8002ac0 <_sbrk+0x64>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002aa2:	4b07      	ldr	r3, [pc, #28]	; (8002ac0 <_sbrk+0x64>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	4a05      	ldr	r2, [pc, #20]	; (8002ac0 <_sbrk+0x64>)
 8002aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002aae:	68fb      	ldr	r3, [r7, #12]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20010000 	.word	0x20010000
 8002abc:	00000400 	.word	0x00000400
 8002ac0:	2000027c 	.word	0x2000027c
 8002ac4:	20000910 	.word	0x20000910

08002ac8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <HAL_TIM_PWM_PulseFinishedCallback>:
#include "ws2812.h"

TIM_HandleTypeDef htim1;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8002adc:	2100      	movs	r1, #0
 8002ade:	4805      	ldr	r0, [pc, #20]	; (8002af4 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8002ae0:	f003 fea8 	bl	8006834 <HAL_TIM_PWM_Stop_DMA>
	datasentflag=1;
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	200007c4 	.word	0x200007c4
 8002af8:	20000438 	.word	0x20000438

08002afc <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
 8002b08:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	b2d9      	uxtb	r1, r3
 8002b0e:	4a10      	ldr	r2, [pc, #64]	; (8002b50 <Set_LED+0x54>)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	b2d9      	uxtb	r1, r3
 8002b1a:	4a0d      	ldr	r2, [pc, #52]	; (8002b50 <Set_LED+0x54>)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	460a      	mov	r2, r1
 8002b24:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	b2d9      	uxtb	r1, r3
 8002b2a:	4a09      	ldr	r2, [pc, #36]	; (8002b50 <Set_LED+0x54>)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4413      	add	r3, r2
 8002b32:	460a      	mov	r2, r1
 8002b34:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	b2d9      	uxtb	r1, r3
 8002b3a:	4a05      	ldr	r2, [pc, #20]	; (8002b50 <Set_LED+0x54>)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	460a      	mov	r2, r1
 8002b44:	70da      	strb	r2, [r3, #3]
}
 8002b46:	bf00      	nop
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr
 8002b50:	20000358 	.word	0x20000358

08002b54 <WS2812_Send>:
#endif

}

void WS2812_Send (void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 8002b5e:	2300      	movs	r3, #0
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	e036      	b.n	8002bd2 <WS2812_Send+0x7e>
	{
#if USE_BRIGHTNESS
		color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
 8002b64:	4a2e      	ldr	r2, [pc, #184]	; (8002c20 <WS2812_Send+0xcc>)
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	785b      	ldrb	r3, [r3, #1]
 8002b6e:	041a      	lsls	r2, r3, #16
 8002b70:	492b      	ldr	r1, [pc, #172]	; (8002c20 <WS2812_Send+0xcc>)
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	440b      	add	r3, r1
 8002b78:	789b      	ldrb	r3, [r3, #2]
 8002b7a:	021b      	lsls	r3, r3, #8
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	4928      	ldr	r1, [pc, #160]	; (8002c20 <WS2812_Send+0xcc>)
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	78db      	ldrb	r3, [r3, #3]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	607b      	str	r3, [r7, #4]
#else
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8002b8c:	2317      	movs	r3, #23
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	e019      	b.n	8002bc6 <WS2812_Send+0x72>
		{
			if (color&(1<<i))
 8002b92:	2201      	movs	r2, #1
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d005      	beq.n	8002bb0 <WS2812_Send+0x5c>
			{
				pwmData[indx] = 60;  // 2/3 of 90
 8002ba4:	4a1f      	ldr	r2, [pc, #124]	; (8002c24 <WS2812_Send+0xd0>)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	213c      	movs	r1, #60	; 0x3c
 8002baa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002bae:	e004      	b.n	8002bba <WS2812_Send+0x66>
			}

			else pwmData[indx] = 30;  // 1/3 of 90
 8002bb0:	4a1c      	ldr	r2, [pc, #112]	; (8002c24 <WS2812_Send+0xd0>)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	211e      	movs	r1, #30
 8002bb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			indx++;
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	dae2      	bge.n	8002b92 <WS2812_Send+0x3e>
	for (int i= 0; i<MAX_LED; i++)
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	613b      	str	r3, [r7, #16]
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	2b0d      	cmp	r3, #13
 8002bd6:	ddc5      	ble.n	8002b64 <WS2812_Send+0x10>
		}

	}

	for (int i=0; i<50; i++)
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	e00a      	b.n	8002bf4 <WS2812_Send+0xa0>
	{
		pwmData[indx] = 0;
 8002bde:	4a11      	ldr	r2, [pc, #68]	; (8002c24 <WS2812_Send+0xd0>)
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	2100      	movs	r1, #0
 8002be4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3301      	adds	r3, #1
 8002bec:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b31      	cmp	r3, #49	; 0x31
 8002bf8:	ddf1      	ble.n	8002bde <WS2812_Send+0x8a>
	}

	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	4a09      	ldr	r2, [pc, #36]	; (8002c24 <WS2812_Send+0xd0>)
 8002c00:	2100      	movs	r1, #0
 8002c02:	4809      	ldr	r0, [pc, #36]	; (8002c28 <WS2812_Send+0xd4>)
 8002c04:	f003 fc64 	bl	80064d0 <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 8002c08:	bf00      	nop
 8002c0a:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <WS2812_Send+0xd8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0fb      	beq.n	8002c0a <WS2812_Send+0xb6>
	datasentflag = 0;
 8002c12:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <WS2812_Send+0xd8>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
}
 8002c18:	bf00      	nop
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	2000043c 	.word	0x2000043c
 8002c24:	200004bc 	.word	0x200004bc
 8002c28:	200007c4 	.word	0x200007c4
 8002c2c:	20000438 	.word	0x20000438

08002c30 <XPT2046_DelayUS>:



	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	e00a      	b.n	8002c54 <XPT2046_DelayUS+0x24>
	{
		uint8_t uc = 12;     
 8002c3e:	230c      	movs	r3, #12
 8002c40:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 8002c42:	bf00      	nop
 8002c44:	7afb      	ldrb	r3, [r7, #11]
 8002c46:	1e5a      	subs	r2, r3, #1
 8002c48:	72fa      	strb	r2, [r7, #11]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1fa      	bne.n	8002c44 <XPT2046_DelayUS+0x14>
	for ( i = 0; i < ulCount; i ++ )
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	3301      	adds	r3, #1
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d3f0      	bcc.n	8002c3e <XPT2046_DelayUS+0xe>

	}
	
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <XPT2046_WriteCMD>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 8002c72:	2200      	movs	r2, #0
 8002c74:	2104      	movs	r1, #4
 8002c76:	481d      	ldr	r0, [pc, #116]	; (8002cec <XPT2046_WriteCMD+0x84>)
 8002c78:	f001 fdbb 	bl	80047f2 <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2101      	movs	r1, #1
 8002c80:	481a      	ldr	r0, [pc, #104]	; (8002cec <XPT2046_WriteCMD+0x84>)
 8002c82:	f001 fdb6 	bl	80047f2 <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 8002c86:	2300      	movs	r3, #0
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	e027      	b.n	8002cdc <XPT2046_WriteCMD+0x74>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8002c8c:	79fa      	ldrb	r2, [r7, #7]
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
 8002c90:	f1c3 0307 	rsb	r3, r3, #7
 8002c94:	fa42 f303 	asr.w	r3, r2, r3
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <XPT2046_WriteCMD+0x44>
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	2104      	movs	r1, #4
 8002ca4:	4811      	ldr	r0, [pc, #68]	; (8002cec <XPT2046_WriteCMD+0x84>)
 8002ca6:	f001 fda4 	bl	80047f2 <HAL_GPIO_WritePin>
 8002caa:	e004      	b.n	8002cb6 <XPT2046_WriteCMD+0x4e>
 8002cac:	2200      	movs	r2, #0
 8002cae:	2104      	movs	r1, #4
 8002cb0:	480e      	ldr	r0, [pc, #56]	; (8002cec <XPT2046_WriteCMD+0x84>)
 8002cb2:	f001 fd9e 	bl	80047f2 <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 8002cb6:	2005      	movs	r0, #5
 8002cb8:	f7ff ffba 	bl	8002c30 <XPT2046_DelayUS>
		
		macXPT2046_CLK_HIGH();
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	480a      	ldr	r0, [pc, #40]	; (8002cec <XPT2046_WriteCMD+0x84>)
 8002cc2:	f001 fd96 	bl	80047f2 <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 8002cc6:	2005      	movs	r0, #5
 8002cc8:	f7ff ffb2 	bl	8002c30 <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2101      	movs	r1, #1
 8002cd0:	4806      	ldr	r0, [pc, #24]	; (8002cec <XPT2046_WriteCMD+0x84>)
 8002cd2:	f001 fd8e 	bl	80047f2 <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
 8002cde:	2b07      	cmp	r3, #7
 8002ce0:	d9d4      	bls.n	8002c8c <XPT2046_WriteCMD+0x24>
	}
	
}
 8002ce2:	bf00      	nop
 8002ce4:	bf00      	nop
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40011800 	.word	0x40011800

08002cf0 <XPT2046_ReadCMD>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	2104      	movs	r1, #4
 8002cfe:	4819      	ldr	r0, [pc, #100]	; (8002d64 <XPT2046_ReadCMD+0x74>)
 8002d00:	f001 fd77 	bl	80047f2 <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8002d04:	2201      	movs	r2, #1
 8002d06:	2101      	movs	r1, #1
 8002d08:	4816      	ldr	r0, [pc, #88]	; (8002d64 <XPT2046_ReadCMD+0x74>)
 8002d0a:	f001 fd72 	bl	80047f2 <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 8002d0e:	2300      	movs	r3, #0
 8002d10:	71fb      	strb	r3, [r7, #7]
 8002d12:	e01e      	b.n	8002d52 <XPT2046_ReadCMD+0x62>
	{
		macXPT2046_CLK_LOW();    
 8002d14:	2200      	movs	r2, #0
 8002d16:	2101      	movs	r1, #1
 8002d18:	4812      	ldr	r0, [pc, #72]	; (8002d64 <XPT2046_ReadCMD+0x74>)
 8002d1a:	f001 fd6a 	bl	80047f2 <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 8002d1e:	2108      	movs	r1, #8
 8002d20:	4810      	ldr	r0, [pc, #64]	; (8002d64 <XPT2046_ReadCMD+0x74>)
 8002d22:	f001 fd4f 	bl	80047c4 <HAL_GPIO_ReadPin>
 8002d26:	4603      	mov	r3, r0
 8002d28:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 8002d2a:	887a      	ldrh	r2, [r7, #2]
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	f1c3 030b 	rsb	r3, r3, #11
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	b21a      	sxth	r2, r3
 8002d38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	b21b      	sxth	r3, r3
 8002d40:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 8002d42:	2201      	movs	r2, #1
 8002d44:	2101      	movs	r1, #1
 8002d46:	4807      	ldr	r0, [pc, #28]	; (8002d64 <XPT2046_ReadCMD+0x74>)
 8002d48:	f001 fd53 	bl	80047f2 <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	71fb      	strb	r3, [r7, #7]
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	2b0b      	cmp	r3, #11
 8002d56:	d9dd      	bls.n	8002d14 <XPT2046_ReadCMD+0x24>
		
	}
	
	return usBuf;
 8002d58:	88bb      	ldrh	r3, [r7, #4]

}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	40011800 	.word	0x40011800

08002d68 <XPT2046_ReadAdc>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff ff77 	bl	8002c68 <XPT2046_WriteCMD>

  return 	XPT2046_ReadCMD ();
 8002d7a:	f7ff ffb9 	bl	8002cf0 <XPT2046_ReadCMD>
 8002d7e:	4603      	mov	r3, r0
	
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <XPT2046_ReadAdc_XY>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 8002d92:	2090      	movs	r0, #144	; 0x90
 8002d94:	f7ff ffe8 	bl	8002d68 <XPT2046_ReadAdc>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8002d9c:	2001      	movs	r0, #1
 8002d9e:	f7ff ff47 	bl	8002c30 <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 8002da2:	20d0      	movs	r0, #208	; 0xd0
 8002da4:	f7ff ffe0 	bl	8002d68 <XPT2046_ReadAdc>
 8002da8:	4603      	mov	r3, r0
 8002daa:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	89fa      	ldrh	r2, [r7, #14]
 8002db0:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	89ba      	ldrh	r2, [r7, #12]
 8002db6:	801a      	strh	r2, [r3, #0]
	
	
}
 8002db8:	bf00      	nop
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b092      	sub	sp, #72	; 0x48
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 8002dce:	f107 0308 	add.w	r3, r7, #8
 8002dd2:	2228      	movs	r2, #40	; 0x28
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f00a f95c 	bl	800d094 <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 8002ddc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002de0:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff ffce 	bl	8002d88 <XPT2046_ReadAdc_XY>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 8002dec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002df0:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	3348      	adds	r3, #72	; 0x48
 8002df8:	443b      	add	r3, r7
 8002dfa:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 8002dfe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e02:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8002e06:	330a      	adds	r3, #10
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	3348      	adds	r3, #72	; 0x48
 8002e0c:	443b      	add	r3, r7
 8002e0e:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 8002e12:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e16:	3301      	adds	r3, #1
 8002e18:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 8002e1c:	2110      	movs	r1, #16
 8002e1e:	4871      	ldr	r0, [pc, #452]	; (8002fe4 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8002e20:	f001 fcd0 	bl	80047c4 <HAL_GPIO_ReadPin>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d103      	bne.n	8002e32 <XPT2046_ReadAdc_Smooth_XY+0x72>
 8002e2a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e2e:	2b09      	cmp	r3, #9
 8002e30:	d9d4      	bls.n	8002ddc <XPT2046_ReadAdc_Smooth_XY+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 8002e32:	2110      	movs	r1, #16
 8002e34:	486b      	ldr	r0, [pc, #428]	; (8002fe4 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8002e36:	f001 fcc5 	bl	80047c4 <HAL_GPIO_ReadPin>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;			
 8002e40:	4b69      	ldr	r3, [pc, #420]	; (8002fe8 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 8002e46:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e4a:	2b0a      	cmp	r3, #10
 8002e4c:	f040 80c4 	bne.w	8002fd8 <XPT2046_ReadAdc_Smooth_XY+0x218>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 8002e50:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002e54:	643b      	str	r3, [r7, #64]	; 0x40
 8002e56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e58:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8002e5a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002e5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e62:	637b      	str	r3, [r7, #52]	; 0x34
		
		for ( i = 1; i < 10; i ++ )
 8002e64:	2301      	movs	r3, #1
 8002e66:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002e6a:	e02b      	b.n	8002ec4 <XPT2046_ReadAdc_Smooth_XY+0x104>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 8002e6c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	3348      	adds	r3, #72	; 0x48
 8002e74:	443b      	add	r3, r7
 8002e76:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	dd08      	ble.n	8002e94 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray [ 0 ] [ i ];
 8002e82:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	3348      	adds	r3, #72	; 0x48
 8002e8a:	443b      	add	r3, r7
 8002e8c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002e90:	643b      	str	r3, [r7, #64]	; 0x40
 8002e92:	e012      	b.n	8002eba <XPT2046_ReadAdc_Smooth_XY+0xfa>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 8002e94:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	3348      	adds	r3, #72	; 0x48
 8002e9c:	443b      	add	r3, r7
 8002e9e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	da07      	bge.n	8002eba <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray [ 0 ] [ i ];
 8002eaa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	3348      	adds	r3, #72	; 0x48
 8002eb2:	443b      	add	r3, r7
 8002eb4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
		for ( i = 1; i < 10; i ++ )
 8002eba:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002ec4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002ec8:	2b09      	cmp	r3, #9
 8002eca:	d9cf      	bls.n	8002e6c <XPT2046_ReadAdc_Smooth_XY+0xac>

		}
		
		for ( i = 1; i < 10; i ++ )
 8002ecc:	2301      	movs	r3, #1
 8002ece:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002ed2:	e02f      	b.n	8002f34 <XPT2046_ReadAdc_Smooth_XY+0x174>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 8002ed4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002ed8:	330a      	adds	r3, #10
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	3348      	adds	r3, #72	; 0x48
 8002ede:	443b      	add	r3, r7
 8002ee0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	dd09      	ble.n	8002f00 <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray [ 1 ] [ i ];
 8002eec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002ef0:	330a      	adds	r3, #10
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	3348      	adds	r3, #72	; 0x48
 8002ef6:	443b      	add	r3, r7
 8002ef8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002efc:	63bb      	str	r3, [r7, #56]	; 0x38
 8002efe:	e014      	b.n	8002f2a <XPT2046_ReadAdc_Smooth_XY+0x16a>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 8002f00:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002f04:	330a      	adds	r3, #10
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	3348      	adds	r3, #72	; 0x48
 8002f0a:	443b      	add	r3, r7
 8002f0c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002f10:	461a      	mov	r2, r3
 8002f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f14:	4293      	cmp	r3, r2
 8002f16:	da08      	bge.n	8002f2a <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray [ 1 ] [ i ];
 8002f18:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002f1c:	330a      	adds	r3, #10
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	3348      	adds	r3, #72	; 0x48
 8002f22:	443b      	add	r3, r7
 8002f24:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002f28:	637b      	str	r3, [r7, #52]	; 0x34
		for ( i = 1; i < 10; i ++ )
 8002f2a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002f34:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002f38:	2b09      	cmp	r3, #9
 8002f3a:	d9cb      	bls.n	8002ed4 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8002f3c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002f40:	461a      	mov	r2, r3
 8002f42:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f46:	4413      	add	r3, r2
 8002f48:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002f52:	4413      	add	r3, r2
 8002f54:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002f58:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8002f5a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8002f5e:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8002f60:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002f64:	4413      	add	r3, r2
 8002f66:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002f70:	4413      	add	r3, r2
 8002f72:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8002f76:	441a      	add	r2, r3
 8002f78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f7a:	1ad2      	subs	r2, r2, r3
 8002f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8002f88:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002f92:	4413      	add	r3, r2
 8002f94:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002f9e:	4413      	add	r3, r2
 8002fa0:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8002fa4:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8002fa6:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8002faa:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8002fac:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8002fb0:	4413      	add	r3, r2
 8002fb2:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8002fb6:	4413      	add	r3, r2
 8002fb8:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8002fc2:	441a      	add	r2, r3
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc6:	1ad2      	subs	r2, r2, r3
 8002fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <XPT2046_ReadAdc_Smooth_XY+0x21a>
		

	}   
	
	
	return 0;    
 8002fd8:	2300      	movs	r3, #0
	
	
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3748      	adds	r7, #72	; 0x48
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40011800 	.word	0x40011800
 8002fe8:	20000280 	.word	0x20000280

08002fec <XPT2046_Calculate_CalibrationFactor>:
#endif



static uint8_t XPT2046_Calculate_CalibrationFactor ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_Coordinate * pScreenSample, strType_XPT2046_Calibration * pCalibrationFactor )
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	75fb      	strb	r3, [r7, #23]


	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	461a      	mov	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	3308      	adds	r3, #8
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	3204      	adds	r2, #4
 800300e:	8852      	ldrh	r2, [r2, #2]
 8003010:	4611      	mov	r1, r2
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	3208      	adds	r2, #8
 8003016:	8852      	ldrh	r2, [r2, #2]
 8003018:	1a8a      	subs	r2, r1, r2
 800301a:	fb03 f202 	mul.w	r2, r3, r2
									                 ( ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	3304      	adds	r3, #4
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	4619      	mov	r1, r3
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	3308      	adds	r3, #8
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	1acb      	subs	r3, r1, r3
 800302e:	68b9      	ldr	r1, [r7, #8]
 8003030:	8849      	ldrh	r1, [r1, #2]
 8003032:	4608      	mov	r0, r1
 8003034:	68b9      	ldr	r1, [r7, #8]
 8003036:	3108      	adds	r1, #8
 8003038:	8849      	ldrh	r1, [r1, #2]
 800303a:	1a41      	subs	r1, r0, r1
 800303c:	fb01 f303 	mul.w	r3, r1, r3
	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	4618      	mov	r0, r3
 8003044:	f7fd fa4a 	bl	80004dc <__aeabi_i2d>
 8003048:	4602      	mov	r2, r0
 800304a:	460b      	mov	r3, r1
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	
	
	if (  pCalibrationFactor -> Divider == 0  )
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	f04f 0300 	mov.w	r3, #0
 8003060:	f7fd fd0e 	bl	8000a80 <__aeabi_dcmpeq>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 800306a:	2300      	movs	r3, #0
 800306c:	75fb      	strb	r3, [r7, #23]
 800306e:	e145      	b.n	80032fc <XPT2046_Calculate_CalibrationFactor+0x310>

	else
	{

		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	881b      	ldrh	r3, [r3, #0]
 8003074:	461a      	mov	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	3308      	adds	r3, #8
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	3204      	adds	r2, #4
 8003082:	8852      	ldrh	r2, [r2, #2]
 8003084:	4611      	mov	r1, r2
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	3208      	adds	r2, #8
 800308a:	8852      	ldrh	r2, [r2, #2]
 800308c:	1a8a      	subs	r2, r1, r2
 800308e:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) );
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	3304      	adds	r3, #4
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	4619      	mov	r1, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	3308      	adds	r3, #8
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	1acb      	subs	r3, r1, r3
 80030a2:	68b9      	ldr	r1, [r7, #8]
 80030a4:	8849      	ldrh	r1, [r1, #2]
 80030a6:	4608      	mov	r0, r1
 80030a8:	68b9      	ldr	r1, [r7, #8]
 80030aa:	3108      	adds	r1, #8
 80030ac:	8849      	ldrh	r1, [r1, #2]
 80030ae:	1a41      	subs	r1, r0, r1
 80030b0:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd fa10 	bl	80004dc <__aeabi_i2d>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	e9c1 2300 	strd	r2, r3, [r1]
		
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	3308      	adds	r3, #8
 80030d0:	881b      	ldrh	r3, [r3, #0]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	3204      	adds	r2, #4
 80030d8:	8812      	ldrh	r2, [r2, #0]
 80030da:	4611      	mov	r1, r2
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	3208      	adds	r2, #8
 80030e0:	8812      	ldrh	r2, [r2, #0]
 80030e2:	1a8a      	subs	r2, r1, r2
 80030e4:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) );
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	4619      	mov	r1, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	3308      	adds	r3, #8
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	1acb      	subs	r3, r1, r3
 80030f6:	68b9      	ldr	r1, [r7, #8]
 80030f8:	3104      	adds	r1, #4
 80030fa:	8809      	ldrh	r1, [r1, #0]
 80030fc:	4608      	mov	r0, r1
 80030fe:	68b9      	ldr	r1, [r7, #8]
 8003100:	3108      	adds	r1, #8
 8003102:	8809      	ldrh	r1, [r1, #0]
 8003104:	1a41      	subs	r1, r0, r1
 8003106:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	4618      	mov	r0, r3
 800310e:	f7fd f9e5 	bl	80004dc <__aeabi_i2d>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	e9c1 2302 	strd	r2, r3, [r1, #8]
		
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	3308      	adds	r3, #8
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3304      	adds	r3, #4
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	fb03 f202 	mul.w	r2, r3, r2
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	3304      	adds	r3, #4
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	4619      	mov	r1, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	3308      	adds	r3, #8
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	8852      	ldrh	r2, [r2, #2]
 8003146:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	4619      	mov	r1, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	3308      	adds	r3, #8
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	fb03 f101 	mul.w	r1, r3, r1
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	3308      	adds	r3, #8
 800315e:	881b      	ldrh	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	881b      	ldrh	r3, [r3, #0]
 8003166:	fb00 f303 	mul.w	r3, r0, r3
 800316a:	1acb      	subs	r3, r1, r3
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	3104      	adds	r1, #4
 8003170:	8849      	ldrh	r1, [r1, #2]
 8003172:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8003176:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .x - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .x ) * pScreenSample [ 2 ] .y ;
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	3304      	adds	r3, #4
 800317c:	881b      	ldrh	r3, [r3, #0]
 800317e:	4619      	mov	r1, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	fb03 f101 	mul.w	r1, r3, r1
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	4618      	mov	r0, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	3304      	adds	r3, #4
 8003192:	881b      	ldrh	r3, [r3, #0]
 8003194:	fb00 f303 	mul.w	r3, r0, r3
 8003198:	1acb      	subs	r3, r1, r3
 800319a:	68b9      	ldr	r1, [r7, #8]
 800319c:	3108      	adds	r1, #8
 800319e:	8849      	ldrh	r1, [r1, #2]
 80031a0:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 80031a4:	4413      	add	r3, r2
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7fd f998 	bl	80004dc <__aeabi_i2d>
 80031ac:	4602      	mov	r2, r0
 80031ae:	460b      	mov	r3, r1
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	885b      	ldrh	r3, [r3, #2]
 80031ba:	461a      	mov	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	3308      	adds	r3, #8
 80031c0:	885b      	ldrh	r3, [r3, #2]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	3204      	adds	r2, #4
 80031c8:	8852      	ldrh	r2, [r2, #2]
 80031ca:	4611      	mov	r1, r2
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	3208      	adds	r2, #8
 80031d0:	8852      	ldrh	r2, [r2, #2]
 80031d2:	1a8a      	subs	r2, r1, r2
 80031d4:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	3304      	adds	r3, #4
 80031dc:	885b      	ldrh	r3, [r3, #2]
 80031de:	4619      	mov	r1, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	3308      	adds	r3, #8
 80031e4:	885b      	ldrh	r3, [r3, #2]
 80031e6:	1acb      	subs	r3, r1, r3
 80031e8:	68b9      	ldr	r1, [r7, #8]
 80031ea:	8849      	ldrh	r1, [r1, #2]
 80031ec:	4608      	mov	r0, r1
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	3108      	adds	r1, #8
 80031f2:	8849      	ldrh	r1, [r1, #2]
 80031f4:	1a41      	subs	r1, r0, r1
 80031f6:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fd f96d 	bl	80004dc <__aeabi_i2d>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	e9c1 2306 	strd	r2, r3, [r1, #24]
		
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	3308      	adds	r3, #8
 8003216:	881b      	ldrh	r3, [r3, #0]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	3204      	adds	r2, #4
 800321e:	8852      	ldrh	r2, [r2, #2]
 8003220:	4611      	mov	r1, r2
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	3208      	adds	r2, #8
 8003226:	8852      	ldrh	r2, [r2, #2]
 8003228:	1a8a      	subs	r2, r1, r2
 800322a:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) ) ;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	885b      	ldrh	r3, [r3, #2]
 8003232:	4619      	mov	r1, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	3308      	adds	r3, #8
 8003238:	885b      	ldrh	r3, [r3, #2]
 800323a:	1acb      	subs	r3, r1, r3
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	3104      	adds	r1, #4
 8003240:	8809      	ldrh	r1, [r1, #0]
 8003242:	4608      	mov	r0, r1
 8003244:	68b9      	ldr	r1, [r7, #8]
 8003246:	3108      	adds	r1, #8
 8003248:	8809      	ldrh	r1, [r1, #0]
 800324a:	1a41      	subs	r1, r0, r1
 800324c:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	4618      	mov	r0, r3
 8003254:	f7fd f942 	bl	80004dc <__aeabi_i2d>
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	e9c1 2308 	strd	r2, r3, [r1, #32]
		

		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	3308      	adds	r3, #8
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	3304      	adds	r3, #4
 800326e:	885b      	ldrh	r3, [r3, #2]
 8003270:	fb03 f202 	mul.w	r2, r3, r2
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	3304      	adds	r3, #4
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	4619      	mov	r1, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	3308      	adds	r3, #8
 8003280:	885b      	ldrh	r3, [r3, #2]
 8003282:	fb01 f303 	mul.w	r3, r1, r3
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	8852      	ldrh	r2, [r2, #2]
 800328c:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	881b      	ldrh	r3, [r3, #0]
 8003294:	4619      	mov	r1, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	3308      	adds	r3, #8
 800329a:	885b      	ldrh	r3, [r3, #2]
 800329c:	fb03 f101 	mul.w	r1, r3, r1
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	3308      	adds	r3, #8
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	885b      	ldrh	r3, [r3, #2]
 80032ac:	fb00 f303 	mul.w	r3, r0, r3
 80032b0:	1acb      	subs	r3, r1, r3
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	3104      	adds	r1, #4
 80032b6:	8849      	ldrh	r1, [r1, #2]
 80032b8:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 80032bc:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .y - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .y ) * pScreenSample [ 2 ] .y;
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	3304      	adds	r3, #4
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	885b      	ldrh	r3, [r3, #2]
 80032ca:	fb03 f101 	mul.w	r1, r3, r1
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	4618      	mov	r0, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	3304      	adds	r3, #4
 80032d8:	885b      	ldrh	r3, [r3, #2]
 80032da:	fb00 f303 	mul.w	r3, r0, r3
 80032de:	1acb      	subs	r3, r1, r3
 80032e0:	68b9      	ldr	r1, [r7, #8]
 80032e2:	3108      	adds	r1, #8
 80032e4:	8849      	ldrh	r1, [r1, #2]
 80032e6:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 80032ea:	4413      	add	r3, r2
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7fd f8f5 	bl	80004dc <__aeabi_i2d>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			
	}
	
	
	return ucRet;
 80032fc:	7dfb      	ldrb	r3, [r7, #23]
	
	
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <XPT2046_Touch_Calibrate>:



uint8_t XPT2046_Touch_Calibrate ( void )
{
 8003308:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800330c:	b0a0      	sub	sp, #128	; 0x80
 800330e:	af02      	add	r7, sp, #8
		uint8_t i;
		
		char cStr [ 10 ];
		
    uint16_t usScreenWidth, usScreenHeigth;
		uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 8003310:	2300      	movs	r3, #0
 8003312:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8003316:	2300      	movs	r3, #0
 8003318:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 800331c:	2300      	movs	r3, #0
 800331e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8003322:	2300      	movs	r3, #0
 8003324:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
		
	  char * pStr = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	66bb      	str	r3, [r7, #104]	; 0x68
	  
	  strType_XPT2046_Calibration CalibrationFactor;
    		

		#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	    usScreenWidth = LCD_Default_Max_Width;
 800332c:	23f0      	movs	r3, #240	; 0xf0
 800332e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	    usScreenHeigth = LCD_Default_Max_Heigth;
 8003332:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003336:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	
	  #endif
		
		

		strCrossCoordinate [ 0 ] .x = usScreenWidth >> 2;
 800333a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800333e:	089b      	lsrs	r3, r3, #2
 8003340:	b29b      	uxth	r3, r3
 8003342:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		strCrossCoordinate [ 0 ] .y = usScreenHeigth >> 2;
 8003346:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	b29b      	uxth	r3, r3
 800334e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		
		strCrossCoordinate [ 1 ] .x = strCrossCoordinate [ 0 ] .x;
 8003352:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003356:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		strCrossCoordinate [ 1 ] .y = ( usScreenHeigth * 3 ) >> 2;
 800335a:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	109b      	asrs	r3, r3, #2
 8003366:	b29b      	uxth	r3, r3
 8003368:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		
		strCrossCoordinate [ 2 ] .x = ( usScreenWidth * 3 ) >> 2;
 800336c:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003370:	4613      	mov	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	4413      	add	r3, r2
 8003376:	109b      	asrs	r3, r3, #2
 8003378:	b29b      	uxth	r3, r3
 800337a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		strCrossCoordinate [ 2 ] .y = strCrossCoordinate [ 1 ] .y;
 800337e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003382:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		
		strCrossCoordinate [ 3 ] .x = strCrossCoordinate [ 2 ] .x;
 8003386:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800338a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		strCrossCoordinate [ 3 ] .y = strCrossCoordinate [ 0 ] .y;		
 800338e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003392:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	  	
			
		LCD_GramScan (1 );
 8003396:	2001      	movs	r0, #1
 8003398:	f7fe fb28 	bl	80019ec <LCD_GramScan>
		
		
		for ( i = 0; i < 4; i ++ )
 800339c:	2300      	movs	r3, #0
 800339e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80033a2:	e066      	b.n	8003472 <XPT2046_Touch_Calibrate+0x16a>
		{ 
			LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );       
 80033a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80033a8:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80033ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80033b0:	9100      	str	r1, [sp, #0]
 80033b2:	2100      	movs	r1, #0
 80033b4:	2000      	movs	r0, #0
 80033b6:	f7fe f9da 	bl	800176e <LCD_Clear>
			
			pStr = "Touch Calibrate ......";			
 80033ba:	4bc6      	ldr	r3, [pc, #792]	; (80036d4 <XPT2046_Touch_Calibrate+0x3cc>)
 80033bc:	66bb      	str	r3, [r7, #104]	; 0x68
      LCD_DrawString_Color ( ( usScreenWidth - ( strlen ( pStr ) - 7 ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );			
 80033be:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80033c2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80033c4:	f7fc ff30 	bl	8000228 <strlen>
 80033c8:	4603      	mov	r3, r0
 80033ca:	3b07      	subs	r3, #7
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	1ae3      	subs	r3, r4, r3
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	b298      	uxth	r0, r3
 80033d4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80033d8:	085b      	lsrs	r3, r3, #1
 80033da:	b299      	uxth	r1, r3
 80033dc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033e6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80033e8:	f7fe faca 	bl	8001980 <LCD_DrawString_Color>
		
			sprintf ( cStr, "%d", i + 1 );
 80033ec:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80033f6:	49b8      	ldr	r1, [pc, #736]	; (80036d8 <XPT2046_Touch_Calibrate+0x3d0>)
 80033f8:	4618      	mov	r0, r3
 80033fa:	f00a fab3 	bl	800d964 <siprintf>
			LCD_DrawString_Color ( usScreenWidth >> 1, ( usScreenHeigth >> 1 ) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED );
 80033fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003402:	085b      	lsrs	r3, r3, #1
 8003404:	b298      	uxth	r0, r3
 8003406:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800340a:	085b      	lsrs	r3, r3, #1
 800340c:	b29b      	uxth	r3, r3
 800340e:	3b10      	subs	r3, #16
 8003410:	b299      	uxth	r1, r3
 8003412:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003416:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003420:	f7fe faae 	bl	8001980 <LCD_DrawString_Color>
		
			XPT2046_DelayUS ( 100000 );		                                                   
 8003424:	48ad      	ldr	r0, [pc, #692]	; (80036dc <XPT2046_Touch_Calibrate+0x3d4>)
 8003426:	f7ff fc03 	bl	8002c30 <XPT2046_DelayUS>
			
			LCD_DrawCross ( strCrossCoordinate [ i ] .x, strCrossCoordinate [ i ] .y );  
 800342a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	3378      	adds	r3, #120	; 0x78
 8003432:	443b      	add	r3, r7
 8003434:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003438:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	3378      	adds	r3, #120	; 0x78
 8003440:	443b      	add	r3, r7
 8003442:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8003446:	4619      	mov	r1, r3
 8003448:	4610      	mov	r0, r2
 800344a:	f7fe fa77 	bl	800193c <LCD_DrawCross>

			while ( ! XPT2046_ReadAdc_Smooth_XY ( & strScreenSample [ i ] ) );         
 800344e:	bf00      	nop
 8003450:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003454:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4413      	add	r3, r2
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fcaf 	bl	8002dc0 <XPT2046_ReadAdc_Smooth_XY>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0f3      	beq.n	8003450 <XPT2046_Touch_Calibrate+0x148>
		for ( i = 0; i < 4; i ++ )
 8003468:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800346c:	3301      	adds	r3, #1
 800346e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003472:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003476:	2b03      	cmp	r3, #3
 8003478:	d994      	bls.n	80033a4 <XPT2046_Touch_Calibrate+0x9c>

		}
		
		
		XPT2046_Calculate_CalibrationFactor ( strCrossCoordinate, strScreenSample, & CalibrationFactor ) ;  	 
 800347a:	463a      	mov	r2, r7
 800347c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003480:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fdb1 	bl	8002fec <XPT2046_Calculate_CalibrationFactor>
		
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 800348a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	f04f 0300 	mov.w	r3, #0
 8003496:	f7fd faf3 	bl	8000a80 <__aeabi_dcmpeq>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	f040 8116 	bne.w	80036ce <XPT2046_Touch_Calibrate+0x3c6>
		
			
		usTest_x = ( ( CalibrationFactor .An * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .Bn * strScreenSample [ 3 ] .y ) + CalibrationFactor .Cn ) / CalibrationFactor .Divider;		
 80034a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034a6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fd f816 	bl	80004dc <__aeabi_i2d>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	4620      	mov	r0, r4
 80034b6:	4629      	mov	r1, r5
 80034b8:	f7fd f87a 	bl	80005b0 <__aeabi_dmul>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	4690      	mov	r8, r2
 80034c2:	4699      	mov	r9, r3
 80034c4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd f805 	bl	80004dc <__aeabi_i2d>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	4620      	mov	r0, r4
 80034d8:	4629      	mov	r1, r5
 80034da:	f7fd f869 	bl	80005b0 <__aeabi_dmul>
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4640      	mov	r0, r8
 80034e4:	4649      	mov	r1, r9
 80034e6:	f7fc fead 	bl	8000244 <__adddf3>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	4610      	mov	r0, r2
 80034f0:	4619      	mov	r1, r3
 80034f2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80034f6:	f7fc fea5 	bl	8000244 <__adddf3>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4610      	mov	r0, r2
 8003500:	4619      	mov	r1, r3
 8003502:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003506:	f7fd f97d 	bl	8000804 <__aeabi_ddiv>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	4610      	mov	r0, r2
 8003510:	4619      	mov	r1, r3
 8003512:	f7fd fb25 	bl	8000b60 <__aeabi_d2uiz>
 8003516:	4603      	mov	r3, r0
 8003518:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
		usTest_y = ( ( CalibrationFactor .Dn * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .En * strScreenSample [ 3 ] .y ) + CalibrationFactor .Fn ) / CalibrationFactor .Divider;   
 800351c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8003520:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003524:	4618      	mov	r0, r3
 8003526:	f7fc ffd9 	bl	80004dc <__aeabi_i2d>
 800352a:	4602      	mov	r2, r0
 800352c:	460b      	mov	r3, r1
 800352e:	4620      	mov	r0, r4
 8003530:	4629      	mov	r1, r5
 8003532:	f7fd f83d 	bl	80005b0 <__aeabi_dmul>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4690      	mov	r8, r2
 800353c:	4699      	mov	r9, r3
 800353e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003542:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003546:	4618      	mov	r0, r3
 8003548:	f7fc ffc8 	bl	80004dc <__aeabi_i2d>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	4620      	mov	r0, r4
 8003552:	4629      	mov	r1, r5
 8003554:	f7fd f82c 	bl	80005b0 <__aeabi_dmul>
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4640      	mov	r0, r8
 800355e:	4649      	mov	r1, r9
 8003560:	f7fc fe70 	bl	8000244 <__adddf3>
 8003564:	4602      	mov	r2, r0
 8003566:	460b      	mov	r3, r1
 8003568:	4610      	mov	r0, r2
 800356a:	4619      	mov	r1, r3
 800356c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003570:	f7fc fe68 	bl	8000244 <__adddf3>
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4610      	mov	r0, r2
 800357a:	4619      	mov	r1, r3
 800357c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003580:	f7fd f940 	bl	8000804 <__aeabi_ddiv>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	4610      	mov	r0, r2
 800358a:	4619      	mov	r1, r3
 800358c:	f7fd fae8 	bl	8000b60 <__aeabi_d2uiz>
 8003590:	4603      	mov	r3, r0
 8003592:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		
		usGap_x = ( usTest_x > strCrossCoordinate [ 3 ] .x ) ? ( usTest_x - strCrossCoordinate [ 3 ] .x ) : ( strCrossCoordinate [ 3 ] .x - usTest_x );  
 8003596:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800359a:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800359e:	429a      	cmp	r2, r3
 80035a0:	d906      	bls.n	80035b0 <XPT2046_Touch_Calibrate+0x2a8>
 80035a2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80035a6:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	e005      	b.n	80035bc <XPT2046_Touch_Calibrate+0x2b4>
 80035b0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80035b4:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
		usGap_y = ( usTest_y > strCrossCoordinate [ 3 ] .y ) ? ( usTest_y - strCrossCoordinate [ 3 ] .y ) : ( strCrossCoordinate [ 3 ] .y - usTest_y );  
 80035c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80035c4:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d906      	bls.n	80035da <XPT2046_Touch_Calibrate+0x2d2>
 80035cc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80035d0:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	e005      	b.n	80035e6 <XPT2046_Touch_Calibrate+0x2de>
 80035da:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80035de:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
		
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 80035ea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80035ee:	2b0a      	cmp	r3, #10
 80035f0:	d87c      	bhi.n	80036ec <XPT2046_Touch_Calibrate+0x3e4>
 80035f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80035f6:	2b0a      	cmp	r3, #10
 80035f8:	d878      	bhi.n	80036ec <XPT2046_Touch_Calibrate+0x3e4>
		

		strXPT2046_TouchPara .dX_X = ( CalibrationFactor .An * 1.0 ) / CalibrationFactor .Divider;
 80035fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80035fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003602:	f7fd f8ff 	bl	8000804 <__aeabi_ddiv>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4935      	ldr	r1, [pc, #212]	; (80036e0 <XPT2046_Touch_Calibrate+0x3d8>)
 800360c:	e9c1 2300 	strd	r2, r3, [r1]
		strXPT2046_TouchPara .dX_Y = ( CalibrationFactor .Bn * 1.0 ) / CalibrationFactor .Divider;
 8003610:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003614:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003618:	f7fd f8f4 	bl	8000804 <__aeabi_ddiv>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	492f      	ldr	r1, [pc, #188]	; (80036e0 <XPT2046_Touch_Calibrate+0x3d8>)
 8003622:	e9c1 2302 	strd	r2, r3, [r1, #8]
		strXPT2046_TouchPara .dX   = ( CalibrationFactor .Cn * 1.0 ) / CalibrationFactor .Divider;
 8003626:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800362a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800362e:	f7fd f8e9 	bl	8000804 <__aeabi_ddiv>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	492a      	ldr	r1, [pc, #168]	; (80036e0 <XPT2046_Touch_Calibrate+0x3d8>)
 8003638:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		strXPT2046_TouchPara .dY_X = ( CalibrationFactor .Dn * 1.0 ) / CalibrationFactor .Divider;
 800363c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003640:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003644:	f7fd f8de 	bl	8000804 <__aeabi_ddiv>
 8003648:	4602      	mov	r2, r0
 800364a:	460b      	mov	r3, r1
 800364c:	4924      	ldr	r1, [pc, #144]	; (80036e0 <XPT2046_Touch_Calibrate+0x3d8>)
 800364e:	e9c1 2306 	strd	r2, r3, [r1, #24]
		strXPT2046_TouchPara .dY_Y = ( CalibrationFactor .En * 1.0 ) / CalibrationFactor .Divider;
 8003652:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003656:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800365a:	f7fd f8d3 	bl	8000804 <__aeabi_ddiv>
 800365e:	4602      	mov	r2, r0
 8003660:	460b      	mov	r3, r1
 8003662:	491f      	ldr	r1, [pc, #124]	; (80036e0 <XPT2046_Touch_Calibrate+0x3d8>)
 8003664:	e9c1 2308 	strd	r2, r3, [r1, #32]
		strXPT2046_TouchPara .dY   = ( CalibrationFactor .Fn * 1.0 ) / CalibrationFactor .Divider;
 8003668:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800366c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003670:	f7fd f8c8 	bl	8000804 <__aeabi_ddiv>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4919      	ldr	r1, [pc, #100]	; (80036e0 <XPT2046_Touch_Calibrate+0x3d8>)
 800367a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	

	#endif
	
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );
 800367e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003682:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003686:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800368a:	9100      	str	r1, [sp, #0]
 800368c:	2100      	movs	r1, #0
 800368e:	2000      	movs	r0, #0
 8003690:	f7fe f86d 	bl	800176e <LCD_Clear>
	
	pStr = "Calibrate Succed";			
 8003694:	4b13      	ldr	r3, [pc, #76]	; (80036e4 <XPT2046_Touch_Calibrate+0x3dc>)
 8003696:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 8003698:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 800369c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800369e:	f7fc fdc3 	bl	8000228 <strlen>
 80036a2:	4603      	mov	r3, r0
 80036a4:	00db      	lsls	r3, r3, #3
 80036a6:	1ae3      	subs	r3, r4, r3
 80036a8:	085b      	lsrs	r3, r3, #1
 80036aa:	b298      	uxth	r0, r3
 80036ac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80036b0:	085b      	lsrs	r3, r3, #1
 80036b2:	b299      	uxth	r1, r3
 80036b4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036c0:	f7fe f95e 	bl	8001980 <LCD_DrawString_Color>

  XPT2046_DelayUS ( 200000 );
 80036c4:	4808      	ldr	r0, [pc, #32]	; (80036e8 <XPT2046_Touch_Calibrate+0x3e0>)
 80036c6:	f7ff fab3 	bl	8002c30 <XPT2046_DelayUS>

	return 1;    
 80036ca:	2301      	movs	r3, #1
 80036cc:	e050      	b.n	8003770 <XPT2046_Touch_Calibrate+0x468>
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 80036ce:	bf00      	nop
 80036d0:	e00d      	b.n	80036ee <XPT2046_Touch_Calibrate+0x3e6>
 80036d2:	bf00      	nop
 80036d4:	0800ff34 	.word	0x0800ff34
 80036d8:	0800ff4c 	.word	0x0800ff4c
 80036dc:	000186a0 	.word	0x000186a0
 80036e0:	20000008 	.word	0x20000008
 80036e4:	0800ff50 	.word	0x0800ff50
 80036e8:	00030d40 	.word	0x00030d40
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 80036ec:	bf00      	nop
	

	Failure:
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND ); 
 80036ee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80036f2:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80036f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80036fa:	9100      	str	r1, [sp, #0]
 80036fc:	2100      	movs	r1, #0
 80036fe:	2000      	movs	r0, #0
 8003700:	f7fe f835 	bl	800176e <LCD_Clear>
	
	pStr = "Calibrate fail";			
 8003704:	4b1d      	ldr	r3, [pc, #116]	; (800377c <XPT2046_Touch_Calibrate+0x474>)
 8003706:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 8003708:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 800370c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800370e:	f7fc fd8b 	bl	8000228 <strlen>
 8003712:	4603      	mov	r3, r0
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	1ae3      	subs	r3, r4, r3
 8003718:	085b      	lsrs	r3, r3, #1
 800371a:	b298      	uxth	r0, r3
 800371c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003720:	085b      	lsrs	r3, r3, #1
 8003722:	b299      	uxth	r1, r3
 8003724:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800372e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003730:	f7fe f926 	bl	8001980 <LCD_DrawString_Color>

	pStr = "try again";			
 8003734:	4b12      	ldr	r3, [pc, #72]	; (8003780 <XPT2046_Touch_Calibrate+0x478>)
 8003736:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, ( usScreenHeigth >> 1 ) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED );				
 8003738:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 800373c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800373e:	f7fc fd73 	bl	8000228 <strlen>
 8003742:	4603      	mov	r3, r0
 8003744:	00db      	lsls	r3, r3, #3
 8003746:	1ae3      	subs	r3, r4, r3
 8003748:	085b      	lsrs	r3, r3, #1
 800374a:	b298      	uxth	r0, r3
 800374c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003750:	085b      	lsrs	r3, r3, #1
 8003752:	b29b      	uxth	r3, r3
 8003754:	3310      	adds	r3, #16
 8003756:	b299      	uxth	r1, r3
 8003758:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800375c:	9300      	str	r3, [sp, #0]
 800375e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003762:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003764:	f7fe f90c 	bl	8001980 <LCD_DrawString_Color>

	XPT2046_DelayUS ( 1000000 );		
 8003768:	4806      	ldr	r0, [pc, #24]	; (8003784 <XPT2046_Touch_Calibrate+0x47c>)
 800376a:	f7ff fa61 	bl	8002c30 <XPT2046_DelayUS>
	
	return 0; 
 800376e:	2300      	movs	r3, #0
		
		
}
 8003770:	4618      	mov	r0, r3
 8003772:	3778      	adds	r7, #120	; 0x78
 8003774:	46bd      	mov	sp, r7
 8003776:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800377a:	bf00      	nop
 800377c:	0800ff64 	.word	0x0800ff64
 8003780:	0800ff74 	.word	0x0800ff74
 8003784:	000f4240 	.word	0x000f4240

08003788 <XPT2046_Get_TouchedPoint>:

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 8003788:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800378c:	b084      	sub	sp, #16
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 8003798:	f107 0308 	add.w	r3, r7, #8
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff fb0f 	bl	8002dc0 <XPT2046_ReadAdc_Smooth_XY>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d06e      	beq.n	8003886 <XPT2046_Get_TouchedPoint+0xfe>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	e9d3 4500 	ldrd	r4, r5, [r3]
 80037ae:	893b      	ldrh	r3, [r7, #8]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7fc fe93 	bl	80004dc <__aeabi_i2d>
 80037b6:	4602      	mov	r2, r0
 80037b8:	460b      	mov	r3, r1
 80037ba:	4620      	mov	r0, r4
 80037bc:	4629      	mov	r1, r5
 80037be:	f7fc fef7 	bl	80005b0 <__aeabi_dmul>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	4690      	mov	r8, r2
 80037c8:	4699      	mov	r9, r3
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80037d0:	897b      	ldrh	r3, [r7, #10]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fc fe82 	bl	80004dc <__aeabi_i2d>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	4620      	mov	r0, r4
 80037de:	4629      	mov	r1, r5
 80037e0:	f7fc fee6 	bl	80005b0 <__aeabi_dmul>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	4640      	mov	r0, r8
 80037ea:	4649      	mov	r1, r9
 80037ec:	f7fc fd2a 	bl	8000244 <__adddf3>
 80037f0:	4602      	mov	r2, r0
 80037f2:	460b      	mov	r3, r1
 80037f4:	4610      	mov	r0, r2
 80037f6:	4619      	mov	r1, r3
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80037fe:	f7fc fd21 	bl	8000244 <__adddf3>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4610      	mov	r0, r2
 8003808:	4619      	mov	r1, r3
 800380a:	f7fd f9a9 	bl	8000b60 <__aeabi_d2uiz>
 800380e:	4603      	mov	r3, r0
 8003810:	b29a      	uxth	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800381c:	893b      	ldrh	r3, [r7, #8]
 800381e:	4618      	mov	r0, r3
 8003820:	f7fc fe5c 	bl	80004dc <__aeabi_i2d>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4620      	mov	r0, r4
 800382a:	4629      	mov	r1, r5
 800382c:	f7fc fec0 	bl	80005b0 <__aeabi_dmul>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	4690      	mov	r8, r2
 8003836:	4699      	mov	r9, r3
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800383e:	897b      	ldrh	r3, [r7, #10]
 8003840:	4618      	mov	r0, r3
 8003842:	f7fc fe4b 	bl	80004dc <__aeabi_i2d>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4620      	mov	r0, r4
 800384c:	4629      	mov	r1, r5
 800384e:	f7fc feaf 	bl	80005b0 <__aeabi_dmul>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4640      	mov	r0, r8
 8003858:	4649      	mov	r1, r9
 800385a:	f7fc fcf3 	bl	8000244 <__adddf3>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800386c:	f7fc fcea 	bl	8000244 <__adddf3>
 8003870:	4602      	mov	r2, r0
 8003872:	460b      	mov	r3, r1
 8003874:	4610      	mov	r0, r2
 8003876:	4619      	mov	r1, r3
 8003878:	f7fd f972 	bl	8000b60 <__aeabi_d2uiz>
 800387c:	4603      	mov	r3, r0
 800387e:	b29a      	uxth	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	805a      	strh	r2, [r3, #2]
 8003884:	e001      	b.n	800388a <XPT2046_Get_TouchedPoint+0x102>

  }
	 
	else ucRet = 0;            
 8003886:	2300      	movs	r3, #0
 8003888:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 800388a:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08003898 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003898:	480c      	ldr	r0, [pc, #48]	; (80038cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800389a:	490d      	ldr	r1, [pc, #52]	; (80038d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800389c:	4a0d      	ldr	r2, [pc, #52]	; (80038d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800389e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a0:	e002      	b.n	80038a8 <LoopCopyDataInit>

080038a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038a6:	3304      	adds	r3, #4

080038a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038ac:	d3f9      	bcc.n	80038a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ae:	4a0a      	ldr	r2, [pc, #40]	; (80038d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038b0:	4c0a      	ldr	r4, [pc, #40]	; (80038dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80038b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038b4:	e001      	b.n	80038ba <LoopFillZerobss>

080038b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038b8:	3204      	adds	r2, #4

080038ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038bc:	d3fb      	bcc.n	80038b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80038be:	f7ff f903 	bl	8002ac8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038c2:	f009 fbb5 	bl	800d030 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80038c6:	f7fe f943 	bl	8001b50 <main>
  bx lr
 80038ca:	4770      	bx	lr
  ldr r0, =_sdata
 80038cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d0:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 80038d4:	080109b4 	.word	0x080109b4
  ldr r2, =_sbss
 80038d8:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 80038dc:	20000910 	.word	0x20000910

080038e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038e0:	e7fe      	b.n	80038e0 <ADC1_2_IRQHandler>
	...

080038e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038e8:	4b08      	ldr	r3, [pc, #32]	; (800390c <HAL_Init+0x28>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a07      	ldr	r2, [pc, #28]	; (800390c <HAL_Init+0x28>)
 80038ee:	f043 0310 	orr.w	r3, r3, #16
 80038f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038f4:	2003      	movs	r0, #3
 80038f6:	f000 f947 	bl	8003b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038fa:	200f      	movs	r0, #15
 80038fc:	f000 f808 	bl	8003910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003900:	f7fe fe5e 	bl	80025c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	40022000 	.word	0x40022000

08003910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <HAL_InitTick+0x54>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	4b12      	ldr	r3, [pc, #72]	; (8003968 <HAL_InitTick+0x58>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	4619      	mov	r1, r3
 8003922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003926:	fbb3 f3f1 	udiv	r3, r3, r1
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	4618      	mov	r0, r3
 8003930:	f000 f95f 	bl	8003bf2 <HAL_SYSTICK_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e00e      	b.n	800395c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b0f      	cmp	r3, #15
 8003942:	d80a      	bhi.n	800395a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003944:	2200      	movs	r2, #0
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800394c:	f000 f927 	bl	8003b9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003950:	4a06      	ldr	r2, [pc, #24]	; (800396c <HAL_InitTick+0x5c>)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
 8003958:	e000      	b.n	800395c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
}
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	20000000 	.word	0x20000000
 8003968:	2000003c 	.word	0x2000003c
 800396c:	20000038 	.word	0x20000038

08003970 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003974:	4b05      	ldr	r3, [pc, #20]	; (800398c <HAL_IncTick+0x1c>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	461a      	mov	r2, r3
 800397a:	4b05      	ldr	r3, [pc, #20]	; (8003990 <HAL_IncTick+0x20>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4413      	add	r3, r2
 8003980:	4a03      	ldr	r2, [pc, #12]	; (8003990 <HAL_IncTick+0x20>)
 8003982:	6013      	str	r3, [r2, #0]
}
 8003984:	bf00      	nop
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr
 800398c:	2000003c 	.word	0x2000003c
 8003990:	2000080c 	.word	0x2000080c

08003994 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return uwTick;
 8003998:	4b02      	ldr	r3, [pc, #8]	; (80039a4 <HAL_GetTick+0x10>)
 800399a:	681b      	ldr	r3, [r3, #0]
}
 800399c:	4618      	mov	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr
 80039a4:	2000080c 	.word	0x2000080c

080039a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039b0:	f7ff fff0 	bl	8003994 <HAL_GetTick>
 80039b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039c0:	d005      	beq.n	80039ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039c2:	4b0a      	ldr	r3, [pc, #40]	; (80039ec <HAL_Delay+0x44>)
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4413      	add	r3, r2
 80039cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039ce:	bf00      	nop
 80039d0:	f7ff ffe0 	bl	8003994 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d8f7      	bhi.n	80039d0 <HAL_Delay+0x28>
  {
  }
}
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	2000003c 	.word	0x2000003c

080039f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a00:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <__NVIC_SetPriorityGrouping+0x44>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a22:	4a04      	ldr	r2, [pc, #16]	; (8003a34 <__NVIC_SetPriorityGrouping+0x44>)
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	60d3      	str	r3, [r2, #12]
}
 8003a28:	bf00      	nop
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a3c:	4b04      	ldr	r3, [pc, #16]	; (8003a50 <__NVIC_GetPriorityGrouping+0x18>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	0a1b      	lsrs	r3, r3, #8
 8003a42:	f003 0307 	and.w	r3, r3, #7
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bc80      	pop	{r7}
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	e000ed00 	.word	0xe000ed00

08003a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	db0b      	blt.n	8003a7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	f003 021f 	and.w	r2, r3, #31
 8003a6c:	4906      	ldr	r1, [pc, #24]	; (8003a88 <__NVIC_EnableIRQ+0x34>)
 8003a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	2001      	movs	r0, #1
 8003a76:	fa00 f202 	lsl.w	r2, r0, r2
 8003a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr
 8003a88:	e000e100 	.word	0xe000e100

08003a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	6039      	str	r1, [r7, #0]
 8003a96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	db0a      	blt.n	8003ab6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	490c      	ldr	r1, [pc, #48]	; (8003ad8 <__NVIC_SetPriority+0x4c>)
 8003aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aaa:	0112      	lsls	r2, r2, #4
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	440b      	add	r3, r1
 8003ab0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ab4:	e00a      	b.n	8003acc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	b2da      	uxtb	r2, r3
 8003aba:	4908      	ldr	r1, [pc, #32]	; (8003adc <__NVIC_SetPriority+0x50>)
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	3b04      	subs	r3, #4
 8003ac4:	0112      	lsls	r2, r2, #4
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	440b      	add	r3, r1
 8003aca:	761a      	strb	r2, [r3, #24]
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bc80      	pop	{r7}
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	e000e100 	.word	0xe000e100
 8003adc:	e000ed00 	.word	0xe000ed00

08003ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b089      	sub	sp, #36	; 0x24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f1c3 0307 	rsb	r3, r3, #7
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	bf28      	it	cs
 8003afe:	2304      	movcs	r3, #4
 8003b00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	3304      	adds	r3, #4
 8003b06:	2b06      	cmp	r3, #6
 8003b08:	d902      	bls.n	8003b10 <NVIC_EncodePriority+0x30>
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3b03      	subs	r3, #3
 8003b0e:	e000      	b.n	8003b12 <NVIC_EncodePriority+0x32>
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	43da      	mvns	r2, r3
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	401a      	ands	r2, r3
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b32:	43d9      	mvns	r1, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b38:	4313      	orrs	r3, r2
         );
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3724      	adds	r7, #36	; 0x24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr

08003b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b54:	d301      	bcc.n	8003b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b56:	2301      	movs	r3, #1
 8003b58:	e00f      	b.n	8003b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b5a:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <SysTick_Config+0x40>)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b62:	210f      	movs	r1, #15
 8003b64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b68:	f7ff ff90 	bl	8003a8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b6c:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <SysTick_Config+0x40>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b72:	4b04      	ldr	r3, [pc, #16]	; (8003b84 <SysTick_Config+0x40>)
 8003b74:	2207      	movs	r2, #7
 8003b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	e000e010 	.word	0xe000e010

08003b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f7ff ff2d 	bl	80039f0 <__NVIC_SetPriorityGrouping>
}
 8003b96:	bf00      	nop
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b086      	sub	sp, #24
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
 8003baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb0:	f7ff ff42 	bl	8003a38 <__NVIC_GetPriorityGrouping>
 8003bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	6978      	ldr	r0, [r7, #20]
 8003bbc:	f7ff ff90 	bl	8003ae0 <NVIC_EncodePriority>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bc6:	4611      	mov	r1, r2
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff ff5f 	bl	8003a8c <__NVIC_SetPriority>
}
 8003bce:	bf00      	nop
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b082      	sub	sp, #8
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	4603      	mov	r3, r0
 8003bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff ff35 	bl	8003a54 <__NVIC_EnableIRQ>
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff ffa2 	bl	8003b44 <SysTick_Config>
 8003c00:	4603      	mov	r3, r0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e059      	b.n	8003cd6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	4b2d      	ldr	r3, [pc, #180]	; (8003ce0 <HAL_DMA_Init+0xd4>)
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d80f      	bhi.n	8003c4e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	4b2b      	ldr	r3, [pc, #172]	; (8003ce4 <HAL_DMA_Init+0xd8>)
 8003c36:	4413      	add	r3, r2
 8003c38:	4a2b      	ldr	r2, [pc, #172]	; (8003ce8 <HAL_DMA_Init+0xdc>)
 8003c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	009a      	lsls	r2, r3, #2
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a28      	ldr	r2, [pc, #160]	; (8003cec <HAL_DMA_Init+0xe0>)
 8003c4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c4c:	e00e      	b.n	8003c6c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	461a      	mov	r2, r3
 8003c54:	4b26      	ldr	r3, [pc, #152]	; (8003cf0 <HAL_DMA_Init+0xe4>)
 8003c56:	4413      	add	r3, r2
 8003c58:	4a23      	ldr	r2, [pc, #140]	; (8003ce8 <HAL_DMA_Init+0xdc>)
 8003c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5e:	091b      	lsrs	r3, r3, #4
 8003c60:	009a      	lsls	r2, r3, #2
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a22      	ldr	r2, [pc, #136]	; (8003cf4 <HAL_DMA_Init+0xe8>)
 8003c6a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c82:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bc80      	pop	{r7}
 8003cde:	4770      	bx	lr
 8003ce0:	40020407 	.word	0x40020407
 8003ce4:	bffdfff8 	.word	0xbffdfff8
 8003ce8:	cccccccd 	.word	0xcccccccd
 8003cec:	40020000 	.word	0x40020000
 8003cf0:	bffdfbf8 	.word	0xbffdfbf8
 8003cf4:	40020400 	.word	0x40020400

08003cf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
 8003d04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d06:	2300      	movs	r3, #0
 8003d08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d101      	bne.n	8003d18 <HAL_DMA_Start_IT+0x20>
 8003d14:	2302      	movs	r3, #2
 8003d16:	e04a      	b.n	8003dae <HAL_DMA_Start_IT+0xb6>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d13a      	bne.n	8003da0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2202      	movs	r2, #2
 8003d2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 0201 	bic.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	68b9      	ldr	r1, [r7, #8]
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fb76 	bl	8004440 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d008      	beq.n	8003d6e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f042 020e 	orr.w	r2, r2, #14
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	e00f      	b.n	8003d8e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0204 	bic.w	r2, r2, #4
 8003d7c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 020a 	orr.w	r2, r2, #10
 8003d8c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	e005      	b.n	8003dac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003da8:	2302      	movs	r3, #2
 8003daa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3718      	adds	r7, #24
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d005      	beq.n	8003dda <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2204      	movs	r2, #4
 8003dd2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	73fb      	strb	r3, [r7, #15]
 8003dd8:	e0d6      	b.n	8003f88 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 020e 	bic.w	r2, r2, #14
 8003de8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0201 	bic.w	r2, r2, #1
 8003df8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4b64      	ldr	r3, [pc, #400]	; (8003f94 <HAL_DMA_Abort_IT+0x1dc>)
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d958      	bls.n	8003eb8 <HAL_DMA_Abort_IT+0x100>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a63      	ldr	r2, [pc, #396]	; (8003f98 <HAL_DMA_Abort_IT+0x1e0>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d04f      	beq.n	8003eb0 <HAL_DMA_Abort_IT+0xf8>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a61      	ldr	r2, [pc, #388]	; (8003f9c <HAL_DMA_Abort_IT+0x1e4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d048      	beq.n	8003eac <HAL_DMA_Abort_IT+0xf4>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a60      	ldr	r2, [pc, #384]	; (8003fa0 <HAL_DMA_Abort_IT+0x1e8>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d040      	beq.n	8003ea6 <HAL_DMA_Abort_IT+0xee>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a5e      	ldr	r2, [pc, #376]	; (8003fa4 <HAL_DMA_Abort_IT+0x1ec>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d038      	beq.n	8003ea0 <HAL_DMA_Abort_IT+0xe8>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a5d      	ldr	r2, [pc, #372]	; (8003fa8 <HAL_DMA_Abort_IT+0x1f0>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d030      	beq.n	8003e9a <HAL_DMA_Abort_IT+0xe2>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a5b      	ldr	r2, [pc, #364]	; (8003fac <HAL_DMA_Abort_IT+0x1f4>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d028      	beq.n	8003e94 <HAL_DMA_Abort_IT+0xdc>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a53      	ldr	r2, [pc, #332]	; (8003f94 <HAL_DMA_Abort_IT+0x1dc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d020      	beq.n	8003e8e <HAL_DMA_Abort_IT+0xd6>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a57      	ldr	r2, [pc, #348]	; (8003fb0 <HAL_DMA_Abort_IT+0x1f8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d019      	beq.n	8003e8a <HAL_DMA_Abort_IT+0xd2>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a56      	ldr	r2, [pc, #344]	; (8003fb4 <HAL_DMA_Abort_IT+0x1fc>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d012      	beq.n	8003e86 <HAL_DMA_Abort_IT+0xce>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a54      	ldr	r2, [pc, #336]	; (8003fb8 <HAL_DMA_Abort_IT+0x200>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00a      	beq.n	8003e80 <HAL_DMA_Abort_IT+0xc8>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a53      	ldr	r2, [pc, #332]	; (8003fbc <HAL_DMA_Abort_IT+0x204>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d102      	bne.n	8003e7a <HAL_DMA_Abort_IT+0xc2>
 8003e74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e78:	e01b      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e7e:	e018      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e84:	e015      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e86:	2310      	movs	r3, #16
 8003e88:	e013      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e011      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e92:	e00e      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e98:	e00b      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003e9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e9e:	e008      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ea4:	e005      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003ea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003eaa:	e002      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003eac:	2310      	movs	r3, #16
 8003eae:	e000      	b.n	8003eb2 <HAL_DMA_Abort_IT+0xfa>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	4a43      	ldr	r2, [pc, #268]	; (8003fc0 <HAL_DMA_Abort_IT+0x208>)
 8003eb4:	6053      	str	r3, [r2, #4]
 8003eb6:	e057      	b.n	8003f68 <HAL_DMA_Abort_IT+0x1b0>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a36      	ldr	r2, [pc, #216]	; (8003f98 <HAL_DMA_Abort_IT+0x1e0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d04f      	beq.n	8003f62 <HAL_DMA_Abort_IT+0x1aa>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a35      	ldr	r2, [pc, #212]	; (8003f9c <HAL_DMA_Abort_IT+0x1e4>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d048      	beq.n	8003f5e <HAL_DMA_Abort_IT+0x1a6>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a33      	ldr	r2, [pc, #204]	; (8003fa0 <HAL_DMA_Abort_IT+0x1e8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d040      	beq.n	8003f58 <HAL_DMA_Abort_IT+0x1a0>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a32      	ldr	r2, [pc, #200]	; (8003fa4 <HAL_DMA_Abort_IT+0x1ec>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d038      	beq.n	8003f52 <HAL_DMA_Abort_IT+0x19a>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a30      	ldr	r2, [pc, #192]	; (8003fa8 <HAL_DMA_Abort_IT+0x1f0>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d030      	beq.n	8003f4c <HAL_DMA_Abort_IT+0x194>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a2f      	ldr	r2, [pc, #188]	; (8003fac <HAL_DMA_Abort_IT+0x1f4>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d028      	beq.n	8003f46 <HAL_DMA_Abort_IT+0x18e>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a26      	ldr	r2, [pc, #152]	; (8003f94 <HAL_DMA_Abort_IT+0x1dc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d020      	beq.n	8003f40 <HAL_DMA_Abort_IT+0x188>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a2b      	ldr	r2, [pc, #172]	; (8003fb0 <HAL_DMA_Abort_IT+0x1f8>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d019      	beq.n	8003f3c <HAL_DMA_Abort_IT+0x184>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a29      	ldr	r2, [pc, #164]	; (8003fb4 <HAL_DMA_Abort_IT+0x1fc>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d012      	beq.n	8003f38 <HAL_DMA_Abort_IT+0x180>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a28      	ldr	r2, [pc, #160]	; (8003fb8 <HAL_DMA_Abort_IT+0x200>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d00a      	beq.n	8003f32 <HAL_DMA_Abort_IT+0x17a>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a26      	ldr	r2, [pc, #152]	; (8003fbc <HAL_DMA_Abort_IT+0x204>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d102      	bne.n	8003f2c <HAL_DMA_Abort_IT+0x174>
 8003f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f2a:	e01b      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f30:	e018      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f36:	e015      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f38:	2310      	movs	r3, #16
 8003f3a:	e013      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e011      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f44:	e00e      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003f4a:	e00b      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f50:	e008      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f56:	e005      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f5c:	e002      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f5e:	2310      	movs	r3, #16
 8003f60:	e000      	b.n	8003f64 <HAL_DMA_Abort_IT+0x1ac>
 8003f62:	2301      	movs	r3, #1
 8003f64:	4a17      	ldr	r2, [pc, #92]	; (8003fc4 <HAL_DMA_Abort_IT+0x20c>)
 8003f66:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	4798      	blx	r3
    } 
  }
  return status;
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40020080 	.word	0x40020080
 8003f98:	40020008 	.word	0x40020008
 8003f9c:	4002001c 	.word	0x4002001c
 8003fa0:	40020030 	.word	0x40020030
 8003fa4:	40020044 	.word	0x40020044
 8003fa8:	40020058 	.word	0x40020058
 8003fac:	4002006c 	.word	0x4002006c
 8003fb0:	40020408 	.word	0x40020408
 8003fb4:	4002041c 	.word	0x4002041c
 8003fb8:	40020430 	.word	0x40020430
 8003fbc:	40020444 	.word	0x40020444
 8003fc0:	40020400 	.word	0x40020400
 8003fc4:	40020000 	.word	0x40020000

08003fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	409a      	lsls	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4013      	ands	r3, r2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80f1 	beq.w	80041d4 <HAL_DMA_IRQHandler+0x20c>
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 80eb 	beq.w	80041d4 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0320 	and.w	r3, r3, #32
 8004008:	2b00      	cmp	r3, #0
 800400a:	d107      	bne.n	800401c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0204 	bic.w	r2, r2, #4
 800401a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	461a      	mov	r2, r3
 8004022:	4b5f      	ldr	r3, [pc, #380]	; (80041a0 <HAL_DMA_IRQHandler+0x1d8>)
 8004024:	429a      	cmp	r2, r3
 8004026:	d958      	bls.n	80040da <HAL_DMA_IRQHandler+0x112>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a5d      	ldr	r2, [pc, #372]	; (80041a4 <HAL_DMA_IRQHandler+0x1dc>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d04f      	beq.n	80040d2 <HAL_DMA_IRQHandler+0x10a>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a5c      	ldr	r2, [pc, #368]	; (80041a8 <HAL_DMA_IRQHandler+0x1e0>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d048      	beq.n	80040ce <HAL_DMA_IRQHandler+0x106>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a5a      	ldr	r2, [pc, #360]	; (80041ac <HAL_DMA_IRQHandler+0x1e4>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d040      	beq.n	80040c8 <HAL_DMA_IRQHandler+0x100>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a59      	ldr	r2, [pc, #356]	; (80041b0 <HAL_DMA_IRQHandler+0x1e8>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d038      	beq.n	80040c2 <HAL_DMA_IRQHandler+0xfa>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a57      	ldr	r2, [pc, #348]	; (80041b4 <HAL_DMA_IRQHandler+0x1ec>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d030      	beq.n	80040bc <HAL_DMA_IRQHandler+0xf4>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a56      	ldr	r2, [pc, #344]	; (80041b8 <HAL_DMA_IRQHandler+0x1f0>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d028      	beq.n	80040b6 <HAL_DMA_IRQHandler+0xee>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a4d      	ldr	r2, [pc, #308]	; (80041a0 <HAL_DMA_IRQHandler+0x1d8>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d020      	beq.n	80040b0 <HAL_DMA_IRQHandler+0xe8>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a52      	ldr	r2, [pc, #328]	; (80041bc <HAL_DMA_IRQHandler+0x1f4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d019      	beq.n	80040ac <HAL_DMA_IRQHandler+0xe4>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a50      	ldr	r2, [pc, #320]	; (80041c0 <HAL_DMA_IRQHandler+0x1f8>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d012      	beq.n	80040a8 <HAL_DMA_IRQHandler+0xe0>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a4f      	ldr	r2, [pc, #316]	; (80041c4 <HAL_DMA_IRQHandler+0x1fc>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d00a      	beq.n	80040a2 <HAL_DMA_IRQHandler+0xda>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a4d      	ldr	r2, [pc, #308]	; (80041c8 <HAL_DMA_IRQHandler+0x200>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d102      	bne.n	800409c <HAL_DMA_IRQHandler+0xd4>
 8004096:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800409a:	e01b      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 800409c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040a0:	e018      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040a6:	e015      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040a8:	2340      	movs	r3, #64	; 0x40
 80040aa:	e013      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040ac:	2304      	movs	r3, #4
 80040ae:	e011      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040b0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80040b4:	e00e      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040ba:	e00b      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040c0:	e008      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040c6:	e005      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040cc:	e002      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040ce:	2340      	movs	r3, #64	; 0x40
 80040d0:	e000      	b.n	80040d4 <HAL_DMA_IRQHandler+0x10c>
 80040d2:	2304      	movs	r3, #4
 80040d4:	4a3d      	ldr	r2, [pc, #244]	; (80041cc <HAL_DMA_IRQHandler+0x204>)
 80040d6:	6053      	str	r3, [r2, #4]
 80040d8:	e057      	b.n	800418a <HAL_DMA_IRQHandler+0x1c2>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a31      	ldr	r2, [pc, #196]	; (80041a4 <HAL_DMA_IRQHandler+0x1dc>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d04f      	beq.n	8004184 <HAL_DMA_IRQHandler+0x1bc>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a2f      	ldr	r2, [pc, #188]	; (80041a8 <HAL_DMA_IRQHandler+0x1e0>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d048      	beq.n	8004180 <HAL_DMA_IRQHandler+0x1b8>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a2e      	ldr	r2, [pc, #184]	; (80041ac <HAL_DMA_IRQHandler+0x1e4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d040      	beq.n	800417a <HAL_DMA_IRQHandler+0x1b2>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a2c      	ldr	r2, [pc, #176]	; (80041b0 <HAL_DMA_IRQHandler+0x1e8>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d038      	beq.n	8004174 <HAL_DMA_IRQHandler+0x1ac>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a2b      	ldr	r2, [pc, #172]	; (80041b4 <HAL_DMA_IRQHandler+0x1ec>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d030      	beq.n	800416e <HAL_DMA_IRQHandler+0x1a6>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a29      	ldr	r2, [pc, #164]	; (80041b8 <HAL_DMA_IRQHandler+0x1f0>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d028      	beq.n	8004168 <HAL_DMA_IRQHandler+0x1a0>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a21      	ldr	r2, [pc, #132]	; (80041a0 <HAL_DMA_IRQHandler+0x1d8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d020      	beq.n	8004162 <HAL_DMA_IRQHandler+0x19a>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a25      	ldr	r2, [pc, #148]	; (80041bc <HAL_DMA_IRQHandler+0x1f4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d019      	beq.n	800415e <HAL_DMA_IRQHandler+0x196>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a24      	ldr	r2, [pc, #144]	; (80041c0 <HAL_DMA_IRQHandler+0x1f8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d012      	beq.n	800415a <HAL_DMA_IRQHandler+0x192>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a22      	ldr	r2, [pc, #136]	; (80041c4 <HAL_DMA_IRQHandler+0x1fc>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00a      	beq.n	8004154 <HAL_DMA_IRQHandler+0x18c>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a21      	ldr	r2, [pc, #132]	; (80041c8 <HAL_DMA_IRQHandler+0x200>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d102      	bne.n	800414e <HAL_DMA_IRQHandler+0x186>
 8004148:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800414c:	e01b      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 800414e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004152:	e018      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 8004154:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004158:	e015      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 800415a:	2340      	movs	r3, #64	; 0x40
 800415c:	e013      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 800415e:	2304      	movs	r3, #4
 8004160:	e011      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 8004162:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004166:	e00e      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 8004168:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800416c:	e00b      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 800416e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004172:	e008      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 8004174:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004178:	e005      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 800417a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800417e:	e002      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 8004180:	2340      	movs	r3, #64	; 0x40
 8004182:	e000      	b.n	8004186 <HAL_DMA_IRQHandler+0x1be>
 8004184:	2304      	movs	r3, #4
 8004186:	4a12      	ldr	r2, [pc, #72]	; (80041d0 <HAL_DMA_IRQHandler+0x208>)
 8004188:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 8136 	beq.w	8004400 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800419c:	e130      	b.n	8004400 <HAL_DMA_IRQHandler+0x438>
 800419e:	bf00      	nop
 80041a0:	40020080 	.word	0x40020080
 80041a4:	40020008 	.word	0x40020008
 80041a8:	4002001c 	.word	0x4002001c
 80041ac:	40020030 	.word	0x40020030
 80041b0:	40020044 	.word	0x40020044
 80041b4:	40020058 	.word	0x40020058
 80041b8:	4002006c 	.word	0x4002006c
 80041bc:	40020408 	.word	0x40020408
 80041c0:	4002041c 	.word	0x4002041c
 80041c4:	40020430 	.word	0x40020430
 80041c8:	40020444 	.word	0x40020444
 80041cc:	40020400 	.word	0x40020400
 80041d0:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	2202      	movs	r2, #2
 80041da:	409a      	lsls	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4013      	ands	r3, r2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 80dd 	beq.w	80043a0 <HAL_DMA_IRQHandler+0x3d8>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 80d7 	beq.w	80043a0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10b      	bne.n	8004218 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 020a 	bic.w	r2, r2, #10
 800420e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	461a      	mov	r2, r3
 800421e:	4b7b      	ldr	r3, [pc, #492]	; (800440c <HAL_DMA_IRQHandler+0x444>)
 8004220:	429a      	cmp	r2, r3
 8004222:	d958      	bls.n	80042d6 <HAL_DMA_IRQHandler+0x30e>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a79      	ldr	r2, [pc, #484]	; (8004410 <HAL_DMA_IRQHandler+0x448>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d04f      	beq.n	80042ce <HAL_DMA_IRQHandler+0x306>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a78      	ldr	r2, [pc, #480]	; (8004414 <HAL_DMA_IRQHandler+0x44c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d048      	beq.n	80042ca <HAL_DMA_IRQHandler+0x302>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a76      	ldr	r2, [pc, #472]	; (8004418 <HAL_DMA_IRQHandler+0x450>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d040      	beq.n	80042c4 <HAL_DMA_IRQHandler+0x2fc>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a75      	ldr	r2, [pc, #468]	; (800441c <HAL_DMA_IRQHandler+0x454>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d038      	beq.n	80042be <HAL_DMA_IRQHandler+0x2f6>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a73      	ldr	r2, [pc, #460]	; (8004420 <HAL_DMA_IRQHandler+0x458>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d030      	beq.n	80042b8 <HAL_DMA_IRQHandler+0x2f0>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a72      	ldr	r2, [pc, #456]	; (8004424 <HAL_DMA_IRQHandler+0x45c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d028      	beq.n	80042b2 <HAL_DMA_IRQHandler+0x2ea>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a69      	ldr	r2, [pc, #420]	; (800440c <HAL_DMA_IRQHandler+0x444>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d020      	beq.n	80042ac <HAL_DMA_IRQHandler+0x2e4>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a6e      	ldr	r2, [pc, #440]	; (8004428 <HAL_DMA_IRQHandler+0x460>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d019      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x2e0>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a6c      	ldr	r2, [pc, #432]	; (800442c <HAL_DMA_IRQHandler+0x464>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d012      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x2dc>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a6b      	ldr	r2, [pc, #428]	; (8004430 <HAL_DMA_IRQHandler+0x468>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d00a      	beq.n	800429e <HAL_DMA_IRQHandler+0x2d6>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a69      	ldr	r2, [pc, #420]	; (8004434 <HAL_DMA_IRQHandler+0x46c>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d102      	bne.n	8004298 <HAL_DMA_IRQHandler+0x2d0>
 8004292:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004296:	e01b      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 8004298:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800429c:	e018      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 800429e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042a2:	e015      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042a4:	2320      	movs	r3, #32
 80042a6:	e013      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042a8:	2302      	movs	r3, #2
 80042aa:	e011      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042b0:	e00e      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042b2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80042b6:	e00b      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042bc:	e008      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042c2:	e005      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042c8:	e002      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042ca:	2320      	movs	r3, #32
 80042cc:	e000      	b.n	80042d0 <HAL_DMA_IRQHandler+0x308>
 80042ce:	2302      	movs	r3, #2
 80042d0:	4a59      	ldr	r2, [pc, #356]	; (8004438 <HAL_DMA_IRQHandler+0x470>)
 80042d2:	6053      	str	r3, [r2, #4]
 80042d4:	e057      	b.n	8004386 <HAL_DMA_IRQHandler+0x3be>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a4d      	ldr	r2, [pc, #308]	; (8004410 <HAL_DMA_IRQHandler+0x448>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d04f      	beq.n	8004380 <HAL_DMA_IRQHandler+0x3b8>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a4b      	ldr	r2, [pc, #300]	; (8004414 <HAL_DMA_IRQHandler+0x44c>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d048      	beq.n	800437c <HAL_DMA_IRQHandler+0x3b4>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a4a      	ldr	r2, [pc, #296]	; (8004418 <HAL_DMA_IRQHandler+0x450>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d040      	beq.n	8004376 <HAL_DMA_IRQHandler+0x3ae>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a48      	ldr	r2, [pc, #288]	; (800441c <HAL_DMA_IRQHandler+0x454>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d038      	beq.n	8004370 <HAL_DMA_IRQHandler+0x3a8>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a47      	ldr	r2, [pc, #284]	; (8004420 <HAL_DMA_IRQHandler+0x458>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d030      	beq.n	800436a <HAL_DMA_IRQHandler+0x3a2>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a45      	ldr	r2, [pc, #276]	; (8004424 <HAL_DMA_IRQHandler+0x45c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d028      	beq.n	8004364 <HAL_DMA_IRQHandler+0x39c>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a3d      	ldr	r2, [pc, #244]	; (800440c <HAL_DMA_IRQHandler+0x444>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d020      	beq.n	800435e <HAL_DMA_IRQHandler+0x396>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a41      	ldr	r2, [pc, #260]	; (8004428 <HAL_DMA_IRQHandler+0x460>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d019      	beq.n	800435a <HAL_DMA_IRQHandler+0x392>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a40      	ldr	r2, [pc, #256]	; (800442c <HAL_DMA_IRQHandler+0x464>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d012      	beq.n	8004356 <HAL_DMA_IRQHandler+0x38e>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a3e      	ldr	r2, [pc, #248]	; (8004430 <HAL_DMA_IRQHandler+0x468>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00a      	beq.n	8004350 <HAL_DMA_IRQHandler+0x388>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a3d      	ldr	r2, [pc, #244]	; (8004434 <HAL_DMA_IRQHandler+0x46c>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d102      	bne.n	800434a <HAL_DMA_IRQHandler+0x382>
 8004344:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004348:	e01b      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 800434a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800434e:	e018      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 8004350:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004354:	e015      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 8004356:	2320      	movs	r3, #32
 8004358:	e013      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 800435a:	2302      	movs	r3, #2
 800435c:	e011      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 800435e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004362:	e00e      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 8004364:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004368:	e00b      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 800436a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800436e:	e008      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 8004370:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004374:	e005      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 8004376:	f44f 7300 	mov.w	r3, #512	; 0x200
 800437a:	e002      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 800437c:	2320      	movs	r3, #32
 800437e:	e000      	b.n	8004382 <HAL_DMA_IRQHandler+0x3ba>
 8004380:	2302      	movs	r3, #2
 8004382:	4a2e      	ldr	r2, [pc, #184]	; (800443c <HAL_DMA_IRQHandler+0x474>)
 8004384:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004392:	2b00      	cmp	r3, #0
 8004394:	d034      	beq.n	8004400 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800439e:	e02f      	b.n	8004400 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	2208      	movs	r2, #8
 80043a6:	409a      	lsls	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d028      	beq.n	8004402 <HAL_DMA_IRQHandler+0x43a>
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	f003 0308 	and.w	r3, r3, #8
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d023      	beq.n	8004402 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 020e 	bic.w	r2, r2, #14
 80043c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d2:	2101      	movs	r1, #1
 80043d4:	fa01 f202 	lsl.w	r2, r1, r2
 80043d8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d004      	beq.n	8004402 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	4798      	blx	r3
    }
  }
  return;
 8004400:	bf00      	nop
 8004402:	bf00      	nop
}
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	40020080 	.word	0x40020080
 8004410:	40020008 	.word	0x40020008
 8004414:	4002001c 	.word	0x4002001c
 8004418:	40020030 	.word	0x40020030
 800441c:	40020044 	.word	0x40020044
 8004420:	40020058 	.word	0x40020058
 8004424:	4002006c 	.word	0x4002006c
 8004428:	40020408 	.word	0x40020408
 800442c:	4002041c 	.word	0x4002041c
 8004430:	40020430 	.word	0x40020430
 8004434:	40020444 	.word	0x40020444
 8004438:	40020400 	.word	0x40020400
 800443c:	40020000 	.word	0x40020000

08004440 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
 800444c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004456:	2101      	movs	r1, #1
 8004458:	fa01 f202 	lsl.w	r2, r1, r2
 800445c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b10      	cmp	r3, #16
 800446c:	d108      	bne.n	8004480 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800447e:	e007      	b.n	8004490 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	60da      	str	r2, [r3, #12]
}
 8004490:	bf00      	nop
 8004492:	3714      	adds	r7, #20
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr
	...

0800449c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800449c:	b480      	push	{r7}
 800449e:	b08b      	sub	sp, #44	; 0x2c
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044a6:	2300      	movs	r3, #0
 80044a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80044aa:	2300      	movs	r3, #0
 80044ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044ae:	e179      	b.n	80047a4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80044b0:	2201      	movs	r2, #1
 80044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	69fa      	ldr	r2, [r7, #28]
 80044c0:	4013      	ands	r3, r2
 80044c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	f040 8168 	bne.w	800479e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	4a96      	ldr	r2, [pc, #600]	; (800472c <HAL_GPIO_Init+0x290>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d05e      	beq.n	8004596 <HAL_GPIO_Init+0xfa>
 80044d8:	4a94      	ldr	r2, [pc, #592]	; (800472c <HAL_GPIO_Init+0x290>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d875      	bhi.n	80045ca <HAL_GPIO_Init+0x12e>
 80044de:	4a94      	ldr	r2, [pc, #592]	; (8004730 <HAL_GPIO_Init+0x294>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d058      	beq.n	8004596 <HAL_GPIO_Init+0xfa>
 80044e4:	4a92      	ldr	r2, [pc, #584]	; (8004730 <HAL_GPIO_Init+0x294>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d86f      	bhi.n	80045ca <HAL_GPIO_Init+0x12e>
 80044ea:	4a92      	ldr	r2, [pc, #584]	; (8004734 <HAL_GPIO_Init+0x298>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d052      	beq.n	8004596 <HAL_GPIO_Init+0xfa>
 80044f0:	4a90      	ldr	r2, [pc, #576]	; (8004734 <HAL_GPIO_Init+0x298>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d869      	bhi.n	80045ca <HAL_GPIO_Init+0x12e>
 80044f6:	4a90      	ldr	r2, [pc, #576]	; (8004738 <HAL_GPIO_Init+0x29c>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d04c      	beq.n	8004596 <HAL_GPIO_Init+0xfa>
 80044fc:	4a8e      	ldr	r2, [pc, #568]	; (8004738 <HAL_GPIO_Init+0x29c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d863      	bhi.n	80045ca <HAL_GPIO_Init+0x12e>
 8004502:	4a8e      	ldr	r2, [pc, #568]	; (800473c <HAL_GPIO_Init+0x2a0>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d046      	beq.n	8004596 <HAL_GPIO_Init+0xfa>
 8004508:	4a8c      	ldr	r2, [pc, #560]	; (800473c <HAL_GPIO_Init+0x2a0>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d85d      	bhi.n	80045ca <HAL_GPIO_Init+0x12e>
 800450e:	2b12      	cmp	r3, #18
 8004510:	d82a      	bhi.n	8004568 <HAL_GPIO_Init+0xcc>
 8004512:	2b12      	cmp	r3, #18
 8004514:	d859      	bhi.n	80045ca <HAL_GPIO_Init+0x12e>
 8004516:	a201      	add	r2, pc, #4	; (adr r2, 800451c <HAL_GPIO_Init+0x80>)
 8004518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451c:	08004597 	.word	0x08004597
 8004520:	08004571 	.word	0x08004571
 8004524:	08004583 	.word	0x08004583
 8004528:	080045c5 	.word	0x080045c5
 800452c:	080045cb 	.word	0x080045cb
 8004530:	080045cb 	.word	0x080045cb
 8004534:	080045cb 	.word	0x080045cb
 8004538:	080045cb 	.word	0x080045cb
 800453c:	080045cb 	.word	0x080045cb
 8004540:	080045cb 	.word	0x080045cb
 8004544:	080045cb 	.word	0x080045cb
 8004548:	080045cb 	.word	0x080045cb
 800454c:	080045cb 	.word	0x080045cb
 8004550:	080045cb 	.word	0x080045cb
 8004554:	080045cb 	.word	0x080045cb
 8004558:	080045cb 	.word	0x080045cb
 800455c:	080045cb 	.word	0x080045cb
 8004560:	08004579 	.word	0x08004579
 8004564:	0800458d 	.word	0x0800458d
 8004568:	4a75      	ldr	r2, [pc, #468]	; (8004740 <HAL_GPIO_Init+0x2a4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d013      	beq.n	8004596 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800456e:	e02c      	b.n	80045ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	623b      	str	r3, [r7, #32]
          break;
 8004576:	e029      	b.n	80045cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	3304      	adds	r3, #4
 800457e:	623b      	str	r3, [r7, #32]
          break;
 8004580:	e024      	b.n	80045cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	3308      	adds	r3, #8
 8004588:	623b      	str	r3, [r7, #32]
          break;
 800458a:	e01f      	b.n	80045cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	330c      	adds	r3, #12
 8004592:	623b      	str	r3, [r7, #32]
          break;
 8004594:	e01a      	b.n	80045cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d102      	bne.n	80045a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800459e:	2304      	movs	r3, #4
 80045a0:	623b      	str	r3, [r7, #32]
          break;
 80045a2:	e013      	b.n	80045cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d105      	bne.n	80045b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80045ac:	2308      	movs	r3, #8
 80045ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69fa      	ldr	r2, [r7, #28]
 80045b4:	611a      	str	r2, [r3, #16]
          break;
 80045b6:	e009      	b.n	80045cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80045b8:	2308      	movs	r3, #8
 80045ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	615a      	str	r2, [r3, #20]
          break;
 80045c2:	e003      	b.n	80045cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80045c4:	2300      	movs	r3, #0
 80045c6:	623b      	str	r3, [r7, #32]
          break;
 80045c8:	e000      	b.n	80045cc <HAL_GPIO_Init+0x130>
          break;
 80045ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	2bff      	cmp	r3, #255	; 0xff
 80045d0:	d801      	bhi.n	80045d6 <HAL_GPIO_Init+0x13a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	e001      	b.n	80045da <HAL_GPIO_Init+0x13e>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3304      	adds	r3, #4
 80045da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2bff      	cmp	r3, #255	; 0xff
 80045e0:	d802      	bhi.n	80045e8 <HAL_GPIO_Init+0x14c>
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	e002      	b.n	80045ee <HAL_GPIO_Init+0x152>
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ea:	3b08      	subs	r3, #8
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	210f      	movs	r1, #15
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	fa01 f303 	lsl.w	r3, r1, r3
 80045fc:	43db      	mvns	r3, r3
 80045fe:	401a      	ands	r2, r3
 8004600:	6a39      	ldr	r1, [r7, #32]
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	fa01 f303 	lsl.w	r3, r1, r3
 8004608:	431a      	orrs	r2, r3
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	f000 80c1 	beq.w	800479e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800461c:	4b49      	ldr	r3, [pc, #292]	; (8004744 <HAL_GPIO_Init+0x2a8>)
 800461e:	699b      	ldr	r3, [r3, #24]
 8004620:	4a48      	ldr	r2, [pc, #288]	; (8004744 <HAL_GPIO_Init+0x2a8>)
 8004622:	f043 0301 	orr.w	r3, r3, #1
 8004626:	6193      	str	r3, [r2, #24]
 8004628:	4b46      	ldr	r3, [pc, #280]	; (8004744 <HAL_GPIO_Init+0x2a8>)
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004634:	4a44      	ldr	r2, [pc, #272]	; (8004748 <HAL_GPIO_Init+0x2ac>)
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	089b      	lsrs	r3, r3, #2
 800463a:	3302      	adds	r3, #2
 800463c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004640:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	220f      	movs	r2, #15
 800464c:	fa02 f303 	lsl.w	r3, r2, r3
 8004650:	43db      	mvns	r3, r3
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	4013      	ands	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a3c      	ldr	r2, [pc, #240]	; (800474c <HAL_GPIO_Init+0x2b0>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d01f      	beq.n	80046a0 <HAL_GPIO_Init+0x204>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a3b      	ldr	r2, [pc, #236]	; (8004750 <HAL_GPIO_Init+0x2b4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d019      	beq.n	800469c <HAL_GPIO_Init+0x200>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a3a      	ldr	r2, [pc, #232]	; (8004754 <HAL_GPIO_Init+0x2b8>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d013      	beq.n	8004698 <HAL_GPIO_Init+0x1fc>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a39      	ldr	r2, [pc, #228]	; (8004758 <HAL_GPIO_Init+0x2bc>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d00d      	beq.n	8004694 <HAL_GPIO_Init+0x1f8>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a38      	ldr	r2, [pc, #224]	; (800475c <HAL_GPIO_Init+0x2c0>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d007      	beq.n	8004690 <HAL_GPIO_Init+0x1f4>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a37      	ldr	r2, [pc, #220]	; (8004760 <HAL_GPIO_Init+0x2c4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d101      	bne.n	800468c <HAL_GPIO_Init+0x1f0>
 8004688:	2305      	movs	r3, #5
 800468a:	e00a      	b.n	80046a2 <HAL_GPIO_Init+0x206>
 800468c:	2306      	movs	r3, #6
 800468e:	e008      	b.n	80046a2 <HAL_GPIO_Init+0x206>
 8004690:	2304      	movs	r3, #4
 8004692:	e006      	b.n	80046a2 <HAL_GPIO_Init+0x206>
 8004694:	2303      	movs	r3, #3
 8004696:	e004      	b.n	80046a2 <HAL_GPIO_Init+0x206>
 8004698:	2302      	movs	r3, #2
 800469a:	e002      	b.n	80046a2 <HAL_GPIO_Init+0x206>
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <HAL_GPIO_Init+0x206>
 80046a0:	2300      	movs	r3, #0
 80046a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a4:	f002 0203 	and.w	r2, r2, #3
 80046a8:	0092      	lsls	r2, r2, #2
 80046aa:	4093      	lsls	r3, r2
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80046b2:	4925      	ldr	r1, [pc, #148]	; (8004748 <HAL_GPIO_Init+0x2ac>)
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	089b      	lsrs	r3, r3, #2
 80046b8:	3302      	adds	r3, #2
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d006      	beq.n	80046da <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80046cc:	4b25      	ldr	r3, [pc, #148]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	4924      	ldr	r1, [pc, #144]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	600b      	str	r3, [r1, #0]
 80046d8:	e006      	b.n	80046e8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80046da:	4b22      	ldr	r3, [pc, #136]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	43db      	mvns	r3, r3
 80046e2:	4920      	ldr	r1, [pc, #128]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 80046e4:	4013      	ands	r3, r2
 80046e6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d006      	beq.n	8004702 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80046f4:	4b1b      	ldr	r3, [pc, #108]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	491a      	ldr	r1, [pc, #104]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	604b      	str	r3, [r1, #4]
 8004700:	e006      	b.n	8004710 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004702:	4b18      	ldr	r3, [pc, #96]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	43db      	mvns	r3, r3
 800470a:	4916      	ldr	r1, [pc, #88]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 800470c:	4013      	ands	r3, r2
 800470e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d025      	beq.n	8004768 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800471c:	4b11      	ldr	r3, [pc, #68]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	4910      	ldr	r1, [pc, #64]	; (8004764 <HAL_GPIO_Init+0x2c8>)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	4313      	orrs	r3, r2
 8004726:	608b      	str	r3, [r1, #8]
 8004728:	e025      	b.n	8004776 <HAL_GPIO_Init+0x2da>
 800472a:	bf00      	nop
 800472c:	10320000 	.word	0x10320000
 8004730:	10310000 	.word	0x10310000
 8004734:	10220000 	.word	0x10220000
 8004738:	10210000 	.word	0x10210000
 800473c:	10120000 	.word	0x10120000
 8004740:	10110000 	.word	0x10110000
 8004744:	40021000 	.word	0x40021000
 8004748:	40010000 	.word	0x40010000
 800474c:	40010800 	.word	0x40010800
 8004750:	40010c00 	.word	0x40010c00
 8004754:	40011000 	.word	0x40011000
 8004758:	40011400 	.word	0x40011400
 800475c:	40011800 	.word	0x40011800
 8004760:	40011c00 	.word	0x40011c00
 8004764:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004768:	4b15      	ldr	r3, [pc, #84]	; (80047c0 <HAL_GPIO_Init+0x324>)
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	43db      	mvns	r3, r3
 8004770:	4913      	ldr	r1, [pc, #76]	; (80047c0 <HAL_GPIO_Init+0x324>)
 8004772:	4013      	ands	r3, r2
 8004774:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d006      	beq.n	8004790 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004782:	4b0f      	ldr	r3, [pc, #60]	; (80047c0 <HAL_GPIO_Init+0x324>)
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	490e      	ldr	r1, [pc, #56]	; (80047c0 <HAL_GPIO_Init+0x324>)
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	4313      	orrs	r3, r2
 800478c:	60cb      	str	r3, [r1, #12]
 800478e:	e006      	b.n	800479e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <HAL_GPIO_Init+0x324>)
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	43db      	mvns	r3, r3
 8004798:	4909      	ldr	r1, [pc, #36]	; (80047c0 <HAL_GPIO_Init+0x324>)
 800479a:	4013      	ands	r3, r2
 800479c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800479e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a0:	3301      	adds	r3, #1
 80047a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047aa:	fa22 f303 	lsr.w	r3, r2, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f47f ae7e 	bne.w	80044b0 <HAL_GPIO_Init+0x14>
  }
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop
 80047b8:	372c      	adds	r7, #44	; 0x2c
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr
 80047c0:	40010400 	.word	0x40010400

080047c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	887b      	ldrh	r3, [r7, #2]
 80047d6:	4013      	ands	r3, r2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047dc:	2301      	movs	r3, #1
 80047de:	73fb      	strb	r3, [r7, #15]
 80047e0:	e001      	b.n	80047e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047e2:	2300      	movs	r3, #0
 80047e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr

080047f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
 80047fa:	460b      	mov	r3, r1
 80047fc:	807b      	strh	r3, [r7, #2]
 80047fe:	4613      	mov	r3, r2
 8004800:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004802:	787b      	ldrb	r3, [r7, #1]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004808:	887a      	ldrh	r2, [r7, #2]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800480e:	e003      	b.n	8004818 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004810:	887b      	ldrh	r3, [r7, #2]
 8004812:	041a      	lsls	r2, r3, #16
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	611a      	str	r2, [r3, #16]
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	bc80      	pop	{r7}
 8004820:	4770      	bx	lr
	...

08004824 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e12b      	b.n	8004a8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fd feea 	bl	8002624 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2224      	movs	r2, #36	; 0x24
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0201 	bic.w	r2, r2, #1
 8004866:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004876:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004886:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004888:	f001 fc9c 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 800488c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	4a81      	ldr	r2, [pc, #516]	; (8004a98 <HAL_I2C_Init+0x274>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d807      	bhi.n	80048a8 <HAL_I2C_Init+0x84>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4a80      	ldr	r2, [pc, #512]	; (8004a9c <HAL_I2C_Init+0x278>)
 800489c:	4293      	cmp	r3, r2
 800489e:	bf94      	ite	ls
 80048a0:	2301      	movls	r3, #1
 80048a2:	2300      	movhi	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	e006      	b.n	80048b6 <HAL_I2C_Init+0x92>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4a7d      	ldr	r2, [pc, #500]	; (8004aa0 <HAL_I2C_Init+0x27c>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	bf94      	ite	ls
 80048b0:	2301      	movls	r3, #1
 80048b2:	2300      	movhi	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e0e7      	b.n	8004a8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4a78      	ldr	r2, [pc, #480]	; (8004aa4 <HAL_I2C_Init+0x280>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	0c9b      	lsrs	r3, r3, #18
 80048c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	430a      	orrs	r2, r1
 80048dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	4a6a      	ldr	r2, [pc, #424]	; (8004a98 <HAL_I2C_Init+0x274>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d802      	bhi.n	80048f8 <HAL_I2C_Init+0xd4>
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	3301      	adds	r3, #1
 80048f6:	e009      	b.n	800490c <HAL_I2C_Init+0xe8>
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80048fe:	fb02 f303 	mul.w	r3, r2, r3
 8004902:	4a69      	ldr	r2, [pc, #420]	; (8004aa8 <HAL_I2C_Init+0x284>)
 8004904:	fba2 2303 	umull	r2, r3, r2, r3
 8004908:	099b      	lsrs	r3, r3, #6
 800490a:	3301      	adds	r3, #1
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	6812      	ldr	r2, [r2, #0]
 8004910:	430b      	orrs	r3, r1
 8004912:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800491e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	495c      	ldr	r1, [pc, #368]	; (8004a98 <HAL_I2C_Init+0x274>)
 8004928:	428b      	cmp	r3, r1
 800492a:	d819      	bhi.n	8004960 <HAL_I2C_Init+0x13c>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	1e59      	subs	r1, r3, #1
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	fbb1 f3f3 	udiv	r3, r1, r3
 800493a:	1c59      	adds	r1, r3, #1
 800493c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004940:	400b      	ands	r3, r1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_I2C_Init+0x138>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	1e59      	subs	r1, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	fbb1 f3f3 	udiv	r3, r1, r3
 8004954:	3301      	adds	r3, #1
 8004956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800495a:	e051      	b.n	8004a00 <HAL_I2C_Init+0x1dc>
 800495c:	2304      	movs	r3, #4
 800495e:	e04f      	b.n	8004a00 <HAL_I2C_Init+0x1dc>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d111      	bne.n	800498c <HAL_I2C_Init+0x168>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	1e58      	subs	r0, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6859      	ldr	r1, [r3, #4]
 8004970:	460b      	mov	r3, r1
 8004972:	005b      	lsls	r3, r3, #1
 8004974:	440b      	add	r3, r1
 8004976:	fbb0 f3f3 	udiv	r3, r0, r3
 800497a:	3301      	adds	r3, #1
 800497c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004980:	2b00      	cmp	r3, #0
 8004982:	bf0c      	ite	eq
 8004984:	2301      	moveq	r3, #1
 8004986:	2300      	movne	r3, #0
 8004988:	b2db      	uxtb	r3, r3
 800498a:	e012      	b.n	80049b2 <HAL_I2C_Init+0x18e>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	1e58      	subs	r0, r3, #1
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6859      	ldr	r1, [r3, #4]
 8004994:	460b      	mov	r3, r1
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	440b      	add	r3, r1
 800499a:	0099      	lsls	r1, r3, #2
 800499c:	440b      	add	r3, r1
 800499e:	fbb0 f3f3 	udiv	r3, r0, r3
 80049a2:	3301      	adds	r3, #1
 80049a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	bf0c      	ite	eq
 80049ac:	2301      	moveq	r3, #1
 80049ae:	2300      	movne	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <HAL_I2C_Init+0x196>
 80049b6:	2301      	movs	r3, #1
 80049b8:	e022      	b.n	8004a00 <HAL_I2C_Init+0x1dc>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10e      	bne.n	80049e0 <HAL_I2C_Init+0x1bc>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	1e58      	subs	r0, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6859      	ldr	r1, [r3, #4]
 80049ca:	460b      	mov	r3, r1
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	440b      	add	r3, r1
 80049d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80049d4:	3301      	adds	r3, #1
 80049d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049de:	e00f      	b.n	8004a00 <HAL_I2C_Init+0x1dc>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	1e58      	subs	r0, r3, #1
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6859      	ldr	r1, [r3, #4]
 80049e8:	460b      	mov	r3, r1
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	0099      	lsls	r1, r3, #2
 80049f0:	440b      	add	r3, r1
 80049f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80049f6:	3301      	adds	r3, #1
 80049f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	6809      	ldr	r1, [r1, #0]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69da      	ldr	r2, [r3, #28]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004a2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6911      	ldr	r1, [r2, #16]
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	68d2      	ldr	r2, [r2, #12]
 8004a3a:	4311      	orrs	r1, r2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	430b      	orrs	r3, r1
 8004a42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	695a      	ldr	r2, [r3, #20]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	000186a0 	.word	0x000186a0
 8004a9c:	001e847f 	.word	0x001e847f
 8004aa0:	003d08ff 	.word	0x003d08ff
 8004aa4:	431bde83 	.word	0x431bde83
 8004aa8:	10624dd3 	.word	0x10624dd3

08004aac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b088      	sub	sp, #32
 8004ab0:	af02      	add	r7, sp, #8
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	607a      	str	r2, [r7, #4]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	460b      	mov	r3, r1
 8004aba:	817b      	strh	r3, [r7, #10]
 8004abc:	4613      	mov	r3, r2
 8004abe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ac0:	f7fe ff68 	bl	8003994 <HAL_GetTick>
 8004ac4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b20      	cmp	r3, #32
 8004ad0:	f040 80e0 	bne.w	8004c94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	2319      	movs	r3, #25
 8004ada:	2201      	movs	r2, #1
 8004adc:	4970      	ldr	r1, [pc, #448]	; (8004ca0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 fdc0 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d001      	beq.n	8004aee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004aea:	2302      	movs	r3, #2
 8004aec:	e0d3      	b.n	8004c96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d101      	bne.n	8004afc <HAL_I2C_Master_Transmit+0x50>
 8004af8:	2302      	movs	r3, #2
 8004afa:	e0cc      	b.n	8004c96 <HAL_I2C_Master_Transmit+0x1ea>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d007      	beq.n	8004b22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f042 0201 	orr.w	r2, r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2221      	movs	r2, #33	; 0x21
 8004b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2210      	movs	r2, #16
 8004b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	893a      	ldrh	r2, [r7, #8]
 8004b52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4a50      	ldr	r2, [pc, #320]	; (8004ca4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b64:	8979      	ldrh	r1, [r7, #10]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	6a3a      	ldr	r2, [r7, #32]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 fc2a 	bl	80053c4 <I2C_MasterRequestWrite>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e08d      	b.n	8004c96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	613b      	str	r3, [r7, #16]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	613b      	str	r3, [r7, #16]
 8004b8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b90:	e066      	b.n	8004c60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	6a39      	ldr	r1, [r7, #32]
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 fe3a 	bl	8005810 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00d      	beq.n	8004bbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba6:	2b04      	cmp	r3, #4
 8004ba8:	d107      	bne.n	8004bba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e06b      	b.n	8004c96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc2:	781a      	ldrb	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	1c5a      	adds	r2, r3, #1
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be6:	3b01      	subs	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b04      	cmp	r3, #4
 8004bfa:	d11b      	bne.n	8004c34 <HAL_I2C_Master_Transmit+0x188>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d017      	beq.n	8004c34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	781a      	ldrb	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	1c5a      	adds	r2, r3, #1
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	6a39      	ldr	r1, [r7, #32]
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 fe2a 	bl	8005892 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00d      	beq.n	8004c60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	2b04      	cmp	r3, #4
 8004c4a:	d107      	bne.n	8004c5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e01a      	b.n	8004c96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d194      	bne.n	8004b92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c90:	2300      	movs	r3, #0
 8004c92:	e000      	b.n	8004c96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c94:	2302      	movs	r3, #2
  }
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3718      	adds	r7, #24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	00100002 	.word	0x00100002
 8004ca4:	ffff0000 	.word	0xffff0000

08004ca8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08c      	sub	sp, #48	; 0x30
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	607a      	str	r2, [r7, #4]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	817b      	strh	r3, [r7, #10]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cc0:	f7fe fe68 	bl	8003994 <HAL_GetTick>
 8004cc4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b20      	cmp	r3, #32
 8004cd0:	f040 823f 	bne.w	8005152 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	2319      	movs	r3, #25
 8004cda:	2201      	movs	r2, #1
 8004cdc:	497f      	ldr	r1, [pc, #508]	; (8004edc <HAL_I2C_Master_Receive+0x234>)
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 fcc0 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004cea:	2302      	movs	r3, #2
 8004cec:	e232      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <HAL_I2C_Master_Receive+0x54>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	e22b      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d007      	beq.n	8004d22 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f042 0201 	orr.w	r2, r2, #1
 8004d20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2222      	movs	r2, #34	; 0x22
 8004d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2210      	movs	r2, #16
 8004d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	893a      	ldrh	r2, [r7, #8]
 8004d52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	4a5f      	ldr	r2, [pc, #380]	; (8004ee0 <HAL_I2C_Master_Receive+0x238>)
 8004d62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d64:	8979      	ldrh	r1, [r7, #10]
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 fbac 	bl	80054c8 <I2C_MasterRequestRead>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e1ec      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d113      	bne.n	8004daa <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d82:	2300      	movs	r3, #0
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	61fb      	str	r3, [r7, #28]
 8004d96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	e1c0      	b.n	800512c <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d11e      	bne.n	8004df0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dc0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004dc2:	b672      	cpsid	i
}
 8004dc4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61bb      	str	r3, [r7, #24]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	61bb      	str	r3, [r7, #24]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	61bb      	str	r3, [r7, #24]
 8004dda:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004dec:	b662      	cpsie	i
}
 8004dee:	e035      	b.n	8004e5c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d11e      	bne.n	8004e36 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e06:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e08:	b672      	cpsid	i
}
 8004e0a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	617b      	str	r3, [r7, #20]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	617b      	str	r3, [r7, #20]
 8004e20:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e30:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004e32:	b662      	cpsie	i
}
 8004e34:	e012      	b.n	8004e5c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e46:	2300      	movs	r3, #0
 8004e48:	613b      	str	r3, [r7, #16]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	613b      	str	r3, [r7, #16]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	613b      	str	r3, [r7, #16]
 8004e5a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004e5c:	e166      	b.n	800512c <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e62:	2b03      	cmp	r3, #3
 8004e64:	f200 811f 	bhi.w	80050a6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d123      	bne.n	8004eb8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 fd4d 	bl	8005914 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e167      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8e:	b2d2      	uxtb	r2, r2
 8004e90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	1c5a      	adds	r2, r3, #1
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004eb6:	e139      	b.n	800512c <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d152      	bne.n	8004f66 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec2:	9300      	str	r3, [sp, #0]
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	4906      	ldr	r1, [pc, #24]	; (8004ee4 <HAL_I2C_Master_Receive+0x23c>)
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 fbca 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d008      	beq.n	8004ee8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e13c      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
 8004eda:	bf00      	nop
 8004edc:	00100002 	.word	0x00100002
 8004ee0:	ffff0000 	.word	0xffff0000
 8004ee4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004ee8:	b672      	cpsid	i
}
 8004eea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004efa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	691a      	ldr	r2, [r3, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004f2e:	b662      	cpsie	i
}
 8004f30:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	691a      	ldr	r2, [r3, #16]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	b2d2      	uxtb	r2, r2
 8004f3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	1c5a      	adds	r2, r3, #1
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f64:	e0e2      	b.n	800512c <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	497b      	ldr	r1, [pc, #492]	; (800515c <HAL_I2C_Master_Receive+0x4b4>)
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 fb77 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e0e9      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f8e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f90:	b672      	cpsid	i
}
 8004f92:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	691a      	ldr	r2, [r3, #16]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	b2d2      	uxtb	r2, r2
 8004fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004fc6:	4b66      	ldr	r3, [pc, #408]	; (8005160 <HAL_I2C_Master_Receive+0x4b8>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	08db      	lsrs	r3, r3, #3
 8004fcc:	4a65      	ldr	r2, [pc, #404]	; (8005164 <HAL_I2C_Master_Receive+0x4bc>)
 8004fce:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd2:	0a1a      	lsrs	r2, r3, #8
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	00da      	lsls	r2, r3, #3
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004fe6:	6a3b      	ldr	r3, [r7, #32]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d118      	bne.n	800501e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	f043 0220 	orr.w	r2, r3, #32
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800500e:	b662      	cpsie	i
}
 8005010:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e09a      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b04      	cmp	r3, #4
 800502a:	d1d9      	bne.n	8004fe0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800503a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	b2d2      	uxtb	r2, r2
 8005048:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005064:	b29b      	uxth	r3, r3
 8005066:	3b01      	subs	r3, #1
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800506e:	b662      	cpsie	i
}
 8005070:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	b2d2      	uxtb	r2, r2
 800507e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	1c5a      	adds	r2, r3, #1
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800509a:	b29b      	uxth	r3, r3
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050a4:	e042      	b.n	800512c <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 fc32 	bl	8005914 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e04c      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d118      	bne.n	800512c <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	691a      	ldr	r2, [r3, #16]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005116:	3b01      	subs	r3, #1
 8005118:	b29a      	uxth	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005122:	b29b      	uxth	r3, r3
 8005124:	3b01      	subs	r3, #1
 8005126:	b29a      	uxth	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005130:	2b00      	cmp	r3, #0
 8005132:	f47f ae94 	bne.w	8004e5e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800514e:	2300      	movs	r3, #0
 8005150:	e000      	b.n	8005154 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8005152:	2302      	movs	r3, #2
  }
}
 8005154:	4618      	mov	r0, r3
 8005156:	3728      	adds	r7, #40	; 0x28
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	00010004 	.word	0x00010004
 8005160:	20000000 	.word	0x20000000
 8005164:	14f8b589 	.word	0x14f8b589

08005168 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	; 0x28
 800516c:	af02      	add	r7, sp, #8
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	607a      	str	r2, [r7, #4]
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	460b      	mov	r3, r1
 8005176:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005178:	f7fe fc0c 	bl	8003994 <HAL_GetTick>
 800517c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800517e:	2301      	movs	r3, #1
 8005180:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b20      	cmp	r3, #32
 800518c:	f040 8111 	bne.w	80053b2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	2319      	movs	r3, #25
 8005196:	2201      	movs	r2, #1
 8005198:	4988      	ldr	r1, [pc, #544]	; (80053bc <HAL_I2C_IsDeviceReady+0x254>)
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 fa62 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80051a6:	2302      	movs	r3, #2
 80051a8:	e104      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d101      	bne.n	80051b8 <HAL_I2C_IsDeviceReady+0x50>
 80051b4:	2302      	movs	r3, #2
 80051b6:	e0fd      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d007      	beq.n	80051de <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f042 0201 	orr.w	r2, r2, #1
 80051dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2224      	movs	r2, #36	; 0x24
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	4a70      	ldr	r2, [pc, #448]	; (80053c0 <HAL_I2C_IsDeviceReady+0x258>)
 8005200:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005210:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2200      	movs	r2, #0
 800521a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 fa20 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00d      	beq.n	8005246 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005238:	d103      	bne.n	8005242 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005240:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e0b6      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005246:	897b      	ldrh	r3, [r7, #10]
 8005248:	b2db      	uxtb	r3, r3
 800524a:	461a      	mov	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005254:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005256:	f7fe fb9d 	bl	8003994 <HAL_GetTick>
 800525a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b02      	cmp	r3, #2
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800527c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005280:	bf0c      	ite	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	2300      	movne	r3, #0
 8005286:	b2db      	uxtb	r3, r3
 8005288:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800528a:	e025      	b.n	80052d8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800528c:	f7fe fb82 	bl	8003994 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	429a      	cmp	r2, r3
 800529a:	d302      	bcc.n	80052a2 <HAL_I2C_IsDeviceReady+0x13a>
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d103      	bne.n	80052aa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	22a0      	movs	r2, #160	; 0xa0
 80052a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	bf0c      	ite	eq
 80052b8:	2301      	moveq	r3, #1
 80052ba:	2300      	movne	r3, #0
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052ce:	bf0c      	ite	eq
 80052d0:	2301      	moveq	r3, #1
 80052d2:	2300      	movne	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2ba0      	cmp	r3, #160	; 0xa0
 80052e2:	d005      	beq.n	80052f0 <HAL_I2C_IsDeviceReady+0x188>
 80052e4:	7dfb      	ldrb	r3, [r7, #23]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d102      	bne.n	80052f0 <HAL_I2C_IsDeviceReady+0x188>
 80052ea:	7dbb      	ldrb	r3, [r7, #22]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0cd      	beq.n	800528c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2220      	movs	r2, #32
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b02      	cmp	r3, #2
 8005304:	d129      	bne.n	800535a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005314:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005316:	2300      	movs	r3, #0
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	613b      	str	r3, [r7, #16]
 800532a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	2319      	movs	r3, #25
 8005332:	2201      	movs	r2, #1
 8005334:	4921      	ldr	r1, [pc, #132]	; (80053bc <HAL_I2C_IsDeviceReady+0x254>)
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 f994 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e036      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	e02c      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005368:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005372:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	9300      	str	r3, [sp, #0]
 8005378:	2319      	movs	r3, #25
 800537a:	2201      	movs	r2, #1
 800537c:	490f      	ldr	r1, [pc, #60]	; (80053bc <HAL_I2C_IsDeviceReady+0x254>)
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 f970 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e012      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	3301      	adds	r3, #1
 8005392:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	429a      	cmp	r2, r3
 800539a:	f4ff af32 	bcc.w	8005202 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2220      	movs	r2, #32
 80053a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e000      	b.n	80053b4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80053b2:	2302      	movs	r3, #2
  }
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3720      	adds	r7, #32
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	00100002 	.word	0x00100002
 80053c0:	ffff0000 	.word	0xffff0000

080053c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b088      	sub	sp, #32
 80053c8:	af02      	add	r7, sp, #8
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	607a      	str	r2, [r7, #4]
 80053ce:	603b      	str	r3, [r7, #0]
 80053d0:	460b      	mov	r3, r1
 80053d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d006      	beq.n	80053ee <I2C_MasterRequestWrite+0x2a>
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d003      	beq.n	80053ee <I2C_MasterRequestWrite+0x2a>
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053ec:	d108      	bne.n	8005400 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	e00b      	b.n	8005418 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005404:	2b12      	cmp	r3, #18
 8005406:	d107      	bne.n	8005418 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005416:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 f91d 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00d      	beq.n	800544c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800543a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800543e:	d103      	bne.n	8005448 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005446:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e035      	b.n	80054b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005454:	d108      	bne.n	8005468 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005456:	897b      	ldrh	r3, [r7, #10]
 8005458:	b2db      	uxtb	r3, r3
 800545a:	461a      	mov	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005464:	611a      	str	r2, [r3, #16]
 8005466:	e01b      	b.n	80054a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005468:	897b      	ldrh	r3, [r7, #10]
 800546a:	11db      	asrs	r3, r3, #7
 800546c:	b2db      	uxtb	r3, r3
 800546e:	f003 0306 	and.w	r3, r3, #6
 8005472:	b2db      	uxtb	r3, r3
 8005474:	f063 030f 	orn	r3, r3, #15
 8005478:	b2da      	uxtb	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	490e      	ldr	r1, [pc, #56]	; (80054c0 <I2C_MasterRequestWrite+0xfc>)
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 f943 	bl	8005712 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e010      	b.n	80054b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005496:	897b      	ldrh	r3, [r7, #10]
 8005498:	b2da      	uxtb	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	4907      	ldr	r1, [pc, #28]	; (80054c4 <I2C_MasterRequestWrite+0x100>)
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f933 	bl	8005712 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e000      	b.n	80054b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80054b6:	2300      	movs	r3, #0
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3718      	adds	r7, #24
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	00010008 	.word	0x00010008
 80054c4:	00010002 	.word	0x00010002

080054c8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	607a      	str	r2, [r7, #4]
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	460b      	mov	r3, r1
 80054d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054dc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054ec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d006      	beq.n	8005502 <I2C_MasterRequestRead+0x3a>
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d003      	beq.n	8005502 <I2C_MasterRequestRead+0x3a>
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005500:	d108      	bne.n	8005514 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	e00b      	b.n	800552c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005518:	2b11      	cmp	r3, #17
 800551a:	d107      	bne.n	800552c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800552a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	9300      	str	r3, [sp, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 f893 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00d      	beq.n	8005560 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800554e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005552:	d103      	bne.n	800555c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f44f 7200 	mov.w	r2, #512	; 0x200
 800555a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e079      	b.n	8005654 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005568:	d108      	bne.n	800557c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800556a:	897b      	ldrh	r3, [r7, #10]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	f043 0301 	orr.w	r3, r3, #1
 8005572:	b2da      	uxtb	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	611a      	str	r2, [r3, #16]
 800557a:	e05f      	b.n	800563c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800557c:	897b      	ldrh	r3, [r7, #10]
 800557e:	11db      	asrs	r3, r3, #7
 8005580:	b2db      	uxtb	r3, r3
 8005582:	f003 0306 	and.w	r3, r3, #6
 8005586:	b2db      	uxtb	r3, r3
 8005588:	f063 030f 	orn	r3, r3, #15
 800558c:	b2da      	uxtb	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	4930      	ldr	r1, [pc, #192]	; (800565c <I2C_MasterRequestRead+0x194>)
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 f8b9 	bl	8005712 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e054      	b.n	8005654 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80055aa:	897b      	ldrh	r3, [r7, #10]
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	4929      	ldr	r1, [pc, #164]	; (8005660 <I2C_MasterRequestRead+0x198>)
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f000 f8a9 	bl	8005712 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e044      	b.n	8005654 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ca:	2300      	movs	r3, #0
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	613b      	str	r3, [r7, #16]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	613b      	str	r3, [r7, #16]
 80055de:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	9300      	str	r3, [sp, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 f831 	bl	8005664 <I2C_WaitOnFlagUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00d      	beq.n	8005624 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005616:	d103      	bne.n	8005620 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800561e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e017      	b.n	8005654 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005624:	897b      	ldrh	r3, [r7, #10]
 8005626:	11db      	asrs	r3, r3, #7
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f003 0306 	and.w	r3, r3, #6
 800562e:	b2db      	uxtb	r3, r3
 8005630:	f063 030e 	orn	r3, r3, #14
 8005634:	b2da      	uxtb	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	4907      	ldr	r1, [pc, #28]	; (8005660 <I2C_MasterRequestRead+0x198>)
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 f865 	bl	8005712 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3718      	adds	r7, #24
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	00010008 	.word	0x00010008
 8005660:	00010002 	.word	0x00010002

08005664 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	603b      	str	r3, [r7, #0]
 8005670:	4613      	mov	r3, r2
 8005672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005674:	e025      	b.n	80056c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800567c:	d021      	beq.n	80056c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800567e:	f7fe f989 	bl	8003994 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d302      	bcc.n	8005694 <I2C_WaitOnFlagUntilTimeout+0x30>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d116      	bne.n	80056c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2220      	movs	r2, #32
 800569e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ae:	f043 0220 	orr.w	r2, r3, #32
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e023      	b.n	800570a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d10d      	bne.n	80056e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	43da      	mvns	r2, r3
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	4013      	ands	r3, r2
 80056d8:	b29b      	uxth	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	bf0c      	ite	eq
 80056de:	2301      	moveq	r3, #1
 80056e0:	2300      	movne	r3, #0
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	461a      	mov	r2, r3
 80056e6:	e00c      	b.n	8005702 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	43da      	mvns	r2, r3
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	4013      	ands	r3, r2
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	bf0c      	ite	eq
 80056fa:	2301      	moveq	r3, #1
 80056fc:	2300      	movne	r3, #0
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	461a      	mov	r2, r3
 8005702:	79fb      	ldrb	r3, [r7, #7]
 8005704:	429a      	cmp	r2, r3
 8005706:	d0b6      	beq.n	8005676 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b084      	sub	sp, #16
 8005716:	af00      	add	r7, sp, #0
 8005718:	60f8      	str	r0, [r7, #12]
 800571a:	60b9      	str	r1, [r7, #8]
 800571c:	607a      	str	r2, [r7, #4]
 800571e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005720:	e051      	b.n	80057c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800572c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005730:	d123      	bne.n	800577a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005740:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800574a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2220      	movs	r2, #32
 8005756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005766:	f043 0204 	orr.w	r2, r3, #4
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e046      	b.n	8005808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005780:	d021      	beq.n	80057c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005782:	f7fe f907 	bl	8003994 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	429a      	cmp	r2, r3
 8005790:	d302      	bcc.n	8005798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d116      	bne.n	80057c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2220      	movs	r2, #32
 80057a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	f043 0220 	orr.w	r2, r3, #32
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e020      	b.n	8005808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	0c1b      	lsrs	r3, r3, #16
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d10c      	bne.n	80057ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	43da      	mvns	r2, r3
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4013      	ands	r3, r2
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	bf14      	ite	ne
 80057e2:	2301      	movne	r3, #1
 80057e4:	2300      	moveq	r3, #0
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	e00b      	b.n	8005802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	43da      	mvns	r2, r3
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	4013      	ands	r3, r2
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	bf14      	ite	ne
 80057fc:	2301      	movne	r3, #1
 80057fe:	2300      	moveq	r3, #0
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d18d      	bne.n	8005722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800581c:	e02d      	b.n	800587a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f000 f8ce 	bl	80059c0 <I2C_IsAcknowledgeFailed>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e02d      	b.n	800588a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005834:	d021      	beq.n	800587a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005836:	f7fe f8ad 	bl	8003994 <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	429a      	cmp	r2, r3
 8005844:	d302      	bcc.n	800584c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d116      	bne.n	800587a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2220      	movs	r2, #32
 8005856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005866:	f043 0220 	orr.w	r2, r3, #32
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e007      	b.n	800588a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005884:	2b80      	cmp	r3, #128	; 0x80
 8005886:	d1ca      	bne.n	800581e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b084      	sub	sp, #16
 8005896:	af00      	add	r7, sp, #0
 8005898:	60f8      	str	r0, [r7, #12]
 800589a:	60b9      	str	r1, [r7, #8]
 800589c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800589e:	e02d      	b.n	80058fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f000 f88d 	bl	80059c0 <I2C_IsAcknowledgeFailed>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e02d      	b.n	800590c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058b6:	d021      	beq.n	80058fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b8:	f7fe f86c 	bl	8003994 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d302      	bcc.n	80058ce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d116      	bne.n	80058fc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e8:	f043 0220 	orr.w	r2, r3, #32
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e007      	b.n	800590c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	2b04      	cmp	r3, #4
 8005908:	d1ca      	bne.n	80058a0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005920:	e042      	b.n	80059a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	695b      	ldr	r3, [r3, #20]
 8005928:	f003 0310 	and.w	r3, r3, #16
 800592c:	2b10      	cmp	r3, #16
 800592e:	d119      	bne.n	8005964 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f06f 0210 	mvn.w	r2, #16
 8005938:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e029      	b.n	80059b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005964:	f7fe f816 	bl	8003994 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	68ba      	ldr	r2, [r7, #8]
 8005970:	429a      	cmp	r2, r3
 8005972:	d302      	bcc.n	800597a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d116      	bne.n	80059a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2220      	movs	r2, #32
 8005984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	f043 0220 	orr.w	r2, r3, #32
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e007      	b.n	80059b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b2:	2b40      	cmp	r3, #64	; 0x40
 80059b4:	d1b5      	bne.n	8005922 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059d6:	d11b      	bne.n	8005a10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059e0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fc:	f043 0204 	orr.w	r2, r3, #4
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e000      	b.n	8005a12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bc80      	pop	{r7}
 8005a1a:	4770      	bx	lr

08005a1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e272      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f000 8087 	beq.w	8005b4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a3c:	4b92      	ldr	r3, [pc, #584]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f003 030c 	and.w	r3, r3, #12
 8005a44:	2b04      	cmp	r3, #4
 8005a46:	d00c      	beq.n	8005a62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005a48:	4b8f      	ldr	r3, [pc, #572]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f003 030c 	and.w	r3, r3, #12
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	d112      	bne.n	8005a7a <HAL_RCC_OscConfig+0x5e>
 8005a54:	4b8c      	ldr	r3, [pc, #560]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a60:	d10b      	bne.n	8005a7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a62:	4b89      	ldr	r3, [pc, #548]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d06c      	beq.n	8005b48 <HAL_RCC_OscConfig+0x12c>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d168      	bne.n	8005b48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e24c      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a82:	d106      	bne.n	8005a92 <HAL_RCC_OscConfig+0x76>
 8005a84:	4b80      	ldr	r3, [pc, #512]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a7f      	ldr	r2, [pc, #508]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a8e:	6013      	str	r3, [r2, #0]
 8005a90:	e02e      	b.n	8005af0 <HAL_RCC_OscConfig+0xd4>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10c      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x98>
 8005a9a:	4b7b      	ldr	r3, [pc, #492]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a7a      	ldr	r2, [pc, #488]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005aa4:	6013      	str	r3, [r2, #0]
 8005aa6:	4b78      	ldr	r3, [pc, #480]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a77      	ldr	r2, [pc, #476]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005aac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ab0:	6013      	str	r3, [r2, #0]
 8005ab2:	e01d      	b.n	8005af0 <HAL_RCC_OscConfig+0xd4>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005abc:	d10c      	bne.n	8005ad8 <HAL_RCC_OscConfig+0xbc>
 8005abe:	4b72      	ldr	r3, [pc, #456]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a71      	ldr	r2, [pc, #452]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	4b6f      	ldr	r3, [pc, #444]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a6e      	ldr	r2, [pc, #440]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ad4:	6013      	str	r3, [r2, #0]
 8005ad6:	e00b      	b.n	8005af0 <HAL_RCC_OscConfig+0xd4>
 8005ad8:	4b6b      	ldr	r3, [pc, #428]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a6a      	ldr	r2, [pc, #424]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ade:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ae2:	6013      	str	r3, [r2, #0]
 8005ae4:	4b68      	ldr	r3, [pc, #416]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a67      	ldr	r2, [pc, #412]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d013      	beq.n	8005b20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af8:	f7fd ff4c 	bl	8003994 <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005afe:	e008      	b.n	8005b12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b00:	f7fd ff48 	bl	8003994 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	2b64      	cmp	r3, #100	; 0x64
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e200      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b12:	4b5d      	ldr	r3, [pc, #372]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d0f0      	beq.n	8005b00 <HAL_RCC_OscConfig+0xe4>
 8005b1e:	e014      	b.n	8005b4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b20:	f7fd ff38 	bl	8003994 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b28:	f7fd ff34 	bl	8003994 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b64      	cmp	r3, #100	; 0x64
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e1ec      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b3a:	4b53      	ldr	r3, [pc, #332]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d1f0      	bne.n	8005b28 <HAL_RCC_OscConfig+0x10c>
 8005b46:	e000      	b.n	8005b4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d063      	beq.n	8005c1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b56:	4b4c      	ldr	r3, [pc, #304]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f003 030c 	and.w	r3, r3, #12
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00b      	beq.n	8005b7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005b62:	4b49      	ldr	r3, [pc, #292]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f003 030c 	and.w	r3, r3, #12
 8005b6a:	2b08      	cmp	r3, #8
 8005b6c:	d11c      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x18c>
 8005b6e:	4b46      	ldr	r3, [pc, #280]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d116      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b7a:	4b43      	ldr	r3, [pc, #268]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d005      	beq.n	8005b92 <HAL_RCC_OscConfig+0x176>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d001      	beq.n	8005b92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e1c0      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b92:	4b3d      	ldr	r3, [pc, #244]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	00db      	lsls	r3, r3, #3
 8005ba0:	4939      	ldr	r1, [pc, #228]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ba6:	e03a      	b.n	8005c1e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d020      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bb0:	4b36      	ldr	r3, [pc, #216]	; (8005c8c <HAL_RCC_OscConfig+0x270>)
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bb6:	f7fd feed 	bl	8003994 <HAL_GetTick>
 8005bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bbc:	e008      	b.n	8005bd0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bbe:	f7fd fee9 	bl	8003994 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e1a1      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bd0:	4b2d      	ldr	r3, [pc, #180]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0302 	and.w	r3, r3, #2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d0f0      	beq.n	8005bbe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bdc:	4b2a      	ldr	r3, [pc, #168]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	00db      	lsls	r3, r3, #3
 8005bea:	4927      	ldr	r1, [pc, #156]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	600b      	str	r3, [r1, #0]
 8005bf0:	e015      	b.n	8005c1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bf2:	4b26      	ldr	r3, [pc, #152]	; (8005c8c <HAL_RCC_OscConfig+0x270>)
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf8:	f7fd fecc 	bl	8003994 <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c00:	f7fd fec8 	bl	8003994 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e180      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c12:	4b1d      	ldr	r3, [pc, #116]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1f0      	bne.n	8005c00 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0308 	and.w	r3, r3, #8
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d03a      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d019      	beq.n	8005c66 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c32:	4b17      	ldr	r3, [pc, #92]	; (8005c90 <HAL_RCC_OscConfig+0x274>)
 8005c34:	2201      	movs	r2, #1
 8005c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c38:	f7fd feac 	bl	8003994 <HAL_GetTick>
 8005c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c3e:	e008      	b.n	8005c52 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c40:	f7fd fea8 	bl	8003994 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d901      	bls.n	8005c52 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e160      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c52:	4b0d      	ldr	r3, [pc, #52]	; (8005c88 <HAL_RCC_OscConfig+0x26c>)
 8005c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d0f0      	beq.n	8005c40 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005c5e:	2001      	movs	r0, #1
 8005c60:	f000 fac4 	bl	80061ec <RCC_Delay>
 8005c64:	e01c      	b.n	8005ca0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c66:	4b0a      	ldr	r3, [pc, #40]	; (8005c90 <HAL_RCC_OscConfig+0x274>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c6c:	f7fd fe92 	bl	8003994 <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c72:	e00f      	b.n	8005c94 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c74:	f7fd fe8e 	bl	8003994 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d908      	bls.n	8005c94 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e146      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	42420000 	.word	0x42420000
 8005c90:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c94:	4b92      	ldr	r3, [pc, #584]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1e9      	bne.n	8005c74 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 80a6 	beq.w	8005dfa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cb2:	4b8b      	ldr	r3, [pc, #556]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10d      	bne.n	8005cda <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cbe:	4b88      	ldr	r3, [pc, #544]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	4a87      	ldr	r2, [pc, #540]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cc8:	61d3      	str	r3, [r2, #28]
 8005cca:	4b85      	ldr	r3, [pc, #532]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cd2:	60bb      	str	r3, [r7, #8]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cda:	4b82      	ldr	r3, [pc, #520]	; (8005ee4 <HAL_RCC_OscConfig+0x4c8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d118      	bne.n	8005d18 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ce6:	4b7f      	ldr	r3, [pc, #508]	; (8005ee4 <HAL_RCC_OscConfig+0x4c8>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a7e      	ldr	r2, [pc, #504]	; (8005ee4 <HAL_RCC_OscConfig+0x4c8>)
 8005cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cf2:	f7fd fe4f 	bl	8003994 <HAL_GetTick>
 8005cf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cf8:	e008      	b.n	8005d0c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cfa:	f7fd fe4b 	bl	8003994 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b64      	cmp	r3, #100	; 0x64
 8005d06:	d901      	bls.n	8005d0c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e103      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d0c:	4b75      	ldr	r3, [pc, #468]	; (8005ee4 <HAL_RCC_OscConfig+0x4c8>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d0f0      	beq.n	8005cfa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d106      	bne.n	8005d2e <HAL_RCC_OscConfig+0x312>
 8005d20:	4b6f      	ldr	r3, [pc, #444]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	4a6e      	ldr	r2, [pc, #440]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d26:	f043 0301 	orr.w	r3, r3, #1
 8005d2a:	6213      	str	r3, [r2, #32]
 8005d2c:	e02d      	b.n	8005d8a <HAL_RCC_OscConfig+0x36e>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10c      	bne.n	8005d50 <HAL_RCC_OscConfig+0x334>
 8005d36:	4b6a      	ldr	r3, [pc, #424]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	4a69      	ldr	r2, [pc, #420]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d3c:	f023 0301 	bic.w	r3, r3, #1
 8005d40:	6213      	str	r3, [r2, #32]
 8005d42:	4b67      	ldr	r3, [pc, #412]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	4a66      	ldr	r2, [pc, #408]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d48:	f023 0304 	bic.w	r3, r3, #4
 8005d4c:	6213      	str	r3, [r2, #32]
 8005d4e:	e01c      	b.n	8005d8a <HAL_RCC_OscConfig+0x36e>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	2b05      	cmp	r3, #5
 8005d56:	d10c      	bne.n	8005d72 <HAL_RCC_OscConfig+0x356>
 8005d58:	4b61      	ldr	r3, [pc, #388]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	4a60      	ldr	r2, [pc, #384]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d5e:	f043 0304 	orr.w	r3, r3, #4
 8005d62:	6213      	str	r3, [r2, #32]
 8005d64:	4b5e      	ldr	r3, [pc, #376]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	4a5d      	ldr	r2, [pc, #372]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d6a:	f043 0301 	orr.w	r3, r3, #1
 8005d6e:	6213      	str	r3, [r2, #32]
 8005d70:	e00b      	b.n	8005d8a <HAL_RCC_OscConfig+0x36e>
 8005d72:	4b5b      	ldr	r3, [pc, #364]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	4a5a      	ldr	r2, [pc, #360]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	6213      	str	r3, [r2, #32]
 8005d7e:	4b58      	ldr	r3, [pc, #352]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	4a57      	ldr	r2, [pc, #348]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005d84:	f023 0304 	bic.w	r3, r3, #4
 8005d88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d015      	beq.n	8005dbe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d92:	f7fd fdff 	bl	8003994 <HAL_GetTick>
 8005d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d98:	e00a      	b.n	8005db0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d9a:	f7fd fdfb 	bl	8003994 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d901      	bls.n	8005db0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e0b1      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db0:	4b4b      	ldr	r3, [pc, #300]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	f003 0302 	and.w	r3, r3, #2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0ee      	beq.n	8005d9a <HAL_RCC_OscConfig+0x37e>
 8005dbc:	e014      	b.n	8005de8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dbe:	f7fd fde9 	bl	8003994 <HAL_GetTick>
 8005dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dc4:	e00a      	b.n	8005ddc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc6:	f7fd fde5 	bl	8003994 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d901      	bls.n	8005ddc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	e09b      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ddc:	4b40      	ldr	r3, [pc, #256]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	f003 0302 	and.w	r3, r3, #2
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1ee      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d105      	bne.n	8005dfa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dee:	4b3c      	ldr	r3, [pc, #240]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	4a3b      	ldr	r2, [pc, #236]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005df4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005df8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 8087 	beq.w	8005f12 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e04:	4b36      	ldr	r3, [pc, #216]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f003 030c 	and.w	r3, r3, #12
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d061      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d146      	bne.n	8005ea6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e18:	4b33      	ldr	r3, [pc, #204]	; (8005ee8 <HAL_RCC_OscConfig+0x4cc>)
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e1e:	f7fd fdb9 	bl	8003994 <HAL_GetTick>
 8005e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e24:	e008      	b.n	8005e38 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e26:	f7fd fdb5 	bl	8003994 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d901      	bls.n	8005e38 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e06d      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e38:	4b29      	ldr	r3, [pc, #164]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f0      	bne.n	8005e26 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e4c:	d108      	bne.n	8005e60 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e4e:	4b24      	ldr	r3, [pc, #144]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	4921      	ldr	r1, [pc, #132]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e60:	4b1f      	ldr	r3, [pc, #124]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a19      	ldr	r1, [r3, #32]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	430b      	orrs	r3, r1
 8005e72:	491b      	ldr	r1, [pc, #108]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e78:	4b1b      	ldr	r3, [pc, #108]	; (8005ee8 <HAL_RCC_OscConfig+0x4cc>)
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e7e:	f7fd fd89 	bl	8003994 <HAL_GetTick>
 8005e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e86:	f7fd fd85 	bl	8003994 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e03d      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e98:	4b11      	ldr	r3, [pc, #68]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0f0      	beq.n	8005e86 <HAL_RCC_OscConfig+0x46a>
 8005ea4:	e035      	b.n	8005f12 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea6:	4b10      	ldr	r3, [pc, #64]	; (8005ee8 <HAL_RCC_OscConfig+0x4cc>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eac:	f7fd fd72 	bl	8003994 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb4:	f7fd fd6e 	bl	8003994 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e026      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ec6:	4b06      	ldr	r3, [pc, #24]	; (8005ee0 <HAL_RCC_OscConfig+0x4c4>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f0      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x498>
 8005ed2:	e01e      	b.n	8005f12 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e019      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
 8005ee0:	40021000 	.word	0x40021000
 8005ee4:	40007000 	.word	0x40007000
 8005ee8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005eec:	4b0b      	ldr	r3, [pc, #44]	; (8005f1c <HAL_RCC_OscConfig+0x500>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d106      	bne.n	8005f0e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d001      	beq.n	8005f12 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40021000 	.word	0x40021000

08005f20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e0d0      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f34:	4b6a      	ldr	r3, [pc, #424]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d910      	bls.n	8005f64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f42:	4b67      	ldr	r3, [pc, #412]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f023 0207 	bic.w	r2, r3, #7
 8005f4a:	4965      	ldr	r1, [pc, #404]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f52:	4b63      	ldr	r3, [pc, #396]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d001      	beq.n	8005f64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e0b8      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0302 	and.w	r3, r3, #2
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d020      	beq.n	8005fb2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d005      	beq.n	8005f88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f7c:	4b59      	ldr	r3, [pc, #356]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	4a58      	ldr	r2, [pc, #352]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005f86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0308 	and.w	r3, r3, #8
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d005      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f94:	4b53      	ldr	r3, [pc, #332]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	4a52      	ldr	r2, [pc, #328]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005f9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fa0:	4b50      	ldr	r3, [pc, #320]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	494d      	ldr	r1, [pc, #308]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d040      	beq.n	8006040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d107      	bne.n	8005fd6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fc6:	4b47      	ldr	r3, [pc, #284]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d115      	bne.n	8005ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e07f      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d107      	bne.n	8005fee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fde:	4b41      	ldr	r3, [pc, #260]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d109      	bne.n	8005ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e073      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fee:	4b3d      	ldr	r3, [pc, #244]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e06b      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ffe:	4b39      	ldr	r3, [pc, #228]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f023 0203 	bic.w	r2, r3, #3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	4936      	ldr	r1, [pc, #216]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 800600c:	4313      	orrs	r3, r2
 800600e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006010:	f7fd fcc0 	bl	8003994 <HAL_GetTick>
 8006014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006016:	e00a      	b.n	800602e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006018:	f7fd fcbc 	bl	8003994 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	f241 3288 	movw	r2, #5000	; 0x1388
 8006026:	4293      	cmp	r3, r2
 8006028:	d901      	bls.n	800602e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e053      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800602e:	4b2d      	ldr	r3, [pc, #180]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f003 020c 	and.w	r2, r3, #12
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	429a      	cmp	r2, r3
 800603e:	d1eb      	bne.n	8006018 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006040:	4b27      	ldr	r3, [pc, #156]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	683a      	ldr	r2, [r7, #0]
 800604a:	429a      	cmp	r2, r3
 800604c:	d210      	bcs.n	8006070 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800604e:	4b24      	ldr	r3, [pc, #144]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f023 0207 	bic.w	r2, r3, #7
 8006056:	4922      	ldr	r1, [pc, #136]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	4313      	orrs	r3, r2
 800605c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800605e:	4b20      	ldr	r3, [pc, #128]	; (80060e0 <HAL_RCC_ClockConfig+0x1c0>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0307 	and.w	r3, r3, #7
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	429a      	cmp	r2, r3
 800606a:	d001      	beq.n	8006070 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e032      	b.n	80060d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0304 	and.w	r3, r3, #4
 8006078:	2b00      	cmp	r3, #0
 800607a:	d008      	beq.n	800608e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800607c:	4b19      	ldr	r3, [pc, #100]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	4916      	ldr	r1, [pc, #88]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 800608a:	4313      	orrs	r3, r2
 800608c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b00      	cmp	r3, #0
 8006098:	d009      	beq.n	80060ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800609a:	4b12      	ldr	r3, [pc, #72]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	490e      	ldr	r1, [pc, #56]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060ae:	f000 f821 	bl	80060f4 <HAL_RCC_GetSysClockFreq>
 80060b2:	4602      	mov	r2, r0
 80060b4:	4b0b      	ldr	r3, [pc, #44]	; (80060e4 <HAL_RCC_ClockConfig+0x1c4>)
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	091b      	lsrs	r3, r3, #4
 80060ba:	f003 030f 	and.w	r3, r3, #15
 80060be:	490a      	ldr	r1, [pc, #40]	; (80060e8 <HAL_RCC_ClockConfig+0x1c8>)
 80060c0:	5ccb      	ldrb	r3, [r1, r3]
 80060c2:	fa22 f303 	lsr.w	r3, r2, r3
 80060c6:	4a09      	ldr	r2, [pc, #36]	; (80060ec <HAL_RCC_ClockConfig+0x1cc>)
 80060c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80060ca:	4b09      	ldr	r3, [pc, #36]	; (80060f0 <HAL_RCC_ClockConfig+0x1d0>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7fd fc1e 	bl	8003910 <HAL_InitTick>

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	40022000 	.word	0x40022000
 80060e4:	40021000 	.word	0x40021000
 80060e8:	080105bc 	.word	0x080105bc
 80060ec:	20000000 	.word	0x20000000
 80060f0:	20000038 	.word	0x20000038

080060f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060f4:	b490      	push	{r4, r7}
 80060f6:	b08a      	sub	sp, #40	; 0x28
 80060f8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80060fa:	4b29      	ldr	r3, [pc, #164]	; (80061a0 <HAL_RCC_GetSysClockFreq+0xac>)
 80060fc:	1d3c      	adds	r4, r7, #4
 80060fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006100:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006104:	f240 2301 	movw	r3, #513	; 0x201
 8006108:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800610a:	2300      	movs	r3, #0
 800610c:	61fb      	str	r3, [r7, #28]
 800610e:	2300      	movs	r3, #0
 8006110:	61bb      	str	r3, [r7, #24]
 8006112:	2300      	movs	r3, #0
 8006114:	627b      	str	r3, [r7, #36]	; 0x24
 8006116:	2300      	movs	r3, #0
 8006118:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800611a:	2300      	movs	r3, #0
 800611c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800611e:	4b21      	ldr	r3, [pc, #132]	; (80061a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	f003 030c 	and.w	r3, r3, #12
 800612a:	2b04      	cmp	r3, #4
 800612c:	d002      	beq.n	8006134 <HAL_RCC_GetSysClockFreq+0x40>
 800612e:	2b08      	cmp	r3, #8
 8006130:	d003      	beq.n	800613a <HAL_RCC_GetSysClockFreq+0x46>
 8006132:	e02b      	b.n	800618c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006134:	4b1c      	ldr	r3, [pc, #112]	; (80061a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006136:	623b      	str	r3, [r7, #32]
      break;
 8006138:	e02b      	b.n	8006192 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	0c9b      	lsrs	r3, r3, #18
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	3328      	adds	r3, #40	; 0x28
 8006144:	443b      	add	r3, r7
 8006146:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800614a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d012      	beq.n	800617c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006156:	4b13      	ldr	r3, [pc, #76]	; (80061a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	0c5b      	lsrs	r3, r3, #17
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	3328      	adds	r3, #40	; 0x28
 8006162:	443b      	add	r3, r7
 8006164:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006168:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	4a0e      	ldr	r2, [pc, #56]	; (80061a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800616e:	fb03 f202 	mul.w	r2, r3, r2
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	fbb2 f3f3 	udiv	r3, r2, r3
 8006178:	627b      	str	r3, [r7, #36]	; 0x24
 800617a:	e004      	b.n	8006186 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	4a0b      	ldr	r2, [pc, #44]	; (80061ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006180:	fb02 f303 	mul.w	r3, r2, r3
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	623b      	str	r3, [r7, #32]
      break;
 800618a:	e002      	b.n	8006192 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800618c:	4b06      	ldr	r3, [pc, #24]	; (80061a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800618e:	623b      	str	r3, [r7, #32]
      break;
 8006190:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006192:	6a3b      	ldr	r3, [r7, #32]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3728      	adds	r7, #40	; 0x28
 8006198:	46bd      	mov	sp, r7
 800619a:	bc90      	pop	{r4, r7}
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	0800ff80 	.word	0x0800ff80
 80061a4:	40021000 	.word	0x40021000
 80061a8:	007a1200 	.word	0x007a1200
 80061ac:	003d0900 	.word	0x003d0900

080061b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061b4:	4b02      	ldr	r3, [pc, #8]	; (80061c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80061b6:	681b      	ldr	r3, [r3, #0]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bc80      	pop	{r7}
 80061be:	4770      	bx	lr
 80061c0:	20000000 	.word	0x20000000

080061c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80061c8:	f7ff fff2 	bl	80061b0 <HAL_RCC_GetHCLKFreq>
 80061cc:	4602      	mov	r2, r0
 80061ce:	4b05      	ldr	r3, [pc, #20]	; (80061e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	f003 0307 	and.w	r3, r3, #7
 80061d8:	4903      	ldr	r1, [pc, #12]	; (80061e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061da:	5ccb      	ldrb	r3, [r1, r3]
 80061dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	40021000 	.word	0x40021000
 80061e8:	080105cc 	.word	0x080105cc

080061ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80061f4:	4b0a      	ldr	r3, [pc, #40]	; (8006220 <RCC_Delay+0x34>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a0a      	ldr	r2, [pc, #40]	; (8006224 <RCC_Delay+0x38>)
 80061fa:	fba2 2303 	umull	r2, r3, r2, r3
 80061fe:	0a5b      	lsrs	r3, r3, #9
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	fb02 f303 	mul.w	r3, r2, r3
 8006206:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006208:	bf00      	nop
  }
  while (Delay --);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	1e5a      	subs	r2, r3, #1
 800620e:	60fa      	str	r2, [r7, #12]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1f9      	bne.n	8006208 <RCC_Delay+0x1c>
}
 8006214:	bf00      	nop
 8006216:	bf00      	nop
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr
 8006220:	20000000 	.word	0x20000000
 8006224:	10624dd3 	.word	0x10624dd3

08006228 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d004      	beq.n	8006244 <HAL_SRAM_Init+0x1c>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006242:	d101      	bne.n	8006248 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e038      	b.n	80062ba <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b00      	cmp	r3, #0
 8006252:	d106      	bne.n	8006262 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f7fc fb2b 	bl	80028b8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	3308      	adds	r3, #8
 800626a:	4619      	mov	r1, r3
 800626c:	4610      	mov	r0, r2
 800626e:	f001 fae3 	bl	8007838 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6818      	ldr	r0, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	461a      	mov	r2, r3
 800627c:	68b9      	ldr	r1, [r7, #8]
 800627e:	f001 fb45 	bl	800790c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6858      	ldr	r0, [r3, #4]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	f001 fb70 	bl	8007974 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	6892      	ldr	r2, [r2, #8]
 800629c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	6892      	ldr	r2, [r2, #8]
 80062a8:	f041 0101 	orr.w	r1, r1, #1
 80062ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b082      	sub	sp, #8
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e041      	b.n	8006358 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d106      	bne.n	80062ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7fc fa07 	bl	80026fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3304      	adds	r3, #4
 80062fe:	4619      	mov	r1, r3
 8006300:	4610      	mov	r0, r2
 8006302:	f000 fee9 	bl	80070d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3708      	adds	r7, #8
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b01      	cmp	r3, #1
 8006372:	d001      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e044      	b.n	8006402 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2202      	movs	r2, #2
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68da      	ldr	r2, [r3, #12]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f042 0201 	orr.w	r2, r2, #1
 800638e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a1d      	ldr	r2, [pc, #116]	; (800640c <HAL_TIM_Base_Start_IT+0xac>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d018      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a1c      	ldr	r2, [pc, #112]	; (8006410 <HAL_TIM_Base_Start_IT+0xb0>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d013      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063ac:	d00e      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a18      	ldr	r2, [pc, #96]	; (8006414 <HAL_TIM_Base_Start_IT+0xb4>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d009      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a16      	ldr	r2, [pc, #88]	; (8006418 <HAL_TIM_Base_Start_IT+0xb8>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d004      	beq.n	80063cc <HAL_TIM_Base_Start_IT+0x6c>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a15      	ldr	r2, [pc, #84]	; (800641c <HAL_TIM_Base_Start_IT+0xbc>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d111      	bne.n	80063f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2b06      	cmp	r3, #6
 80063dc:	d010      	beq.n	8006400 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f042 0201 	orr.w	r2, r2, #1
 80063ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ee:	e007      	b.n	8006400 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f042 0201 	orr.w	r2, r2, #1
 80063fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3714      	adds	r7, #20
 8006406:	46bd      	mov	sp, r7
 8006408:	bc80      	pop	{r7}
 800640a:	4770      	bx	lr
 800640c:	40012c00 	.word	0x40012c00
 8006410:	40013400 	.word	0x40013400
 8006414:	40000400 	.word	0x40000400
 8006418:	40000800 	.word	0x40000800
 800641c:	40000c00 	.word	0x40000c00

08006420 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e041      	b.n	80064b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d106      	bne.n	800644c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f839 	bl	80064be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	3304      	adds	r3, #4
 800645c:	4619      	mov	r1, r3
 800645e:	4610      	mov	r0, r2
 8006460:	f000 fe3a 	bl	80070d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80064be:	b480      	push	{r7}
 80064c0:	b083      	sub	sp, #12
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80064c6:	bf00      	nop
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bc80      	pop	{r7}
 80064ce:	4770      	bx	lr

080064d0 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	607a      	str	r2, [r7, #4]
 80064dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d109      	bne.n	80064f8 <HAL_TIM_PWM_Start_DMA+0x28>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	bf0c      	ite	eq
 80064f0:	2301      	moveq	r3, #1
 80064f2:	2300      	movne	r3, #0
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	e022      	b.n	800653e <HAL_TIM_PWM_Start_DMA+0x6e>
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d109      	bne.n	8006512 <HAL_TIM_PWM_Start_DMA+0x42>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b02      	cmp	r3, #2
 8006508:	bf0c      	ite	eq
 800650a:	2301      	moveq	r3, #1
 800650c:	2300      	movne	r3, #0
 800650e:	b2db      	uxtb	r3, r3
 8006510:	e015      	b.n	800653e <HAL_TIM_PWM_Start_DMA+0x6e>
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	2b08      	cmp	r3, #8
 8006516:	d109      	bne.n	800652c <HAL_TIM_PWM_Start_DMA+0x5c>
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b02      	cmp	r3, #2
 8006522:	bf0c      	ite	eq
 8006524:	2301      	moveq	r3, #1
 8006526:	2300      	movne	r3, #0
 8006528:	b2db      	uxtb	r3, r3
 800652a:	e008      	b.n	800653e <HAL_TIM_PWM_Start_DMA+0x6e>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b02      	cmp	r3, #2
 8006536:	bf0c      	ite	eq
 8006538:	2301      	moveq	r3, #1
 800653a:	2300      	movne	r3, #0
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 8006542:	2302      	movs	r3, #2
 8006544:	e162      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d109      	bne.n	8006560 <HAL_TIM_PWM_Start_DMA+0x90>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b01      	cmp	r3, #1
 8006556:	bf0c      	ite	eq
 8006558:	2301      	moveq	r3, #1
 800655a:	2300      	movne	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	e022      	b.n	80065a6 <HAL_TIM_PWM_Start_DMA+0xd6>
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2b04      	cmp	r3, #4
 8006564:	d109      	bne.n	800657a <HAL_TIM_PWM_Start_DMA+0xaa>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b01      	cmp	r3, #1
 8006570:	bf0c      	ite	eq
 8006572:	2301      	moveq	r3, #1
 8006574:	2300      	movne	r3, #0
 8006576:	b2db      	uxtb	r3, r3
 8006578:	e015      	b.n	80065a6 <HAL_TIM_PWM_Start_DMA+0xd6>
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d109      	bne.n	8006594 <HAL_TIM_PWM_Start_DMA+0xc4>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006586:	b2db      	uxtb	r3, r3
 8006588:	2b01      	cmp	r3, #1
 800658a:	bf0c      	ite	eq
 800658c:	2301      	moveq	r3, #1
 800658e:	2300      	movne	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	e008      	b.n	80065a6 <HAL_TIM_PWM_Start_DMA+0xd6>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b01      	cmp	r3, #1
 800659e:	bf0c      	ite	eq
 80065a0:	2301      	moveq	r3, #1
 80065a2:	2300      	movne	r3, #0
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d024      	beq.n	80065f4 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d104      	bne.n	80065ba <HAL_TIM_PWM_Start_DMA+0xea>
 80065b0:	887b      	ldrh	r3, [r7, #2]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e128      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d104      	bne.n	80065ca <HAL_TIM_PWM_Start_DMA+0xfa>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2202      	movs	r2, #2
 80065c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065c8:	e016      	b.n	80065f8 <HAL_TIM_PWM_Start_DMA+0x128>
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b04      	cmp	r3, #4
 80065ce:	d104      	bne.n	80065da <HAL_TIM_PWM_Start_DMA+0x10a>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2202      	movs	r2, #2
 80065d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065d8:	e00e      	b.n	80065f8 <HAL_TIM_PWM_Start_DMA+0x128>
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2b08      	cmp	r3, #8
 80065de:	d104      	bne.n	80065ea <HAL_TIM_PWM_Start_DMA+0x11a>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2202      	movs	r2, #2
 80065e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065e8:	e006      	b.n	80065f8 <HAL_TIM_PWM_Start_DMA+0x128>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2202      	movs	r2, #2
 80065ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80065f2:	e001      	b.n	80065f8 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e109      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
  }

  switch (Channel)
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	2b0c      	cmp	r3, #12
 80065fc:	f200 80ae 	bhi.w	800675c <HAL_TIM_PWM_Start_DMA+0x28c>
 8006600:	a201      	add	r2, pc, #4	; (adr r2, 8006608 <HAL_TIM_PWM_Start_DMA+0x138>)
 8006602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006606:	bf00      	nop
 8006608:	0800663d 	.word	0x0800663d
 800660c:	0800675d 	.word	0x0800675d
 8006610:	0800675d 	.word	0x0800675d
 8006614:	0800675d 	.word	0x0800675d
 8006618:	08006685 	.word	0x08006685
 800661c:	0800675d 	.word	0x0800675d
 8006620:	0800675d 	.word	0x0800675d
 8006624:	0800675d 	.word	0x0800675d
 8006628:	080066cd 	.word	0x080066cd
 800662c:	0800675d 	.word	0x0800675d
 8006630:	0800675d 	.word	0x0800675d
 8006634:	0800675d 	.word	0x0800675d
 8006638:	08006715 	.word	0x08006715
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006640:	4a74      	ldr	r2, [pc, #464]	; (8006814 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006642:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006648:	4a73      	ldr	r2, [pc, #460]	; (8006818 <HAL_TIM_PWM_Start_DMA+0x348>)
 800664a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	4a72      	ldr	r2, [pc, #456]	; (800681c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006652:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006658:	6879      	ldr	r1, [r7, #4]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	3334      	adds	r3, #52	; 0x34
 8006660:	461a      	mov	r2, r3
 8006662:	887b      	ldrh	r3, [r7, #2]
 8006664:	f7fd fb48 	bl	8003cf8 <HAL_DMA_Start_IT>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e0cc      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006680:	60da      	str	r2, [r3, #12]
      break;
 8006682:	e06c      	b.n	800675e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006688:	4a62      	ldr	r2, [pc, #392]	; (8006814 <HAL_TIM_PWM_Start_DMA+0x344>)
 800668a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006690:	4a61      	ldr	r2, [pc, #388]	; (8006818 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006692:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006698:	4a60      	ldr	r2, [pc, #384]	; (800681c <HAL_TIM_PWM_Start_DMA+0x34c>)
 800669a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80066a0:	6879      	ldr	r1, [r7, #4]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3338      	adds	r3, #56	; 0x38
 80066a8:	461a      	mov	r2, r3
 80066aa:	887b      	ldrh	r3, [r7, #2]
 80066ac:	f7fd fb24 	bl	8003cf8 <HAL_DMA_Start_IT>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d001      	beq.n	80066ba <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e0a8      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68da      	ldr	r2, [r3, #12]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066c8:	60da      	str	r2, [r3, #12]
      break;
 80066ca:	e048      	b.n	800675e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d0:	4a50      	ldr	r2, [pc, #320]	; (8006814 <HAL_TIM_PWM_Start_DMA+0x344>)
 80066d2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d8:	4a4f      	ldr	r2, [pc, #316]	; (8006818 <HAL_TIM_PWM_Start_DMA+0x348>)
 80066da:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e0:	4a4e      	ldr	r2, [pc, #312]	; (800681c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80066e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80066e8:	6879      	ldr	r1, [r7, #4]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	333c      	adds	r3, #60	; 0x3c
 80066f0:	461a      	mov	r2, r3
 80066f2:	887b      	ldrh	r3, [r7, #2]
 80066f4:	f7fd fb00 	bl	8003cf8 <HAL_DMA_Start_IT>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d001      	beq.n	8006702 <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e084      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006710:	60da      	str	r2, [r3, #12]
      break;
 8006712:	e024      	b.n	800675e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	4a3e      	ldr	r2, [pc, #248]	; (8006814 <HAL_TIM_PWM_Start_DMA+0x344>)
 800671a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006720:	4a3d      	ldr	r2, [pc, #244]	; (8006818 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006722:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006728:	4a3c      	ldr	r2, [pc, #240]	; (800681c <HAL_TIM_PWM_Start_DMA+0x34c>)
 800672a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006730:	6879      	ldr	r1, [r7, #4]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3340      	adds	r3, #64	; 0x40
 8006738:	461a      	mov	r2, r3
 800673a:	887b      	ldrh	r3, [r7, #2]
 800673c:	f7fd fadc 	bl	8003cf8 <HAL_DMA_Start_IT>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e060      	b.n	800680c <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006758:	60da      	str	r2, [r3, #12]
      break;
 800675a:	e000      	b.n	800675e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 800675c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2201      	movs	r2, #1
 8006764:	68b9      	ldr	r1, [r7, #8]
 8006766:	4618      	mov	r0, r3
 8006768:	f000 ff72 	bl	8007650 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a2b      	ldr	r2, [pc, #172]	; (8006820 <HAL_TIM_PWM_Start_DMA+0x350>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d004      	beq.n	8006780 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a2a      	ldr	r2, [pc, #168]	; (8006824 <HAL_TIM_PWM_Start_DMA+0x354>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d101      	bne.n	8006784 <HAL_TIM_PWM_Start_DMA+0x2b4>
 8006780:	2301      	movs	r3, #1
 8006782:	e000      	b.n	8006786 <HAL_TIM_PWM_Start_DMA+0x2b6>
 8006784:	2300      	movs	r3, #0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d007      	beq.n	800679a <HAL_TIM_PWM_Start_DMA+0x2ca>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006798:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a20      	ldr	r2, [pc, #128]	; (8006820 <HAL_TIM_PWM_Start_DMA+0x350>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d018      	beq.n	80067d6 <HAL_TIM_PWM_Start_DMA+0x306>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1e      	ldr	r2, [pc, #120]	; (8006824 <HAL_TIM_PWM_Start_DMA+0x354>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d013      	beq.n	80067d6 <HAL_TIM_PWM_Start_DMA+0x306>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b6:	d00e      	beq.n	80067d6 <HAL_TIM_PWM_Start_DMA+0x306>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1a      	ldr	r2, [pc, #104]	; (8006828 <HAL_TIM_PWM_Start_DMA+0x358>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d009      	beq.n	80067d6 <HAL_TIM_PWM_Start_DMA+0x306>
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a19      	ldr	r2, [pc, #100]	; (800682c <HAL_TIM_PWM_Start_DMA+0x35c>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d004      	beq.n	80067d6 <HAL_TIM_PWM_Start_DMA+0x306>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a17      	ldr	r2, [pc, #92]	; (8006830 <HAL_TIM_PWM_Start_DMA+0x360>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d111      	bne.n	80067fa <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b06      	cmp	r3, #6
 80067e6:	d010      	beq.n	800680a <HAL_TIM_PWM_Start_DMA+0x33a>
    {
      __HAL_TIM_ENABLE(htim);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f042 0201 	orr.w	r2, r2, #1
 80067f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067f8:	e007      	b.n	800680a <HAL_TIM_PWM_Start_DMA+0x33a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f042 0201 	orr.w	r2, r2, #1
 8006808:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	08006fc9 	.word	0x08006fc9
 8006818:	08007071 	.word	0x08007071
 800681c:	08006f37 	.word	0x08006f37
 8006820:	40012c00 	.word	0x40012c00
 8006824:	40013400 	.word	0x40013400
 8006828:	40000400 	.word	0x40000400
 800682c:	40000800 	.word	0x40000800
 8006830:	40000c00 	.word	0x40000c00

08006834 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	d855      	bhi.n	80068f0 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8006844:	a201      	add	r2, pc, #4	; (adr r2, 800684c <HAL_TIM_PWM_Stop_DMA+0x18>)
 8006846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684a:	bf00      	nop
 800684c:	08006881 	.word	0x08006881
 8006850:	080068f1 	.word	0x080068f1
 8006854:	080068f1 	.word	0x080068f1
 8006858:	080068f1 	.word	0x080068f1
 800685c:	0800689d 	.word	0x0800689d
 8006860:	080068f1 	.word	0x080068f1
 8006864:	080068f1 	.word	0x080068f1
 8006868:	080068f1 	.word	0x080068f1
 800686c:	080068b9 	.word	0x080068b9
 8006870:	080068f1 	.word	0x080068f1
 8006874:	080068f1 	.word	0x080068f1
 8006878:	080068f1 	.word	0x080068f1
 800687c:	080068d5 	.word	0x080068d5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68da      	ldr	r2, [r3, #12]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800688e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006894:	4618      	mov	r0, r3
 8006896:	f7fd fa8f 	bl	8003db8 <HAL_DMA_Abort_IT>
      break;
 800689a:	e02a      	b.n	80068f2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7fd fa81 	bl	8003db8 <HAL_DMA_Abort_IT>
      break;
 80068b6:	e01c      	b.n	80068f2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68da      	ldr	r2, [r3, #12]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7fd fa73 	bl	8003db8 <HAL_DMA_Abort_IT>
      break;
 80068d2:	e00e      	b.n	80068f2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68da      	ldr	r2, [r3, #12]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80068e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e8:	4618      	mov	r0, r3
 80068ea:	f7fd fa65 	bl	8003db8 <HAL_DMA_Abort_IT>
      break;
 80068ee:	e000      	b.n	80068f2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80068f0:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2200      	movs	r2, #0
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 fea8 	bl	8007650 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a2e      	ldr	r2, [pc, #184]	; (80069c0 <HAL_TIM_PWM_Stop_DMA+0x18c>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d004      	beq.n	8006914 <HAL_TIM_PWM_Stop_DMA+0xe0>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a2d      	ldr	r2, [pc, #180]	; (80069c4 <HAL_TIM_PWM_Stop_DMA+0x190>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d101      	bne.n	8006918 <HAL_TIM_PWM_Stop_DMA+0xe4>
 8006914:	2301      	movs	r3, #1
 8006916:	e000      	b.n	800691a <HAL_TIM_PWM_Stop_DMA+0xe6>
 8006918:	2300      	movs	r3, #0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d017      	beq.n	800694e <HAL_TIM_PWM_Stop_DMA+0x11a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6a1a      	ldr	r2, [r3, #32]
 8006924:	f241 1311 	movw	r3, #4369	; 0x1111
 8006928:	4013      	ands	r3, r2
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10f      	bne.n	800694e <HAL_TIM_PWM_Stop_DMA+0x11a>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	6a1a      	ldr	r2, [r3, #32]
 8006934:	f240 4344 	movw	r3, #1092	; 0x444
 8006938:	4013      	ands	r3, r2
 800693a:	2b00      	cmp	r3, #0
 800693c:	d107      	bne.n	800694e <HAL_TIM_PWM_Stop_DMA+0x11a>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800694c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	6a1a      	ldr	r2, [r3, #32]
 8006954:	f241 1311 	movw	r3, #4369	; 0x1111
 8006958:	4013      	ands	r3, r2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10f      	bne.n	800697e <HAL_TIM_PWM_Stop_DMA+0x14a>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6a1a      	ldr	r2, [r3, #32]
 8006964:	f240 4344 	movw	r3, #1092	; 0x444
 8006968:	4013      	ands	r3, r2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d107      	bne.n	800697e <HAL_TIM_PWM_Stop_DMA+0x14a>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f022 0201 	bic.w	r2, r2, #1
 800697c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d104      	bne.n	800698e <HAL_TIM_PWM_Stop_DMA+0x15a>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800698c:	e013      	b.n	80069b6 <HAL_TIM_PWM_Stop_DMA+0x182>
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b04      	cmp	r3, #4
 8006992:	d104      	bne.n	800699e <HAL_TIM_PWM_Stop_DMA+0x16a>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800699c:	e00b      	b.n	80069b6 <HAL_TIM_PWM_Stop_DMA+0x182>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	2b08      	cmp	r3, #8
 80069a2:	d104      	bne.n	80069ae <HAL_TIM_PWM_Stop_DMA+0x17a>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069ac:	e003      	b.n	80069b6 <HAL_TIM_PWM_Stop_DMA+0x182>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	40012c00 	.word	0x40012c00
 80069c4:	40013400 	.word	0x40013400

080069c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d122      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	f003 0302 	and.w	r3, r3, #2
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d11b      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0202 	mvn.w	r2, #2
 80069f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2201      	movs	r2, #1
 80069fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	f003 0303 	and.w	r3, r3, #3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fa6f 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006a10:	e005      	b.n	8006a1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fa62 	bl	8006edc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f7fc f85b 	bl	8002ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	f003 0304 	and.w	r3, r3, #4
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	d122      	bne.n	8006a78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f003 0304 	and.w	r3, r3, #4
 8006a3c:	2b04      	cmp	r3, #4
 8006a3e:	d11b      	bne.n	8006a78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f06f 0204 	mvn.w	r2, #4
 8006a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 fa45 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006a64:	e005      	b.n	8006a72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 fa38 	bl	8006edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f7fc f831 	bl	8002ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	f003 0308 	and.w	r3, r3, #8
 8006a82:	2b08      	cmp	r3, #8
 8006a84:	d122      	bne.n	8006acc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d11b      	bne.n	8006acc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f06f 0208 	mvn.w	r2, #8
 8006a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2204      	movs	r2, #4
 8006aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	f003 0303 	and.w	r3, r3, #3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 fa1b 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006ab8:	e005      	b.n	8006ac6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 fa0e 	bl	8006edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7fc f807 	bl	8002ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	2b10      	cmp	r3, #16
 8006ad8:	d122      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f003 0310 	and.w	r3, r3, #16
 8006ae4:	2b10      	cmp	r3, #16
 8006ae6:	d11b      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f06f 0210 	mvn.w	r2, #16
 8006af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2208      	movs	r2, #8
 8006af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d003      	beq.n	8006b0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f000 f9f1 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006b0c:	e005      	b.n	8006b1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f9e4 	bl	8006edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f7fb ffdd 	bl	8002ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d10e      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d107      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f06f 0201 	mvn.w	r2, #1
 8006b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7fa fbea 	bl	8001320 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b56:	2b80      	cmp	r3, #128	; 0x80
 8006b58:	d10e      	bne.n	8006b78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b64:	2b80      	cmp	r3, #128	; 0x80
 8006b66:	d107      	bne.n	8006b78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 fe56 	bl	8007824 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b82:	2b40      	cmp	r3, #64	; 0x40
 8006b84:	d10e      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b90:	2b40      	cmp	r3, #64	; 0x40
 8006b92:	d107      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f9b7 	bl	8006f12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	f003 0320 	and.w	r3, r3, #32
 8006bae:	2b20      	cmp	r3, #32
 8006bb0:	d10e      	bne.n	8006bd0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	f003 0320 	and.w	r3, r3, #32
 8006bbc:	2b20      	cmp	r3, #32
 8006bbe:	d107      	bne.n	8006bd0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f06f 0220 	mvn.w	r2, #32
 8006bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 fe21 	bl	8007812 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bd0:	bf00      	nop
 8006bd2:	3708      	adds	r7, #8
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}

08006bd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d101      	bne.n	8006bf2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006bee:	2302      	movs	r3, #2
 8006bf0:	e0ac      	b.n	8006d4c <HAL_TIM_PWM_ConfigChannel+0x174>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b0c      	cmp	r3, #12
 8006bfe:	f200 809f 	bhi.w	8006d40 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006c02:	a201      	add	r2, pc, #4	; (adr r2, 8006c08 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c08:	08006c3d 	.word	0x08006c3d
 8006c0c:	08006d41 	.word	0x08006d41
 8006c10:	08006d41 	.word	0x08006d41
 8006c14:	08006d41 	.word	0x08006d41
 8006c18:	08006c7d 	.word	0x08006c7d
 8006c1c:	08006d41 	.word	0x08006d41
 8006c20:	08006d41 	.word	0x08006d41
 8006c24:	08006d41 	.word	0x08006d41
 8006c28:	08006cbf 	.word	0x08006cbf
 8006c2c:	08006d41 	.word	0x08006d41
 8006c30:	08006d41 	.word	0x08006d41
 8006c34:	08006d41 	.word	0x08006d41
 8006c38:	08006cff 	.word	0x08006cff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68b9      	ldr	r1, [r7, #8]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 fac2 	bl	80071cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	699a      	ldr	r2, [r3, #24]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f042 0208 	orr.w	r2, r2, #8
 8006c56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	699a      	ldr	r2, [r3, #24]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0204 	bic.w	r2, r2, #4
 8006c66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6999      	ldr	r1, [r3, #24]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	691a      	ldr	r2, [r3, #16]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	430a      	orrs	r2, r1
 8006c78:	619a      	str	r2, [r3, #24]
      break;
 8006c7a:	e062      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f000 fb12 	bl	80072ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	699a      	ldr	r2, [r3, #24]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	699a      	ldr	r2, [r3, #24]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ca6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	6999      	ldr	r1, [r3, #24]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	021a      	lsls	r2, r3, #8
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	619a      	str	r2, [r3, #24]
      break;
 8006cbc:	e041      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68b9      	ldr	r1, [r7, #8]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 fb65 	bl	8007394 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	69da      	ldr	r2, [r3, #28]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f042 0208 	orr.w	r2, r2, #8
 8006cd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	69da      	ldr	r2, [r3, #28]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 0204 	bic.w	r2, r2, #4
 8006ce8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69d9      	ldr	r1, [r3, #28]
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	691a      	ldr	r2, [r3, #16]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	61da      	str	r2, [r3, #28]
      break;
 8006cfc:	e021      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68b9      	ldr	r1, [r7, #8]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f000 fbb9 	bl	800747c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69da      	ldr	r2, [r3, #28]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	69da      	ldr	r2, [r3, #28]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69d9      	ldr	r1, [r3, #28]
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	691b      	ldr	r3, [r3, #16]
 8006d34:	021a      	lsls	r2, r3, #8
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	61da      	str	r2, [r3, #28]
      break;
 8006d3e:	e000      	b.n	8006d42 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006d40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3710      	adds	r7, #16
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d101      	bne.n	8006d6c <HAL_TIM_ConfigClockSource+0x18>
 8006d68:	2302      	movs	r3, #2
 8006d6a:	e0b3      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x180>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d92:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006da4:	d03e      	beq.n	8006e24 <HAL_TIM_ConfigClockSource+0xd0>
 8006da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006daa:	f200 8087 	bhi.w	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006dae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006db2:	f000 8085 	beq.w	8006ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8006db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dba:	d87f      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006dbc:	2b70      	cmp	r3, #112	; 0x70
 8006dbe:	d01a      	beq.n	8006df6 <HAL_TIM_ConfigClockSource+0xa2>
 8006dc0:	2b70      	cmp	r3, #112	; 0x70
 8006dc2:	d87b      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006dc4:	2b60      	cmp	r3, #96	; 0x60
 8006dc6:	d050      	beq.n	8006e6a <HAL_TIM_ConfigClockSource+0x116>
 8006dc8:	2b60      	cmp	r3, #96	; 0x60
 8006dca:	d877      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006dcc:	2b50      	cmp	r3, #80	; 0x50
 8006dce:	d03c      	beq.n	8006e4a <HAL_TIM_ConfigClockSource+0xf6>
 8006dd0:	2b50      	cmp	r3, #80	; 0x50
 8006dd2:	d873      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006dd4:	2b40      	cmp	r3, #64	; 0x40
 8006dd6:	d058      	beq.n	8006e8a <HAL_TIM_ConfigClockSource+0x136>
 8006dd8:	2b40      	cmp	r3, #64	; 0x40
 8006dda:	d86f      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006ddc:	2b30      	cmp	r3, #48	; 0x30
 8006dde:	d064      	beq.n	8006eaa <HAL_TIM_ConfigClockSource+0x156>
 8006de0:	2b30      	cmp	r3, #48	; 0x30
 8006de2:	d86b      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006de4:	2b20      	cmp	r3, #32
 8006de6:	d060      	beq.n	8006eaa <HAL_TIM_ConfigClockSource+0x156>
 8006de8:	2b20      	cmp	r3, #32
 8006dea:	d867      	bhi.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d05c      	beq.n	8006eaa <HAL_TIM_ConfigClockSource+0x156>
 8006df0:	2b10      	cmp	r3, #16
 8006df2:	d05a      	beq.n	8006eaa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006df4:	e062      	b.n	8006ebc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6818      	ldr	r0, [r3, #0]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	6899      	ldr	r1, [r3, #8]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f000 fc04 	bl	8007612 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e18:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	609a      	str	r2, [r3, #8]
      break;
 8006e22:	e04e      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6818      	ldr	r0, [r3, #0]
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	6899      	ldr	r1, [r3, #8]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	f000 fbed 	bl	8007612 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e46:	609a      	str	r2, [r3, #8]
      break;
 8006e48:	e03b      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6818      	ldr	r0, [r3, #0]
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	6859      	ldr	r1, [r3, #4]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	461a      	mov	r2, r3
 8006e58:	f000 fb64 	bl	8007524 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2150      	movs	r1, #80	; 0x50
 8006e62:	4618      	mov	r0, r3
 8006e64:	f000 fbbb 	bl	80075de <TIM_ITRx_SetConfig>
      break;
 8006e68:	e02b      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6818      	ldr	r0, [r3, #0]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	6859      	ldr	r1, [r3, #4]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	461a      	mov	r2, r3
 8006e78:	f000 fb82 	bl	8007580 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2160      	movs	r1, #96	; 0x60
 8006e82:	4618      	mov	r0, r3
 8006e84:	f000 fbab 	bl	80075de <TIM_ITRx_SetConfig>
      break;
 8006e88:	e01b      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6818      	ldr	r0, [r3, #0]
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	6859      	ldr	r1, [r3, #4]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	461a      	mov	r2, r3
 8006e98:	f000 fb44 	bl	8007524 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2140      	movs	r1, #64	; 0x40
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fb9b 	bl	80075de <TIM_ITRx_SetConfig>
      break;
 8006ea8:	e00b      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f000 fb92 	bl	80075de <TIM_ITRx_SetConfig>
        break;
 8006eba:	e002      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006ebc:	bf00      	nop
 8006ebe:	e000      	b.n	8006ec2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006ec0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bc80      	pop	{r7}
 8006eec:	4770      	bx	lr

08006eee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b083      	sub	sp, #12
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bc80      	pop	{r7}
 8006efe:	4770      	bx	lr

08006f00 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bc80      	pop	{r7}
 8006f10:	4770      	bx	lr

08006f12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f12:	b480      	push	{r7}
 8006f14:	b083      	sub	sp, #12
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bc80      	pop	{r7}
 8006f22:	4770      	bx	lr

08006f24 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bc80      	pop	{r7}
 8006f34:	4770      	bx	lr

08006f36 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f42:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d107      	bne.n	8006f5e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2201      	movs	r2, #1
 8006f52:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f5c:	e02a      	b.n	8006fb4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d107      	bne.n	8006f78 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2201      	movs	r2, #1
 8006f72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f76:	e01d      	b.n	8006fb4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d107      	bne.n	8006f92 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2204      	movs	r2, #4
 8006f86:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f90:	e010      	b.n	8006fb4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d107      	bne.n	8006fac <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2208      	movs	r2, #8
 8006fa0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006faa:	e003      	b.n	8006fb4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006fb4:	68f8      	ldr	r0, [r7, #12]
 8006fb6:	f7ff ffb5 	bl	8006f24 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	771a      	strb	r2, [r3, #28]
}
 8006fc0:	bf00      	nop
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d10b      	bne.n	8006ff8 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d136      	bne.n	800705c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ff6:	e031      	b.n	800705c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d10b      	bne.n	800701a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2202      	movs	r2, #2
 8007006:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d125      	bne.n	800705c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007018:	e020      	b.n	800705c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	429a      	cmp	r2, r3
 8007022:	d10b      	bne.n	800703c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2204      	movs	r2, #4
 8007028:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	699b      	ldr	r3, [r3, #24]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d114      	bne.n	800705c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800703a:	e00f      	b.n	800705c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	429a      	cmp	r2, r3
 8007044:	d10a      	bne.n	800705c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2208      	movs	r2, #8
 800704a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	699b      	ldr	r3, [r3, #24]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d103      	bne.n	800705c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f7fb fd39 	bl	8002ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	771a      	strb	r2, [r3, #28]
}
 8007068:	bf00      	nop
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	429a      	cmp	r2, r3
 8007086:	d103      	bne.n	8007090 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	771a      	strb	r2, [r3, #28]
 800708e:	e019      	b.n	80070c4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	429a      	cmp	r2, r3
 8007098:	d103      	bne.n	80070a2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2202      	movs	r2, #2
 800709e:	771a      	strb	r2, [r3, #28]
 80070a0:	e010      	b.n	80070c4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d103      	bne.n	80070b4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2204      	movs	r2, #4
 80070b0:	771a      	strb	r2, [r3, #28]
 80070b2:	e007      	b.n	80070c4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d102      	bne.n	80070c4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2208      	movs	r2, #8
 80070c2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f7ff ff1b 	bl	8006f00 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	771a      	strb	r2, [r3, #28]
}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a33      	ldr	r2, [pc, #204]	; (80071b8 <TIM_Base_SetConfig+0xe0>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d013      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a32      	ldr	r2, [pc, #200]	; (80071bc <TIM_Base_SetConfig+0xe4>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d00f      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070fe:	d00b      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a2f      	ldr	r2, [pc, #188]	; (80071c0 <TIM_Base_SetConfig+0xe8>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d007      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a2e      	ldr	r2, [pc, #184]	; (80071c4 <TIM_Base_SetConfig+0xec>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d003      	beq.n	8007118 <TIM_Base_SetConfig+0x40>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a2d      	ldr	r2, [pc, #180]	; (80071c8 <TIM_Base_SetConfig+0xf0>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d108      	bne.n	800712a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800711e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	4313      	orrs	r3, r2
 8007128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a22      	ldr	r2, [pc, #136]	; (80071b8 <TIM_Base_SetConfig+0xe0>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d013      	beq.n	800715a <TIM_Base_SetConfig+0x82>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a21      	ldr	r2, [pc, #132]	; (80071bc <TIM_Base_SetConfig+0xe4>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d00f      	beq.n	800715a <TIM_Base_SetConfig+0x82>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007140:	d00b      	beq.n	800715a <TIM_Base_SetConfig+0x82>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a1e      	ldr	r2, [pc, #120]	; (80071c0 <TIM_Base_SetConfig+0xe8>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d007      	beq.n	800715a <TIM_Base_SetConfig+0x82>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a1d      	ldr	r2, [pc, #116]	; (80071c4 <TIM_Base_SetConfig+0xec>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d003      	beq.n	800715a <TIM_Base_SetConfig+0x82>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a1c      	ldr	r2, [pc, #112]	; (80071c8 <TIM_Base_SetConfig+0xf0>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d108      	bne.n	800716c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	4313      	orrs	r3, r2
 800716a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	689a      	ldr	r2, [r3, #8]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a09      	ldr	r2, [pc, #36]	; (80071b8 <TIM_Base_SetConfig+0xe0>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d003      	beq.n	80071a0 <TIM_Base_SetConfig+0xc8>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a08      	ldr	r2, [pc, #32]	; (80071bc <TIM_Base_SetConfig+0xe4>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d103      	bne.n	80071a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	691a      	ldr	r2, [r3, #16]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	615a      	str	r2, [r3, #20]
}
 80071ae:	bf00      	nop
 80071b0:	3714      	adds	r7, #20
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bc80      	pop	{r7}
 80071b6:	4770      	bx	lr
 80071b8:	40012c00 	.word	0x40012c00
 80071bc:	40013400 	.word	0x40013400
 80071c0:	40000400 	.word	0x40000400
 80071c4:	40000800 	.word	0x40000800
 80071c8:	40000c00 	.word	0x40000c00

080071cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	f023 0201 	bic.w	r2, r3, #1
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f023 0303 	bic.w	r3, r3, #3
 8007202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	4313      	orrs	r3, r2
 800720c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f023 0302 	bic.w	r3, r3, #2
 8007214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a20      	ldr	r2, [pc, #128]	; (80072a4 <TIM_OC1_SetConfig+0xd8>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d003      	beq.n	8007230 <TIM_OC1_SetConfig+0x64>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a1f      	ldr	r2, [pc, #124]	; (80072a8 <TIM_OC1_SetConfig+0xdc>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d10c      	bne.n	800724a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f023 0308 	bic.w	r3, r3, #8
 8007236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	4313      	orrs	r3, r2
 8007240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f023 0304 	bic.w	r3, r3, #4
 8007248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a15      	ldr	r2, [pc, #84]	; (80072a4 <TIM_OC1_SetConfig+0xd8>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d003      	beq.n	800725a <TIM_OC1_SetConfig+0x8e>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a14      	ldr	r2, [pc, #80]	; (80072a8 <TIM_OC1_SetConfig+0xdc>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d111      	bne.n	800727e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	695b      	ldr	r3, [r3, #20]
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	4313      	orrs	r3, r2
 8007272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	699b      	ldr	r3, [r3, #24]
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	4313      	orrs	r3, r2
 800727c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	693a      	ldr	r2, [r7, #16]
 8007282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	697a      	ldr	r2, [r7, #20]
 8007296:	621a      	str	r2, [r3, #32]
}
 8007298:	bf00      	nop
 800729a:	371c      	adds	r7, #28
 800729c:	46bd      	mov	sp, r7
 800729e:	bc80      	pop	{r7}
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	40012c00 	.word	0x40012c00
 80072a8:	40013400 	.word	0x40013400

080072ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b087      	sub	sp, #28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a1b      	ldr	r3, [r3, #32]
 80072ba:	f023 0210 	bic.w	r2, r3, #16
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a1b      	ldr	r3, [r3, #32]
 80072c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	699b      	ldr	r3, [r3, #24]
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	021b      	lsls	r3, r3, #8
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f023 0320 	bic.w	r3, r3, #32
 80072f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	011b      	lsls	r3, r3, #4
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4313      	orrs	r3, r2
 8007302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a21      	ldr	r2, [pc, #132]	; (800738c <TIM_OC2_SetConfig+0xe0>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d003      	beq.n	8007314 <TIM_OC2_SetConfig+0x68>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a20      	ldr	r2, [pc, #128]	; (8007390 <TIM_OC2_SetConfig+0xe4>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d10d      	bne.n	8007330 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800731a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	011b      	lsls	r3, r3, #4
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	4313      	orrs	r3, r2
 8007326:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800732e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a16      	ldr	r2, [pc, #88]	; (800738c <TIM_OC2_SetConfig+0xe0>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d003      	beq.n	8007340 <TIM_OC2_SetConfig+0x94>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a15      	ldr	r2, [pc, #84]	; (8007390 <TIM_OC2_SetConfig+0xe4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d113      	bne.n	8007368 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007346:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800734e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	4313      	orrs	r3, r2
 800735a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	4313      	orrs	r3, r2
 8007366:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685a      	ldr	r2, [r3, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	621a      	str	r2, [r3, #32]
}
 8007382:	bf00      	nop
 8007384:	371c      	adds	r7, #28
 8007386:	46bd      	mov	sp, r7
 8007388:	bc80      	pop	{r7}
 800738a:	4770      	bx	lr
 800738c:	40012c00 	.word	0x40012c00
 8007390:	40013400 	.word	0x40013400

08007394 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007394:	b480      	push	{r7}
 8007396:	b087      	sub	sp, #28
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f023 0303 	bic.w	r3, r3, #3
 80073ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	021b      	lsls	r3, r3, #8
 80073e4:	697a      	ldr	r2, [r7, #20]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a21      	ldr	r2, [pc, #132]	; (8007474 <TIM_OC3_SetConfig+0xe0>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d003      	beq.n	80073fa <TIM_OC3_SetConfig+0x66>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a20      	ldr	r2, [pc, #128]	; (8007478 <TIM_OC3_SetConfig+0xe4>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d10d      	bne.n	8007416 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007400:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	021b      	lsls	r3, r3, #8
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	4313      	orrs	r3, r2
 800740c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007414:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a16      	ldr	r2, [pc, #88]	; (8007474 <TIM_OC3_SetConfig+0xe0>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d003      	beq.n	8007426 <TIM_OC3_SetConfig+0x92>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a15      	ldr	r2, [pc, #84]	; (8007478 <TIM_OC3_SetConfig+0xe4>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d113      	bne.n	800744e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800742c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	011b      	lsls	r3, r3, #4
 800743c:	693a      	ldr	r2, [r7, #16]
 800743e:	4313      	orrs	r3, r2
 8007440:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	011b      	lsls	r3, r3, #4
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	4313      	orrs	r3, r2
 800744c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	697a      	ldr	r2, [r7, #20]
 8007466:	621a      	str	r2, [r3, #32]
}
 8007468:	bf00      	nop
 800746a:	371c      	adds	r7, #28
 800746c:	46bd      	mov	sp, r7
 800746e:	bc80      	pop	{r7}
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	40012c00 	.word	0x40012c00
 8007478:	40013400 	.word	0x40013400

0800747c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800747c:	b480      	push	{r7}
 800747e:	b087      	sub	sp, #28
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a1b      	ldr	r3, [r3, #32]
 800748a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	021b      	lsls	r3, r3, #8
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	4313      	orrs	r3, r2
 80074be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	031b      	lsls	r3, r3, #12
 80074ce:	693a      	ldr	r2, [r7, #16]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a11      	ldr	r2, [pc, #68]	; (800751c <TIM_OC4_SetConfig+0xa0>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d003      	beq.n	80074e4 <TIM_OC4_SetConfig+0x68>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a10      	ldr	r2, [pc, #64]	; (8007520 <TIM_OC4_SetConfig+0xa4>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d109      	bne.n	80074f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	695b      	ldr	r3, [r3, #20]
 80074f0:	019b      	lsls	r3, r3, #6
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	697a      	ldr	r2, [r7, #20]
 80074fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	693a      	ldr	r2, [r7, #16]
 8007510:	621a      	str	r2, [r3, #32]
}
 8007512:	bf00      	nop
 8007514:	371c      	adds	r7, #28
 8007516:	46bd      	mov	sp, r7
 8007518:	bc80      	pop	{r7}
 800751a:	4770      	bx	lr
 800751c:	40012c00 	.word	0x40012c00
 8007520:	40013400 	.word	0x40013400

08007524 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007524:	b480      	push	{r7}
 8007526:	b087      	sub	sp, #28
 8007528:	af00      	add	r7, sp, #0
 800752a:	60f8      	str	r0, [r7, #12]
 800752c:	60b9      	str	r1, [r7, #8]
 800752e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6a1b      	ldr	r3, [r3, #32]
 8007534:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6a1b      	ldr	r3, [r3, #32]
 800753a:	f023 0201 	bic.w	r2, r3, #1
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800754e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	011b      	lsls	r3, r3, #4
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	4313      	orrs	r3, r2
 8007558:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	f023 030a 	bic.w	r3, r3, #10
 8007560:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007562:	697a      	ldr	r2, [r7, #20]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	4313      	orrs	r3, r2
 8007568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	693a      	ldr	r2, [r7, #16]
 800756e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	697a      	ldr	r2, [r7, #20]
 8007574:	621a      	str	r2, [r3, #32]
}
 8007576:	bf00      	nop
 8007578:	371c      	adds	r7, #28
 800757a:	46bd      	mov	sp, r7
 800757c:	bc80      	pop	{r7}
 800757e:	4770      	bx	lr

08007580 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6a1b      	ldr	r3, [r3, #32]
 8007590:	f023 0210 	bic.w	r2, r3, #16
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	699b      	ldr	r3, [r3, #24]
 800759c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	031b      	lsls	r3, r3, #12
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80075bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	011b      	lsls	r3, r3, #4
 80075c2:	693a      	ldr	r2, [r7, #16]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	621a      	str	r2, [r3, #32]
}
 80075d4:	bf00      	nop
 80075d6:	371c      	adds	r7, #28
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr

080075de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80075de:	b480      	push	{r7}
 80075e0:	b085      	sub	sp, #20
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
 80075e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075f6:	683a      	ldr	r2, [r7, #0]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	f043 0307 	orr.w	r3, r3, #7
 8007600:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	68fa      	ldr	r2, [r7, #12]
 8007606:	609a      	str	r2, [r3, #8]
}
 8007608:	bf00      	nop
 800760a:	3714      	adds	r7, #20
 800760c:	46bd      	mov	sp, r7
 800760e:	bc80      	pop	{r7}
 8007610:	4770      	bx	lr

08007612 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007612:	b480      	push	{r7}
 8007614:	b087      	sub	sp, #28
 8007616:	af00      	add	r7, sp, #0
 8007618:	60f8      	str	r0, [r7, #12]
 800761a:	60b9      	str	r1, [r7, #8]
 800761c:	607a      	str	r2, [r7, #4]
 800761e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800762c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	021a      	lsls	r2, r3, #8
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	431a      	orrs	r2, r3
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	4313      	orrs	r3, r2
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	4313      	orrs	r3, r2
 800763e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	697a      	ldr	r2, [r7, #20]
 8007644:	609a      	str	r2, [r3, #8]
}
 8007646:	bf00      	nop
 8007648:	371c      	adds	r7, #28
 800764a:	46bd      	mov	sp, r7
 800764c:	bc80      	pop	{r7}
 800764e:	4770      	bx	lr

08007650 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007650:	b480      	push	{r7}
 8007652:	b087      	sub	sp, #28
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	f003 031f 	and.w	r3, r3, #31
 8007662:	2201      	movs	r2, #1
 8007664:	fa02 f303 	lsl.w	r3, r2, r3
 8007668:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6a1a      	ldr	r2, [r3, #32]
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	43db      	mvns	r3, r3
 8007672:	401a      	ands	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6a1a      	ldr	r2, [r3, #32]
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	f003 031f 	and.w	r3, r3, #31
 8007682:	6879      	ldr	r1, [r7, #4]
 8007684:	fa01 f303 	lsl.w	r3, r1, r3
 8007688:	431a      	orrs	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	621a      	str	r2, [r3, #32]
}
 800768e:	bf00      	nop
 8007690:	371c      	adds	r7, #28
 8007692:	46bd      	mov	sp, r7
 8007694:	bc80      	pop	{r7}
 8007696:	4770      	bx	lr

08007698 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d101      	bne.n	80076b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076ac:	2302      	movs	r3, #2
 80076ae:	e050      	b.n	8007752 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	4313      	orrs	r3, r2
 80076e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a1b      	ldr	r2, [pc, #108]	; (800775c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d018      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a19      	ldr	r2, [pc, #100]	; (8007760 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d013      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007706:	d00e      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a15      	ldr	r2, [pc, #84]	; (8007764 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d009      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a14      	ldr	r2, [pc, #80]	; (8007768 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d004      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a12      	ldr	r2, [pc, #72]	; (800776c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d10c      	bne.n	8007740 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800772c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	68ba      	ldr	r2, [r7, #8]
 8007734:	4313      	orrs	r3, r2
 8007736:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68ba      	ldr	r2, [r7, #8]
 800773e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3714      	adds	r7, #20
 8007756:	46bd      	mov	sp, r7
 8007758:	bc80      	pop	{r7}
 800775a:	4770      	bx	lr
 800775c:	40012c00 	.word	0x40012c00
 8007760:	40013400 	.word	0x40013400
 8007764:	40000400 	.word	0x40000400
 8007768:	40000800 	.word	0x40000800
 800776c:	40000c00 	.word	0x40000c00

08007770 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800777a:	2300      	movs	r3, #0
 800777c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007788:	2302      	movs	r3, #2
 800778a:	e03d      	b.n	8007808 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	69db      	ldr	r3, [r3, #28]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3714      	adds	r7, #20
 800780c:	46bd      	mov	sp, r7
 800780e:	bc80      	pop	{r7}
 8007810:	4770      	bx	lr

08007812 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007812:	b480      	push	{r7}
 8007814:	b083      	sub	sp, #12
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800781a:	bf00      	nop
 800781c:	370c      	adds	r7, #12
 800781e:	46bd      	mov	sp, r7
 8007820:	bc80      	pop	{r7}
 8007822:	4770      	bx	lr

08007824 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	bc80      	pop	{r7}
 8007834:	4770      	bx	lr
	...

08007838 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8007838:	b480      	push	{r7}
 800783a:	b087      	sub	sp, #28
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800784c:	683a      	ldr	r2, [r7, #0]
 800784e:	6812      	ldr	r2, [r2, #0]
 8007850:	f023 0101 	bic.w	r1, r3, #1
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	2b08      	cmp	r3, #8
 8007860:	d102      	bne.n	8007868 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007862:	2340      	movs	r3, #64	; 0x40
 8007864:	617b      	str	r3, [r7, #20]
 8007866:	e001      	b.n	800786c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007868:	2300      	movs	r3, #0
 800786a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007878:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800787e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007884:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800788a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007890:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8007896:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800789c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80078a2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80078a8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80078ae:	4313      	orrs	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	699b      	ldr	r3, [r3, #24]
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80078c6:	4b10      	ldr	r3, [pc, #64]	; (8007908 <FSMC_NORSRAM_Init+0xd0>)
 80078c8:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078d0:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80078d8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	43db      	mvns	r3, r3
 80078e8:	ea02 0103 	and.w	r1, r2, r3
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	4319      	orrs	r1, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	371c      	adds	r7, #28
 8007900:	46bd      	mov	sp, r7
 8007902:	bc80      	pop	{r7}
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	0008fb7f 	.word	0x0008fb7f

0800790c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800790c:	b480      	push	{r7}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007922:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	011b      	lsls	r3, r3, #4
 8007930:	431a      	orrs	r2, r3
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	021b      	lsls	r3, r3, #8
 8007938:	431a      	orrs	r2, r3
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	041b      	lsls	r3, r3, #16
 8007940:	431a      	orrs	r2, r3
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	3b01      	subs	r3, #1
 8007948:	051b      	lsls	r3, r3, #20
 800794a:	431a      	orrs	r2, r3
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	695b      	ldr	r3, [r3, #20]
 8007950:	3b02      	subs	r3, #2
 8007952:	061b      	lsls	r3, r3, #24
 8007954:	431a      	orrs	r2, r3
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	4313      	orrs	r3, r2
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	3201      	adds	r2, #1
 8007960:	4319      	orrs	r1, r3
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3714      	adds	r7, #20
 800796e:	46bd      	mov	sp, r7
 8007970:	bc80      	pop	{r7}
 8007972:	4770      	bx	lr

08007974 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
 8007980:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007988:	d11d      	bne.n	80079c6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007992:	4b13      	ldr	r3, [pc, #76]	; (80079e0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007994:	4013      	ands	r3, r2
 8007996:	68ba      	ldr	r2, [r7, #8]
 8007998:	6811      	ldr	r1, [r2, #0]
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	6852      	ldr	r2, [r2, #4]
 800799e:	0112      	lsls	r2, r2, #4
 80079a0:	4311      	orrs	r1, r2
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	6892      	ldr	r2, [r2, #8]
 80079a6:	0212      	lsls	r2, r2, #8
 80079a8:	4311      	orrs	r1, r2
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	6992      	ldr	r2, [r2, #24]
 80079ae:	4311      	orrs	r1, r2
 80079b0:	68ba      	ldr	r2, [r7, #8]
 80079b2:	68d2      	ldr	r2, [r2, #12]
 80079b4:	0412      	lsls	r2, r2, #16
 80079b6:	430a      	orrs	r2, r1
 80079b8:	ea43 0102 	orr.w	r1, r3, r2
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80079c4:	e005      	b.n	80079d2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80079ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	bc80      	pop	{r7}
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	cff00000 	.word	0xcff00000

080079e4 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80079ec:	2300      	movs	r3, #0
 80079ee:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 80079f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d105      	bne.n	8007a04 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 80079f8:	2101      	movs	r1, #1
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f001 f858 	bl	8008ab0 <VL53L1_data_init>
 8007a00:	4603      	mov	r3, r0
 8007a02:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 8007a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d103      	bne.n	8007a14 <VL53L1_DataInit+0x30>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007a14:	2300      	movs	r3, #0
 8007a16:	73bb      	strb	r3, [r7, #14]
 8007a18:	e012      	b.n	8007a40 <VL53L1_DataInit+0x5c>
		if (Status == VL53L1_ERROR_NONE)
 8007a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d112      	bne.n	8007a48 <VL53L1_DataInit+0x64>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8007a22:	7bbb      	ldrb	r3, [r7, #14]
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	2201      	movs	r2, #1
 8007a28:	4619      	mov	r1, r3
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fbcf 	bl	80081ce <VL53L1_SetLimitCheckEnable>
 8007a30:	4603      	mov	r3, r0
 8007a32:	461a      	mov	r2, r3
 8007a34:	7bfb      	ldrb	r3, [r7, #15]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007a3a:	7bbb      	ldrb	r3, [r7, #14]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	73bb      	strb	r3, [r7, #14]
 8007a40:	7bbb      	ldrb	r3, [r7, #14]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d9e9      	bls.n	8007a1a <VL53L1_DataInit+0x36>
 8007a46:	e000      	b.n	8007a4a <VL53L1_DataInit+0x66>
		else
			break;
 8007a48:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 8007a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b084      	sub	sp, #16
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2203      	movs	r2, #3
 8007a66:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8007a6a:	2320      	movs	r3, #32
 8007a6c:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	7bba      	ldrb	r2, [r7, #14]
 8007a72:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 8007a74:	2108      	movs	r1, #8
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f8f5 	bl	8007c66 <VL53L1_SetPresetMode>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2208      	movs	r2, #8
 8007a84:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 8007a88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3710      	adds	r7, #16
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 8007aa0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f005 f83b 	bl	800cb20 <VL53L1_poll_for_boot_completion>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 8007aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
	...

08007abc <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b087      	sub	sp, #28
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	603a      	str	r2, [r7, #0]
 8007ac6:	71fb      	strb	r3, [r7, #7]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007acc:	2300      	movs	r3, #0
 8007ace:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 8007ad0:	4a2a      	ldr	r2, [pc, #168]	; (8007b7c <ComputeDevicePresetMode+0xc0>)
 8007ad2:	f107 0310 	add.w	r3, r7, #16
 8007ad6:	6812      	ldr	r2, [r2, #0]
 8007ad8:	4611      	mov	r1, r2
 8007ada:	8019      	strh	r1, [r3, #0]
 8007adc:	3302      	adds	r3, #2
 8007ade:	0c12      	lsrs	r2, r2, #16
 8007ae0:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 8007ae2:	4a27      	ldr	r2, [pc, #156]	; (8007b80 <ComputeDevicePresetMode+0xc4>)
 8007ae4:	f107 030c 	add.w	r3, r7, #12
 8007ae8:	6812      	ldr	r2, [r2, #0]
 8007aea:	4611      	mov	r1, r2
 8007aec:	8019      	strh	r1, [r3, #0]
 8007aee:	3302      	adds	r3, #2
 8007af0:	0c12      	lsrs	r2, r2, #16
 8007af2:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8007af4:	4a23      	ldr	r2, [pc, #140]	; (8007b84 <ComputeDevicePresetMode+0xc8>)
 8007af6:	f107 0308 	add.w	r3, r7, #8
 8007afa:	6812      	ldr	r2, [r2, #0]
 8007afc:	4611      	mov	r1, r2
 8007afe:	8019      	strh	r1, [r3, #0]
 8007b00:	3302      	adds	r3, #2
 8007b02:	0c12      	lsrs	r2, r2, #16
 8007b04:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 8007b0c:	79bb      	ldrb	r3, [r7, #6]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d002      	beq.n	8007b18 <ComputeDevicePresetMode+0x5c>
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d003      	beq.n	8007b1e <ComputeDevicePresetMode+0x62>
 8007b16:	e005      	b.n	8007b24 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	75bb      	strb	r3, [r7, #22]
		break;
 8007b1c:	e004      	b.n	8007b28 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	75bb      	strb	r3, [r7, #22]
		break;
 8007b22:	e001      	b.n	8007b28 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 8007b24:	2302      	movs	r3, #2
 8007b26:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 8007b28:	79fb      	ldrb	r3, [r7, #7]
 8007b2a:	2b08      	cmp	r3, #8
 8007b2c:	d015      	beq.n	8007b5a <ComputeDevicePresetMode+0x9e>
 8007b2e:	2b08      	cmp	r3, #8
 8007b30:	dc1b      	bgt.n	8007b6a <ComputeDevicePresetMode+0xae>
 8007b32:	2b03      	cmp	r3, #3
 8007b34:	d009      	beq.n	8007b4a <ComputeDevicePresetMode+0x8e>
 8007b36:	2b04      	cmp	r3, #4
 8007b38:	d117      	bne.n	8007b6a <ComputeDevicePresetMode+0xae>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 8007b3a:	7dbb      	ldrb	r3, [r7, #22]
 8007b3c:	3318      	adds	r3, #24
 8007b3e:	443b      	add	r3, r7
 8007b40:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	701a      	strb	r2, [r3, #0]
		break;
 8007b48:	e011      	b.n	8007b6e <ComputeDevicePresetMode+0xb2>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 8007b4a:	7dbb      	ldrb	r3, [r7, #22]
 8007b4c:	3318      	adds	r3, #24
 8007b4e:	443b      	add	r3, r7
 8007b50:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	701a      	strb	r2, [r3, #0]
		break;
 8007b58:	e009      	b.n	8007b6e <ComputeDevicePresetMode+0xb2>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 8007b5a:	7dbb      	ldrb	r3, [r7, #22]
 8007b5c:	3318      	adds	r3, #24
 8007b5e:	443b      	add	r3, r7
 8007b60:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	701a      	strb	r2, [r3, #0]
		break;
 8007b68:	e001      	b.n	8007b6e <ComputeDevicePresetMode+0xb2>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8007b6a:	23f8      	movs	r3, #248	; 0xf8
 8007b6c:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 8007b6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	371c      	adds	r7, #28
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bc80      	pop	{r7}
 8007b7a:	4770      	bx	lr
 8007b7c:	0800ffbc 	.word	0x0800ffbc
 8007b80:	0800ffc0 	.word	0x0800ffc0
 8007b84:	0800ffc4 	.word	0x0800ffc4

08007b88 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 8007b88:	b5b0      	push	{r4, r5, r7, lr}
 8007b8a:	b08e      	sub	sp, #56	; 0x38
 8007b8c:	af04      	add	r7, sp, #16
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	607b      	str	r3, [r7, #4]
 8007b92:	460b      	mov	r3, r1
 8007b94:	72fb      	strb	r3, [r7, #11]
 8007b96:	4613      	mov	r3, r2
 8007b98:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t phasecal_config_timeout_us = 0;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8007bb0:	7afb      	ldrb	r3, [r7, #11]
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d002      	beq.n	8007bbc <SetPresetMode+0x34>
 8007bb6:	7afb      	ldrb	r3, [r7, #11]
 8007bb8:	2b08      	cmp	r3, #8
 8007bba:	d103      	bne.n	8007bc4 <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 8007bbc:	2340      	movs	r3, #64	; 0x40
 8007bbe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007bc2:	e002      	b.n	8007bca <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8007bc4:	2320      	movs	r3, #32
 8007bc6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 8007bca:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8007bce:	7ab9      	ldrb	r1, [r7, #10]
 8007bd0:	7afb      	ldrb	r3, [r7, #11]
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7ff ff72 	bl	8007abc <ComputeDevicePresetMode>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 8007bde:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d112      	bne.n	8007c0c <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 8007be6:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8007bea:	f107 001c 	add.w	r0, r7, #28
 8007bee:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8007bf2:	f107 0314 	add.w	r3, r7, #20
 8007bf6:	9301      	str	r3, [sp, #4]
 8007bf8:	f107 0318 	add.w	r3, r7, #24
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	4603      	mov	r3, r0
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f001 fa11 	bl	8009028 <VL53L1_get_preset_mode_timing_cfg>
 8007c06:	4603      	mov	r3, r0
 8007c08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8007c0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d112      	bne.n	8007c3a <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 8007c14:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8007c18:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 8007c1a:	69fd      	ldr	r5, [r7, #28]
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	6879      	ldr	r1, [r7, #4]
 8007c22:	9102      	str	r1, [sp, #8]
 8007c24:	9201      	str	r2, [sp, #4]
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	462b      	mov	r3, r5
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	4601      	mov	r1, r0
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f001 faa4 	bl	800917c <VL53L1_set_preset_mode>
 8007c34:	4603      	mov	r3, r0
 8007c36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8007c3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d103      	bne.n	8007c4a <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007c48:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 8007c4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d103      	bne.n	8007c5a <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	7afa      	ldrb	r2, [r7, #11]
 8007c56:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 8007c5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3728      	adds	r7, #40	; 0x28
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bdb0      	pop	{r4, r5, r7, pc}

08007c66 <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b084      	sub	sp, #16
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
 8007c6e:	460b      	mov	r3, r1
 8007c70:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007c72:	2300      	movs	r3, #0
 8007c74:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 8007c76:	2303      	movs	r3, #3
 8007c78:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f003 fd92 	bl	800b7a4 <VL53L1_low_power_auto_data_init>
 8007c80:	4603      	mov	r3, r0
 8007c82:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 8007c84:	7bba      	ldrb	r2, [r7, #14]
 8007c86:	78f9      	ldrb	r1, [r7, #3]
 8007c88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f7ff ff7b 	bl	8007b88 <SetPresetMode>
 8007c92:	4603      	mov	r3, r0
 8007c94:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 8007c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d117      	bne.n	8007cce <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8007c9e:	78fb      	ldrb	r3, [r7, #3]
 8007ca0:	2b04      	cmp	r3, #4
 8007ca2:	d005      	beq.n	8007cb0 <VL53L1_SetPresetMode+0x4a>
 8007ca4:	78fb      	ldrb	r3, [r7, #3]
 8007ca6:	2b03      	cmp	r3, #3
 8007ca8:	d002      	beq.n	8007cb0 <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8007caa:	78fb      	ldrb	r3, [r7, #3]
 8007cac:	2b08      	cmp	r3, #8
 8007cae:	d107      	bne.n	8007cc0 <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8007cb0:	f24a 0128 	movw	r1, #41000	; 0xa028
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 f891 	bl	8007ddc <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	73fb      	strb	r3, [r7, #15]
 8007cbe:	e006      	b.n	8007cce <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8007cc0:	f248 2135 	movw	r1, #33333	; 0x8235
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 f889 	bl	8007ddc <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8007cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d106      	bne.n	8007ce4 <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8007cd6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa0a 	bl	80080f4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b088      	sub	sp, #32
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 8007d00:	2300      	movs	r3, #0
 8007d02:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8007d04:	2300      	movs	r3, #0
 8007d06:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8007d12:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8007d14:	78fb      	ldrb	r3, [r7, #3]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d008      	beq.n	8007d2c <VL53L1_SetDistanceMode+0x3c>
 8007d1a:	78fb      	ldrb	r3, [r7, #3]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d005      	beq.n	8007d2c <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 8007d20:	78fb      	ldrb	r3, [r7, #3]
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	d002      	beq.n	8007d2c <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 8007d26:	f06f 0303 	mvn.w	r3, #3
 8007d2a:	e052      	b.n	8007dd2 <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 8007d2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d107      	bne.n	8007d44 <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 8007d34:	f107 0308 	add.w	r3, r7, #8
 8007d38:	4619      	mov	r1, r3
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f001 f91e 	bl	8008f7c <VL53L1_get_user_zone>
 8007d40:	4603      	mov	r3, r0
 8007d42:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8007d4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10a      	bne.n	8007d68 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8007d52:	f107 0314 	add.w	r3, r7, #20
 8007d56:	f107 0210 	add.w	r2, r7, #16
 8007d5a:	f107 010c 	add.w	r1, r7, #12
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f001 f848 	bl	8008df4 <VL53L1_get_timeouts_us>
 8007d64:	4603      	mov	r3, r0
 8007d66:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 8007d68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d107      	bne.n	8007d80 <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 8007d70:	78fa      	ldrb	r2, [r7, #3]
 8007d72:	7fb9      	ldrb	r1, [r7, #30]
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff ff06 	bl	8007b88 <SetPresetMode>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 8007d80:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d103      	bne.n	8007d90 <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	78fa      	ldrb	r2, [r7, #3]
 8007d8c:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8007d90:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10e      	bne.n	8007db6 <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8007d98:	68f9      	ldr	r1, [r7, #12]
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fff0 	bl	8008d84 <VL53L1_set_timeouts_us>
 8007da4:	4603      	mov	r3, r0
 8007da6:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 8007da8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d102      	bne.n	8007db6 <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 8007db6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d107      	bne.n	8007dce <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8007dbe:	f107 0308 	add.w	r3, r7, #8
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f001 f8b6 	bl	8008f36 <VL53L1_set_user_zone>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 8007dce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3720      	adds	r7, #32
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
	...

08007ddc <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b08c      	sub	sp, #48	; 0x30
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007de6:	2300      	movs	r3, #0
 8007de8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 8007dec:	2300      	movs	r3, #0
 8007dee:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 8007df0:	2300      	movs	r3, #0
 8007df2:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 8007df4:	2300      	movs	r3, #0
 8007df6:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8007e00:	4b64      	ldr	r3, [pc, #400]	; (8007f94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 8007e02:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	4a64      	ldr	r2, [pc, #400]	; (8007f98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d902      	bls.n	8007e12 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8007e0c:	23fc      	movs	r3, #252	; 0xfc
 8007e0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 8007e12:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d109      	bne.n	8007e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8007e1a:	f107 031a 	add.w	r3, r7, #26
 8007e1e:	461a      	mov	r2, r3
 8007e20:	2105      	movs	r1, #5
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 fa8c 	bl	8008340 <VL53L1_GetSequenceStepEnable>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8007e2e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d109      	bne.n	8007e4a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8007e36:	f107 0319 	add.w	r3, r7, #25
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	2106      	movs	r1, #6
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fa7e 	bl	8008340 <VL53L1_GetSequenceStepEnable>
 8007e44:	4603      	mov	r3, r0
 8007e46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8007e4a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10b      	bne.n	8007e6a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 8007e52:	f107 0314 	add.w	r3, r7, #20
 8007e56:	f107 0210 	add.w	r2, r7, #16
 8007e5a:	f107 010c 	add.w	r1, r7, #12
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 ffc8 	bl	8008df4 <VL53L1_get_timeouts_us>
 8007e64:	4603      	mov	r3, r0
 8007e66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 8007e6a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	f040 8081 	bne.w	8007f76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8007e7a:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 8007e80:	2301      	movs	r3, #1
 8007e82:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 8007e84:	7efb      	ldrb	r3, [r7, #27]
 8007e86:	2b08      	cmp	r3, #8
 8007e88:	d026      	beq.n	8007ed8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 8007e8a:	2b08      	cmp	r3, #8
 8007e8c:	dc43      	bgt.n	8007f16 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 8007e8e:	2b03      	cmp	r3, #3
 8007e90:	d00f      	beq.n	8007eb2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 8007e92:	2b04      	cmp	r3, #4
 8007e94:	d13f      	bne.n	8007f16 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8007e96:	7ebb      	ldrb	r3, [r7, #26]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d002      	beq.n	8007ea2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 8007e9c:	7e7b      	ldrb	r3, [r7, #25]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d103      	bne.n	8007eaa <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 8007ea2:	f241 3388 	movw	r3, #5000	; 0x1388
 8007ea6:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 8007ea8:	e038      	b.n	8007f1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 8007eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007eae:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8007eb0:	e034      	b.n	8007f1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	005b      	lsls	r3, r3, #1
 8007eb6:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8007eb8:	7ebb      	ldrb	r3, [r7, #26]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d002      	beq.n	8007ec4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 8007ebe:	7e7b      	ldrb	r3, [r7, #25]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d103      	bne.n	8007ecc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 8007ec4:	f246 73e8 	movw	r3, #26600	; 0x67e8
 8007ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007eca:	e002      	b.n	8007ed2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 8007ecc:	f245 4360 	movw	r3, #21600	; 0x5460
 8007ed0:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 8007ed2:	2302      	movs	r3, #2
 8007ed4:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8007ed6:	e021      	b.n	8007f1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	005b      	lsls	r3, r3, #1
 8007edc:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8007ede:	23f5      	movs	r3, #245	; 0xf5
 8007ee0:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 8007ee2:	f107 0308 	add.w	r3, r7, #8
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	f248 0136 	movw	r1, #32822	; 0x8036
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 ffef 	bl	8009ed0 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	dd07      	ble.n	8007f08 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	22f5      	movs	r2, #245	; 0xf5
 8007efc:	fb02 f303 	mul.w	r3, r2, r3
 8007f00:	461a      	mov	r2, r3
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	4413      	add	r3, r2
 8007f06:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8007f08:	6a3b      	ldr	r3, [r7, #32]
 8007f0a:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 8007f0e:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 8007f10:	2302      	movs	r3, #2
 8007f12:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8007f14:	e002      	b.n	8007f1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8007f16:	23f8      	movs	r3, #248	; 0xf8
 8007f18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8007f1c:	683a      	ldr	r2, [r7, #0]
 8007f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d803      	bhi.n	8007f2c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8007f24:	23fc      	movs	r3, #252	; 0xfc
 8007f26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007f2a:	e003      	b.n	8007f34 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 8007f2c:	683a      	ldr	r2, [r7, #0]
 8007f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f30:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8007f32:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 8007f34:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d11c      	bne.n	8007f76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	69fa      	ldr	r2, [r7, #28]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d203      	bcs.n	8007f4c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8007f44:	23fc      	movs	r3, #252	; 0xfc
 8007f46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007f4a:	e00d      	b.n	8007f68 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 8007f4c:	697a      	ldr	r2, [r7, #20]
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f54:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 8007f56:	68f9      	ldr	r1, [r7, #12]
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 ff11 	bl	8008d84 <VL53L1_set_timeouts_us>
 8007f62:	4603      	mov	r3, r0
 8007f64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 8007f68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d102      	bne.n	8007f76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 8007f70:	697a      	ldr	r2, [r7, #20]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 8007f76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d103      	bne.n	8007f86 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007f86:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3730      	adds	r7, #48	; 0x30
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	00086470 	.word	0x00086470
 8007f98:	00989680 	.word	0x00989680

08007f9c <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b08c      	sub	sp, #48	; 0x30
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 8007fac:	2300      	movs	r3, #0
 8007fae:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 8007fca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d109      	bne.n	8007fe6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8007fd2:	f107 031b 	add.w	r3, r7, #27
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	2105      	movs	r1, #5
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 f9b0 	bl	8008340 <VL53L1_GetSequenceStepEnable>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 8007fe6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d109      	bne.n	8008002 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8007fee:	f107 031a 	add.w	r3, r7, #26
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	2106      	movs	r1, #6
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f9a2 	bl	8008340 <VL53L1_GetSequenceStepEnable>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 8008002:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10b      	bne.n	8008022 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 800800a:	f107 0310 	add.w	r3, r7, #16
 800800e:	f107 0214 	add.w	r2, r7, #20
 8008012:	f107 010c 	add.w	r1, r7, #12
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 feec 	bl	8008df4 <VL53L1_get_timeouts_us>
 800801c:	4603      	mov	r3, r0
 800801e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 8008022:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008026:	2b00      	cmp	r3, #0
 8008028:	d156      	bne.n	80080d8 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13c>
		PresetMode = VL53L1DevDataGet(Dev,
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8008030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 8008034:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008038:	2b08      	cmp	r3, #8
 800803a:	d02a      	beq.n	8008092 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 800803c:	2b08      	cmp	r3, #8
 800803e:	dc47      	bgt.n	80080d0 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 8008040:	2b03      	cmp	r3, #3
 8008042:	d012      	beq.n	800806a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 8008044:	2b04      	cmp	r3, #4
 8008046:	d143      	bne.n	80080d0 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8008048:	7efb      	ldrb	r3, [r7, #27]
 800804a:	2b01      	cmp	r3, #1
 800804c:	d002      	beq.n	8008054 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 800804e:	7ebb      	ldrb	r3, [r7, #26]
 8008050:	2b01      	cmp	r3, #1
 8008052:	d105      	bne.n	8008060 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800805a:	3308      	adds	r3, #8
 800805c:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 800805e:	e03c      	b.n	80080da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8008066:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8008068:	e037      	b.n	80080da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800806a:	7efb      	ldrb	r3, [r7, #27]
 800806c:	2b01      	cmp	r3, #1
 800806e:	d002      	beq.n	8008076 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 8008070:	7ebb      	ldrb	r3, [r7, #26]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d106      	bne.n	8008084 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 800807c:	3334      	adds	r3, #52	; 0x34
 800807e:	005b      	lsls	r3, r3, #1
 8008080:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 8008082:	e02a      	b.n	80080da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 800808a:	3330      	adds	r3, #48	; 0x30
 800808c:	005b      	lsls	r3, r3, #1
 800808e:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8008090:	e023      	b.n	80080da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8008092:	23f5      	movs	r3, #245	; 0xf5
 8008094:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 8008096:	f107 0308 	add.w	r3, r7, #8
 800809a:	461a      	mov	r2, r3
 800809c:	f248 0136 	movw	r1, #32822	; 0x8036
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f001 ff15 	bl	8009ed0 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	dd07      	ble.n	80080bc <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	22f5      	movs	r2, #245	; 0xf5
 80080b0:	fb02 f303 	mul.w	r3, r2, r3
 80080b4:	461a      	mov	r2, r3
 80080b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b8:	4413      	add	r3, r2
 80080ba:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 80080bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080be:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 80080c2:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	005b      	lsls	r3, r3, #1
 80080c8:	69fa      	ldr	r2, [r7, #28]
 80080ca:	4413      	add	r3, r2
 80080cc:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 80080ce:	e004      	b.n	80080da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 80080d0:	23f8      	movs	r3, #248	; 0xf8
 80080d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80080d6:	e000      	b.n	80080da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
		}
	}
 80080d8:	bf00      	nop
	if (Status == VL53L1_ERROR_NONE)
 80080da:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d102      	bne.n	80080e8 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x14c>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080e6:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80080e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3730      	adds	r7, #48	; 0x30
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80080fe:	2300      	movs	r3, #0
 8008100:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	019b      	lsls	r3, r3, #6
 800810a:	4a09      	ldr	r2, [pc, #36]	; (8008130 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 800810c:	fba2 2303 	umull	r2, r3, r2, r3
 8008110:	099b      	lsrs	r3, r3, #6
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	4413      	add	r3, r2
 8008116:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8008118:	68b9      	ldr	r1, [r7, #8]
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fde5 	bl	8008cea <VL53L1_set_inter_measurement_period_ms>
 8008120:	4603      	mov	r3, r0
 8008122:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 8008124:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3710      	adds	r7, #16
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	10624dd3 	.word	0x10624dd3

08008134 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800813e:	2300      	movs	r3, #0
 8008140:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 8008142:	f107 0308 	add.w	r3, r7, #8
 8008146:	4619      	mov	r1, r3
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 fdf6 	bl	8008d3a <VL53L1_get_inter_measurement_period_ms>
 800814e:	4603      	mov	r3, r0
 8008150:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	019b      	lsls	r3, r3, #6
 8008158:	4907      	ldr	r1, [pc, #28]	; (8008178 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 800815a:	fba1 1303 	umull	r1, r3, r1, r3
 800815e:	099b      	lsrs	r3, r3, #6
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 800816a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	10624dd3 	.word	0x10624dd3

0800817c <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	460b      	mov	r3, r1
 8008186:	607a      	str	r2, [r7, #4]
 8008188:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800818a:	2300      	movs	r3, #0
 800818c:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800818e:	897b      	ldrh	r3, [r7, #10]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d002      	beq.n	800819a <SetLimitValue+0x1e>
 8008194:	2b01      	cmp	r3, #1
 8008196:	d009      	beq.n	80081ac <SetLimitValue+0x30>
 8008198:	e011      	b.n	80081be <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	0b9b      	lsrs	r3, r3, #14
 800819e:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 80081a0:	8abb      	ldrh	r3, [r7, #20]
 80081a2:	4619      	mov	r1, r3
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f001 f974 	bl	8009492 <VL53L1_set_lite_sigma_threshold>
		break;
 80081aa:	e00a      	b.n	80081c2 <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	0a5b      	lsrs	r3, r3, #9
 80081b0:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 80081b2:	8abb      	ldrh	r3, [r7, #20]
 80081b4:	4619      	mov	r1, r3
 80081b6:	68f8      	ldr	r0, [r7, #12]
 80081b8:	f001 f995 	bl	80094e6 <VL53L1_set_lite_min_count_rate>
		break;
 80081bc:	e001      	b.n	80081c2 <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80081be:	23fc      	movs	r3, #252	; 0xfc
 80081c0:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80081c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b084      	sub	sp, #16
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
 80081d6:	460b      	mov	r3, r1
 80081d8:	807b      	strh	r3, [r7, #2]
 80081da:	4613      	mov	r3, r2
 80081dc:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80081de:	2300      	movs	r3, #0
 80081e0:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 80081e6:	887b      	ldrh	r3, [r7, #2]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d902      	bls.n	80081f2 <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80081ec:	23fc      	movs	r3, #252	; 0xfc
 80081ee:	73fb      	strb	r3, [r7, #15]
 80081f0:	e014      	b.n	800821c <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 80081f2:	787b      	ldrb	r3, [r7, #1]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d102      	bne.n	80081fe <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 80081f8:	2300      	movs	r3, #0
 80081fa:	60bb      	str	r3, [r7, #8]
 80081fc:	e006      	b.n	800820c <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80081fe:	887b      	ldrh	r3, [r7, #2]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	33e0      	adds	r3, #224	; 0xe0
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	4413      	add	r3, r2
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 800820c:	887b      	ldrh	r3, [r7, #2]
 800820e:	68ba      	ldr	r2, [r7, #8]
 8008210:	4619      	mov	r1, r3
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f7ff ffb2 	bl	800817c <SetLimitValue>
 8008218:	4603      	mov	r3, r0
 800821a:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 800821c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d10c      	bne.n	800823e <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8008224:	787b      	ldrb	r3, [r7, #1]
 8008226:	2b00      	cmp	r3, #0
 8008228:	bf14      	ite	ne
 800822a:	2301      	movne	r3, #1
 800822c:	2300      	moveq	r3, #0
 800822e:	b2da      	uxtb	r2, r3
 8008230:	887b      	ldrh	r3, [r7, #2]
 8008232:	4611      	mov	r1, r2
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	4413      	add	r3, r2
 8008238:	460a      	mov	r2, r1
 800823a:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 800823e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008242:	4618      	mov	r0, r3
 8008244:	3710      	adds	r7, #16
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800824a:	b480      	push	{r7}
 800824c:	b087      	sub	sp, #28
 800824e:	af00      	add	r7, sp, #0
 8008250:	60f8      	str	r0, [r7, #12]
 8008252:	460b      	mov	r3, r1
 8008254:	607a      	str	r2, [r7, #4]
 8008256:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008258:	2300      	movs	r3, #0
 800825a:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800825c:	897b      	ldrh	r3, [r7, #10]
 800825e:	2b01      	cmp	r3, #1
 8008260:	d905      	bls.n	800826e <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8008262:	23fc      	movs	r3, #252	; 0xfc
 8008264:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	701a      	strb	r2, [r3, #0]
 800826c:	e008      	b.n	8008280 <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800826e:	897b      	ldrh	r3, [r7, #10]
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	4413      	add	r3, r2
 8008274:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8008278:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	7dba      	ldrb	r2, [r7, #22]
 800827e:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8008280:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008284:	4618      	mov	r0, r3
 8008286:	371c      	adds	r7, #28
 8008288:	46bd      	mov	sp, r7
 800828a:	bc80      	pop	{r7}
 800828c:	4770      	bx	lr

0800828e <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b088      	sub	sp, #32
 8008292:	af00      	add	r7, sp, #0
 8008294:	60f8      	str	r0, [r7, #12]
 8008296:	460b      	mov	r3, r1
 8008298:	607a      	str	r2, [r7, #4]
 800829a:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800829c:	2300      	movs	r3, #0
 800829e:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 80082a0:	2300      	movs	r3, #0
 80082a2:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80082a4:	897b      	ldrh	r3, [r7, #10]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d002      	beq.n	80082b0 <VL53L1_GetLimitCheckValue+0x22>
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d00c      	beq.n	80082c8 <VL53L1_GetLimitCheckValue+0x3a>
 80082ae:	e017      	b.n	80082e0 <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 80082b0:	f107 0314 	add.w	r3, r7, #20
 80082b4:	4619      	mov	r1, r3
 80082b6:	68f8      	ldr	r0, [r7, #12]
 80082b8:	f001 f8d6 	bl	8009468 <VL53L1_get_lite_sigma_threshold>
 80082bc:	4603      	mov	r3, r0
 80082be:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 80082c0:	8abb      	ldrh	r3, [r7, #20]
 80082c2:	039b      	lsls	r3, r3, #14
 80082c4:	61bb      	str	r3, [r7, #24]
		break;
 80082c6:	e00d      	b.n	80082e4 <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 80082c8:	f107 0316 	add.w	r3, r7, #22
 80082cc:	4619      	mov	r1, r3
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f001 f8f4 	bl	80094bc <VL53L1_get_lite_min_count_rate>
 80082d4:	4603      	mov	r3, r0
 80082d6:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 80082d8:	8afb      	ldrh	r3, [r7, #22]
 80082da:	025b      	lsls	r3, r3, #9
 80082dc:	61bb      	str	r3, [r7, #24]
		break;
 80082de:	e001      	b.n	80082e4 <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80082e0:	23fc      	movs	r3, #252	; 0xfc
 80082e2:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 80082e4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d123      	bne.n	8008334 <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d110      	bne.n	8008314 <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 80082f2:	897b      	ldrh	r3, [r7, #10]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	33e0      	adds	r3, #224	; 0xe0
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	4413      	add	r3, r2
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	69ba      	ldr	r2, [r7, #24]
 8008304:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8008306:	897b      	ldrh	r3, [r7, #10]
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	4413      	add	r3, r2
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 8008312:	e00f      	b.n	8008334 <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	69ba      	ldr	r2, [r7, #24]
 8008318:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800831a:	897b      	ldrh	r3, [r7, #10]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	33e0      	adds	r3, #224	; 0xe0
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	4413      	add	r3, r2
 8008324:	69ba      	ldr	r2, [r7, #24]
 8008326:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8008328:	897b      	ldrh	r3, [r7, #10]
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	4413      	add	r3, r2
 800832e:	2201      	movs	r2, #1
 8008330:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 8008334:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008338:	4618      	mov	r0, r3
 800833a:	3720      	adds	r7, #32
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b086      	sub	sp, #24
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	460b      	mov	r3, r1
 800834a:	607a      	str	r2, [r7, #4]
 800834c:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800834e:	2300      	movs	r3, #0
 8008350:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8008352:	7afb      	ldrb	r3, [r7, #11]
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	4619      	mov	r1, r3
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f000 fdb6 	bl	8008eca <VL53L1_get_sequence_config_bit>
 800835e:	4603      	mov	r3, r0
 8008360:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 8008362:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008366:	4618      	mov	r0, r3
 8008368:	3718      	adds	r7, #24
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
	...

08008370 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b086      	sub	sp, #24
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008378:	2300      	movs	r3, #0
 800837a:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	789b      	ldrb	r3, [r3, #2]
 8008380:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 8008382:	7dbb      	ldrb	r3, [r7, #22]
 8008384:	2b40      	cmp	r3, #64	; 0x40
 8008386:	d002      	beq.n	800838e <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 fa69 	bl	8008860 <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 8008394:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 8008396:	7d7b      	ldrb	r3, [r7, #21]
 8008398:	2b63      	cmp	r3, #99	; 0x63
 800839a:	dc12      	bgt.n	80083c2 <VL53L1_StartMeasurement+0x52>
 800839c:	2b62      	cmp	r3, #98	; 0x62
 800839e:	da0d      	bge.n	80083bc <VL53L1_StartMeasurement+0x4c>
 80083a0:	2b05      	cmp	r3, #5
 80083a2:	dc0e      	bgt.n	80083c2 <VL53L1_StartMeasurement+0x52>
 80083a4:	2b04      	cmp	r3, #4
 80083a6:	da09      	bge.n	80083bc <VL53L1_StartMeasurement+0x4c>
 80083a8:	2b02      	cmp	r3, #2
 80083aa:	dc02      	bgt.n	80083b2 <VL53L1_StartMeasurement+0x42>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	da05      	bge.n	80083bc <VL53L1_StartMeasurement+0x4c>
 80083b0:	e007      	b.n	80083c2 <VL53L1_StartMeasurement+0x52>
 80083b2:	2b03      	cmp	r3, #3
 80083b4:	d105      	bne.n	80083c2 <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 80083b6:	2300      	movs	r3, #0
 80083b8:	75fb      	strb	r3, [r7, #23]
		break;
 80083ba:	e004      	b.n	80083c6 <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 80083bc:	23f2      	movs	r3, #242	; 0xf2
 80083be:	75fb      	strb	r3, [r7, #23]
		break;
 80083c0:	e001      	b.n	80083c6 <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 80083c2:	23fd      	movs	r3, #253	; 0xfd
 80083c4:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 80083c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d11f      	bne.n	800840e <VL53L1_StartMeasurement+0x9e>
 80083ce:	7dbb      	ldrb	r3, [r7, #22]
 80083d0:	2b40      	cmp	r3, #64	; 0x40
 80083d2:	d11c      	bne.n	800840e <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80083d4:	f107 0310 	add.w	r3, r7, #16
 80083d8:	4619      	mov	r1, r3
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f7ff fdde 	bl	8007f9c <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 80083e0:	4603      	mov	r3, r0
 80083e2:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	4a17      	ldr	r2, [pc, #92]	; (8008444 <VL53L1_StartMeasurement+0xd4>)
 80083e8:	fba2 2303 	umull	r2, r3, r2, r3
 80083ec:	099b      	lsrs	r3, r3, #6
 80083ee:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 80083f0:	f107 030c 	add.w	r3, r7, #12
 80083f4:	4619      	mov	r1, r3
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f7ff fe9c 	bl	8008134 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 80083fc:	4603      	mov	r3, r0
 80083fe:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	1d1a      	adds	r2, r3, #4
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	429a      	cmp	r2, r3
 8008408:	d901      	bls.n	800840e <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800840a:	23fc      	movs	r3, #252	; 0xfc
 800840c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 800840e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d107      	bne.n	8008426 <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 8008416:	7dbb      	ldrb	r3, [r7, #22]
 8008418:	2206      	movs	r2, #6
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f001 f897 	bl	8009550 <VL53L1_init_and_start_range>
 8008422:	4603      	mov	r3, r0
 8008424:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 8008426:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d103      	bne.n	8008436 <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2204      	movs	r2, #4
 8008432:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 8008436:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800843a:	4618      	mov	r0, r3
 800843c:	3718      	adds	r7, #24
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
 8008442:	bf00      	nop
 8008444:	10624dd3 	.word	0x10624dd3

08008448 <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008450:	2300      	movs	r3, #0
 8008452:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	789b      	ldrb	r3, [r3, #2]
 8008458:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 800845a:	7bbb      	ldrb	r3, [r7, #14]
 800845c:	4619      	mov	r1, r3
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f001 fc04 	bl	8009c6c <VL53L1_clear_interrupt_and_enable_next_range>
 8008464:	4603      	mov	r3, r0
 8008466:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8008468:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800846c:	4618      	mov	r0, r3
 800846e:	3710      	adds	r7, #16
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800847c:	2300      	movs	r3, #0
 800847e:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 8008480:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f004 fb77 	bl	800cb78 <VL53L1_poll_for_range_completion>
 800848a:	4603      	mov	r3, r0
 800848c:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800848e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008492:	4618      	mov	r0, r3
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
	...

0800849c <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 800849c:	b480      	push	{r7}
 800849e:	b08d      	sub	sp, #52	; 0x34
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	4603      	mov	r3, r0
 80084a4:	603a      	str	r2, [r7, #0]
 80084a6:	71fb      	strb	r3, [r7, #7]
 80084a8:	460b      	mov	r3, r1
 80084aa:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 80084ac:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80084b0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 80084b2:	231e      	movs	r3, #30
 80084b4:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 80084b6:	4b32      	ldr	r3, [pc, #200]	; (8008580 <ComputeRQL+0xe4>)
 80084b8:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 80084ba:	4b32      	ldr	r3, [pc, #200]	; (8008584 <ComputeRQL+0xe8>)
 80084bc:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 80084be:	f641 139a 	movw	r3, #6554	; 0x199a
 80084c2:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 80084c4:	79fb      	ldrb	r3, [r7, #7]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d103      	bne.n	80084d2 <ComputeRQL+0x36>
		returnvalue = 0;
 80084ca:	2300      	movs	r3, #0
 80084cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80084d0:	e04f      	b.n	8008572 <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 80084d2:	79bb      	ldrb	r3, [r7, #6]
 80084d4:	2b07      	cmp	r3, #7
 80084d6:	d103      	bne.n	80084e0 <ComputeRQL+0x44>
		returnvalue = 50;
 80084d8:	2332      	movs	r3, #50	; 0x32
 80084da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80084de:	e048      	b.n	8008572 <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80084e6:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80084ea:	429a      	cmp	r2, r3
 80084ec:	dd03      	ble.n	80084f6 <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 80084ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80084f0:	041b      	lsls	r3, r3, #16
 80084f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084f4:	e007      	b.n	8008506 <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80084fc:	461a      	mov	r2, r3
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	fb02 f303 	mul.w	r3, r2, r3
 8008504:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 8008506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008508:	2b00      	cmp	r3, #0
 800850a:	d020      	beq.n	800854e <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8008510:	461a      	mov	r2, r3
 8008512:	69bb      	ldr	r3, [r7, #24]
 8008514:	fb02 f303 	mul.w	r3, r2, r3
 8008518:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 800851a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851c:	085b      	lsrs	r3, r3, #1
 800851e:	693a      	ldr	r2, [r7, #16]
 8008520:	4413      	add	r3, r2
 8008522:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008528:	fbb2 f3f3 	udiv	r3, r2, r3
 800852c:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	041b      	lsls	r3, r3, #16
 8008532:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	429a      	cmp	r2, r3
 800853a:	d804      	bhi.n	8008546 <ComputeRQL+0xaa>
				SRQL = GI - partial;
 800853c:	69fa      	ldr	r2, [r7, #28]
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	62bb      	str	r3, [r7, #40]	; 0x28
 8008544:	e006      	b.n	8008554 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 8008546:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800854a:	62bb      	str	r3, [r7, #40]	; 0x28
 800854c:	e002      	b.n	8008554 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 800854e:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 8008552:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 8008554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008556:	0c1b      	lsrs	r3, r3, #16
 8008558:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 800855a:	7bfb      	ldrb	r3, [r7, #15]
 800855c:	2b32      	cmp	r3, #50	; 0x32
 800855e:	d905      	bls.n	800856c <ComputeRQL+0xd0>
 8008560:	7bfb      	ldrb	r3, [r7, #15]
 8008562:	2b64      	cmp	r3, #100	; 0x64
 8008564:	bf28      	it	cs
 8008566:	2364      	movcs	r3, #100	; 0x64
 8008568:	b2db      	uxtb	r3, r3
 800856a:	e000      	b.n	800856e <ComputeRQL+0xd2>
 800856c:	2332      	movs	r3, #50	; 0x32
 800856e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 8008572:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008576:	4618      	mov	r0, r3
 8008578:	3734      	adds	r7, #52	; 0x34
 800857a:	46bd      	mov	sp, r7
 800857c:	bc80      	pop	{r7}
 800857e:	4770      	bx	lr
 8008580:	0075b333 	.word	0x0075b333
 8008584:	0030cccd 	.word	0x0030cccd

08008588 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	4603      	mov	r3, r0
 8008590:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 8008592:	79fb      	ldrb	r3, [r7, #7]
 8008594:	3b04      	subs	r3, #4
 8008596:	2b0f      	cmp	r3, #15
 8008598:	d83d      	bhi.n	8008616 <ConvertStatusLite+0x8e>
 800859a:	a201      	add	r2, pc, #4	; (adr r2, 80085a0 <ConvertStatusLite+0x18>)
 800859c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085a0:	080085f3 	.word	0x080085f3
 80085a4:	080085ed 	.word	0x080085ed
 80085a8:	080085f9 	.word	0x080085f9
 80085ac:	080085ff 	.word	0x080085ff
 80085b0:	0800860b 	.word	0x0800860b
 80085b4:	08008611 	.word	0x08008611
 80085b8:	08008617 	.word	0x08008617
 80085bc:	08008617 	.word	0x08008617
 80085c0:	08008605 	.word	0x08008605
 80085c4:	08008617 	.word	0x08008617
 80085c8:	08008617 	.word	0x08008617
 80085cc:	08008617 	.word	0x08008617
 80085d0:	08008617 	.word	0x08008617
 80085d4:	08008617 	.word	0x08008617
 80085d8:	080085e1 	.word	0x080085e1
 80085dc:	080085e7 	.word	0x080085e7
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 80085e0:	230a      	movs	r3, #10
 80085e2:	73fb      	strb	r3, [r7, #15]
		break;
 80085e4:	e019      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 80085e6:	2306      	movs	r3, #6
 80085e8:	73fb      	strb	r3, [r7, #15]
		break;
 80085ea:	e016      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 80085ec:	2304      	movs	r3, #4
 80085ee:	73fb      	strb	r3, [r7, #15]
		break;
 80085f0:	e013      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 80085f2:	2302      	movs	r3, #2
 80085f4:	73fb      	strb	r3, [r7, #15]
		break;
 80085f6:	e010      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 80085f8:	2301      	movs	r3, #1
 80085fa:	73fb      	strb	r3, [r7, #15]
		break;
 80085fc:	e00d      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 80085fe:	2307      	movs	r3, #7
 8008600:	73fb      	strb	r3, [r7, #15]
		break;
 8008602:	e00a      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 8008604:	2309      	movs	r3, #9
 8008606:	73fb      	strb	r3, [r7, #15]
		break;
 8008608:	e007      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800860a:	2303      	movs	r3, #3
 800860c:	73fb      	strb	r3, [r7, #15]
		break;
 800860e:	e004      	b.n	800861a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8008610:	2300      	movs	r3, #0
 8008612:	73fb      	strb	r3, [r7, #15]
		break;
 8008614:	e001      	b.n	800861a <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 8008616:	23ff      	movs	r3, #255	; 0xff
 8008618:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800861a:	7bfb      	ldrb	r3, [r7, #15]
}
 800861c:	4618      	mov	r0, r3
 800861e:	3714      	adds	r7, #20
 8008620:	46bd      	mov	sp, r7
 8008622:	bc80      	pop	{r7}
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop

08008628 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b08c      	sub	sp, #48	; 0x30
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	607b      	str	r3, [r7, #4]
 8008632:	460b      	mov	r3, r1
 8008634:	72fb      	strb	r3, [r7, #11]
 8008636:	4613      	mov	r3, r2
 8008638:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800863a:	2300      	movs	r3, #0
 800863c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	685a      	ldr	r2, [r3, #4]
 8008644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008646:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800864e:	f003 031f 	and.w	r3, r3, #31
 8008652:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 8008656:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800865a:	7afb      	ldrb	r3, [r7, #11]
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	4618      	mov	r0, r3
 8008660:	f7ff ff1c 	bl	800849c <ComputeRQL>
 8008664:	4603      	mov	r3, r0
 8008666:	461a      	mov	r2, r3
 8008668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800866a:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008670:	025b      	lsls	r3, r3, #9
 8008672:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 8008674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008676:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008678:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800867e:	025b      	lsls	r3, r3, #9
 8008680:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 8008682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008686:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 800868c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868e:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8008694:	025b      	lsls	r3, r3, #9
 8008696:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8008698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869a:	6a3a      	ldr	r2, [r7, #32]
 800869c:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 80086a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a6:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 80086a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086aa:	2200      	movs	r2, #0
 80086ac:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 80086ae:	7abb      	ldrb	r3, [r7, #10]
 80086b0:	2b11      	cmp	r3, #17
 80086b2:	d009      	beq.n	80086c8 <SetSimpleData+0xa0>
 80086b4:	2b11      	cmp	r3, #17
 80086b6:	dc0f      	bgt.n	80086d8 <SetSimpleData+0xb0>
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	dc02      	bgt.n	80086c2 <SetSimpleData+0x9a>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	dc03      	bgt.n	80086c8 <SetSimpleData+0xa0>
 80086c0:	e00a      	b.n	80086d8 <SetSimpleData+0xb0>
 80086c2:	2b0d      	cmp	r3, #13
 80086c4:	d004      	beq.n	80086d0 <SetSimpleData+0xa8>
 80086c6:	e007      	b.n	80086d8 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 80086c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ca:	2205      	movs	r2, #5
 80086cc:	76da      	strb	r2, [r3, #27]
		break;
 80086ce:	e006      	b.n	80086de <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 80086d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d2:	220d      	movs	r2, #13
 80086d4:	76da      	strb	r2, [r3, #27]
		break;
 80086d6:	e002      	b.n	80086de <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 80086d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086da:	2200      	movs	r2, #0
 80086dc:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 80086de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086e0:	7edb      	ldrb	r3, [r3, #27]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d108      	bne.n	80086f8 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 80086e6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80086ea:	4618      	mov	r0, r3
 80086ec:	f7ff ff4c 	bl	8008588 <ConvertStatusLite>
 80086f0:	4603      	mov	r3, r0
 80086f2:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 80086f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f6:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80086fc:	025b      	lsls	r3, r3, #9
 80086fe:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6a3a      	ldr	r2, [r7, #32]
 8008704:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800870c:	025b      	lsls	r3, r3, #9
 800870e:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6a3a      	ldr	r2, [r7, #32]
 8008714:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 8008718:	f107 0314 	add.w	r3, r7, #20
 800871c:	461a      	mov	r2, r3
 800871e:	2100      	movs	r1, #0
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f7ff fdb4 	bl	800828e <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 8008726:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800872a:	2b06      	cmp	r3, #6
 800872c:	bf0c      	ite	eq
 800872e:	2301      	moveq	r3, #1
 8008730:	2300      	movne	r3, #0
 8008732:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 8008734:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 8008736:	f107 0319 	add.w	r3, r7, #25
 800873a:	461a      	mov	r2, r3
 800873c:	2100      	movs	r1, #0
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f7ff fd83 	bl	800824a <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 8008744:	7e7b      	ldrb	r3, [r7, #25]
 8008746:	2b01      	cmp	r3, #1
 8008748:	d104      	bne.n	8008754 <SetSimpleData+0x12c>
 800874a:	7ffb      	ldrb	r3, [r7, #31]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d101      	bne.n	8008754 <SetSimpleData+0x12c>
 8008750:	2301      	movs	r3, #1
 8008752:	e000      	b.n	8008756 <SetSimpleData+0x12e>
 8008754:	2300      	movs	r3, #0
 8008756:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	7fba      	ldrb	r2, [r7, #30]
 800875c:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 8008760:	f107 0314 	add.w	r3, r7, #20
 8008764:	461a      	mov	r2, r3
 8008766:	2101      	movs	r1, #1
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f7ff fd90 	bl	800828e <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800876e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008772:	2b04      	cmp	r3, #4
 8008774:	bf0c      	ite	eq
 8008776:	2301      	moveq	r3, #1
 8008778:	2300      	movne	r3, #0
 800877a:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 800877c:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800877e:	f107 0319 	add.w	r3, r7, #25
 8008782:	461a      	mov	r2, r3
 8008784:	2101      	movs	r1, #1
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f7ff fd5f 	bl	800824a <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 800878c:	7e7b      	ldrb	r3, [r7, #25]
 800878e:	2b01      	cmp	r3, #1
 8008790:	d104      	bne.n	800879c <SetSimpleData+0x174>
 8008792:	7f7b      	ldrb	r3, [r7, #29]
 8008794:	2b01      	cmp	r3, #1
 8008796:	d101      	bne.n	800879c <SetSimpleData+0x174>
 8008798:	2301      	movs	r3, #1
 800879a:	e000      	b.n	800879e <SetSimpleData+0x176>
 800879c:	2300      	movs	r3, #0
 800879e:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	7fba      	ldrb	r2, [r7, #30]
 80087a4:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 80087a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087aa:	8b1b      	ldrh	r3, [r3, #24]
 80087ac:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 80087ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087b0:	7edb      	ldrb	r3, [r3, #27]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d110      	bne.n	80087d8 <SetSimpleData+0x1b0>
 80087b6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	da0c      	bge.n	80087d8 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 80087be:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80087c2:	4b08      	ldr	r3, [pc, #32]	; (80087e4 <SetSimpleData+0x1bc>)
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	da03      	bge.n	80087d2 <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 80087ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087cc:	220e      	movs	r2, #14
 80087ce:	76da      	strb	r2, [r3, #27]
 80087d0:	e002      	b.n	80087d8 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 80087d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d4:	2200      	movs	r2, #0
 80087d6:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 80087d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3730      	adds	r7, #48	; 0x30
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	20000040 	.word	0x20000040

080087e8 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b0a8      	sub	sp, #160	; 0xa0
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80087f2:	2300      	movs	r3, #0
 80087f4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 80087f8:	f107 0308 	add.w	r3, r7, #8
 80087fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 8008800:	221c      	movs	r2, #28
 8008802:	21ff      	movs	r1, #255	; 0xff
 8008804:	6838      	ldr	r0, [r7, #0]
 8008806:	f004 fc45 	bl	800d094 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 800880a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800880e:	2102      	movs	r1, #2
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f001 f9bb 	bl	8009b8c <VL53L1_get_device_results>
 8008816:	4603      	mov	r3, r0
 8008818:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 800881c:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 8008820:	2b00      	cmp	r3, #0
 8008822:	d117      	bne.n	8008854 <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 8008824:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008828:	789a      	ldrb	r2, [r3, #2]
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 800882e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008832:	3304      	adds	r3, #4
 8008834:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 8008838:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800883c:	78da      	ldrb	r2, [r3, #3]
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008846:	2101      	movs	r1, #1
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f7ff feed 	bl	8008628 <SetSimpleData>
 800884e:	4603      	mov	r3, r0
 8008850:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008854:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 8008858:	4618      	mov	r0, r3
 800885a:	3798      	adds	r7, #152	; 0x98
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b0c6      	sub	sp, #280	; 0x118
 8008864:	af00      	add	r7, sp, #0
 8008866:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800886a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800886e:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008870:	2300      	movs	r3, #0
 8008872:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t patch_tuning = 0;
 8008876:	2300      	movs	r3, #0
 8008878:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800887c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008880:	2b00      	cmp	r3, #0
 8008882:	d10b      	bne.n	800889c <VL53L1_LoadPatch+0x3c>
		status = VL53L1_WrByte(
 8008884:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008888:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800888c:	2200      	movs	r2, #0
 800888e:	2185      	movs	r1, #133	; 0x85
 8008890:	6818      	ldr	r0, [r3, #0]
 8008892:	f004 fa4b 	bl	800cd2c <VL53L1_WrByte>
 8008896:	4603      	mov	r3, r0
 8008898:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 800889c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d106      	bne.n	80088b2 <VL53L1_LoadPatch+0x52>
		VL53L1_enable_powerforce(Dev);
 80088a4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80088a8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80088ac:	6818      	ldr	r0, [r3, #0]
 80088ae:	f002 fd44 	bl	800b33a <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 80088b2:	4b7e      	ldr	r3, [pc, #504]	; (8008aac <VL53L1_LoadPatch+0x24c>)
 80088b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	switch(patch_tuning) {
 80088ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088be:	2b03      	cmp	r3, #3
 80088c0:	d81a      	bhi.n	80088f8 <VL53L1_LoadPatch+0x98>
 80088c2:	a201      	add	r2, pc, #4	; (adr r2, 80088c8 <VL53L1_LoadPatch+0x68>)
 80088c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c8:	080088d9 	.word	0x080088d9
 80088cc:	080088e1 	.word	0x080088e1
 80088d0:	080088e9 	.word	0x080088e9
 80088d4:	080088f1 	.word	0x080088f1
	case 0:
		patch_power = 0x00;
 80088d8:	2300      	movs	r3, #0
 80088da:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80088de:	e00e      	b.n	80088fe <VL53L1_LoadPatch+0x9e>
	case 1:
		patch_power = 0x10;
 80088e0:	2310      	movs	r3, #16
 80088e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80088e6:	e00a      	b.n	80088fe <VL53L1_LoadPatch+0x9e>
	case 2:
		patch_power = 0x20;
 80088e8:	2320      	movs	r3, #32
 80088ea:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80088ee:	e006      	b.n	80088fe <VL53L1_LoadPatch+0x9e>
	case 3:
		patch_power = 0x40;
 80088f0:	2340      	movs	r3, #64	; 0x40
 80088f2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80088f6:	e002      	b.n	80088fe <VL53L1_LoadPatch+0x9e>
	default:
		patch_power = 0x00;
 80088f8:	2300      	movs	r3, #0
 80088fa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 80088fe:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008902:	2b00      	cmp	r3, #0
 8008904:	d134      	bne.n	8008970 <VL53L1_LoadPatch+0x110>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 8008906:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800890a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800890e:	2229      	movs	r2, #41	; 0x29
 8008910:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 8008912:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008916:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800891a:	22c9      	movs	r2, #201	; 0xc9
 800891c:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 800891e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008922:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008926:	220e      	movs	r2, #14
 8008928:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 800892a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800892e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008932:	2240      	movs	r2, #64	; 0x40
 8008934:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 8008936:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800893a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800893e:	2228      	movs	r2, #40	; 0x28
 8008940:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 8008942:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008946:	b2da      	uxtb	r2, r3
 8008948:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800894c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008950:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 8008952:	f107 020c 	add.w	r2, r7, #12
 8008956:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800895a:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 800895e:	2306      	movs	r3, #6
 8008960:	f240 4176 	movw	r1, #1142	; 0x476
 8008964:	6800      	ldr	r0, [r0, #0]
 8008966:	f004 f975 	bl	800cc54 <VL53L1_WriteMulti>
 800896a:	4603      	mov	r3, r0
 800896c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 8008970:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008974:	2b00      	cmp	r3, #0
 8008976:	d132      	bne.n	80089de <VL53L1_LoadPatch+0x17e>
		comms_buffer[0] = 0x03;
 8008978:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800897c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008980:	2203      	movs	r2, #3
 8008982:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 8008984:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008988:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800898c:	226d      	movs	r2, #109	; 0x6d
 800898e:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 8008990:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008994:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008998:	2203      	movs	r2, #3
 800899a:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 800899c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80089a0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80089a4:	226f      	movs	r2, #111	; 0x6f
 80089a6:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 80089a8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80089ac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80089b0:	2207      	movs	r2, #7
 80089b2:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 80089b4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80089b8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80089bc:	2229      	movs	r2, #41	; 0x29
 80089be:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 80089c0:	f107 020c 	add.w	r2, r7, #12
 80089c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80089c8:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 80089cc:	2306      	movs	r3, #6
 80089ce:	f240 4196 	movw	r1, #1174	; 0x496
 80089d2:	6800      	ldr	r0, [r0, #0]
 80089d4:	f004 f93e 	bl	800cc54 <VL53L1_WriteMulti>
 80089d8:	4603      	mov	r3, r0
 80089da:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 80089de:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d11a      	bne.n	8008a1c <VL53L1_LoadPatch+0x1bc>
		comms_buffer[0] = 0x00;
 80089e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80089ea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80089ee:	2200      	movs	r2, #0
 80089f0:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 80089f2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80089f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80089fa:	2207      	movs	r2, #7
 80089fc:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 80089fe:	f107 020c 	add.w	r2, r7, #12
 8008a02:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a06:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8008a0a:	2302      	movs	r3, #2
 8008a0c:	f240 4172 	movw	r1, #1138	; 0x472
 8008a10:	6800      	ldr	r0, [r0, #0]
 8008a12:	f004 f91f 	bl	800cc54 <VL53L1_WriteMulti>
 8008a16:	4603      	mov	r3, r0
 8008a18:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 8008a1c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d11a      	bne.n	8008a5a <VL53L1_LoadPatch+0x1fa>
		comms_buffer[0] = 0x00;
 8008a24:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a28:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8008a30:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a34:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008a38:	2207      	movs	r2, #7
 8008a3a:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 8008a3c:	f107 020c 	add.w	r2, r7, #12
 8008a40:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a44:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8008a48:	2302      	movs	r3, #2
 8008a4a:	f240 4174 	movw	r1, #1140	; 0x474
 8008a4e:	6800      	ldr	r0, [r0, #0]
 8008a50:	f004 f900 	bl	800cc54 <VL53L1_WriteMulti>
 8008a54:	4603      	mov	r3, r0
 8008a56:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 8008a5a:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10c      	bne.n	8008a7c <VL53L1_LoadPatch+0x21c>
		status = VL53L1_WrByte(
 8008a62:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a66:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f44f 618e 	mov.w	r1, #1136	; 0x470
 8008a70:	6818      	ldr	r0, [r3, #0]
 8008a72:	f004 f95b 	bl	800cd2c <VL53L1_WrByte>
 8008a76:	4603      	mov	r3, r0
 8008a78:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 8008a7c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d10b      	bne.n	8008a9c <VL53L1_LoadPatch+0x23c>
		status = VL53L1_WrByte(
 8008a84:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a88:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	2185      	movs	r1, #133	; 0x85
 8008a90:	6818      	ldr	r0, [r3, #0]
 8008a92:	f004 f94b 	bl	800cd2c <VL53L1_WrByte>
 8008a96:	4603      	mov	r3, r0
 8008a98:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 8008a9c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	20000040 	.word	0x20000040

08008ab0 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8008ab0:	b5b0      	push	{r4, r5, r7, lr}
 8008ab2:	b088      	sub	sp, #32
 8008ab4:	af04      	add	r7, sp, #16
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	460b      	mov	r3, r1
 8008aba:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8008abc:	2300      	movs	r3, #0
 8008abe:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 8008ac4:	2162      	movs	r1, #98	; 0x62
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f002 f8fb 	bl	800acc2 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2200      	movs	r2, #0
 8008adc:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008af0:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008af8:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8008b00:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	2264      	movs	r2, #100	; 0x64
 8008b06:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8008b0e:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	f240 72db 	movw	r2, #2011	; 0x7db
 8008b1e:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f002 f8b2 	bl	800ac8c <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8008b28:	78fb      	ldrb	r3, [r7, #3]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d008      	beq.n	8008b40 <VL53L1_data_init+0x90>
 8008b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d104      	bne.n	8008b40 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f857 	bl	8008bea <VL53L1_read_p2p_data>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8008b46:	4618      	mov	r0, r3
 8008b48:	f001 fbe6 	bl	800a318 <VL53L1_init_refspadchar_config_struct>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8008b56:	4618      	mov	r0, r3
 8008b58:	f001 fc01 	bl	800a35e <VL53L1_init_ssc_config_struct>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	f103 0242 	add.w	r2, r3, #66	; 0x42
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	4610      	mov	r0, r2
 8008b70:	f001 fc15 	bl	800a39e <VL53L1_init_xtalk_config_struct>
 8008b74:	4603      	mov	r3, r0
 8008b76:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f001 fc6f 	bl	800a462 <VL53L1_init_offset_cal_config_struct>
 8008b84:	4603      	mov	r3, r0
 8008b86:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	33a4      	adds	r3, #164	; 0xa4
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f001 fc8e 	bl	800a4ae <VL53L1_init_tuning_parm_storage_struct>
 8008b92:	4603      	mov	r3, r0
 8008b94:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 8008b96:	2120      	movs	r1, #32
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 fcb9 	bl	8009510 <VL53L1_set_vhv_loopbound>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 8008ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d116      	bne.n	8008bd8 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	7858      	ldrb	r0, [r3, #1]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	8b1c      	ldrh	r4, [r3, #24]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	689d      	ldr	r5, [r3, #8]
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	6912      	ldr	r2, [r2, #16]
 8008bbe:	68b9      	ldr	r1, [r7, #8]
 8008bc0:	6949      	ldr	r1, [r1, #20]
 8008bc2:	9102      	str	r1, [sp, #8]
 8008bc4:	9201      	str	r2, [sp, #4]
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	462b      	mov	r3, r5
 8008bca:	4622      	mov	r2, r4
 8008bcc:	4601      	mov	r1, r0
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fad4 	bl	800917c <VL53L1_set_preset_mode>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f002 fde3 	bl	800b7a4 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 8008bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3710      	adds	r7, #16
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bdb0      	pop	{r4, r5, r7, pc}

08008bea <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b084      	sub	sp, #16
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8008bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d108      	bne.n	8008c14 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f002 ff61 	bl	800bad2 <VL53L1_get_static_nvm_managed>
 8008c10:	4603      	mov	r3, r0
 8008c12:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 8008c14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d107      	bne.n	8008c2c <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	3342      	adds	r3, #66	; 0x42
 8008c20:	4619      	mov	r1, r3
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f003 f893 	bl	800bd4e <VL53L1_get_customer_nvm_managed>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 8008c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d115      	bne.n	8008c60 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f003 ff44 	bl	800caca <VL53L1_get_nvm_copy_data>
 8008c42:	4603      	mov	r3, r0
 8008c44:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 8008c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d108      	bne.n	8008c60 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	33f0      	adds	r3, #240	; 0xf0
 8008c58:	4619      	mov	r1, r3
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	f002 f991 	bl	800af82 <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 8008c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d109      	bne.n	8008c7c <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 8008c6e:	461a      	mov	r2, r3
 8008c70:	21de      	movs	r1, #222	; 0xde
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f004 f8b8 	bl	800cde8 <VL53L1_RdWord>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8008c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c86:	d204      	bcs.n	8008c92 <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 8008c8e:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 8008c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d107      	bne.n	8008caa <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	339e      	adds	r3, #158	; 0x9e
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 f98d 	bl	8008fc0 <VL53L1_get_mode_mitigation_roi>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d114      	bne.n	8008cde <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d10f      	bne.n	8008cde <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 8008cc4:	011b      	lsls	r3, r3, #4
 8008cc6:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 8008cd4:	011b      	lsls	r3, r3, #4
 8008cd6:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 8008cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3710      	adds	r7, #16
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}

08008cea <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8008cea:	b480      	push	{r7}
 8008cec:	b085      	sub	sp, #20
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
 8008cf2:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d101      	bne.n	8008d0a <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8008d06:	23f1      	movs	r3, #241	; 0xf1
 8008d08:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 8008d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d10c      	bne.n	8008d2c <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8008d1e:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 8008d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3714      	adds	r7, #20
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bc80      	pop	{r7}
 8008d38:	4770      	bx	lr

08008d3a <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
 8008d42:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008d44:	2300      	movs	r3, #0
 8008d46:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d101      	bne.n	8008d5a <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8008d56:	23f1      	movs	r3, #241	; 0xf1
 8008d58:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 8008d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d109      	bne.n	8008d76 <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8008d68:	68ba      	ldr	r2, [r7, #8]
 8008d6a:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 8008d6e:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 8008d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bc80      	pop	{r7}
 8008d82:	4770      	bx	lr

08008d84 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b088      	sub	sp, #32
 8008d88:	af02      	add	r7, sp, #8
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	607a      	str	r2, [r7, #4]
 8008d90:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008d92:	2300      	movs	r3, #0
 8008d94:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d101      	bne.n	8008da8 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8008da4:	23f1      	movs	r3, #241	; 0xf1
 8008da6:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 8008da8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d11b      	bne.n	8008de8 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8008dce:	693a      	ldr	r2, [r7, #16]
 8008dd0:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
 8008dd4:	9201      	str	r2, [sp, #4]
 8008dd6:	9300      	str	r3, [sp, #0]
 8008dd8:	460b      	mov	r3, r1
 8008dda:	683a      	ldr	r2, [r7, #0]
 8008ddc:	6879      	ldr	r1, [r7, #4]
 8008dde:	68b8      	ldr	r0, [r7, #8]
 8008de0:	f002 fc15 	bl	800b60e <VL53L1_calc_timeout_register_values>
 8008de4:	4603      	mov	r3, r0
 8008de6:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8008de8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b088      	sub	sp, #32
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
 8008e00:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008e02:	2300      	movs	r3, #0
 8008e04:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d101      	bne.n	8008e20 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8008e1c:	23f1      	movs	r3, #241	; 0xf1
 8008e1e:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 8008e20:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d14a      	bne.n	8008ebe <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 8008e34:	4619      	mov	r1, r3
 8008e36:	4610      	mov	r0, r2
 8008e38:	f002 fa91 	bl	800b35e <VL53L1_calc_macro_period_us>
 8008e3c:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8008e3e:	69bb      	ldr	r3, [r7, #24]
 8008e40:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 8008e44:	6979      	ldr	r1, [r7, #20]
 8008e46:	4618      	mov	r0, r3
 8008e48:	f002 fb48 	bl	800b4dc <VL53L1_calc_timeout_us>
 8008e4c:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 8008e58:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8008e5a:	8a7b      	ldrh	r3, [r7, #18]
 8008e5c:	021b      	lsls	r3, r3, #8
 8008e5e:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 8008e66:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 8008e68:	4413      	add	r3, r2
 8008e6a:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8008e6c:	8a7b      	ldrh	r3, [r7, #18]
 8008e6e:	6979      	ldr	r1, [r7, #20]
 8008e70:	4618      	mov	r0, r3
 8008e72:	f002 fb73 	bl	800b55c <VL53L1_calc_decoded_timeout_us>
 8008e76:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 8008e82:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8008e84:	8a7b      	ldrh	r3, [r7, #18]
 8008e86:	021b      	lsls	r3, r3, #8
 8008e88:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8008e90:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 8008e92:	4413      	add	r3, r2
 8008e94:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8008e96:	8a7b      	ldrh	r3, [r7, #18]
 8008e98:	6979      	ldr	r1, [r7, #20]
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f002 fb5e 	bl	800b55c <VL53L1_calc_decoded_timeout_us>
 8008ea0:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	69bb      	ldr	r3, [r7, #24]
 8008eb4:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 8008ebe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3720      	adds	r7, #32
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}

08008eca <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 8008eca:	b480      	push	{r7}
 8008ecc:	b087      	sub	sp, #28
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	60f8      	str	r0, [r7, #12]
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	607a      	str	r2, [r7, #4]
 8008ed6:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8008ee4:	7afb      	ldrb	r3, [r7, #11]
 8008ee6:	2b07      	cmp	r3, #7
 8008ee8:	d81c      	bhi.n	8008f24 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 8008eea:	7afb      	ldrb	r3, [r7, #11]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d004      	beq.n	8008efa <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 8008ef0:	7afb      	ldrb	r3, [r7, #11]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef8:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 8008f00:	7dbb      	ldrb	r3, [r7, #22]
 8008f02:	4013      	ands	r3, r2
 8008f04:	b2da      	uxtb	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 8008f0a:	7afb      	ldrb	r3, [r7, #11]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00b      	beq.n	8008f28 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	461a      	mov	r2, r3
 8008f16:	7afb      	ldrb	r3, [r7, #11]
 8008f18:	fa42 f303 	asr.w	r3, r2, r3
 8008f1c:	b2da      	uxtb	r2, r3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	701a      	strb	r2, [r3, #0]
 8008f22:	e001      	b.n	8008f28 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8008f24:	23fc      	movs	r3, #252	; 0xfc
 8008f26:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8008f28:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	371c      	adds	r7, #28
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bc80      	pop	{r7}
 8008f34:	4770      	bx	lr

08008f36 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8008f36:	b580      	push	{r7, lr}
 8008f38:	b084      	sub	sp, #16
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	6078      	str	r0, [r7, #4]
 8008f3e:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008f40:	2300      	movs	r3, #0
 8008f42:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	7858      	ldrb	r0, [r3, #1]
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	7819      	ldrb	r1, [r3, #0]
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 8008f56:	461a      	mov	r2, r3
 8008f58:	f002 fbd2 	bl	800b700 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	7898      	ldrb	r0, [r3, #2]
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	78d9      	ldrb	r1, [r3, #3]
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	f002 fc05 	bl	800b77a <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 8008f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008f86:	2300      	movs	r3, #0
 8008f88:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	3301      	adds	r3, #1
 8008f98:	683a      	ldr	r2, [r7, #0]
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	f002 fcb6 	bl	800b90c <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	1c99      	adds	r1, r3, #2
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	3303      	adds	r3, #3
 8008fae:	461a      	mov	r2, r3
 8008fb0:	f002 fbcc 	bl	800b74c <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 8008fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b086      	sub	sp, #24
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 8008fe4:	f107 020e 	add.w	r2, r7, #14
 8008fe8:	f107 010d 	add.w	r1, r7, #13
 8008fec:	4618      	mov	r0, r3
 8008fee:	f002 fc8d 	bl	800b90c <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8008ff2:	7bba      	ldrb	r2, [r7, #14]
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8008ff8:	7b7a      	ldrb	r2, [r7, #13]
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 8009004:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8009006:	7bfb      	ldrb	r3, [r7, #15]
 8009008:	091b      	lsrs	r3, r3, #4
 800900a:	b2da      	uxtb	r2, r3
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8009010:	7bfb      	ldrb	r3, [r7, #15]
 8009012:	f003 030f 	and.w	r3, r3, #15
 8009016:	b2da      	uxtb	r2, r3
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800901c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009020:	4618      	mov	r0, r3
 8009022:	3718      	adds	r7, #24
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8009028:	b480      	push	{r7}
 800902a:	b087      	sub	sp, #28
 800902c:	af00      	add	r7, sp, #0
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	607a      	str	r2, [r7, #4]
 8009032:	603b      	str	r3, [r7, #0]
 8009034:	460b      	mov	r3, r1
 8009036:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009038:	2300      	movs	r3, #0
 800903a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8009040:	7afb      	ldrb	r3, [r7, #11]
 8009042:	3b01      	subs	r3, #1
 8009044:	2b25      	cmp	r3, #37	; 0x25
 8009046:	f200 808e 	bhi.w	8009166 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800904a:	a201      	add	r2, pc, #4	; (adr r2, 8009050 <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800904c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009050:	080090e9 	.word	0x080090e9
 8009054:	080090e9 	.word	0x080090e9
 8009058:	080090e9 	.word	0x080090e9
 800905c:	080090e9 	.word	0x080090e9
 8009060:	080090e9 	.word	0x080090e9
 8009064:	08009113 	.word	0x08009113
 8009068:	08009113 	.word	0x08009113
 800906c:	08009113 	.word	0x08009113
 8009070:	08009167 	.word	0x08009167
 8009074:	08009167 	.word	0x08009167
 8009078:	08009167 	.word	0x08009167
 800907c:	08009167 	.word	0x08009167
 8009080:	08009167 	.word	0x08009167
 8009084:	08009167 	.word	0x08009167
 8009088:	08009167 	.word	0x08009167
 800908c:	08009167 	.word	0x08009167
 8009090:	080090e9 	.word	0x080090e9
 8009094:	08009113 	.word	0x08009113
 8009098:	08009167 	.word	0x08009167
 800909c:	08009167 	.word	0x08009167
 80090a0:	08009167 	.word	0x08009167
 80090a4:	08009167 	.word	0x08009167
 80090a8:	08009167 	.word	0x08009167
 80090ac:	08009167 	.word	0x08009167
 80090b0:	08009167 	.word	0x08009167
 80090b4:	08009167 	.word	0x08009167
 80090b8:	08009167 	.word	0x08009167
 80090bc:	08009167 	.word	0x08009167
 80090c0:	08009167 	.word	0x08009167
 80090c4:	08009167 	.word	0x08009167
 80090c8:	08009167 	.word	0x08009167
 80090cc:	08009167 	.word	0x08009167
 80090d0:	08009167 	.word	0x08009167
 80090d4:	08009167 	.word	0x08009167
 80090d8:	08009167 	.word	0x08009167
 80090dc:	0800913d 	.word	0x0800913d
 80090e0:	0800913d 	.word	0x0800913d
 80090e4:	0800913d 	.word	0x0800913d
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 8009102:	6a3b      	ldr	r3, [r7, #32]
 8009104:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800910c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910e:	601a      	str	r2, [r3, #0]
	break;
 8009110:	e02c      	b.n	800916c <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800912c:	6a3b      	ldr	r3, [r7, #32]
 800912e:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 8009136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009138:	601a      	str	r2, [r3, #0]
	break;
 800913a:	e017      	b.n	800916c <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 8009156:	6a3b      	ldr	r3, [r7, #32]
 8009158:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 8009160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009162:	601a      	str	r2, [r3, #0]
	break;
 8009164:	e002      	b.n	800916c <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8009166:	23fc      	movs	r3, #252	; 0xfc
 8009168:	75fb      	strb	r3, [r7, #23]
		break;
 800916a:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800916c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009170:	4618      	mov	r0, r3
 8009172:	371c      	adds	r7, #28
 8009174:	46bd      	mov	sp, r7
 8009176:	bc80      	pop	{r7}
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop

0800917c <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b092      	sub	sp, #72	; 0x48
 8009180:	af04      	add	r7, sp, #16
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	607b      	str	r3, [r7, #4]
 8009186:	460b      	mov	r3, r1
 8009188:	72fb      	strb	r3, [r7, #11]
 800918a:	4613      	mov	r3, r2
 800918c:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800918e:	2300      	movs	r3, #0
 8009190:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8009198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800919e:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80091a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80091a6:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80091a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091aa:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 80091ae:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80091b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091b2:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 80091b6:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80091b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ba:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80091be:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 80091c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c2:	33a4      	adds	r3, #164	; 0xa4
 80091c4:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 80091c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c8:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 80091cc:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 80091ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d0:	7afa      	ldrb	r2, [r7, #11]
 80091d2:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 80091d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80091d8:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 80091da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091de:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 80091e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091e4:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 80091e6:	2103      	movs	r1, #3
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f001 fd6a 	bl	800acc2 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 80091ee:	7afb      	ldrb	r3, [r7, #11]
 80091f0:	3b01      	subs	r3, #1
 80091f2:	2b25      	cmp	r3, #37	; 0x25
 80091f4:	f200 810c 	bhi.w	8009410 <VL53L1_set_preset_mode+0x294>
 80091f8:	a201      	add	r2, pc, #4	; (adr r2, 8009200 <VL53L1_set_preset_mode+0x84>)
 80091fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091fe:	bf00      	nop
 8009200:	08009299 	.word	0x08009299
 8009204:	080092b5 	.word	0x080092b5
 8009208:	080092d1 	.word	0x080092d1
 800920c:	080092ed 	.word	0x080092ed
 8009210:	08009309 	.word	0x08009309
 8009214:	08009325 	.word	0x08009325
 8009218:	08009341 	.word	0x08009341
 800921c:	0800935d 	.word	0x0800935d
 8009220:	08009411 	.word	0x08009411
 8009224:	08009411 	.word	0x08009411
 8009228:	08009411 	.word	0x08009411
 800922c:	08009411 	.word	0x08009411
 8009230:	08009411 	.word	0x08009411
 8009234:	08009411 	.word	0x08009411
 8009238:	08009411 	.word	0x08009411
 800923c:	08009411 	.word	0x08009411
 8009240:	08009379 	.word	0x08009379
 8009244:	08009395 	.word	0x08009395
 8009248:	08009411 	.word	0x08009411
 800924c:	08009411 	.word	0x08009411
 8009250:	08009411 	.word	0x08009411
 8009254:	08009411 	.word	0x08009411
 8009258:	08009411 	.word	0x08009411
 800925c:	08009411 	.word	0x08009411
 8009260:	08009411 	.word	0x08009411
 8009264:	08009411 	.word	0x08009411
 8009268:	08009411 	.word	0x08009411
 800926c:	08009411 	.word	0x08009411
 8009270:	08009411 	.word	0x08009411
 8009274:	08009411 	.word	0x08009411
 8009278:	08009411 	.word	0x08009411
 800927c:	08009411 	.word	0x08009411
 8009280:	08009411 	.word	0x08009411
 8009284:	08009411 	.word	0x08009411
 8009288:	08009411 	.word	0x08009411
 800928c:	080093b1 	.word	0x080093b1
 8009290:	080093d1 	.word	0x080093d1
 8009294:	080093f1 	.word	0x080093f1

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	9301      	str	r3, [sp, #4]
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	9300      	str	r3, [sp, #0]
 80092a0:	6a3b      	ldr	r3, [r7, #32]
 80092a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092a8:	f001 f98f 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 80092ac:	4603      	mov	r3, r0
 80092ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80092b2:	e0b1      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 80092b4:	69bb      	ldr	r3, [r7, #24]
 80092b6:	9301      	str	r3, [sp, #4]
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	9300      	str	r3, [sp, #0]
 80092bc:	6a3b      	ldr	r3, [r7, #32]
 80092be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092c4:	f001 fa9e 	bl	800a804 <VL53L1_preset_mode_standard_ranging_short_range>
 80092c8:	4603      	mov	r3, r0
 80092ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80092ce:	e0a3      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	9301      	str	r3, [sp, #4]
 80092d4:	69fb      	ldr	r3, [r7, #28]
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092e0:	f001 fad1 	bl	800a886 <VL53L1_preset_mode_standard_ranging_long_range>
 80092e4:	4603      	mov	r3, r0
 80092e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80092ea:	e095      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	9301      	str	r3, [sp, #4]
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	9300      	str	r3, [sp, #0]
 80092f4:	6a3b      	ldr	r3, [r7, #32]
 80092f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092fc:	f001 fb04 	bl	800a908 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 8009300:	4603      	mov	r3, r0
 8009302:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8009306:	e087      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	9301      	str	r3, [sp, #4]
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	6a3b      	ldr	r3, [r7, #32]
 8009312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009314:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009316:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009318:	f001 fb1b 	bl	800a952 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800931c:	4603      	mov	r3, r0
 800931e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8009322:	e079      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	9301      	str	r3, [sp, #4]
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	9300      	str	r3, [sp, #0]
 800932c:	6a3b      	ldr	r3, [r7, #32]
 800932e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009332:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009334:	f001 fb32 	bl	800a99c <VL53L1_preset_mode_timed_ranging>
 8009338:	4603      	mov	r3, r0
 800933a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800933e:	e06b      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8009340:	69bb      	ldr	r3, [r7, #24]
 8009342:	9301      	str	r3, [sp, #4]
 8009344:	69fb      	ldr	r3, [r7, #28]
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	6a3b      	ldr	r3, [r7, #32]
 800934a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800934c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800934e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009350:	f001 fb5e 	bl	800aa10 <VL53L1_preset_mode_timed_ranging_short_range>
 8009354:	4603      	mov	r3, r0
 8009356:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800935a:	e05d      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	9301      	str	r3, [sp, #4]
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	6a3b      	ldr	r3, [r7, #32]
 8009366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009368:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800936a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800936c:	f001 fb8a 	bl	800aa84 <VL53L1_preset_mode_timed_ranging_long_range>
 8009370:	4603      	mov	r3, r0
 8009372:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8009376:	e04f      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	9301      	str	r3, [sp, #4]
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	9300      	str	r3, [sp, #0]
 8009380:	6a3b      	ldr	r3, [r7, #32]
 8009382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009384:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009386:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009388:	f001 fc5e 	bl	800ac48 <VL53L1_preset_mode_olt>
 800938c:	4603      	mov	r3, r0
 800938e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8009392:	e041      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	9301      	str	r3, [sp, #4]
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	6a3b      	ldr	r3, [r7, #32]
 800939e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80093a4:	f001 fc1a 	bl	800abdc <VL53L1_preset_mode_singleshot_ranging>
 80093a8:	4603      	mov	r3, r0
 80093aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80093ae:	e033      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	9302      	str	r3, [sp, #8]
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	9301      	str	r3, [sp, #4]
 80093b8:	69fb      	ldr	r3, [r7, #28]
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	6a3b      	ldr	r3, [r7, #32]
 80093be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80093c4:	f001 fbbe 	bl	800ab44 <VL53L1_preset_mode_low_power_auto_short_ranging>
 80093c8:	4603      	mov	r3, r0
 80093ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 80093ce:	e023      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	9302      	str	r3, [sp, #8]
 80093d4:	69bb      	ldr	r3, [r7, #24]
 80093d6:	9301      	str	r3, [sp, #4]
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	9300      	str	r3, [sp, #0]
 80093dc:	6a3b      	ldr	r3, [r7, #32]
 80093de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80093e4:	f001 fb88 	bl	800aaf8 <VL53L1_preset_mode_low_power_auto_ranging>
 80093e8:	4603      	mov	r3, r0
 80093ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 80093ee:	e013      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	9302      	str	r3, [sp, #8]
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	9301      	str	r3, [sp, #4]
 80093f8:	69fb      	ldr	r3, [r7, #28]
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	6a3b      	ldr	r3, [r7, #32]
 80093fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009400:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009402:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009404:	f001 fbc4 	bl	800ab90 <VL53L1_preset_mode_low_power_auto_long_ranging>
 8009408:	4603      	mov	r3, r0
 800940a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800940e:	e003      	b.n	8009418 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8009410:	23fc      	movs	r3, #252	; 0xfc
 8009412:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8009416:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8009418:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800941c:	2b00      	cmp	r3, #0
 800941e:	d105      	bne.n	800942c <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 8009420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009422:	893a      	ldrh	r2, [r7, #8]
 8009424:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8009426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009428:	893a      	ldrh	r2, [r7, #8]
 800942a:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800942c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8009430:	2b00      	cmp	r3, #0
 8009432:	d108      	bne.n	8009446 <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 8009434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009436:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009438:	6879      	ldr	r1, [r7, #4]
 800943a:	68f8      	ldr	r0, [r7, #12]
 800943c:	f7ff fca2 	bl	8008d84 <VL53L1_set_timeouts_us>
 8009440:	4603      	mov	r3, r0
 8009442:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 8009446:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800944a:	2b00      	cmp	r3, #0
 800944c:	d106      	bne.n	800945c <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 800944e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009450:	68f8      	ldr	r0, [r7, #12]
 8009452:	f7ff fc4a 	bl	8008cea <VL53L1_set_inter_measurement_period_ms>
 8009456:	4603      	mov	r3, r0
 8009458:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800945c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8009460:	4618      	mov	r0, r3
 8009462:	3738      	adds	r7, #56	; 0x38
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 8009468:	b480      	push	{r7}
 800946a:	b085      	sub	sp, #20
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009472:	2300      	movs	r3, #0
 8009474:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8009484:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8009488:	4618      	mov	r0, r3
 800948a:	3714      	adds	r7, #20
 800948c:	46bd      	mov	sp, r7
 800948e:	bc80      	pop	{r7}
 8009490:	4770      	bx	lr

08009492 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 8009492:	b480      	push	{r7}
 8009494:	b085      	sub	sp, #20
 8009496:	af00      	add	r7, sp, #0
 8009498:	6078      	str	r0, [r7, #4]
 800949a:	460b      	mov	r3, r1
 800949c:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800949e:	2300      	movs	r3, #0
 80094a0:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	887a      	ldrh	r2, [r7, #2]
 80094aa:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 80094ae:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3714      	adds	r7, #20
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bc80      	pop	{r7}
 80094ba:	4770      	bx	lr

080094bc <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80094c6:	2300      	movs	r3, #0
 80094c8:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 80094d8:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80094dc:	4618      	mov	r0, r3
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bc80      	pop	{r7}
 80094e4:	4770      	bx	lr

080094e6 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 80094e6:	b480      	push	{r7}
 80094e8:	b085      	sub	sp, #20
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	460b      	mov	r3, r1
 80094f0:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80094f2:	2300      	movs	r3, #0
 80094f4:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	887a      	ldrh	r2, [r7, #2]
 80094fe:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 8009502:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8009506:	4618      	mov	r0, r3
 8009508:	3714      	adds	r7, #20
 800950a:	46bd      	mov	sp, r7
 800950c:	bc80      	pop	{r7}
 800950e:	4770      	bx	lr

08009510 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 8009510:	b480      	push	{r7}
 8009512:	b085      	sub	sp, #20
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	460b      	mov	r3, r1
 800951a:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800951c:	2300      	movs	r3, #0
 800951e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800952a:	f003 0303 	and.w	r3, r3, #3
 800952e:	b2da      	uxtb	r2, r3
 8009530:	78fb      	ldrb	r3, [r7, #3]
 8009532:	009b      	lsls	r3, r3, #2
 8009534:	b2db      	uxtb	r3, r3
 8009536:	4413      	add	r3, r2
 8009538:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 8009540:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8009544:	4618      	mov	r0, r3
 8009546:	3714      	adds	r7, #20
 8009548:	46bd      	mov	sp, r7
 800954a:	bc80      	pop	{r7}
 800954c:	4770      	bx	lr
	...

08009550 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b0d0      	sub	sp, #320	; 0x140
 8009554:	af00      	add	r7, sp, #0
 8009556:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800955a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800955e:	6018      	str	r0, [r3, #0]
 8009560:	4608      	mov	r0, r1
 8009562:	4611      	mov	r1, r2
 8009564:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009568:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 800956c:	4602      	mov	r2, r0
 800956e:	701a      	strb	r2, [r3, #0]
 8009570:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009574:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009578:	460a      	mov	r2, r1
 800957a:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800957c:	2300      	movs	r3, #0
 800957e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009582:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009586:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8009590:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009594:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009598:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800959c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095a0:	3342      	adds	r3, #66	; 0x42
 80095a2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 80095a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095aa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80095ae:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80095b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095b6:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80095ba:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80095be:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095c2:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 80095c6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80095ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095ce:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 80095d2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80095d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095da:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80095de:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 80095e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095e6:	332c      	adds	r3, #44	; 0x2c
 80095e8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 80095ec:	f107 030c 	add.w	r3, r7, #12
 80095f0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 80095f4:	2300      	movs	r3, #0
 80095f6:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 80095fa:	2300      	movs	r3, #0
 80095fc:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 8009600:	2300      	movs	r3, #0
 8009602:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 8009606:	2300      	movs	r3, #0
 8009608:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 800960c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009610:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8009614:	f2a2 123d 	subw	r2, r2, #317	; 0x13d
 8009618:	7812      	ldrb	r2, [r2, #0]
 800961a:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800961c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009620:	791b      	ldrb	r3, [r3, #4]
 8009622:	b25b      	sxtb	r3, r3
 8009624:	f003 030f 	and.w	r3, r3, #15
 8009628:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800962a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800962e:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 8009632:	f993 3000 	ldrsb.w	r3, [r3]
 8009636:	4313      	orrs	r3, r2
 8009638:	b25b      	sxtb	r3, r3
 800963a:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800963c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009640:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 8009642:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009646:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800964a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800964e:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 8009652:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009656:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800965a:	2bff      	cmp	r3, #255	; 0xff
 800965c:	d104      	bne.n	8009668 <VL53L1_init_and_start_range+0x118>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800965e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009662:	2200      	movs	r2, #0
 8009664:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8009668:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800966c:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8009670:	2b01      	cmp	r3, #1
 8009672:	d139      	bne.n	80096e8 <VL53L1_init_and_start_range+0x198>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8009674:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009678:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800967c:	2b00      	cmp	r3, #0
 800967e:	d133      	bne.n	80096e8 <VL53L1_init_and_start_range+0x198>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 8009680:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009684:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 8009688:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800968c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8009690:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009694:	2220      	movs	r2, #32
 8009696:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800969a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800969e:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 80096a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10c      	bne.n	80096c4 <VL53L1_init_and_start_range+0x174>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 80096aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80096ae:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 80096ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80096be:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80096c2:	e004      	b.n	80096ce <VL53L1_init_and_start_range+0x17e>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 80096c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80096c8:	2200      	movs	r2, #0
 80096ca:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 80096ce:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80096d2:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	2b04      	cmp	r3, #4
 80096da:	d805      	bhi.n	80096e8 <VL53L1_init_and_start_range+0x198>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 80096dc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80096e0:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 80096e4:	2205      	movs	r2, #5
 80096e6:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80096e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80096ec:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d113      	bne.n	800971c <VL53L1_init_and_start_range+0x1cc>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 80096f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80096f8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d10d      	bne.n	800971c <VL53L1_init_and_start_range+0x1cc>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 8009700:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009704:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 8009708:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800970c:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 8009710:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009714:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009718:	2206      	movs	r2, #6
 800971a:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 800971c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009720:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	3b01      	subs	r3, #1
 8009728:	2b05      	cmp	r3, #5
 800972a:	d827      	bhi.n	800977c <VL53L1_init_and_start_range+0x22c>
 800972c:	a201      	add	r2, pc, #4	; (adr r2, 8009734 <VL53L1_init_and_start_range+0x1e4>)
 800972e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009732:	bf00      	nop
 8009734:	08009775 	.word	0x08009775
 8009738:	0800976d 	.word	0x0800976d
 800973c:	08009765 	.word	0x08009765
 8009740:	0800975d 	.word	0x0800975d
 8009744:	08009755 	.word	0x08009755
 8009748:	0800974d 	.word	0x0800974d
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800974c:	2301      	movs	r3, #1
 800974e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009752:	e017      	b.n	8009784 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 8009754:	230d      	movs	r3, #13
 8009756:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800975a:	e013      	b.n	8009784 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800975c:	2324      	movs	r3, #36	; 0x24
 800975e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009762:	e00f      	b.n	8009784 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 8009764:	2344      	movs	r3, #68	; 0x44
 8009766:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800976a:	e00b      	b.n	8009784 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 800976c:	235a      	movs	r3, #90	; 0x5a
 800976e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009772:	e007      	b.n	8009784 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 8009774:	2371      	movs	r3, #113	; 0x71
 8009776:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800977a:	e003      	b.n	8009784 <VL53L1_init_and_start_range+0x234>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800977c:	2383      	movs	r3, #131	; 0x83
 800977e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8009782:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 8009784:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009788:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 800978c:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 8009790:	f107 030c 	add.w	r3, r7, #12
 8009794:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8009798:	2300      	movs	r3, #0
 800979a:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800979e:	e00b      	b.n	80097b8 <VL53L1_init_and_start_range+0x268>
		*pbuffer++ = 0;
 80097a0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80097a4:	1c5a      	adds	r2, r3, #1
 80097a6:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 80097aa:	2200      	movs	r2, #0
 80097ac:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 80097ae:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 80097b2:	3301      	adds	r3, #1
 80097b4:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 80097b8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 80097bc:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d3ed      	bcc.n	80097a0 <VL53L1_init_and_start_range+0x250>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 80097c4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80097c8:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	2b05      	cmp	r3, #5
 80097d0:	d917      	bls.n	8009802 <VL53L1_init_and_start_range+0x2b2>
 80097d2:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d113      	bne.n	8009802 <VL53L1_init_and_start_range+0x2b2>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80097da:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80097de:	f1c3 0301 	rsb	r3, r3, #1
 80097e2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80097e6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 80097ea:	f107 020c 	add.w	r2, r7, #12
 80097ee:	4413      	add	r3, r2
 80097f0:	461a      	mov	r2, r3
 80097f2:	210b      	movs	r1, #11
 80097f4:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 80097f8:	f002 f8b6 	bl	800b968 <VL53L1_i2c_encode_static_nvm_managed>
 80097fc:	4603      	mov	r3, r0
 80097fe:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 8009802:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009806:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	2b04      	cmp	r3, #4
 800980e:	d917      	bls.n	8009840 <VL53L1_init_and_start_range+0x2f0>
 8009810:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009814:	2b00      	cmp	r3, #0
 8009816:	d113      	bne.n	8009840 <VL53L1_init_and_start_range+0x2f0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009818:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800981c:	f1c3 030d 	rsb	r3, r3, #13
 8009820:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009824:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 8009828:	f107 020c 	add.w	r2, r7, #12
 800982c:	4413      	add	r3, r2
 800982e:	461a      	mov	r2, r3
 8009830:	2117      	movs	r1, #23
 8009832:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8009836:	f002 f973 	bl	800bb20 <VL53L1_i2c_encode_customer_nvm_managed>
 800983a:	4603      	mov	r3, r0
 800983c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 8009840:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009844:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	2b03      	cmp	r3, #3
 800984c:	d917      	bls.n	800987e <VL53L1_init_and_start_range+0x32e>
 800984e:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009852:	2b00      	cmp	r3, #0
 8009854:	d113      	bne.n	800987e <VL53L1_init_and_start_range+0x32e>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009856:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800985a:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800985e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8009862:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 8009866:	f107 020c 	add.w	r2, r7, #12
 800986a:	4413      	add	r3, r2
 800986c:	461a      	mov	r2, r3
 800986e:	2120      	movs	r1, #32
 8009870:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8009874:	f002 fa92 	bl	800bd9c <VL53L1_i2c_encode_static_config>
 8009878:	4603      	mov	r3, r0
 800987a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 800987e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009882:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	2b02      	cmp	r3, #2
 800988a:	d917      	bls.n	80098bc <VL53L1_init_and_start_range+0x36c>
 800988c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8009890:	2b00      	cmp	r3, #0
 8009892:	d113      	bne.n	80098bc <VL53L1_init_and_start_range+0x36c>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8009894:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009898:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800989c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80098a0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 80098a4:	f107 020c 	add.w	r2, r7, #12
 80098a8:	4413      	add	r3, r2
 80098aa:	461a      	mov	r2, r3
 80098ac:	2116      	movs	r1, #22
 80098ae:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 80098b2:	f002 fb56 	bl	800bf62 <VL53L1_i2c_encode_general_config>
 80098b6:	4603      	mov	r3, r0
 80098b8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 80098bc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80098c0:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d917      	bls.n	80098fa <VL53L1_init_and_start_range+0x3aa>
 80098ca:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d113      	bne.n	80098fa <VL53L1_init_and_start_range+0x3aa>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80098d2:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80098d6:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 80098da:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80098de:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 80098e2:	f107 020c 	add.w	r2, r7, #12
 80098e6:	4413      	add	r3, r2
 80098e8:	461a      	mov	r2, r3
 80098ea:	2117      	movs	r1, #23
 80098ec:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 80098f0:	f002 fbbb 	bl	800c06a <VL53L1_i2c_encode_timing_config>
 80098f4:	4603      	mov	r3, r0
 80098f6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 80098fa:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80098fe:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d036      	beq.n	8009976 <VL53L1_init_and_start_range+0x426>
 8009908:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800990c:	2b00      	cmp	r3, #0
 800990e:	d132      	bne.n	8009976 <VL53L1_init_and_start_range+0x426>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8009910:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009914:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 8009918:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 800991c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009920:	791b      	ldrb	r3, [r3, #4]
 8009922:	f003 0320 	and.w	r3, r3, #32
 8009926:	2b00      	cmp	r3, #0
 8009928:	d017      	beq.n	800995a <VL53L1_init_and_start_range+0x40a>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800992a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800992e:	789b      	ldrb	r3, [r3, #2]
 8009930:	f043 0301 	orr.w	r3, r3, #1
 8009934:	b2da      	uxtb	r2, r3
 8009936:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800993a:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 800993c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009940:	789b      	ldrb	r3, [r3, #2]
 8009942:	f043 0301 	orr.w	r3, r3, #1
 8009946:	b2da      	uxtb	r2, r3
 8009948:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800994c:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800994e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009952:	789a      	ldrb	r2, [r3, #2]
 8009954:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009958:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800995a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800995e:	f107 020c 	add.w	r2, r7, #12
 8009962:	4413      	add	r3, r2
 8009964:	461a      	mov	r2, r3
 8009966:	2112      	movs	r1, #18
 8009968:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800996c:	f002 fbff 	bl	800c16e <VL53L1_i2c_encode_dynamic_config>
 8009970:	4603      	mov	r3, r0
 8009972:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 8009976:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800997a:	2b00      	cmp	r3, #0
 800997c:	d113      	bne.n	80099a6 <VL53L1_init_and_start_range+0x456>

		i2c_buffer_offset_bytes = \
 800997e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8009982:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 8009986:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800998a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800998e:	f107 020c 	add.w	r2, r7, #12
 8009992:	4413      	add	r3, r2
 8009994:	461a      	mov	r2, r3
 8009996:	2105      	movs	r1, #5
 8009998:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800999c:	f002 fc6c 	bl	800c278 <VL53L1_i2c_encode_system_control>
 80099a0:	4603      	mov	r3, r0
 80099a2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 80099a6:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d10f      	bne.n	80099ce <VL53L1_init_and_start_range+0x47e>
		status =
			VL53L1_WriteMulti(
 80099ae:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 80099b2:	f107 020c 	add.w	r2, r7, #12
 80099b6:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 80099ba:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 80099be:	f5a0 709e 	sub.w	r0, r0, #316	; 0x13c
 80099c2:	6800      	ldr	r0, [r0, #0]
 80099c4:	f003 f946 	bl	800cc54 <VL53L1_WriteMulti>
 80099c8:	4603      	mov	r3, r0
 80099ca:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 80099ce:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d109      	bne.n	80099ea <VL53L1_init_and_start_range+0x49a>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 80099d6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80099da:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80099de:	6818      	ldr	r0, [r3, #0]
 80099e0:	f001 f998 	bl	800ad14 <VL53L1_update_ll_driver_rd_state>
 80099e4:	4603      	mov	r3, r0
 80099e6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 80099ea:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d109      	bne.n	8009a06 <VL53L1_init_and_start_range+0x4b6>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 80099f2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80099f6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80099fa:	6818      	ldr	r0, [r3, #0]
 80099fc:	f001 fa5c 	bl	800aeb8 <VL53L1_update_ll_driver_cfg_state>
 8009a00:	4603      	mov	r3, r0
 8009a02:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 8009a06:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b0c8      	sub	sp, #288	; 0x120
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8009a1e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8009a22:	6018      	str	r0, [r3, #0]
 8009a24:	460a      	mov	r2, r1
 8009a26:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8009a2a:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 8009a2e:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009a30:	2300      	movs	r3, #0
 8009a32:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009a36:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8009a3a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 8009a44:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009a48:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 8009a4c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 8009a50:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009a54:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009a58:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 8009a5c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009a60:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 8009a64:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 8009a68:	2388      	movs	r3, #136	; 0x88
 8009a6a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 8009a74:	2300      	movs	r3, #0
 8009a76:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 8009a7a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8009a7e:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d008      	beq.n	8009a9a <VL53L1_get_measurement_results+0x86>
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	d10d      	bne.n	8009aa8 <VL53L1_get_measurement_results+0x94>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 8009a8c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8009a90:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 8009a94:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 8009a98:	e00a      	b.n	8009ab0 <VL53L1_get_measurement_results+0x9c>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 8009a9a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8009a9e:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 8009aa2:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 8009aa6:	e003      	b.n	8009ab0 <VL53L1_get_measurement_results+0x9c>
	default:
		i2c_buffer_size_bytes =
 8009aa8:	232c      	movs	r3, #44	; 0x2c
 8009aaa:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 8009aae:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8009ab0:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d10f      	bne.n	8009ad8 <VL53L1_get_measurement_results+0xc4>
		status =
			VL53L1_ReadMulti(
 8009ab8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 8009abc:	f107 0208 	add.w	r2, r7, #8
 8009ac0:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 8009ac4:	f507 7090 	add.w	r0, r7, #288	; 0x120
 8009ac8:	f5a0 708e 	sub.w	r0, r0, #284	; 0x11c
 8009acc:	6800      	ldr	r0, [r0, #0]
 8009ace:	f003 f8f7 	bl	800ccc0 <VL53L1_ReadMulti>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 8009ad8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8009adc:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d917      	bls.n	8009b16 <VL53L1_get_measurement_results+0x102>
 8009ae6:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d113      	bne.n	8009b16 <VL53L1_get_measurement_results+0x102>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8009aee:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8009af2:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 8009af6:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8009afa:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 8009afe:	f107 0208 	add.w	r2, r7, #8
 8009b02:	4413      	add	r3, r2
 8009b04:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8009b08:	4619      	mov	r1, r3
 8009b0a:	2038      	movs	r0, #56	; 0x38
 8009b0c:	f002 fd45 	bl	800c59a <VL53L1_i2c_decode_debug_results>
 8009b10:	4603      	mov	r3, r0
 8009b12:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 8009b16:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8009b1a:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d017      	beq.n	8009b54 <VL53L1_get_measurement_results+0x140>
 8009b24:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d113      	bne.n	8009b54 <VL53L1_get_measurement_results+0x140>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8009b2c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8009b30:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 8009b34:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8009b38:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 8009b3c:	f107 0208 	add.w	r2, r7, #8
 8009b40:	4413      	add	r3, r2
 8009b42:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8009b46:	4619      	mov	r1, r3
 8009b48:	2021      	movs	r0, #33	; 0x21
 8009b4a:	f002 fcc5 	bl	800c4d8 <VL53L1_i2c_decode_core_results>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 8009b54:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d110      	bne.n	8009b7e <VL53L1_get_measurement_results+0x16a>

		i2c_buffer_offset_bytes = 0;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8009b62:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 8009b66:	f107 0208 	add.w	r2, r7, #8
 8009b6a:	4413      	add	r3, r2
 8009b6c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8009b70:	4619      	mov	r1, r3
 8009b72:	202c      	movs	r0, #44	; 0x2c
 8009b74:	f002 fbba 	bl	800c2ec <VL53L1_i2c_decode_system_results>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 8009b7e:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b088      	sub	sp, #32
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	460b      	mov	r3, r1
 8009b96:	607a      	str	r2, [r7, #4]
 8009b98:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 8009ba8:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8009bae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d106      	bne.n	8009bc4 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 8009bb6:	7afb      	ldrb	r3, [r7, #11]
 8009bb8:	4619      	mov	r1, r3
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f7ff ff2a 	bl	8009a14 <VL53L1_get_measurement_results>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 8009bc4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d10c      	bne.n	8009be6 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 8009bda:	69bb      	ldr	r3, [r7, #24]
 8009bdc:	f503 7222 	add.w	r2, r3, #648	; 0x288
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	f000 f85d 	bl	8009ca0 <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 8009be6:	69bb      	ldr	r3, [r7, #24]
 8009be8:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d11f      	bne.n	8009c30 <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 8009bf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d10e      	bne.n	8009c16 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8009bf8:	69bb      	ldr	r3, [r7, #24]
 8009bfa:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d109      	bne.n	8009c16 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	f001 fe19 	bl	800b83a <VL53L1_low_power_auto_setup_manual_calibration>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 8009c0c:	69bb      	ldr	r3, [r7, #24]
 8009c0e:	2201      	movs	r2, #1
 8009c10:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8009c14:	e00c      	b.n	8009c30 <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 8009c16:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d108      	bne.n	8009c30 <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8009c1e:	69bb      	ldr	r3, [r7, #24]
 8009c20:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d103      	bne.n	8009c30 <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 8009c28:	69bb      	ldr	r3, [r7, #24]
 8009c2a:	2202      	movs	r2, #2
 8009c2c:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 8009c44:	2284      	movs	r2, #132	; 0x84
 8009c46:	6939      	ldr	r1, [r7, #16]
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f003 fa15 	bl	800d078 <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 8009c4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d104      	bne.n	8009c60 <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	f001 f8e4 	bl	800ae24 <VL53L1_check_ll_driver_rd_state>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8009c60:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3720      	adds	r7, #32
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	460b      	mov	r3, r1
 8009c76:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8009c7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d107      	bne.n	8009c94 <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 8009c84:	78fb      	ldrb	r3, [r7, #3]
 8009c86:	2203      	movs	r2, #3
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7ff fc60 	bl	8009550 <VL53L1_init_and_start_range>
 8009c90:	4603      	mov	r3, r0
 8009c92:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 8009c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b089      	sub	sp, #36	; 0x24
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
 8009cac:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	78da      	ldrb	r2, [r3, #3]
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	3304      	adds	r3, #4
 8009cc6:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 8009cc8:	2300      	movs	r3, #0
 8009cca:	77fb      	strb	r3, [r7, #31]
 8009ccc:	e0d0      	b.n	8009e70 <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 8009cce:	69bb      	ldr	r3, [r7, #24]
 8009cd0:	7ffa      	ldrb	r2, [r7, #31]
 8009cd2:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 8009cd4:	69bb      	ldr	r3, [r7, #24]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	78db      	ldrb	r3, [r3, #3]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d10a      	bne.n	8009cf8 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	785b      	ldrb	r3, [r3, #1]
 8009ce6:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 8009cea:	2b09      	cmp	r3, #9
 8009cec:	d104      	bne.n	8009cf8 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	2213      	movs	r2, #19
 8009cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009cf6:	e007      	b.n	8009d08 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	785b      	ldrb	r3, [r3, #1]
 8009cfc:	f003 031f 	and.w	r3, r3, #31
 8009d00:	b2da      	uxtb	r2, r3
			pdata->range_status =
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 8009d08:	7ffb      	ldrb	r3, [r7, #31]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d002      	beq.n	8009d14 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d05d      	beq.n	8009dce <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 8009d12:	e0a7      	b.n	8009e64 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	789b      	ldrb	r3, [r3, #2]
 8009d18:	2b07      	cmp	r3, #7
 8009d1a:	d104      	bne.n	8009d26 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 8009d20:	69bb      	ldr	r3, [r7, #24]
 8009d22:	821a      	strh	r2, [r3, #16]
 8009d24:	e00c      	b.n	8009d40 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	789b      	ldrb	r3, [r3, #2]
 8009d2a:	2b08      	cmp	r3, #8
 8009d2c:	d104      	bne.n	8009d38 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 8009d32:	69bb      	ldr	r3, [r7, #24]
 8009d34:	821a      	strh	r2, [r3, #16]
 8009d36:	e003      	b.n	8009d40 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 8009d4c:	69bb      	ldr	r3, [r7, #24]
 8009d4e:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 8009d54:	69bb      	ldr	r3, [r7, #24]
 8009d56:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	895b      	ldrh	r3, [r3, #10]
 8009d5c:	015b      	lsls	r3, r3, #5
 8009d5e:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d66:	d302      	bcc.n	8009d6e <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 8009d68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d6c:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	b29a      	uxth	r2, r3
 8009d72:	69bb      	ldr	r3, [r7, #24]
 8009d74:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 8009d82:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	fb02 f303 	mul.w	r3, r2, r3
 8009d8c:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d94:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	da01      	bge.n	8009da0 <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 8009d9c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8009da0:	12db      	asrs	r3, r3, #11
 8009da2:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	b21a      	sxth	r2, r3
 8009da8:	69bb      	ldr	r3, [r7, #24]
 8009daa:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 8009db0:	69bb      	ldr	r3, [r7, #24]
 8009db2:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 8009db8:	69bb      	ldr	r3, [r7, #24]
 8009dba:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	621a      	str	r2, [r3, #32]

			break;
 8009dcc:	e04a      	b.n	8009e64 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 8009dd2:	69bb      	ldr	r3, [r7, #24]
 8009dd4:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 8009dda:	69bb      	ldr	r3, [r7, #24]
 8009ddc:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009de4:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	8bdb      	ldrh	r3, [r3, #30]
 8009df2:	015b      	lsls	r3, r3, #5
 8009df4:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009dfc:	d302      	bcc.n	8009e04 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 8009dfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e02:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	69bb      	ldr	r3, [r7, #24]
 8009e0a:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 8009e18:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	68fa      	ldr	r2, [r7, #12]
 8009e1e:	fb02 f303 	mul.w	r3, r2, r3
 8009e22:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e2a:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	da01      	bge.n	8009e36 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 8009e32:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8009e36:	12db      	asrs	r3, r3, #11
 8009e38:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	b21a      	sxth	r2, r3
 8009e3e:	69bb      	ldr	r3, [r7, #24]
 8009e40:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 8009e5e:	69bb      	ldr	r3, [r7, #24]
 8009e60:	621a      	str	r2, [r3, #32]

			break;
 8009e62:	bf00      	nop
		}

		pdata++;
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	3340      	adds	r3, #64	; 0x40
 8009e68:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 8009e6a:	7ffb      	ldrb	r3, [r7, #31]
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	77fb      	strb	r3, [r7, #31]
 8009e70:	7ffb      	ldrb	r3, [r7, #31]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	f67f af2b 	bls.w	8009cce <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	785b      	ldrb	r3, [r3, #1]
 8009e82:	f003 031f 	and.w	r3, r3, #31
 8009e86:	2b11      	cmp	r3, #17
 8009e88:	bf8c      	ite	hi
 8009e8a:	2201      	movhi	r2, #1
 8009e8c:	2200      	movls	r2, #0
 8009e8e:	b2d2      	uxtb	r2, r2
 8009e90:	2a00      	cmp	r2, #0
 8009e92:	d116      	bne.n	8009ec2 <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
 8009e94:	2201      	movs	r2, #1
 8009e96:	409a      	lsls	r2, r3
 8009e98:	4b0c      	ldr	r3, [pc, #48]	; (8009ecc <VL53L1_copy_sys_and_core_results_to_range_results+0x22c>)
 8009e9a:	4013      	ands	r3, r2
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	bf14      	ite	ne
 8009ea0:	2301      	movne	r3, #1
 8009ea2:	2300      	moveq	r3, #0
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d00b      	beq.n	8009ec2 <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	785b      	ldrb	r3, [r3, #1]
 8009eae:	f003 031f 	and.w	r3, r3, #31
 8009eb2:	b2da      	uxtb	r2, r3
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 8009ec0:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 8009ec2:	bf00      	nop
 8009ec4:	3724      	adds	r7, #36	; 0x24
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bc80      	pop	{r7}
 8009eca:	4770      	bx	lr
 8009ecc:	0002200e 	.word	0x0002200e

08009ed0 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b087      	sub	sp, #28
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	60f8      	str	r0, [r7, #12]
 8009ed8:	460b      	mov	r3, r1
 8009eda:	607a      	str	r2, [r7, #4]
 8009edc:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 8009ee6:	897b      	ldrh	r3, [r7, #10]
 8009ee8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8009eec:	2b38      	cmp	r3, #56	; 0x38
 8009eee:	f200 8204 	bhi.w	800a2fa <VL53L1_get_tuning_parm+0x42a>
 8009ef2:	a201      	add	r2, pc, #4	; (adr r2, 8009ef8 <VL53L1_get_tuning_parm+0x28>)
 8009ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ef8:	08009fdd 	.word	0x08009fdd
 8009efc:	08009feb 	.word	0x08009feb
 8009f00:	08009ff9 	.word	0x08009ff9
 8009f04:	0800a007 	.word	0x0800a007
 8009f08:	0800a015 	.word	0x0800a015
 8009f0c:	0800a023 	.word	0x0800a023
 8009f10:	0800a031 	.word	0x0800a031
 8009f14:	0800a03f 	.word	0x0800a03f
 8009f18:	0800a04d 	.word	0x0800a04d
 8009f1c:	0800a05b 	.word	0x0800a05b
 8009f20:	0800a069 	.word	0x0800a069
 8009f24:	0800a077 	.word	0x0800a077
 8009f28:	0800a085 	.word	0x0800a085
 8009f2c:	0800a093 	.word	0x0800a093
 8009f30:	0800a0a1 	.word	0x0800a0a1
 8009f34:	0800a0af 	.word	0x0800a0af
 8009f38:	0800a0bd 	.word	0x0800a0bd
 8009f3c:	0800a0cb 	.word	0x0800a0cb
 8009f40:	0800a0d9 	.word	0x0800a0d9
 8009f44:	0800a0e7 	.word	0x0800a0e7
 8009f48:	0800a0f5 	.word	0x0800a0f5
 8009f4c:	0800a103 	.word	0x0800a103
 8009f50:	0800a111 	.word	0x0800a111
 8009f54:	0800a11f 	.word	0x0800a11f
 8009f58:	0800a12d 	.word	0x0800a12d
 8009f5c:	0800a13b 	.word	0x0800a13b
 8009f60:	0800a149 	.word	0x0800a149
 8009f64:	0800a157 	.word	0x0800a157
 8009f68:	0800a165 	.word	0x0800a165
 8009f6c:	0800a173 	.word	0x0800a173
 8009f70:	0800a181 	.word	0x0800a181
 8009f74:	0800a18f 	.word	0x0800a18f
 8009f78:	0800a19d 	.word	0x0800a19d
 8009f7c:	0800a1ab 	.word	0x0800a1ab
 8009f80:	0800a1b9 	.word	0x0800a1b9
 8009f84:	0800a1c7 	.word	0x0800a1c7
 8009f88:	0800a1d5 	.word	0x0800a1d5
 8009f8c:	0800a1e3 	.word	0x0800a1e3
 8009f90:	0800a1f1 	.word	0x0800a1f1
 8009f94:	0800a1ff 	.word	0x0800a1ff
 8009f98:	0800a20d 	.word	0x0800a20d
 8009f9c:	0800a21b 	.word	0x0800a21b
 8009fa0:	0800a229 	.word	0x0800a229
 8009fa4:	0800a237 	.word	0x0800a237
 8009fa8:	0800a245 	.word	0x0800a245
 8009fac:	0800a253 	.word	0x0800a253
 8009fb0:	0800a261 	.word	0x0800a261
 8009fb4:	0800a26f 	.word	0x0800a26f
 8009fb8:	0800a27d 	.word	0x0800a27d
 8009fbc:	0800a28b 	.word	0x0800a28b
 8009fc0:	0800a299 	.word	0x0800a299
 8009fc4:	0800a2a7 	.word	0x0800a2a7
 8009fc8:	0800a2b5 	.word	0x0800a2b5
 8009fcc:	0800a2c3 	.word	0x0800a2c3
 8009fd0:	0800a2d1 	.word	0x0800a2d1
 8009fd4:	0800a2df 	.word	0x0800a2df
 8009fd8:	0800a2ed 	.word	0x0800a2ed

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8009fe2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	601a      	str	r2, [r3, #0]
	break;
 8009fe8:	e18e      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 8009ff0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	601a      	str	r2, [r3, #0]
	break;
 8009ff6:	e187      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8009ffe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	601a      	str	r2, [r3, #0]
	break;
 800a004:	e180      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800a00c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	601a      	str	r2, [r3, #0]
	break;
 800a012:	e179      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a01a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	601a      	str	r2, [r3, #0]
	break;
 800a020:	e172      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 800a028:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	601a      	str	r2, [r3, #0]
	break;
 800a02e:	e16b      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 800a036:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	601a      	str	r2, [r3, #0]
	break;
 800a03c:	e164      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800a044:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	601a      	str	r2, [r3, #0]
	break;
 800a04a:	e15d      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800a052:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	601a      	str	r2, [r3, #0]
	break;
 800a058:	e156      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800a060:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	601a      	str	r2, [r3, #0]
	break;
 800a066:	e14f      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800a06e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	601a      	str	r2, [r3, #0]
	break;
 800a074:	e148      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800a07c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	601a      	str	r2, [r3, #0]
	break;
 800a082:	e141      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800a08a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	601a      	str	r2, [r3, #0]
	break;
 800a090:	e13a      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 800a098:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	601a      	str	r2, [r3, #0]
	break;
 800a09e:	e133      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800a0a6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	601a      	str	r2, [r3, #0]
	break;
 800a0ac:	e12c      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800a0b4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	601a      	str	r2, [r3, #0]
	break;
 800a0ba:	e125      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 800a0c2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	601a      	str	r2, [r3, #0]
	break;
 800a0c8:	e11e      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800a0d0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	601a      	str	r2, [r3, #0]
	break;
 800a0d6:	e117      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 800a0de:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	601a      	str	r2, [r3, #0]
	break;
 800a0e4:	e110      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800a0ec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	601a      	str	r2, [r3, #0]
	break;
 800a0f2:	e109      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800a0fa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	601a      	str	r2, [r3, #0]
	break;
 800a100:	e102      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 800a108:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	601a      	str	r2, [r3, #0]
	break;
 800a10e:	e0fb      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800a116:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	601a      	str	r2, [r3, #0]
	break;
 800a11c:	e0f4      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800a124:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	601a      	str	r2, [r3, #0]
	break;
 800a12a:	e0ed      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800a132:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	601a      	str	r2, [r3, #0]
	break;
 800a138:	e0e6      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800a140:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	601a      	str	r2, [r3, #0]
	break;
 800a146:	e0df      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800a14e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	601a      	str	r2, [r3, #0]
	break;
 800a154:	e0d8      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 800a15c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	601a      	str	r2, [r3, #0]
	break;
 800a162:	e0d1      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800a16a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	601a      	str	r2, [r3, #0]
	break;
 800a170:	e0ca      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800a178:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	601a      	str	r2, [r3, #0]
	break;
 800a17e:	e0c3      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800a186:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	601a      	str	r2, [r3, #0]
	break;
 800a18c:	e0bc      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800a194:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	601a      	str	r2, [r3, #0]
	break;
 800a19a:	e0b5      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a1a2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	601a      	str	r2, [r3, #0]
	break;
 800a1a8:	e0ae      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800a1b0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	601a      	str	r2, [r3, #0]
	break;
 800a1b6:	e0a7      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 800a1be:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	601a      	str	r2, [r3, #0]
	break;
 800a1c4:	e0a0      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800a1cc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	601a      	str	r2, [r3, #0]
	break;
 800a1d2:	e099      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800a1da:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	601a      	str	r2, [r3, #0]
	break;
 800a1e0:	e092      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800a1e8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	601a      	str	r2, [r3, #0]
	break;
 800a1ee:	e08b      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800a1f6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	601a      	str	r2, [r3, #0]
	break;
 800a1fc:	e084      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800a204:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	601a      	str	r2, [r3, #0]
	break;
 800a20a:	e07d      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800a212:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	601a      	str	r2, [r3, #0]
	break;
 800a218:	e076      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800a220:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	601a      	str	r2, [r3, #0]
	break;
 800a226:	e06f      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800a22e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	601a      	str	r2, [r3, #0]
	break;
 800a234:	e068      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800a23c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	601a      	str	r2, [r3, #0]
	break;
 800a242:	e061      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800a24a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	601a      	str	r2, [r3, #0]
	break;
 800a250:	e05a      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800a258:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	601a      	str	r2, [r3, #0]
	break;
 800a25e:	e053      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800a266:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	601a      	str	r2, [r3, #0]
	break;
 800a26c:	e04c      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800a274:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	601a      	str	r2, [r3, #0]
	break;
 800a27a:	e045      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800a282:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	601a      	str	r2, [r3, #0]
	break;
 800a288:	e03e      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800a290:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	601a      	str	r2, [r3, #0]
	break;
 800a296:	e037      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800a29e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	601a      	str	r2, [r3, #0]
	break;
 800a2a4:	e030      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800a2ac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	601a      	str	r2, [r3, #0]
	break;
 800a2b2:	e029      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a2ba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	601a      	str	r2, [r3, #0]
	break;
 800a2c0:	e022      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800a2c8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	601a      	str	r2, [r3, #0]
	break;
 800a2ce:	e01b      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800a2d6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	601a      	str	r2, [r3, #0]
	break;
 800a2dc:	e014      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a2e4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	601a      	str	r2, [r3, #0]
	break;
 800a2ea:	e00d      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800a2f2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	601a      	str	r2, [r3, #0]
	break;
 800a2f8:	e006      	b.n	800a308 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800a300:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800a302:	23fc      	movs	r3, #252	; 0xfc
 800a304:	75fb      	strb	r3, [r7, #23]
	break;
 800a306:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800a308:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	371c      	adds	r7, #28
 800a310:	46bd      	mov	sp, r7
 800a312:	bc80      	pop	{r7}
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop

0800a318 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800a318:	b480      	push	{r7}
 800a31a:	b085      	sub	sp, #20
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a320:	2300      	movs	r3, #0
 800a322:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2208      	movs	r2, #8
 800a328:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	220b      	movs	r2, #11
 800a32e:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a336:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a33e:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800a346:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800a34e:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800a350:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a354:	4618      	mov	r0, r3
 800a356:	3714      	adds	r7, #20
 800a358:	46bd      	mov	sp, r7
 800a35a:	bc80      	pop	{r7}
 800a35c:	4770      	bx	lr

0800a35e <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800a35e:	b480      	push	{r7}
 800a360:	b085      	sub	sp, #20
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a366:	2300      	movs	r3, #0
 800a368:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2212      	movs	r2, #18
 800a374:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	220f      	movs	r2, #15
 800a37a:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2202      	movs	r2, #2
 800a380:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800a388:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	220c      	movs	r2, #12
 800a38e:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800a390:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	bc80      	pop	{r7}
 800a39c:	4770      	bx	lr

0800a39e <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
 800a3a6:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	895b      	ldrh	r3, [r3, #10]
 800a3b0:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	895b      	ldrh	r3, [r3, #10]
 800a3ce:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	2240      	movs	r2, #64	; 0x40
 800a3f2:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d10d      	bne.n	800a418 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d108      	bne.n	800a418 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d103      	bne.n	800a418 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	2200      	movs	r2, #0
 800a414:	741a      	strb	r2, [r3, #16]
 800a416:	e002      	b.n	800a41e <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	2201      	movs	r2, #1
 800a41c:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800a41e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d114      	bne.n	800a450 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d110      	bne.n	800a450 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	6818      	ldr	r0, [r3, #0]
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	7d1b      	ldrb	r3, [r3, #20]
 800a442:	f000 ffbb 	bl	800b3bc <VL53L1_calc_range_ignore_threshold>
 800a446:	4603      	mov	r3, r0
 800a448:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	82da      	strh	r2, [r3, #22]
 800a44e:	e002      	b.n	800a456 <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	2200      	movs	r2, #0
 800a454:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a456:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}

0800a462 <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800a462:	b480      	push	{r7}
 800a464:	b085      	sub	sp, #20
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a46a:	2300      	movs	r3, #0
 800a46c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a474:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a47c:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800a484:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800a48c:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2208      	movs	r2, #8
 800a492:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2228      	movs	r2, #40	; 0x28
 800a498:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2209      	movs	r2, #9
 800a49e:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800a4a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3714      	adds	r7, #20
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bc80      	pop	{r7}
 800a4ac:	4770      	bx	lr

0800a4ae <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800a4ae:	b480      	push	{r7}
 800a4b0:	b085      	sub	sp, #20
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f248 0203 	movw	r2, #32771	; 0x8003
 800a4c0:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f248 0201 	movw	r2, #32769	; 0x8001
 800a4c8:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f248 0241 	movw	r2, #32833	; 0x8041
 800a4d0:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	220e      	movs	r2, #14
 800a4d6:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	220a      	movs	r2, #10
 800a4dc:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2206      	movs	r2, #6
 800a4e2:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	220e      	movs	r2, #14
 800a4e8:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	220a      	movs	r2, #10
 800a4ee:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2206      	movs	r2, #6
 800a4f4:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2221      	movs	r2, #33	; 0x21
 800a500:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2200      	movs	r2, #0
 800a50c:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800a514:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800a51c:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800a524:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	22c0      	movs	r2, #192	; 0xc0
 800a52a:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	22c0      	movs	r2, #192	; 0xc0
 800a530:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	22c0      	movs	r2, #192	; 0xc0
 800a536:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2208      	movs	r2, #8
 800a53c:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2210      	movs	r2, #16
 800a542:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2202      	movs	r2, #2
 800a550:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2202      	movs	r2, #2
 800a560:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a572:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a57a:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f248 0230 	movw	r2, #32816	; 0x8030
 800a582:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a58a:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a592:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a59a:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f24f 6218 	movw	r2, #63000	; 0xf618
 800a5a2:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800a5aa:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800a5b2:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800a5ba:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800a5bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3714      	adds	r7, #20
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bc80      	pop	{r7}
 800a5c8:	4770      	bx	lr

0800a5ca <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a5ca:	b480      	push	{r7}
 800a5cc:	b087      	sub	sp, #28
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	60f8      	str	r0, [r7, #12]
 800a5d2:	60b9      	str	r1, [r7, #8]
 800a5d4:	607a      	str	r2, [r7, #4]
 800a5d6:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a5e2:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2200      	movs	r2, #0
 800a600:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2200      	movs	r2, #0
 800a606:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2200      	movs	r2, #0
 800a60c:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2200      	movs	r2, #0
 800a618:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2200      	movs	r2, #0
 800a61e:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	2211      	movs	r2, #17
 800a624:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2202      	movs	r2, #2
 800a62a:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	2200      	movs	r2, #0
 800a630:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2202      	movs	r2, #2
 800a636:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2208      	movs	r2, #8
 800a63c:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2200      	movs	r2, #0
 800a642:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800a644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a646:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800a64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64e:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800a654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a656:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2201      	movs	r2, #1
 800a662:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2200      	movs	r2, #0
 800a668:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2200      	movs	r2, #0
 800a66e:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2200      	movs	r2, #0
 800a674:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	22ff      	movs	r2, #255	; 0xff
 800a67a:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800a67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67e:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800a684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a686:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2200      	movs	r2, #0
 800a690:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2200      	movs	r2, #0
 800a696:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2200      	movs	r2, #0
 800a69c:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	220b      	movs	r2, #11
 800a6b4:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b8:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	2202      	movs	r2, #2
 800a6c2:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	220d      	movs	r2, #13
 800a6c8:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800a6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6cc:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	2201      	movs	r2, #1
 800a6dc:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800a6f0:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	2238      	movs	r2, #56	; 0x38
 800a6fc:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	22ff      	movs	r2, #255	; 0xff
 800a702:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	2201      	movs	r2, #1
 800a708:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2200      	movs	r2, #0
 800a70e:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	221a      	movs	r2, #26
 800a714:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2200      	movs	r2, #0
 800a71a:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2220      	movs	r2, #32
 800a720:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2201      	movs	r2, #1
 800a726:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	22cc      	movs	r2, #204	; 0xcc
 800a72c:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	220b      	movs	r2, #11
 800a732:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2201      	movs	r2, #1
 800a738:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	22f5      	movs	r2, #245	; 0xf5
 800a73e:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2209      	movs	r2, #9
 800a744:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800a746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a748:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800a74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a750:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2208      	movs	r2, #8
 800a75a:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2278      	movs	r2, #120	; 0x78
 800a760:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2200      	movs	r2, #0
 800a766:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	2201      	movs	r2, #1
 800a772:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	2200      	movs	r2, #0
 800a778:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	2200      	movs	r2, #0
 800a77e:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	2200      	movs	r2, #0
 800a784:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800a786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a788:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	220b      	movs	r2, #11
 800a794:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	2209      	movs	r2, #9
 800a79a:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800a79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79e:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800a7a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a6:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800a7b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800a7bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7be:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	22c7      	movs	r2, #199	; 0xc7
 800a7ca:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	22ff      	movs	r2, #255	; 0xff
 800a7d0:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	22db      	movs	r2, #219	; 0xdb
 800a7d6:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	2202      	movs	r2, #2
 800a7dc:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800a7de:	6a3b      	ldr	r3, [r7, #32]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800a7e4:	6a3b      	ldr	r3, [r7, #32]
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
 800a7f2:	2221      	movs	r2, #33	; 0x21
 800a7f4:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800a7f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	371c      	adds	r7, #28
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bc80      	pop	{r7}
 800a802:	4770      	bx	lr

0800a804 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b088      	sub	sp, #32
 800a808:	af02      	add	r7, sp, #8
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	60b9      	str	r1, [r7, #8]
 800a80e:	607a      	str	r2, [r7, #4]
 800a810:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a812:	2300      	movs	r3, #0
 800a814:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a818:	9301      	str	r3, [sp, #4]
 800a81a:	6a3b      	ldr	r3, [r7, #32]
 800a81c:	9300      	str	r3, [sp, #0]
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	68b9      	ldr	r1, [r7, #8]
 800a824:	68f8      	ldr	r0, [r7, #12]
 800a826:	f7ff fed0 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800a82a:	4603      	mov	r3, r0
 800a82c:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a82e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d121      	bne.n	800a87a <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2207      	movs	r2, #7
 800a83a:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2205      	movs	r2, #5
 800a840:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800a842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a844:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800a84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84c:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2208      	movs	r2, #8
 800a856:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2238      	movs	r2, #56	; 0x38
 800a85c:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	2207      	movs	r2, #7
 800a862:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	2205      	movs	r2, #5
 800a868:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800a86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a86c:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800a872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a874:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a87a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3718      	adds	r7, #24
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}

0800a886 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b088      	sub	sp, #32
 800a88a:	af02      	add	r7, sp, #8
 800a88c:	60f8      	str	r0, [r7, #12]
 800a88e:	60b9      	str	r1, [r7, #8]
 800a890:	607a      	str	r2, [r7, #4]
 800a892:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a894:	2300      	movs	r3, #0
 800a896:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89a:	9301      	str	r3, [sp, #4]
 800a89c:	6a3b      	ldr	r3, [r7, #32]
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	68b9      	ldr	r1, [r7, #8]
 800a8a6:	68f8      	ldr	r0, [r7, #12]
 800a8a8:	f7ff fe8f 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a8b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d121      	bne.n	800a8fc <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	220f      	movs	r2, #15
 800a8bc:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	220d      	movs	r2, #13
 800a8c2:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800a8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ce:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2208      	movs	r2, #8
 800a8d8:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	22b8      	movs	r2, #184	; 0xb8
 800a8de:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	220f      	movs	r2, #15
 800a8e4:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	220d      	movs	r2, #13
 800a8ea:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ee:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f6:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800a8fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a900:	4618      	mov	r0, r3
 800a902:	3718      	adds	r7, #24
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b088      	sub	sp, #32
 800a90c:	af02      	add	r7, sp, #8
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	60b9      	str	r1, [r7, #8]
 800a912:	607a      	str	r2, [r7, #4]
 800a914:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a916:	2300      	movs	r3, #0
 800a918:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91c:	9301      	str	r3, [sp, #4]
 800a91e:	6a3b      	ldr	r3, [r7, #32]
 800a920:	9300      	str	r3, [sp, #0]
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	687a      	ldr	r2, [r7, #4]
 800a926:	68b9      	ldr	r1, [r7, #8]
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f7ff fe4e 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800a92e:	4603      	mov	r3, r0
 800a930:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a932:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d105      	bne.n	800a946 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	2202      	movs	r2, #2
 800a93e:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	223b      	movs	r2, #59	; 0x3b
 800a944:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a946:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3718      	adds	r7, #24
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b088      	sub	sp, #32
 800a956:	af02      	add	r7, sp, #8
 800a958:	60f8      	str	r0, [r7, #12]
 800a95a:	60b9      	str	r1, [r7, #8]
 800a95c:	607a      	str	r2, [r7, #4]
 800a95e:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a960:	2300      	movs	r3, #0
 800a962:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800a964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a966:	9301      	str	r3, [sp, #4]
 800a968:	6a3b      	ldr	r3, [r7, #32]
 800a96a:	9300      	str	r3, [sp, #0]
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	68b9      	ldr	r1, [r7, #8]
 800a972:	68f8      	ldr	r0, [r7, #12]
 800a974:	f7ff fe29 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800a978:	4603      	mov	r3, r0
 800a97a:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a97c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d105      	bne.n	800a990 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	2202      	movs	r2, #2
 800a988:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	225b      	movs	r2, #91	; 0x5b
 800a98e:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800a990:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a994:	4618      	mov	r0, r3
 800a996:	3718      	adds	r7, #24
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b088      	sub	sp, #32
 800a9a0:	af02      	add	r7, sp, #8
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
 800a9a8:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800a9ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b0:	9301      	str	r3, [sp, #4]
 800a9b2:	6a3b      	ldr	r3, [r7, #32]
 800a9b4:	9300      	str	r3, [sp, #0]
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	68b9      	ldr	r1, [r7, #8]
 800a9bc:	68f8      	ldr	r0, [r7, #12]
 800a9be:	f7ff fe04 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800a9c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d11a      	bne.n	800aa04 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	22b1      	movs	r2, #177	; 0xb1
 800a9de:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	22d4      	movs	r2, #212	; 0xd4
 800a9ea:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800a9f2:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800a9f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	2240      	movs	r2, #64	; 0x40
 800aa02:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800aa04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3718      	adds	r7, #24
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}

0800aa10 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b088      	sub	sp, #32
 800aa14:	af02      	add	r7, sp, #8
 800aa16:	60f8      	str	r0, [r7, #12]
 800aa18:	60b9      	str	r1, [r7, #8]
 800aa1a:	607a      	str	r2, [r7, #4]
 800aa1c:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800aa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa24:	9301      	str	r3, [sp, #4]
 800aa26:	6a3b      	ldr	r3, [r7, #32]
 800aa28:	9300      	str	r3, [sp, #0]
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	68b9      	ldr	r1, [r7, #8]
 800aa30:	68f8      	ldr	r0, [r7, #12]
 800aa32:	f7ff fee7 	bl	800a804 <VL53L1_preset_mode_standard_ranging_short_range>
 800aa36:	4603      	mov	r3, r0
 800aa38:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800aa3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d11a      	bne.n	800aa78 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	2200      	movs	r2, #0
 800aa46:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2284      	movs	r2, #132	; 0x84
 800aa52:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2201      	movs	r2, #1
 800aa58:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	22b1      	movs	r2, #177	; 0xb1
 800aa5e:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800aa66:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800aa68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800aa72:	6a3b      	ldr	r3, [r7, #32]
 800aa74:	2240      	movs	r2, #64	; 0x40
 800aa76:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800aa78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b088      	sub	sp, #32
 800aa88:	af02      	add	r7, sp, #8
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
 800aa90:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800aa92:	2300      	movs	r3, #0
 800aa94:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800aa96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa98:	9301      	str	r3, [sp, #4]
 800aa9a:	6a3b      	ldr	r3, [r7, #32]
 800aa9c:	9300      	str	r3, [sp, #0]
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	68b9      	ldr	r1, [r7, #8]
 800aaa4:	68f8      	ldr	r0, [r7, #12]
 800aaa6:	f7ff feee 	bl	800a886 <VL53L1_preset_mode_standard_ranging_long_range>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800aaae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d11a      	bne.n	800aaec <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	2200      	movs	r2, #0
 800aaba:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2297      	movs	r2, #151	; 0x97
 800aac6:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	22b1      	movs	r2, #177	; 0xb1
 800aad2:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800aada:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800aadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aade:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800aae6:	6a3b      	ldr	r3, [r7, #32]
 800aae8:	2240      	movs	r2, #64	; 0x40
 800aaea:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800aaec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3718      	adds	r7, #24
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b088      	sub	sp, #32
 800aafc:	af02      	add	r7, sp, #8
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	607a      	str	r2, [r7, #4]
 800ab04:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ab06:	2300      	movs	r3, #0
 800ab08:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800ab0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab0c:	9301      	str	r3, [sp, #4]
 800ab0e:	6a3b      	ldr	r3, [r7, #32]
 800ab10:	9300      	str	r3, [sp, #0]
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	68b9      	ldr	r1, [r7, #8]
 800ab18:	68f8      	ldr	r0, [r7, #12]
 800ab1a:	f7ff ff3f 	bl	800a99c <VL53L1_preset_mode_timed_ranging>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800ab22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d106      	bne.n	800ab38 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800ab2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab2c:	6839      	ldr	r1, [r7, #0]
 800ab2e:	68b8      	ldr	r0, [r7, #8]
 800ab30:	f000 fe6b 	bl	800b80a <VL53L1_config_low_power_auto_mode>
 800ab34:	4603      	mov	r3, r0
 800ab36:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800ab38:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3718      	adds	r7, #24
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b088      	sub	sp, #32
 800ab48:	af02      	add	r7, sp, #8
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
 800ab50:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ab52:	2300      	movs	r3, #0
 800ab54:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800ab56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab58:	9301      	str	r3, [sp, #4]
 800ab5a:	6a3b      	ldr	r3, [r7, #32]
 800ab5c:	9300      	str	r3, [sp, #0]
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	68b9      	ldr	r1, [r7, #8]
 800ab64:	68f8      	ldr	r0, [r7, #12]
 800ab66:	f7ff ff53 	bl	800aa10 <VL53L1_preset_mode_timed_ranging_short_range>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800ab6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d106      	bne.n	800ab84 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800ab76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab78:	6839      	ldr	r1, [r7, #0]
 800ab7a:	68b8      	ldr	r0, [r7, #8]
 800ab7c:	f000 fe45 	bl	800b80a <VL53L1_config_low_power_auto_mode>
 800ab80:	4603      	mov	r3, r0
 800ab82:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800ab84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3718      	adds	r7, #24
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b088      	sub	sp, #32
 800ab94:	af02      	add	r7, sp, #8
 800ab96:	60f8      	str	r0, [r7, #12]
 800ab98:	60b9      	str	r1, [r7, #8]
 800ab9a:	607a      	str	r2, [r7, #4]
 800ab9c:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800aba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba4:	9301      	str	r3, [sp, #4]
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	9300      	str	r3, [sp, #0]
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	68b9      	ldr	r1, [r7, #8]
 800abb0:	68f8      	ldr	r0, [r7, #12]
 800abb2:	f7ff ff67 	bl	800aa84 <VL53L1_preset_mode_timed_ranging_long_range>
 800abb6:	4603      	mov	r3, r0
 800abb8:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800abba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d106      	bne.n	800abd0 <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800abc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abc4:	6839      	ldr	r1, [r7, #0]
 800abc6:	68b8      	ldr	r0, [r7, #8]
 800abc8:	f000 fe1f 	bl	800b80a <VL53L1_config_low_power_auto_mode>
 800abcc:	4603      	mov	r3, r0
 800abce:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800abd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3718      	adds	r7, #24
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b088      	sub	sp, #32
 800abe0:	af02      	add	r7, sp, #8
 800abe2:	60f8      	str	r0, [r7, #12]
 800abe4:	60b9      	str	r1, [r7, #8]
 800abe6:	607a      	str	r2, [r7, #4]
 800abe8:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800abea:	2300      	movs	r3, #0
 800abec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800abee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf0:	9301      	str	r3, [sp, #4]
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	9300      	str	r3, [sp, #0]
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	68b9      	ldr	r1, [r7, #8]
 800abfc:	68f8      	ldr	r0, [r7, #12]
 800abfe:	f7ff fce4 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800ac02:	4603      	mov	r3, r0
 800ac04:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800ac06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d116      	bne.n	800ac3c <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	2200      	movs	r2, #0
 800ac12:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2200      	movs	r2, #0
 800ac18:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	22b1      	movs	r2, #177	; 0xb1
 800ac1e:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2200      	movs	r2, #0
 800ac24:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	22d4      	movs	r2, #212	; 0xd4
 800ac2a:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800ac2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac2e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800ac36:	6a3b      	ldr	r3, [r7, #32]
 800ac38:	2210      	movs	r2, #16
 800ac3a:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800ac3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3718      	adds	r7, #24
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b088      	sub	sp, #32
 800ac4c:	af02      	add	r7, sp, #8
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	607a      	str	r2, [r7, #4]
 800ac54:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ac56:	2300      	movs	r3, #0
 800ac58:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800ac5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5c:	9301      	str	r3, [sp, #4]
 800ac5e:	6a3b      	ldr	r3, [r7, #32]
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	68b9      	ldr	r1, [r7, #8]
 800ac68:	68f8      	ldr	r0, [r7, #12]
 800ac6a:	f7ff fcae 	bl	800a5ca <VL53L1_preset_mode_standard_ranging>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800ac72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d102      	bne.n	800ac80 <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800ac7a:	6a3b      	ldr	r3, [r7, #32]
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800ac80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3718      	adds	r7, #24
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b085      	sub	sp, #20
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2202      	movs	r2, #2
 800aca4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	220d      	movs	r2, #13
 800acac:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f640 028e 	movw	r2, #2190	; 0x88e
 800acb6:	625a      	str	r2, [r3, #36]	; 0x24
}
 800acb8:	bf00      	nop
 800acba:	3714      	adds	r7, #20
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bc80      	pop	{r7}
 800acc0:	4770      	bx	lr

0800acc2 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800acc2:	b480      	push	{r7}
 800acc4:	b085      	sub	sp, #20
 800acc6:	af00      	add	r7, sp, #0
 800acc8:	6078      	str	r0, [r7, #4]
 800acca:	460b      	mov	r3, r1
 800accc:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	332c      	adds	r3, #44	; 0x2c
 800acd6:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	78fa      	ldrb	r2, [r7, #3]
 800acdc:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	2200      	movs	r2, #0
 800ace2:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	2202      	movs	r2, #2
 800ace8:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	2200      	movs	r2, #0
 800acee:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	78fa      	ldrb	r2, [r7, #3]
 800acf4:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	2200      	movs	r2, #0
 800acfa:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	2202      	movs	r2, #2
 800ad00:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	2200      	movs	r2, #0
 800ad06:	71da      	strb	r2, [r3, #7]

}
 800ad08:	bf00      	nop
 800ad0a:	3714      	adds	r7, #20
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bc80      	pop	{r7}
 800ad10:	4770      	bx	lr
	...

0800ad14 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b087      	sub	sp, #28
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	332c      	adds	r3, #44	; 0x2c
 800ad28:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800ad30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10c      	bne.n	800ad52 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2203      	movs	r2, #3
 800ad3c:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	2200      	movs	r2, #0
 800ad42:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2202      	movs	r2, #2
 800ad48:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	71da      	strb	r2, [r3, #7]
 800ad50:	e060      	b.n	800ae14 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	795b      	ldrb	r3, [r3, #5]
 800ad56:	2bff      	cmp	r3, #255	; 0xff
 800ad58:	d103      	bne.n	800ad62 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	2280      	movs	r2, #128	; 0x80
 800ad5e:	715a      	strb	r2, [r3, #5]
 800ad60:	e005      	b.n	800ad6e <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	795b      	ldrb	r3, [r3, #5]
 800ad66:	3301      	adds	r3, #1
 800ad68:	b2da      	uxtb	r2, r3
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	799b      	ldrb	r3, [r3, #6]
 800ad72:	f083 0302 	eor.w	r3, r3, #2
 800ad76:	b2da      	uxtb	r2, r3
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	791b      	ldrb	r3, [r3, #4]
 800ad80:	3b03      	subs	r3, #3
 800ad82:	2b05      	cmp	r3, #5
 800ad84:	d839      	bhi.n	800adfa <VL53L1_update_ll_driver_rd_state+0xe6>
 800ad86:	a201      	add	r2, pc, #4	; (adr r2, 800ad8c <VL53L1_update_ll_driver_rd_state+0x78>)
 800ad88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad8c:	0800ada5 	.word	0x0800ada5
 800ad90:	0800adfb 	.word	0x0800adfb
 800ad94:	0800adfb 	.word	0x0800adfb
 800ad98:	0800adcf 	.word	0x0800adcf
 800ad9c:	0800addd 	.word	0x0800addd
 800ada0:	0800ade5 	.word	0x0800ade5

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800adaa:	f003 0302 	and.w	r3, r3, #2
 800adae:	2b00      	cmp	r3, #0
 800adb0:	dd03      	ble.n	800adba <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	2206      	movs	r2, #6
 800adb6:	711a      	strb	r2, [r3, #4]
 800adb8:	e002      	b.n	800adc0 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2208      	movs	r2, #8
 800adbe:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2200      	movs	r2, #0
 800adc4:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2200      	movs	r2, #0
 800adca:	71da      	strb	r2, [r3, #7]

		break;
 800adcc:	e022      	b.n	800ae14 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2200      	movs	r2, #0
 800add2:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2208      	movs	r2, #8
 800add8:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800adda:	e01b      	b.n	800ae14 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	2208      	movs	r2, #8
 800ade0:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800ade2:	e017      	b.n	800ae14 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	79db      	ldrb	r3, [r3, #7]
 800ade8:	f083 0301 	eor.w	r3, r3, #1
 800adec:	b2da      	uxtb	r2, r3
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2208      	movs	r2, #8
 800adf6:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800adf8:	e00c      	b.n	800ae14 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2203      	movs	r2, #3
 800adfe:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2202      	movs	r2, #2
 800ae0a:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	71da      	strb	r2, [r3, #7]

		break;
 800ae12:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800ae14:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ae18:	4618      	mov	r0, r3
 800ae1a:	371c      	adds	r7, #28
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bc80      	pop	{r7}
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop

0800ae24 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b089      	sub	sp, #36	; 0x24
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800ae34:	69bb      	ldr	r3, [r7, #24]
 800ae36:	332c      	adds	r3, #44	; 0x2c
 800ae38:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800ae40:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800ae42:	2300      	movs	r3, #0
 800ae44:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 800ae46:	2300      	movs	r3, #0
 800ae48:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800ae52:	f003 031f 	and.w	r3, r3, #31
 800ae56:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	78db      	ldrb	r3, [r3, #3]
 800ae5c:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800ae62:	111b      	asrs	r3, r3, #4
 800ae64:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 800ae66:	f003 0302 	and.w	r3, r3, #2
 800ae6a:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800ae72:	f003 0320 	and.w	r3, r3, #32
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d017      	beq.n	800aeaa <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	791b      	ldrb	r3, [r3, #4]
 800ae7e:	2b06      	cmp	r3, #6
 800ae80:	d105      	bne.n	800ae8e <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 800ae82:	7bfb      	ldrb	r3, [r7, #15]
 800ae84:	2b12      	cmp	r3, #18
 800ae86:	d010      	beq.n	800aeaa <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 800ae88:	23ef      	movs	r3, #239	; 0xef
 800ae8a:	77fb      	strb	r3, [r7, #31]
 800ae8c:	e00d      	b.n	800aeaa <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	795b      	ldrb	r3, [r3, #5]
 800ae92:	7bba      	ldrb	r2, [r7, #14]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d001      	beq.n	800ae9c <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800ae98:	23ee      	movs	r3, #238	; 0xee
 800ae9a:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	799b      	ldrb	r3, [r3, #6]
 800aea0:	7b7a      	ldrb	r2, [r7, #13]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d001      	beq.n	800aeaa <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800aea6:	23ed      	movs	r3, #237	; 0xed
 800aea8:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 800aeaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3724      	adds	r7, #36	; 0x24
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bc80      	pop	{r7}
 800aeb6:	4770      	bx	lr

0800aeb8 <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b087      	sub	sp, #28
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800aec0:	2300      	movs	r3, #0
 800aec2:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	332c      	adds	r3, #44	; 0x2c
 800aecc:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800aed4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10c      	bne.n	800aef6 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	2203      	movs	r2, #3
 800aee0:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2200      	movs	r2, #0
 800aee6:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2202      	movs	r2, #2
 800aeec:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	2200      	movs	r2, #0
 800aef2:	70da      	strb	r2, [r3, #3]
 800aef4:	e03e      	b.n	800af74 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	785b      	ldrb	r3, [r3, #1]
 800aefa:	2bff      	cmp	r3, #255	; 0xff
 800aefc:	d103      	bne.n	800af06 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	2280      	movs	r2, #128	; 0x80
 800af02:	705a      	strb	r2, [r3, #1]
 800af04:	e005      	b.n	800af12 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	785b      	ldrb	r3, [r3, #1]
 800af0a:	3301      	adds	r3, #1
 800af0c:	b2da      	uxtb	r2, r3
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	789b      	ldrb	r3, [r3, #2]
 800af16:	f083 0302 	eor.w	r3, r3, #2
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	2b03      	cmp	r3, #3
 800af26:	d002      	beq.n	800af2e <VL53L1_update_ll_driver_cfg_state+0x76>
 800af28:	2b04      	cmp	r3, #4
 800af2a:	d00e      	beq.n	800af4a <VL53L1_update_ll_driver_cfg_state+0x92>
 800af2c:	e015      	b.n	800af5a <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	78db      	ldrb	r3, [r3, #3]
 800af32:	f083 0301 	eor.w	r3, r3, #1
 800af36:	b2da      	uxtb	r2, r3
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2201      	movs	r2, #1
 800af40:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2204      	movs	r2, #4
 800af46:	701a      	strb	r2, [r3, #0]
		break;
 800af48:	e014      	b.n	800af74 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	78db      	ldrb	r3, [r3, #3]
 800af4e:	f083 0301 	eor.w	r3, r3, #1
 800af52:	b2da      	uxtb	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	70da      	strb	r2, [r3, #3]

		break;
 800af58:	e00c      	b.n	800af74 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	2203      	movs	r2, #3
 800af5e:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2200      	movs	r2, #0
 800af64:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	2202      	movs	r2, #2
 800af6a:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2200      	movs	r2, #0
 800af70:	70da      	strb	r2, [r3, #3]

		break;
 800af72:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800af74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	371c      	adds	r7, #28
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bc80      	pop	{r7}
 800af80:	4770      	bx	lr

0800af82 <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800af82:	b480      	push	{r7}
 800af84:	b083      	sub	sp, #12
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]
 800af8a:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	7c1a      	ldrb	r2, [r3, #16]
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	3301      	adds	r3, #1
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	7c52      	ldrb	r2, [r2, #17]
 800af9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	3302      	adds	r3, #2
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	7c92      	ldrb	r2, [r2, #18]
 800afa6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	3303      	adds	r3, #3
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	7cd2      	ldrb	r2, [r2, #19]
 800afb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	3304      	adds	r3, #4
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	7d12      	ldrb	r2, [r2, #20]
 800afba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	3305      	adds	r3, #5
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	7d52      	ldrb	r2, [r2, #21]
 800afc4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	3306      	adds	r3, #6
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	7d92      	ldrb	r2, [r2, #22]
 800afce:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	3307      	adds	r3, #7
 800afd4:	687a      	ldr	r2, [r7, #4]
 800afd6:	7dd2      	ldrb	r2, [r2, #23]
 800afd8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	3308      	adds	r3, #8
 800afde:	687a      	ldr	r2, [r7, #4]
 800afe0:	7e12      	ldrb	r2, [r2, #24]
 800afe2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	3309      	adds	r3, #9
 800afe8:	687a      	ldr	r2, [r7, #4]
 800afea:	7e52      	ldrb	r2, [r2, #25]
 800afec:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	330a      	adds	r3, #10
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	7e92      	ldrb	r2, [r2, #26]
 800aff6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	330b      	adds	r3, #11
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	7ed2      	ldrb	r2, [r2, #27]
 800b000:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	330c      	adds	r3, #12
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	7f12      	ldrb	r2, [r2, #28]
 800b00a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	330d      	adds	r3, #13
 800b010:	687a      	ldr	r2, [r7, #4]
 800b012:	7f52      	ldrb	r2, [r2, #29]
 800b014:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	330e      	adds	r3, #14
 800b01a:	687a      	ldr	r2, [r7, #4]
 800b01c:	7f92      	ldrb	r2, [r2, #30]
 800b01e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	330f      	adds	r3, #15
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	7fd2      	ldrb	r2, [r2, #31]
 800b028:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	3310      	adds	r3, #16
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	f892 2020 	ldrb.w	r2, [r2, #32]
 800b034:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	3311      	adds	r3, #17
 800b03a:	687a      	ldr	r2, [r7, #4]
 800b03c:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800b040:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	3312      	adds	r3, #18
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800b04c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	3313      	adds	r3, #19
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800b058:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	3314      	adds	r3, #20
 800b05e:	687a      	ldr	r2, [r7, #4]
 800b060:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800b064:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	3315      	adds	r3, #21
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800b070:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	3316      	adds	r3, #22
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800b07c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	3317      	adds	r3, #23
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800b088:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	3318      	adds	r3, #24
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800b094:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	3319      	adds	r3, #25
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800b0a0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	331a      	adds	r3, #26
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800b0ac:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	331b      	adds	r3, #27
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800b0b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	331c      	adds	r3, #28
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800b0c4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	331d      	adds	r3, #29
 800b0ca:	687a      	ldr	r2, [r7, #4]
 800b0cc:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800b0d0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	331e      	adds	r3, #30
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800b0dc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	331f      	adds	r3, #31
 800b0e2:	687a      	ldr	r2, [r7, #4]
 800b0e4:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800b0e8:	701a      	strb	r2, [r3, #0]
}
 800b0ea:	bf00      	nop
 800b0ec:	370c      	adds	r7, #12
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bc80      	pop	{r7}
 800b0f2:	4770      	bx	lr

0800b0f4 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b085      	sub	sp, #20
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	603a      	str	r2, [r7, #0]
 800b0fe:	80fb      	strh	r3, [r7, #6]
 800b100:	460b      	mov	r3, r1
 800b102:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800b104:	2300      	movs	r3, #0
 800b106:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800b108:	2300      	movs	r3, #0
 800b10a:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800b10c:	88fb      	ldrh	r3, [r7, #6]
 800b10e:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800b110:	2300      	movs	r3, #0
 800b112:	81fb      	strh	r3, [r7, #14]
 800b114:	e00e      	b.n	800b134 <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800b116:	88ba      	ldrh	r2, [r7, #4]
 800b118:	89fb      	ldrh	r3, [r7, #14]
 800b11a:	1ad3      	subs	r3, r2, r3
 800b11c:	3b01      	subs	r3, #1
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	4413      	add	r3, r2
 800b122:	89ba      	ldrh	r2, [r7, #12]
 800b124:	b2d2      	uxtb	r2, r2
 800b126:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800b128:	89bb      	ldrh	r3, [r7, #12]
 800b12a:	0a1b      	lsrs	r3, r3, #8
 800b12c:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800b12e:	89fb      	ldrh	r3, [r7, #14]
 800b130:	3301      	adds	r3, #1
 800b132:	81fb      	strh	r3, [r7, #14]
 800b134:	89fa      	ldrh	r2, [r7, #14]
 800b136:	88bb      	ldrh	r3, [r7, #4]
 800b138:	429a      	cmp	r2, r3
 800b13a:	d3ec      	bcc.n	800b116 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800b13c:	bf00      	nop
 800b13e:	bf00      	nop
 800b140:	3714      	adds	r7, #20
 800b142:	46bd      	mov	sp, r7
 800b144:	bc80      	pop	{r7}
 800b146:	4770      	bx	lr

0800b148 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b148:	b480      	push	{r7}
 800b14a:	b085      	sub	sp, #20
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	4603      	mov	r3, r0
 800b150:	6039      	str	r1, [r7, #0]
 800b152:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800b154:	2300      	movs	r3, #0
 800b156:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800b158:	e00a      	b.n	800b170 <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800b15a:	89fb      	ldrh	r3, [r7, #14]
 800b15c:	021b      	lsls	r3, r3, #8
 800b15e:	b21a      	sxth	r2, r3
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	1c59      	adds	r1, r3, #1
 800b164:	6039      	str	r1, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	b21b      	sxth	r3, r3
 800b16a:	4313      	orrs	r3, r2
 800b16c:	b21b      	sxth	r3, r3
 800b16e:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800b170:	88fb      	ldrh	r3, [r7, #6]
 800b172:	1e5a      	subs	r2, r3, #1
 800b174:	80fa      	strh	r2, [r7, #6]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1ef      	bne.n	800b15a <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800b17a:	89fb      	ldrh	r3, [r7, #14]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3714      	adds	r7, #20
 800b180:	46bd      	mov	sp, r7
 800b182:	bc80      	pop	{r7}
 800b184:	4770      	bx	lr

0800b186 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b186:	b480      	push	{r7}
 800b188:	b085      	sub	sp, #20
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	4603      	mov	r3, r0
 800b18e:	603a      	str	r2, [r7, #0]
 800b190:	80fb      	strh	r3, [r7, #6]
 800b192:	460b      	mov	r3, r1
 800b194:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800b196:	2300      	movs	r3, #0
 800b198:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800b19e:	88fb      	ldrh	r3, [r7, #6]
 800b1a0:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	81fb      	strh	r3, [r7, #14]
 800b1a6:	e00f      	b.n	800b1c8 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800b1a8:	88ba      	ldrh	r2, [r7, #4]
 800b1aa:	89fb      	ldrh	r3, [r7, #14]
 800b1ac:	1ad3      	subs	r3, r2, r3
 800b1ae:	3b01      	subs	r3, #1
 800b1b0:	683a      	ldr	r2, [r7, #0]
 800b1b2:	4413      	add	r3, r2
 800b1b4:	89ba      	ldrh	r2, [r7, #12]
 800b1b6:	b2d2      	uxtb	r2, r2
 800b1b8:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800b1ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b1be:	121b      	asrs	r3, r3, #8
 800b1c0:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800b1c2:	89fb      	ldrh	r3, [r7, #14]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	81fb      	strh	r3, [r7, #14]
 800b1c8:	89fa      	ldrh	r2, [r7, #14]
 800b1ca:	88bb      	ldrh	r3, [r7, #4]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d3eb      	bcc.n	800b1a8 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800b1d0:	bf00      	nop
 800b1d2:	bf00      	nop
 800b1d4:	3714      	adds	r7, #20
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bc80      	pop	{r7}
 800b1da:	4770      	bx	lr

0800b1dc <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b085      	sub	sp, #20
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	6039      	str	r1, [r7, #0]
 800b1e6:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	b25b      	sxtb	r3, r3
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	da0e      	bge.n	800b214 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800b1f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b1fa:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800b1fc:	e00a      	b.n	800b214 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800b1fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b202:	021b      	lsls	r3, r3, #8
 800b204:	b21a      	sxth	r2, r3
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	1c59      	adds	r1, r3, #1
 800b20a:	6039      	str	r1, [r7, #0]
 800b20c:	781b      	ldrb	r3, [r3, #0]
 800b20e:	b21b      	sxth	r3, r3
 800b210:	4313      	orrs	r3, r2
 800b212:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800b214:	88fb      	ldrh	r3, [r7, #6]
 800b216:	1e5a      	subs	r2, r3, #1
 800b218:	80fa      	strh	r2, [r7, #6]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1ef      	bne.n	800b1fe <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800b21e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3714      	adds	r7, #20
 800b226:	46bd      	mov	sp, r7
 800b228:	bc80      	pop	{r7}
 800b22a:	4770      	bx	lr

0800b22c <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b087      	sub	sp, #28
 800b230:	af00      	add	r7, sp, #0
 800b232:	60f8      	str	r0, [r7, #12]
 800b234:	460b      	mov	r3, r1
 800b236:	607a      	str	r2, [r7, #4]
 800b238:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800b23a:	2300      	movs	r3, #0
 800b23c:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 800b23e:	2300      	movs	r3, #0
 800b240:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 800b246:	2300      	movs	r3, #0
 800b248:	82fb      	strh	r3, [r7, #22]
 800b24a:	e00e      	b.n	800b26a <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800b24c:	897a      	ldrh	r2, [r7, #10]
 800b24e:	8afb      	ldrh	r3, [r7, #22]
 800b250:	1ad3      	subs	r3, r2, r3
 800b252:	3b01      	subs	r3, #1
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	4413      	add	r3, r2
 800b258:	693a      	ldr	r2, [r7, #16]
 800b25a:	b2d2      	uxtb	r2, r2
 800b25c:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	0a1b      	lsrs	r3, r3, #8
 800b262:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 800b264:	8afb      	ldrh	r3, [r7, #22]
 800b266:	3301      	adds	r3, #1
 800b268:	82fb      	strh	r3, [r7, #22]
 800b26a:	8afa      	ldrh	r2, [r7, #22]
 800b26c:	897b      	ldrh	r3, [r7, #10]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d3ec      	bcc.n	800b24c <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 800b272:	bf00      	nop
 800b274:	bf00      	nop
 800b276:	371c      	adds	r7, #28
 800b278:	46bd      	mov	sp, r7
 800b27a:	bc80      	pop	{r7}
 800b27c:	4770      	bx	lr

0800b27e <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b27e:	b480      	push	{r7}
 800b280:	b085      	sub	sp, #20
 800b282:	af00      	add	r7, sp, #0
 800b284:	4603      	mov	r3, r0
 800b286:	6039      	str	r1, [r7, #0]
 800b288:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 800b28a:	2300      	movs	r3, #0
 800b28c:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 800b28e:	e007      	b.n	800b2a0 <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	021a      	lsls	r2, r3, #8
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	1c59      	adds	r1, r3, #1
 800b298:	6039      	str	r1, [r7, #0]
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	4313      	orrs	r3, r2
 800b29e:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800b2a0:	88fb      	ldrh	r3, [r7, #6]
 800b2a2:	1e5a      	subs	r2, r3, #1
 800b2a4:	80fa      	strh	r2, [r7, #6]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d1f2      	bne.n	800b290 <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3714      	adds	r7, #20
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bc80      	pop	{r7}
 800b2b4:	4770      	bx	lr

0800b2b6 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	b085      	sub	sp, #20
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	4603      	mov	r3, r0
 800b2be:	6039      	str	r1, [r7, #0]
 800b2c0:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	b25b      	sxtb	r3, r3
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	da0b      	bge.n	800b2e8 <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 800b2d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b2d4:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 800b2d6:	e007      	b.n	800b2e8 <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	021a      	lsls	r2, r3, #8
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	1c59      	adds	r1, r3, #1
 800b2e0:	6039      	str	r1, [r7, #0]
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800b2e8:	88fb      	ldrh	r3, [r7, #6]
 800b2ea:	1e5a      	subs	r2, r3, #1
 800b2ec:	80fa      	strh	r2, [r7, #6]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d1f2      	bne.n	800b2d8 <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3714      	adds	r7, #20
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bc80      	pop	{r7}
 800b2fc:	4770      	bx	lr

0800b2fe <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 800b2fe:	b580      	push	{r7, lr}
 800b300:	b084      	sub	sp, #16
 800b302:	af00      	add	r7, sp, #0
 800b304:	6078      	str	r0, [r7, #4]
 800b306:	460b      	mov	r3, r1
 800b308:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800b30a:	2300      	movs	r3, #0
 800b30c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	78fa      	ldrb	r2, [r7, #3]
 800b316:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8

	status = VL53L1_WrByte(
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800b320:	461a      	mov	r2, r3
 800b322:	2183      	movs	r1, #131	; 0x83
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f001 fd01 	bl	800cd2c <VL53L1_WrByte>
 800b32a:	4603      	mov	r3, r0
 800b32c:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 800b32e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b332:	4618      	mov	r0, r3
 800b334:	3710      	adds	r7, #16
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}

0800b33a <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 800b33a:	b580      	push	{r7, lr}
 800b33c:	b084      	sub	sp, #16
 800b33e:	af00      	add	r7, sp, #0
 800b340:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800b342:	2300      	movs	r3, #0
 800b344:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 800b346:	2101      	movs	r1, #1
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f7ff ffd8 	bl	800b2fe <VL53L1_set_powerforce_register>
 800b34e:	4603      	mov	r3, r0
 800b350:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800b352:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b356:	4618      	mov	r0, r3
 800b358:	3710      	adds	r7, #16
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd80      	pop	{r7, pc}

0800b35e <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 800b35e:	b580      	push	{r7, lr}
 800b360:	b086      	sub	sp, #24
 800b362:	af00      	add	r7, sp, #0
 800b364:	4603      	mov	r3, r0
 800b366:	460a      	mov	r2, r1
 800b368:	80fb      	strh	r3, [r7, #6]
 800b36a:	4613      	mov	r3, r2
 800b36c:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 800b36e:	2300      	movs	r3, #0
 800b370:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800b372:	2300      	movs	r3, #0
 800b374:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800b376:	2300      	movs	r3, #0
 800b378:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 800b37a:	88fb      	ldrh	r3, [r7, #6]
 800b37c:	4618      	mov	r0, r3
 800b37e:	f000 faa0 	bl	800b8c2 <VL53L1_calc_pll_period_us>
 800b382:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800b384:	797b      	ldrb	r3, [r7, #5]
 800b386:	4618      	mov	r0, r3
 800b388:	f000 faae 	bl	800b8e8 <VL53L1_decode_vcsel_period>
 800b38c:	4603      	mov	r3, r0
 800b38e:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 800b390:	697a      	ldr	r2, [r7, #20]
 800b392:	4613      	mov	r3, r2
 800b394:	00db      	lsls	r3, r3, #3
 800b396:	4413      	add	r3, r2
 800b398:	021b      	lsls	r3, r3, #8
 800b39a:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	099b      	lsrs	r3, r3, #6
 800b3a0:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800b3a2:	7cfa      	ldrb	r2, [r7, #19]
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	fb02 f303 	mul.w	r3, r2, r3
 800b3aa:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	099b      	lsrs	r3, r3, #6
 800b3b0:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3718      	adds	r7, #24
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}

0800b3bc <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b089      	sub	sp, #36	; 0x24
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	60f8      	str	r0, [r7, #12]
 800b3c4:	4608      	mov	r0, r1
 800b3c6:	4611      	mov	r1, r2
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	817b      	strh	r3, [r7, #10]
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	813b      	strh	r3, [r7, #8]
 800b3d2:	4613      	mov	r3, r2
 800b3d4:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	011b      	lsls	r3, r3, #4
 800b3ee:	4a23      	ldr	r2, [pc, #140]	; (800b47c <VL53L1_calc_range_ignore_threshold+0xc0>)
 800b3f0:	fb82 1203 	smull	r1, r2, r2, r3
 800b3f4:	1192      	asrs	r2, r2, #6
 800b3f6:	17db      	asrs	r3, r3, #31
 800b3f8:	1ad3      	subs	r3, r2, r3
 800b3fa:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 800b3fc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800b400:	2b00      	cmp	r3, #0
 800b402:	da03      	bge.n	800b40c <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800b404:	897b      	ldrh	r3, [r7, #10]
 800b406:	425b      	negs	r3, r3
 800b408:	b29b      	uxth	r3, r3
 800b40a:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 800b40c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800b410:	2b00      	cmp	r3, #0
 800b412:	da03      	bge.n	800b41c <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800b414:	893b      	ldrh	r3, [r7, #8]
 800b416:	425b      	negs	r3, r3
 800b418:	b29b      	uxth	r3, r3
 800b41a:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800b41c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800b420:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b424:	4413      	add	r3, r2
 800b426:	015b      	lsls	r3, r3, #5
 800b428:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	4a13      	ldr	r2, [pc, #76]	; (800b47c <VL53L1_calc_range_ignore_threshold+0xc0>)
 800b42e:	fb82 1203 	smull	r1, r2, r2, r3
 800b432:	1192      	asrs	r2, r2, #6
 800b434:	17db      	asrs	r3, r3, #31
 800b436:	1ad3      	subs	r3, r2, r3
 800b438:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800b43a:	697a      	ldr	r2, [r7, #20]
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	4413      	add	r3, r2
 800b440:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800b442:	79fa      	ldrb	r2, [r7, #7]
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	fb02 f303 	mul.w	r3, r2, r3
 800b44a:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	3310      	adds	r3, #16
 800b450:	2b00      	cmp	r3, #0
 800b452:	da00      	bge.n	800b456 <VL53L1_calc_range_ignore_threshold+0x9a>
 800b454:	331f      	adds	r3, #31
 800b456:	115b      	asrs	r3, r3, #5
 800b458:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b460:	db03      	blt.n	800b46a <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800b462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b466:	83fb      	strh	r3, [r7, #30]
 800b468:	e001      	b.n	800b46e <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800b46e:	8bfb      	ldrh	r3, [r7, #30]
}
 800b470:	4618      	mov	r0, r3
 800b472:	3724      	adds	r7, #36	; 0x24
 800b474:	46bd      	mov	sp, r7
 800b476:	bc80      	pop	{r7}
 800b478:	4770      	bx	lr
 800b47a:	bf00      	nop
 800b47c:	10624dd3 	.word	0x10624dd3

0800b480 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800b480:	b480      	push	{r7}
 800b482:	b085      	sub	sp, #20
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
 800b488:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800b48a:	2300      	movs	r3, #0
 800b48c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	031a      	lsls	r2, r3, #12
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	085b      	lsrs	r3, r3, #1
 800b496:	441a      	add	r2, r3
	timeout_mclks   =
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b49e:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bc80      	pop	{r7}
 800b4aa:	4770      	bx	lr

0800b4ac <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 800b4be:	6839      	ldr	r1, [r7, #0]
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f7ff ffdd 	bl	800b480 <VL53L1_calc_timeout_mclks>
 800b4c6:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 800b4c8:	68f8      	ldr	r0, [r7, #12]
 800b4ca:	f000 f860 	bl	800b58e <VL53L1_encode_timeout>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800b4d2:	897b      	ldrh	r3, [r7, #10]
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800b4dc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800b4e0:	b087      	sub	sp, #28
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
 800b4e6:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 800b4ec:	f04f 0000 	mov.w	r0, #0
 800b4f0:	f04f 0100 	mov.w	r1, #0
 800b4f4:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800b4f8:	6879      	ldr	r1, [r7, #4]
 800b4fa:	2000      	movs	r0, #0
 800b4fc:	4688      	mov	r8, r1
 800b4fe:	4681      	mov	r9, r0
 800b500:	6839      	ldr	r1, [r7, #0]
 800b502:	2000      	movs	r0, #0
 800b504:	460c      	mov	r4, r1
 800b506:	4605      	mov	r5, r0
 800b508:	fb04 f009 	mul.w	r0, r4, r9
 800b50c:	fb08 f105 	mul.w	r1, r8, r5
 800b510:	4401      	add	r1, r0
 800b512:	fba8 2304 	umull	r2, r3, r8, r4
 800b516:	4419      	add	r1, r3
 800b518:	460b      	mov	r3, r1
 800b51a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800b51e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 800b522:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b526:	f512 6a00 	adds.w	sl, r2, #2048	; 0x800
 800b52a:	f143 0b00 	adc.w	fp, r3, #0
 800b52e:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 800b532:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b536:	f04f 0200 	mov.w	r2, #0
 800b53a:	f04f 0300 	mov.w	r3, #0
 800b53e:	0b02      	lsrs	r2, r0, #12
 800b540:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800b544:	0b0b      	lsrs	r3, r1, #12
 800b546:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 800b54e:	697b      	ldr	r3, [r7, #20]
}
 800b550:	4618      	mov	r0, r3
 800b552:	371c      	adds	r7, #28
 800b554:	46bd      	mov	sp, r7
 800b556:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800b55a:	4770      	bx	lr

0800b55c <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b084      	sub	sp, #16
 800b560:	af00      	add	r7, sp, #0
 800b562:	4603      	mov	r3, r0
 800b564:	6039      	str	r1, [r7, #0]
 800b566:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 800b568:	2300      	movs	r3, #0
 800b56a:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800b56c:	2300      	movs	r3, #0
 800b56e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 800b570:	88fb      	ldrh	r3, [r7, #6]
 800b572:	4618      	mov	r0, r3
 800b574:	f000 f836 	bl	800b5e4 <VL53L1_decode_timeout>
 800b578:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 800b57a:	6839      	ldr	r1, [r7, #0]
 800b57c:	68f8      	ldr	r0, [r7, #12]
 800b57e:	f7ff ffad 	bl	800b4dc <VL53L1_calc_timeout_us>
 800b582:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800b584:	68bb      	ldr	r3, [r7, #8]
}
 800b586:	4618      	mov	r0, r3
 800b588:	3710      	adds	r7, #16
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}

0800b58e <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800b58e:	b480      	push	{r7}
 800b590:	b087      	sub	sp, #28
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800b596:	2300      	movs	r3, #0
 800b598:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d017      	beq.n	800b5d8 <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b5ae:	e005      	b.n	800b5bc <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	085b      	lsrs	r3, r3, #1
 800b5b4:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800b5b6:	89fb      	ldrh	r3, [r7, #14]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d1f4      	bne.n	800b5b0 <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800b5c6:	89fb      	ldrh	r3, [r7, #14]
 800b5c8:	021b      	lsls	r3, r3, #8
 800b5ca:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	b29b      	uxth	r3, r3
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800b5d4:	4413      	add	r3, r2
 800b5d6:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800b5d8:	8afb      	ldrh	r3, [r7, #22]
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	371c      	adds	r7, #28
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bc80      	pop	{r7}
 800b5e2:	4770      	bx	lr

0800b5e4 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b085      	sub	sp, #20
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b5f2:	88fb      	ldrh	r3, [r7, #6]
 800b5f4:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800b5f6:	88fa      	ldrh	r2, [r7, #6]
 800b5f8:	0a12      	lsrs	r2, r2, #8
 800b5fa:	b292      	uxth	r2, r2
 800b5fc:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b5fe:	3301      	adds	r3, #1
 800b600:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800b602:	68fb      	ldr	r3, [r7, #12]
}
 800b604:	4618      	mov	r0, r3
 800b606:	3714      	adds	r7, #20
 800b608:	46bd      	mov	sp, r7
 800b60a:	bc80      	pop	{r7}
 800b60c:	4770      	bx	lr

0800b60e <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b088      	sub	sp, #32
 800b612:	af00      	add	r7, sp, #0
 800b614:	60f8      	str	r0, [r7, #12]
 800b616:	60b9      	str	r1, [r7, #8]
 800b618:	607a      	str	r2, [r7, #4]
 800b61a:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b61c:	2300      	movs	r3, #0
 800b61e:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800b620:	2300      	movs	r3, #0
 800b622:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800b624:	2300      	movs	r3, #0
 800b626:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800b628:	2300      	movs	r3, #0
 800b62a:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800b62c:	887b      	ldrh	r3, [r7, #2]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d102      	bne.n	800b638 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800b632:	23f1      	movs	r3, #241	; 0xf1
 800b634:	77fb      	strb	r3, [r7, #31]
 800b636:	e05d      	b.n	800b6f4 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800b638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b63a:	799a      	ldrb	r2, [r3, #6]
 800b63c:	887b      	ldrh	r3, [r7, #2]
 800b63e:	4611      	mov	r1, r2
 800b640:	4618      	mov	r0, r3
 800b642:	f7ff fe8c 	bl	800b35e <VL53L1_calc_macro_period_us>
 800b646:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800b648:	6979      	ldr	r1, [r7, #20]
 800b64a:	68f8      	ldr	r0, [r7, #12]
 800b64c:	f7ff ff18 	bl	800b480 <VL53L1_calc_timeout_mclks>
 800b650:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800b652:	69bb      	ldr	r3, [r7, #24]
 800b654:	2bff      	cmp	r3, #255	; 0xff
 800b656:	d901      	bls.n	800b65c <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800b658:	23ff      	movs	r3, #255	; 0xff
 800b65a:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800b65c:	69bb      	ldr	r3, [r7, #24]
 800b65e:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800b660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b662:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800b664:	6979      	ldr	r1, [r7, #20]
 800b666:	68b8      	ldr	r0, [r7, #8]
 800b668:	f7ff ff20 	bl	800b4ac <VL53L1_calc_encoded_timeout>
 800b66c:	4603      	mov	r3, r0
 800b66e:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b670:	8a7b      	ldrh	r3, [r7, #18]
 800b672:	0a1b      	lsrs	r3, r3, #8
 800b674:	b29b      	uxth	r3, r3
 800b676:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800b678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b67a:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b67c:	8a7b      	ldrh	r3, [r7, #18]
 800b67e:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800b680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b682:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800b684:	6979      	ldr	r1, [r7, #20]
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f7ff ff10 	bl	800b4ac <VL53L1_calc_encoded_timeout>
 800b68c:	4603      	mov	r3, r0
 800b68e:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b690:	8a7b      	ldrh	r3, [r7, #18]
 800b692:	0a1b      	lsrs	r3, r3, #8
 800b694:	b29b      	uxth	r3, r3
 800b696:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800b698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b69a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b69c:	8a7b      	ldrh	r3, [r7, #18]
 800b69e:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800b6a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a2:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800b6a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a6:	7a5a      	ldrb	r2, [r3, #9]
 800b6a8:	887b      	ldrh	r3, [r7, #2]
 800b6aa:	4611      	mov	r1, r2
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7ff fe56 	bl	800b35e <VL53L1_calc_macro_period_us>
 800b6b2:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 800b6b4:	6979      	ldr	r1, [r7, #20]
 800b6b6:	68b8      	ldr	r0, [r7, #8]
 800b6b8:	f7ff fef8 	bl	800b4ac <VL53L1_calc_encoded_timeout>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b6c0:	8a7b      	ldrh	r3, [r7, #18]
 800b6c2:	0a1b      	lsrs	r3, r3, #8
 800b6c4:	b29b      	uxth	r3, r3
 800b6c6:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800b6c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ca:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b6cc:	8a7b      	ldrh	r3, [r7, #18]
 800b6ce:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800b6d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6d2:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800b6d4:	6979      	ldr	r1, [r7, #20]
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f7ff fee8 	bl	800b4ac <VL53L1_calc_encoded_timeout>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800b6e0:	8a7b      	ldrh	r3, [r7, #18]
 800b6e2:	0a1b      	lsrs	r3, r3, #8
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800b6e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ea:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800b6ec:	8a7b      	ldrh	r3, [r7, #18]
 800b6ee:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800b6f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f2:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800b6f4:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3720      	adds	r7, #32
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800b700:	b480      	push	{r7}
 800b702:	b083      	sub	sp, #12
 800b704:	af00      	add	r7, sp, #0
 800b706:	4603      	mov	r3, r0
 800b708:	603a      	str	r2, [r7, #0]
 800b70a:	71fb      	strb	r3, [r7, #7]
 800b70c:	460b      	mov	r3, r1
 800b70e:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 800b710:	79fb      	ldrb	r3, [r7, #7]
 800b712:	2b07      	cmp	r3, #7
 800b714:	d90a      	bls.n	800b72c <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800b716:	79bb      	ldrb	r3, [r7, #6]
 800b718:	00db      	lsls	r3, r3, #3
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	79fb      	ldrb	r3, [r7, #7]
 800b71e:	1ad3      	subs	r3, r2, r3
 800b720:	b2db      	uxtb	r3, r3
 800b722:	3b71      	subs	r3, #113	; 0x71
 800b724:	b2da      	uxtb	r2, r3
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800b72a:	e00a      	b.n	800b742 <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800b72c:	79bb      	ldrb	r3, [r7, #6]
 800b72e:	f1c3 030f 	rsb	r3, r3, #15
 800b732:	b2db      	uxtb	r3, r3
 800b734:	00db      	lsls	r3, r3, #3
 800b736:	b2da      	uxtb	r2, r3
 800b738:	79fb      	ldrb	r3, [r7, #7]
 800b73a:	4413      	add	r3, r2
 800b73c:	b2da      	uxtb	r2, r3
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	701a      	strb	r2, [r3, #0]
}
 800b742:	bf00      	nop
 800b744:	370c      	adds	r7, #12
 800b746:	46bd      	mov	sp, r7
 800b748:	bc80      	pop	{r7}
 800b74a:	4770      	bx	lr

0800b74c <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	4603      	mov	r3, r0
 800b754:	60b9      	str	r1, [r7, #8]
 800b756:	607a      	str	r2, [r7, #4]
 800b758:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 800b75a:	7bfb      	ldrb	r3, [r7, #15]
 800b75c:	091b      	lsrs	r3, r3, #4
 800b75e:	b2da      	uxtb	r2, r3
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800b764:	7bfb      	ldrb	r3, [r7, #15]
 800b766:	f003 030f 	and.w	r3, r3, #15
 800b76a:	b2da      	uxtb	r2, r3
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	701a      	strb	r2, [r3, #0]

}
 800b770:	bf00      	nop
 800b772:	3714      	adds	r7, #20
 800b774:	46bd      	mov	sp, r7
 800b776:	bc80      	pop	{r7}
 800b778:	4770      	bx	lr

0800b77a <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800b77a:	b480      	push	{r7}
 800b77c:	b083      	sub	sp, #12
 800b77e:	af00      	add	r7, sp, #0
 800b780:	4603      	mov	r3, r0
 800b782:	603a      	str	r2, [r7, #0]
 800b784:	71fb      	strb	r3, [r7, #7]
 800b786:	460b      	mov	r3, r1
 800b788:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800b78a:	79bb      	ldrb	r3, [r7, #6]
 800b78c:	011b      	lsls	r3, r3, #4
 800b78e:	b2da      	uxtb	r2, r3
 800b790:	79fb      	ldrb	r3, [r7, #7]
 800b792:	4413      	add	r3, r2
 800b794:	b2da      	uxtb	r2, r3
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	701a      	strb	r2, [r3, #0]

}
 800b79a:	bf00      	nop
 800b79c:	370c      	adds	r7, #12
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bc80      	pop	{r7}
 800b7a2:	4770      	bx	lr

0800b7a4 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b085      	sub	sp, #20
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	2203      	movs	r2, #3
 800b7b8:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800b7fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3714      	adds	r7, #20
 800b804:	46bd      	mov	sp, r7
 800b806:	bc80      	pop	{r7}
 800b808:	4770      	bx	lr

0800b80a <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800b80a:	b480      	push	{r7}
 800b80c:	b087      	sub	sp, #28
 800b80e:	af00      	add	r7, sp, #0
 800b810:	60f8      	str	r0, [r7, #12]
 800b812:	60b9      	str	r1, [r7, #8]
 800b814:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b816:	2300      	movs	r3, #0
 800b818:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2201      	movs	r2, #1
 800b81e:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2200      	movs	r2, #0
 800b824:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	229b      	movs	r2, #155	; 0x9b
 800b82a:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 800b82c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b830:	4618      	mov	r0, r3
 800b832:	371c      	adds	r7, #28
 800b834:	46bd      	mov	sp, r7
 800b836:	bc80      	pop	{r7}
 800b838:	4770      	bx	lr

0800b83a <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 800b83a:	b480      	push	{r7}
 800b83c:	b085      	sub	sp, #20
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b846:	2300      	movs	r3, #0
 800b848:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 800b868:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b86c:	b2da      	uxtb	r2, r3
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b87a:	f003 0303 	and.w	r3, r3, #3
 800b87e:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800b886:	009b      	lsls	r3, r3, #2
 800b888:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800b88a:	4413      	add	r3, r2
 800b88c:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2201      	movs	r2, #1
 800b898:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 800b8b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3714      	adds	r7, #20
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bc80      	pop	{r7}
 800b8c0:	4770      	bx	lr

0800b8c2 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800b8c2:	b480      	push	{r7}
 800b8c4:	b085      	sub	sp, #20
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800b8d0:	88fb      	ldrh	r3, [r7, #6]
 800b8d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b8d6:	fb92 f3f3 	sdiv	r3, r2, r3
 800b8da:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3714      	adds	r7, #20
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bc80      	pop	{r7}
 800b8e6:	4770      	bx	lr

0800b8e8 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b085      	sub	sp, #20
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800b8f6:	79fb      	ldrb	r3, [r7, #7]
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	b2db      	uxtb	r3, r3
 800b8fc:	005b      	lsls	r3, r3, #1
 800b8fe:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800b900:	7bfb      	ldrb	r3, [r7, #15]
}
 800b902:	4618      	mov	r0, r3
 800b904:	3714      	adds	r7, #20
 800b906:	46bd      	mov	sp, r7
 800b908:	bc80      	pop	{r7}
 800b90a:	4770      	bx	lr

0800b90c <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b085      	sub	sp, #20
 800b910:	af00      	add	r7, sp, #0
 800b912:	4603      	mov	r3, r0
 800b914:	60b9      	str	r1, [r7, #8]
 800b916:	607a      	str	r2, [r7, #4]
 800b918:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800b91a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	da10      	bge.n	800b944 <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800b922:	7bfb      	ldrb	r3, [r7, #15]
 800b924:	43db      	mvns	r3, r3
 800b926:	b2db      	uxtb	r3, r3
 800b928:	f003 0307 	and.w	r3, r3, #7
 800b92c:	b2db      	uxtb	r3, r3
 800b92e:	3308      	adds	r3, #8
 800b930:	b2da      	uxtb	r2, r3
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800b936:	7bfb      	ldrb	r3, [r7, #15]
 800b938:	3b80      	subs	r3, #128	; 0x80
 800b93a:	10db      	asrs	r3, r3, #3
 800b93c:	b2da      	uxtb	r2, r3
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800b942:	e00c      	b.n	800b95e <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800b944:	7bfb      	ldrb	r3, [r7, #15]
 800b946:	f003 0307 	and.w	r3, r3, #7
 800b94a:	b2da      	uxtb	r2, r3
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800b950:	7bfb      	ldrb	r3, [r7, #15]
 800b952:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800b956:	10db      	asrs	r3, r3, #3
 800b958:	b2da      	uxtb	r2, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	701a      	strb	r2, [r3, #0]
}
 800b95e:	bf00      	nop
 800b960:	3714      	adds	r7, #20
 800b962:	46bd      	mov	sp, r7
 800b964:	bc80      	pop	{r7}
 800b966:	4770      	bx	lr

0800b968 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b086      	sub	sp, #24
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	460b      	mov	r3, r1
 800b972:	607a      	str	r2, [r7, #4]
 800b974:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800b976:	2300      	movs	r3, #0
 800b978:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800b97a:	897b      	ldrh	r3, [r7, #10]
 800b97c:	2b0a      	cmp	r3, #10
 800b97e:	d802      	bhi.n	800b986 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800b980:	f06f 0309 	mvn.w	r3, #9
 800b984:	e047      	b.n	800ba16 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	781b      	ldrb	r3, [r3, #0]
 800b98a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b98e:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800b99c:	f002 020f 	and.w	r2, r2, #15
 800b9a0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800b9a2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800b9ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b9b0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800b9b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800b9bc:	f002 0203 	and.w	r2, r2, #3
 800b9c0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800b9c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800b9cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b9d0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800b9d2:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	88d8      	ldrh	r0, [r3, #6]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	3305      	adds	r3, #5
 800b9dc:	461a      	mov	r2, r3
 800b9de:	2102      	movs	r1, #2
 800b9e0:	f7ff fb88 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800b9e8:	68fa      	ldr	r2, [r7, #12]
 800b9ea:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800b9ec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800b9f2:	68fa      	ldr	r2, [r7, #12]
 800b9f4:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800b9f6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800ba00:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ba04:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800ba06:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800ba0c:	68fa      	ldr	r2, [r7, #12]
 800ba0e:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800ba10:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800ba12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3718      	adds	r7, #24
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b086      	sub	sp, #24
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	4603      	mov	r3, r0
 800ba26:	60b9      	str	r1, [r7, #8]
 800ba28:	607a      	str	r2, [r7, #4]
 800ba2a:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ba30:	89fb      	ldrh	r3, [r7, #14]
 800ba32:	2b0a      	cmp	r3, #10
 800ba34:	d802      	bhi.n	800ba3c <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ba36:	f06f 0309 	mvn.w	r3, #9
 800ba3a:	e046      	b.n	800baca <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba44:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	3301      	adds	r3, #1
 800ba4e:	781b      	ldrb	r3, [r3, #0]
 800ba50:	f003 030f 	and.w	r3, r3, #15
 800ba54:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	3302      	adds	r3, #2
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba64:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	3303      	adds	r3, #3
 800ba6e:	781b      	ldrb	r3, [r3, #0]
 800ba70:	f003 0303 	and.w	r3, r3, #3
 800ba74:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	3304      	adds	r3, #4
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba84:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	3305      	adds	r3, #5
 800ba8e:	4619      	mov	r1, r3
 800ba90:	2002      	movs	r0, #2
 800ba92:	f7ff fb59 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800ba96:	4603      	mov	r3, r0
 800ba98:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	79da      	ldrb	r2, [r3, #7]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	7a1a      	ldrb	r2, [r3, #8]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	3309      	adds	r3, #9
 800bab2:	781b      	ldrb	r3, [r3, #0]
 800bab4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bab8:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	7a9a      	ldrb	r2, [r3, #10]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800bac6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3718      	adds	r7, #24
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}

0800bad2 <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800bad2:	b580      	push	{r7, lr}
 800bad4:	b086      	sub	sp, #24
 800bad6:	af00      	add	r7, sp, #0
 800bad8:	6078      	str	r0, [r7, #4]
 800bada:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800badc:	2300      	movs	r3, #0
 800bade:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800bae0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d108      	bne.n	800bafa <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800bae8:	f107 020c 	add.w	r2, r7, #12
 800baec:	230b      	movs	r3, #11
 800baee:	2101      	movs	r1, #1
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f001 f8e5 	bl	800ccc0 <VL53L1_ReadMulti>
 800baf6:	4603      	mov	r3, r0
 800baf8:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800bafa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d108      	bne.n	800bb14 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800bb02:	f107 030c 	add.w	r3, r7, #12
 800bb06:	683a      	ldr	r2, [r7, #0]
 800bb08:	4619      	mov	r1, r3
 800bb0a:	200b      	movs	r0, #11
 800bb0c:	f7ff ff87 	bl	800ba1e <VL53L1_i2c_decode_static_nvm_managed>
 800bb10:	4603      	mov	r3, r0
 800bb12:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800bb14:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3718      	adds	r7, #24
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}

0800bb20 <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b086      	sub	sp, #24
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	60f8      	str	r0, [r7, #12]
 800bb28:	460b      	mov	r3, r1
 800bb2a:	607a      	str	r2, [r7, #4]
 800bb2c:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800bb32:	897b      	ldrh	r3, [r7, #10]
 800bb34:	2b16      	cmp	r3, #22
 800bb36:	d802      	bhi.n	800bb3e <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bb38:	f06f 0309 	mvn.w	r3, #9
 800bb3c:	e076      	b.n	800bc2c <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800bb4a:	68fa      	ldr	r2, [r7, #12]
 800bb4c:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800bb4e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800bb54:	68fa      	ldr	r2, [r7, #12]
 800bb56:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800bb58:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800bb5e:	68fa      	ldr	r2, [r7, #12]
 800bb60:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800bb62:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800bb68:	68fa      	ldr	r2, [r7, #12]
 800bb6a:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800bb6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800bb76:	f002 020f 	and.w	r2, r2, #15
 800bb7a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800bb7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800bb82:	68fa      	ldr	r2, [r7, #12]
 800bb84:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800bb86:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800bb90:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800bb94:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800bb96:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800bba0:	f002 0203 	and.w	r2, r2, #3
 800bba4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800bba6:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	8958      	ldrh	r0, [r3, #10]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	3309      	adds	r3, #9
 800bbb0:	461a      	mov	r2, r3
 800bbb2:	2102      	movs	r1, #2
 800bbb4:	f7ff fa9e 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	330b      	adds	r3, #11
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	2102      	movs	r1, #2
 800bbc6:	f7ff fade 	bl	800b186 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	330d      	adds	r3, #13
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	2102      	movs	r1, #2
 800bbd8:	f7ff fad5 	bl	800b186 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	8a18      	ldrh	r0, [r3, #16]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	330f      	adds	r3, #15
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	2102      	movs	r1, #2
 800bbe8:	f7ff fa84 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800bbf2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bbf6:	b218      	sxth	r0, r3
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	3311      	adds	r3, #17
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	2102      	movs	r1, #2
 800bc00:	f7ff fac1 	bl	800b186 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	3313      	adds	r3, #19
 800bc0e:	461a      	mov	r2, r3
 800bc10:	2102      	movs	r1, #2
 800bc12:	f7ff fab8 	bl	800b186 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	3315      	adds	r3, #21
 800bc20:	461a      	mov	r2, r3
 800bc22:	2102      	movs	r1, #2
 800bc24:	f7ff faaf 	bl	800b186 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800bc28:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b086      	sub	sp, #24
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	60b9      	str	r1, [r7, #8]
 800bc3e:	607a      	str	r2, [r7, #4]
 800bc40:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bc42:	2300      	movs	r3, #0
 800bc44:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800bc46:	89fb      	ldrh	r3, [r7, #14]
 800bc48:	2b16      	cmp	r3, #22
 800bc4a:	d802      	bhi.n	800bc52 <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bc4c:	f06f 0309 	mvn.w	r3, #9
 800bc50:	e079      	b.n	800bd46 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	785a      	ldrb	r2, [r3, #1]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	789a      	ldrb	r2, [r3, #2]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	78da      	ldrb	r2, [r3, #3]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	791a      	ldrb	r2, [r3, #4]
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	3305      	adds	r3, #5
 800bc7e:	781b      	ldrb	r3, [r3, #0]
 800bc80:	f003 030f 	and.w	r3, r3, #15
 800bc84:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	799a      	ldrb	r2, [r3, #6]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	3307      	adds	r3, #7
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bc9c:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	3308      	adds	r3, #8
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	f003 0303 	and.w	r3, r3, #3
 800bcac:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	3309      	adds	r3, #9
 800bcb6:	4619      	mov	r1, r3
 800bcb8:	2002      	movs	r0, #2
 800bcba:	f7ff fa45 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	330b      	adds	r3, #11
 800bcca:	4619      	mov	r1, r3
 800bccc:	2002      	movs	r0, #2
 800bcce:	f7ff fa85 	bl	800b1dc <VL53L1_i2c_decode_int16_t>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	330d      	adds	r3, #13
 800bcde:	4619      	mov	r1, r3
 800bce0:	2002      	movs	r0, #2
 800bce2:	f7ff fa7b 	bl	800b1dc <VL53L1_i2c_decode_int16_t>
 800bce6:	4603      	mov	r3, r0
 800bce8:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	330f      	adds	r3, #15
 800bcf2:	4619      	mov	r1, r3
 800bcf4:	2002      	movs	r0, #2
 800bcf6:	f7ff fa27 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	3311      	adds	r3, #17
 800bd06:	4619      	mov	r1, r3
 800bd08:	2002      	movs	r0, #2
 800bd0a:	f7ff fa67 	bl	800b1dc <VL53L1_i2c_decode_int16_t>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bd14:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	3313      	adds	r3, #19
 800bd1e:	4619      	mov	r1, r3
 800bd20:	2002      	movs	r0, #2
 800bd22:	f7ff fa5b 	bl	800b1dc <VL53L1_i2c_decode_int16_t>
 800bd26:	4603      	mov	r3, r0
 800bd28:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	3315      	adds	r3, #21
 800bd32:	4619      	mov	r1, r3
 800bd34:	2002      	movs	r0, #2
 800bd36:	f7ff fa51 	bl	800b1dc <VL53L1_i2c_decode_int16_t>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800bd42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3718      	adds	r7, #24
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b088      	sub	sp, #32
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
 800bd56:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800bd5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d108      	bne.n	800bd76 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800bd64:	f107 0208 	add.w	r2, r7, #8
 800bd68:	2317      	movs	r3, #23
 800bd6a:	210d      	movs	r1, #13
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f000 ffa7 	bl	800ccc0 <VL53L1_ReadMulti>
 800bd72:	4603      	mov	r3, r0
 800bd74:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800bd76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d108      	bne.n	800bd90 <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 800bd7e:	f107 0308 	add.w	r3, r7, #8
 800bd82:	683a      	ldr	r2, [r7, #0]
 800bd84:	4619      	mov	r1, r3
 800bd86:	2017      	movs	r0, #23
 800bd88:	f7ff ff54 	bl	800bc34 <VL53L1_i2c_decode_customer_nvm_managed>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800bd90:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3720      	adds	r7, #32
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b086      	sub	sp, #24
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	460b      	mov	r3, r1
 800bda6:	607a      	str	r2, [r7, #4]
 800bda8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800bdae:	897b      	ldrh	r3, [r7, #10]
 800bdb0:	2b1f      	cmp	r3, #31
 800bdb2:	d802      	bhi.n	800bdba <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bdb4:	f06f 0309 	mvn.w	r3, #9
 800bdb8:	e0cf      	b.n	800bf5a <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	881b      	ldrh	r3, [r3, #0]
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	2102      	movs	r1, #2
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f7ff f996 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800bdd0:	f002 0201 	and.w	r2, r2, #1
 800bdd4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800bdd6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800bde0:	f002 020f 	and.w	r2, r2, #15
 800bde4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800bde6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800bdf0:	f002 020f 	and.w	r2, r2, #15
 800bdf4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800bdf6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800be00:	f002 021f 	and.w	r2, r2, #31
 800be04:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800be06:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800be10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800be14:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800be16:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800be20:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800be24:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800be26:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800be30:	f002 0201 	and.w	r2, r2, #1
 800be34:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800be36:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800be3c:	68fa      	ldr	r2, [r7, #12]
 800be3e:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800be40:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800be4a:	f002 0201 	and.w	r2, r2, #1
 800be4e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800be50:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800be5a:	f002 0203 	and.w	r2, r2, #3
 800be5e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800be60:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800be6a:	f002 021f 	and.w	r2, r2, #31
 800be6e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800be70:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800be7a:	f002 0203 	and.w	r2, r2, #3
 800be7e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800be80:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800be8a:	f002 0203 	and.w	r2, r2, #3
 800be8e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800be90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800be9a:	f002 0207 	and.w	r2, r2, #7
 800be9e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800bea0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800beaa:	f002 021f 	and.w	r2, r2, #31
 800beae:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800beb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800beba:	f002 0201 	and.w	r2, r2, #1
 800bebe:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800bec0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800bec6:	68fa      	ldr	r2, [r7, #12]
 800bec8:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800beca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800bed0:	68fa      	ldr	r2, [r7, #12]
 800bed2:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800bed4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800beda:	68fa      	ldr	r2, [r7, #12]
 800bedc:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800bede:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800bee4:	68fa      	ldr	r2, [r7, #12]
 800bee6:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800bee8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800bef2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800bef8:	68fa      	ldr	r2, [r7, #12]
 800befa:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800befc:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	8b18      	ldrh	r0, [r3, #24]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	3318      	adds	r3, #24
 800bf06:	461a      	mov	r2, r3
 800bf08:	2102      	movs	r1, #2
 800bf0a:	f7ff f8f3 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800bf12:	68fa      	ldr	r2, [r7, #12]
 800bf14:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800bf16:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800bf1c:	68fa      	ldr	r2, [r7, #12]
 800bf1e:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800bf20:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800bf2a:	f002 020f 	and.w	r2, r2, #15
 800bf2e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800bf30:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800bf36:	68fa      	ldr	r2, [r7, #12]
 800bf38:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800bf3a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800bf44:	f002 020f 	and.w	r2, r2, #15
 800bf48:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800bf4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800bf50:	68fa      	ldr	r2, [r7, #12]
 800bf52:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800bf54:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800bf56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3718      	adds	r7, #24
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}

0800bf62 <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800bf62:	b580      	push	{r7, lr}
 800bf64:	b086      	sub	sp, #24
 800bf66:	af00      	add	r7, sp, #0
 800bf68:	60f8      	str	r0, [r7, #12]
 800bf6a:	460b      	mov	r3, r1
 800bf6c:	607a      	str	r2, [r7, #4]
 800bf6e:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bf70:	2300      	movs	r3, #0
 800bf72:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800bf74:	897b      	ldrh	r3, [r7, #10]
 800bf76:	2b15      	cmp	r3, #21
 800bf78:	d802      	bhi.n	800bf80 <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800bf7a:	f06f 0309 	mvn.w	r3, #9
 800bf7e:	e070      	b.n	800c062 <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800bf8c:	68fa      	ldr	r2, [r7, #12]
 800bf8e:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800bf90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800bf96:	68fa      	ldr	r2, [r7, #12]
 800bf98:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800bf9a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800bfa4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bfa8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800bfaa:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 800bfb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bfb4:	b298      	uxth	r0, r3
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	3304      	adds	r3, #4
 800bfba:	461a      	mov	r2, r3
 800bfbc:	2102      	movs	r1, #2
 800bfbe:	f7ff f899 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800bfca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bfce:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800bfd0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800bfd6:	68fa      	ldr	r2, [r7, #12]
 800bfd8:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800bfda:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800bfe4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800bfee:	f002 0201 	and.w	r2, r2, #1
 800bff2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800bff4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800bffe:	f002 0207 	and.w	r2, r2, #7
 800c002:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800c004:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	8998      	ldrh	r0, [r3, #12]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	330c      	adds	r3, #12
 800c00e:	461a      	mov	r2, r3
 800c010:	2102      	movs	r1, #2
 800c012:	f7ff f86f 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	89d8      	ldrh	r0, [r3, #14]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	330e      	adds	r3, #14
 800c01e:	461a      	mov	r2, r3
 800c020:	2102      	movs	r1, #2
 800c022:	f7ff f867 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	8a18      	ldrh	r0, [r3, #16]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	3310      	adds	r3, #16
 800c02e:	461a      	mov	r2, r3
 800c030:	2102      	movs	r1, #2
 800c032:	f7ff f85f 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800c03a:	68fa      	ldr	r2, [r7, #12]
 800c03c:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800c03e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800c044:	68fa      	ldr	r2, [r7, #12]
 800c046:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800c048:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800c04e:	68fa      	ldr	r2, [r7, #12]
 800c050:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800c052:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800c058:	68fa      	ldr	r2, [r7, #12]
 800c05a:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800c05c:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800c05e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c062:	4618      	mov	r0, r3
 800c064:	3718      	adds	r7, #24
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}

0800c06a <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800c06a:	b580      	push	{r7, lr}
 800c06c:	b086      	sub	sp, #24
 800c06e:	af00      	add	r7, sp, #0
 800c070:	60f8      	str	r0, [r7, #12]
 800c072:	460b      	mov	r3, r1
 800c074:	607a      	str	r2, [r7, #4]
 800c076:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c078:	2300      	movs	r3, #0
 800c07a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800c07c:	897b      	ldrh	r3, [r7, #10]
 800c07e:	2b16      	cmp	r3, #22
 800c080:	d802      	bhi.n	800c088 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c082:	f06f 0309 	mvn.w	r3, #9
 800c086:	e06e      	b.n	800c166 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	781b      	ldrb	r3, [r3, #0]
 800c08c:	f003 030f 	and.w	r3, r3, #15
 800c090:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800c09a:	68fa      	ldr	r2, [r7, #12]
 800c09c:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800c09e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800c0a8:	f002 020f 	and.w	r2, r2, #15
 800c0ac:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800c0ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800c0b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800c0c2:	f002 020f 	and.w	r2, r2, #15
 800c0c6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800c0c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800c0ce:	68fa      	ldr	r2, [r7, #12]
 800c0d0:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800c0d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800c0dc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800c0e0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800c0e2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800c0ec:	f002 020f 	and.w	r2, r2, #15
 800c0f0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800c0f2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800c0fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800c106:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800c10a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800c10c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	8958      	ldrh	r0, [r3, #10]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	330a      	adds	r3, #10
 800c116:	461a      	mov	r2, r3
 800c118:	2102      	movs	r1, #2
 800c11a:	f7fe ffeb 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	8998      	ldrh	r0, [r3, #12]
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	330c      	adds	r3, #12
 800c126:	461a      	mov	r2, r3
 800c128:	2102      	movs	r1, #2
 800c12a:	f7fe ffe3 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800c132:	68fa      	ldr	r2, [r7, #12]
 800c134:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800c136:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800c13c:	68fa      	ldr	r2, [r7, #12]
 800c13e:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800c140:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	6918      	ldr	r0, [r3, #16]
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	3312      	adds	r3, #18
 800c14a:	461a      	mov	r2, r3
 800c14c:	2104      	movs	r1, #4
 800c14e:	f7ff f86d 	bl	800b22c <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800c15a:	f002 0201 	and.w	r2, r2, #1
 800c15e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800c160:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800c162:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c166:	4618      	mov	r0, r3
 800c168:	3718      	adds	r7, #24
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}

0800c16e <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800c16e:	b580      	push	{r7, lr}
 800c170:	b086      	sub	sp, #24
 800c172:	af00      	add	r7, sp, #0
 800c174:	60f8      	str	r0, [r7, #12]
 800c176:	460b      	mov	r3, r1
 800c178:	607a      	str	r2, [r7, #4]
 800c17a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c17c:	2300      	movs	r3, #0
 800c17e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800c180:	897b      	ldrh	r3, [r7, #10]
 800c182:	2b11      	cmp	r3, #17
 800c184:	d802      	bhi.n	800c18c <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c186:	f06f 0309 	mvn.w	r3, #9
 800c18a:	e071      	b.n	800c270 <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	f003 0303 	and.w	r3, r3, #3
 800c194:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	8858      	ldrh	r0, [r3, #2]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	2102      	movs	r1, #2
 800c1a6:	f7fe ffa5 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	8898      	ldrh	r0, [r3, #4]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	3303      	adds	r3, #3
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	2102      	movs	r1, #2
 800c1b6:	f7fe ff9d 	bl	800b0f4 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800c1c2:	f002 0201 	and.w	r2, r2, #1
 800c1c6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800c1c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800c1d2:	f002 0207 	and.w	r2, r2, #7
 800c1d6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800c1d8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800c1de:	68fa      	ldr	r2, [r7, #12]
 800c1e0:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800c1e2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800c1e8:	68fa      	ldr	r2, [r7, #12]
 800c1ea:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800c1ec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800c1f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c1fa:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800c1fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800c206:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c20a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800c20c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800c216:	f002 0203 	and.w	r2, r2, #3
 800c21a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800c21c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800c226:	f002 0203 	and.w	r2, r2, #3
 800c22a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800c22c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800c236:	f002 020f 	and.w	r2, r2, #15
 800c23a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800c23c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800c242:	68fa      	ldr	r2, [r7, #12]
 800c244:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800c246:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800c24c:	68fa      	ldr	r2, [r7, #12]
 800c24e:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800c250:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800c256:	68fa      	ldr	r2, [r7, #12]
 800c258:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800c25a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800c264:	f002 0203 	and.w	r2, r2, #3
 800c268:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800c26a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800c26c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c270:	4618      	mov	r0, r3
 800c272:	3718      	adds	r7, #24
 800c274:	46bd      	mov	sp, r7
 800c276:	bd80      	pop	{r7, pc}

0800c278 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800c278:	b480      	push	{r7}
 800c27a:	b087      	sub	sp, #28
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	460b      	mov	r3, r1
 800c282:	607a      	str	r2, [r7, #4]
 800c284:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c286:	2300      	movs	r3, #0
 800c288:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 800c28a:	897b      	ldrh	r3, [r7, #10]
 800c28c:	2b04      	cmp	r3, #4
 800c28e:	d802      	bhi.n	800c296 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c290:	f06f 0309 	mvn.w	r3, #9
 800c294:	e025      	b.n	800c2e2 <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	f003 0301 	and.w	r3, r3, #1
 800c29e:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800c2ac:	f002 0201 	and.w	r2, r2, #1
 800c2b0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800c2b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800c2bc:	f002 0201 	and.w	r2, r2, #1
 800c2c0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800c2c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800c2cc:	f002 0203 	and.w	r2, r2, #3
 800c2d0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800c2d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800c2d8:	68fa      	ldr	r2, [r7, #12]
 800c2da:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800c2dc:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800c2de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	371c      	adds	r7, #28
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bc80      	pop	{r7}
 800c2ea:	4770      	bx	lr

0800c2ec <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b086      	sub	sp, #24
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	607a      	str	r2, [r7, #4]
 800c2f8:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 800c2fe:	89fb      	ldrh	r3, [r7, #14]
 800c300:	2b2b      	cmp	r3, #43	; 0x2b
 800c302:	d802      	bhi.n	800c30a <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c304:	f06f 0309 	mvn.w	r3, #9
 800c308:	e0e2      	b.n	800c4d0 <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	781b      	ldrb	r3, [r3, #0]
 800c30e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c312:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	785a      	ldrb	r2, [r3, #1]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	3302      	adds	r3, #2
 800c324:	781b      	ldrb	r3, [r3, #0]
 800c326:	f003 030f 	and.w	r3, r3, #15
 800c32a:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	78da      	ldrb	r2, [r3, #3]
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 800c338:	68bb      	ldr	r3, [r7, #8]
 800c33a:	3304      	adds	r3, #4
 800c33c:	4619      	mov	r1, r3
 800c33e:	2002      	movs	r0, #2
 800c340:	f7fe ff02 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c344:	4603      	mov	r3, r0
 800c346:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	3306      	adds	r3, #6
 800c350:	4619      	mov	r1, r3
 800c352:	2002      	movs	r0, #2
 800c354:	f7fe fef8 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c358:	4603      	mov	r3, r0
 800c35a:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	3308      	adds	r3, #8
 800c364:	4619      	mov	r1, r3
 800c366:	2002      	movs	r0, #2
 800c368:	f7fe feee 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c36c:	4603      	mov	r3, r0
 800c36e:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	330a      	adds	r3, #10
 800c378:	4619      	mov	r1, r3
 800c37a:	2002      	movs	r0, #2
 800c37c:	f7fe fee4 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c380:	4603      	mov	r3, r0
 800c382:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	330c      	adds	r3, #12
 800c38c:	4619      	mov	r1, r3
 800c38e:	2002      	movs	r0, #2
 800c390:	f7fe feda 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c394:	4603      	mov	r3, r0
 800c396:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	330e      	adds	r3, #14
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	2002      	movs	r0, #2
 800c3a4:	f7fe fed0 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	3310      	adds	r3, #16
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	2002      	movs	r0, #2
 800c3b8:	f7fe fec6 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c3bc:	4603      	mov	r3, r0
 800c3be:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	3312      	adds	r3, #18
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	2002      	movs	r0, #2
 800c3cc:	f7fe febc 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	3314      	adds	r3, #20
 800c3dc:	4619      	mov	r1, r3
 800c3de:	2002      	movs	r0, #2
 800c3e0:	f7fe feb2 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	3316      	adds	r3, #22
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	2002      	movs	r0, #2
 800c3f4:	f7fe fea8 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	3318      	adds	r3, #24
 800c404:	4619      	mov	r1, r3
 800c406:	2002      	movs	r0, #2
 800c408:	f7fe fe9e 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c40c:	4603      	mov	r3, r0
 800c40e:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	331a      	adds	r3, #26
 800c418:	4619      	mov	r1, r3
 800c41a:	2002      	movs	r0, #2
 800c41c:	f7fe fe94 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c420:	4603      	mov	r3, r0
 800c422:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	331c      	adds	r3, #28
 800c42c:	4619      	mov	r1, r3
 800c42e:	2002      	movs	r0, #2
 800c430:	f7fe fe8a 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c434:	4603      	mov	r3, r0
 800c436:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	331e      	adds	r3, #30
 800c440:	4619      	mov	r1, r3
 800c442:	2002      	movs	r0, #2
 800c444:	f7fe fe80 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c448:	4603      	mov	r3, r0
 800c44a:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	3320      	adds	r3, #32
 800c454:	4619      	mov	r1, r3
 800c456:	2002      	movs	r0, #2
 800c458:	f7fe fe76 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c45c:	4603      	mov	r3, r0
 800c45e:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	3322      	adds	r3, #34	; 0x22
 800c468:	4619      	mov	r1, r3
 800c46a:	2002      	movs	r0, #2
 800c46c:	f7fe fe6c 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c470:	4603      	mov	r3, r0
 800c472:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	3324      	adds	r3, #36	; 0x24
 800c47c:	4619      	mov	r1, r3
 800c47e:	2002      	movs	r0, #2
 800c480:	f7fe fe62 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c484:	4603      	mov	r3, r0
 800c486:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	3326      	adds	r3, #38	; 0x26
 800c490:	4619      	mov	r1, r3
 800c492:	2002      	movs	r0, #2
 800c494:	f7fe fe58 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c498:	4603      	mov	r3, r0
 800c49a:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	3328      	adds	r3, #40	; 0x28
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	2002      	movs	r0, #2
 800c4a8:	f7fe fe4e 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800c4cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3718      	adds	r7, #24
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}

0800c4d8 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b086      	sub	sp, #24
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	4603      	mov	r3, r0
 800c4e0:	60b9      	str	r1, [r7, #8]
 800c4e2:	607a      	str	r2, [r7, #4]
 800c4e4:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 800c4ea:	89fb      	ldrh	r3, [r7, #14]
 800c4ec:	2b20      	cmp	r3, #32
 800c4ee:	d802      	bhi.n	800c4f6 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c4f0:	f06f 0309 	mvn.w	r3, #9
 800c4f4:	e04d      	b.n	800c592 <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 800c4f6:	68b9      	ldr	r1, [r7, #8]
 800c4f8:	2004      	movs	r0, #4
 800c4fa:	f7fe fec0 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c4fe:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	3304      	adds	r3, #4
 800c508:	4619      	mov	r1, r3
 800c50a:	2004      	movs	r0, #4
 800c50c:	f7fe feb7 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c510:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	3308      	adds	r3, #8
 800c51a:	4619      	mov	r1, r3
 800c51c:	2004      	movs	r0, #4
 800c51e:	f7fe feca 	bl	800b2b6 <VL53L1_i2c_decode_int32_t>
 800c522:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	330c      	adds	r3, #12
 800c52c:	4619      	mov	r1, r3
 800c52e:	2004      	movs	r0, #4
 800c530:	f7fe fea5 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c534:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	3310      	adds	r3, #16
 800c53e:	4619      	mov	r1, r3
 800c540:	2004      	movs	r0, #4
 800c542:	f7fe fe9c 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c546:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	3314      	adds	r3, #20
 800c550:	4619      	mov	r1, r3
 800c552:	2004      	movs	r0, #4
 800c554:	f7fe fe93 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c558:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	3318      	adds	r3, #24
 800c562:	4619      	mov	r1, r3
 800c564:	2004      	movs	r0, #4
 800c566:	f7fe fea6 	bl	800b2b6 <VL53L1_i2c_decode_int32_t>
 800c56a:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	331c      	adds	r3, #28
 800c574:	4619      	mov	r1, r3
 800c576:	2004      	movs	r0, #4
 800c578:	f7fe fe81 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c57c:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	f893 2020 	ldrb.w	r2, [r3, #32]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800c58e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c592:	4618      	mov	r0, r3
 800c594:	3718      	adds	r7, #24
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}

0800c59a <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 800c59a:	b580      	push	{r7, lr}
 800c59c:	b086      	sub	sp, #24
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	60b9      	str	r1, [r7, #8]
 800c5a4:	607a      	str	r2, [r7, #4]
 800c5a6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 800c5ac:	89fb      	ldrh	r3, [r7, #14]
 800c5ae:	2b37      	cmp	r3, #55	; 0x37
 800c5b0:	d802      	bhi.n	800c5b8 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c5b2:	f06f 0309 	mvn.w	r3, #9
 800c5b6:	e15e      	b.n	800c876 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800c5b8:	68b9      	ldr	r1, [r7, #8]
 800c5ba:	2002      	movs	r0, #2
 800c5bc:	f7fe fdc4 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	3302      	adds	r3, #2
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5d2:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	3303      	adds	r3, #3
 800c5dc:	781b      	ldrb	r3, [r3, #0]
 800c5de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c5e2:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	3304      	adds	r3, #4
 800c5ec:	781b      	ldrb	r3, [r3, #0]
 800c5ee:	f003 0303 	and.w	r3, r3, #3
 800c5f2:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	3305      	adds	r3, #5
 800c5fc:	781b      	ldrb	r3, [r3, #0]
 800c5fe:	f003 0301 	and.w	r3, r3, #1
 800c602:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	3306      	adds	r3, #6
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c612:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	3307      	adds	r3, #7
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c622:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	3308      	adds	r3, #8
 800c62c:	4619      	mov	r1, r3
 800c62e:	2002      	movs	r0, #2
 800c630:	f7fe fd8a 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c634:	4603      	mov	r3, r0
 800c636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c63a:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	330a      	adds	r3, #10
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	f003 0303 	and.w	r3, r3, #3
 800c64a:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	330b      	adds	r3, #11
 800c654:	781b      	ldrb	r3, [r3, #0]
 800c656:	f003 0303 	and.w	r3, r3, #3
 800c65a:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	330c      	adds	r3, #12
 800c664:	781b      	ldrb	r3, [r3, #0]
 800c666:	f003 030f 	and.w	r3, r3, #15
 800c66a:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	330d      	adds	r3, #13
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	f003 0307 	and.w	r3, r3, #7
 800c67a:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	330e      	adds	r3, #14
 800c684:	781b      	ldrb	r3, [r3, #0]
 800c686:	f003 0301 	and.w	r3, r3, #1
 800c68a:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	330f      	adds	r3, #15
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	f003 0303 	and.w	r3, r3, #3
 800c69a:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800c6a0:	68bb      	ldr	r3, [r7, #8]
 800c6a2:	7c1a      	ldrb	r2, [r3, #16]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	7c5a      	ldrb	r2, [r3, #17]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800c6b0:	68bb      	ldr	r3, [r7, #8]
 800c6b2:	3312      	adds	r3, #18
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	2002      	movs	r0, #2
 800c6b8:	f7fe fd46 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c6c2:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	3316      	adds	r3, #22
 800c6cc:	4619      	mov	r1, r3
 800c6ce:	2002      	movs	r0, #2
 800c6d0:	f7fe fd3a 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	3318      	adds	r3, #24
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	2002      	movs	r0, #2
 800c6e4:	f7fe fd30 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	331a      	adds	r3, #26
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	f003 0301 	and.w	r3, r3, #1
 800c6fa:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 800c700:	68bb      	ldr	r3, [r7, #8]
 800c702:	331b      	adds	r3, #27
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	f003 0307 	and.w	r3, r3, #7
 800c70a:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	7f1a      	ldrb	r2, [r3, #28]
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	7f5a      	ldrb	r2, [r3, #29]
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	331e      	adds	r3, #30
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c72a:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	331f      	adds	r3, #31
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c73a:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	3320      	adds	r3, #32
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	f003 0303 	and.w	r3, r3, #3
 800c74a:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800c750:	68bb      	ldr	r3, [r7, #8]
 800c752:	3321      	adds	r3, #33	; 0x21
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	f003 030f 	and.w	r3, r3, #15
 800c75a:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	3325      	adds	r3, #37	; 0x25
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	f003 0301 	and.w	r3, r3, #1
 800c78e:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	3326      	adds	r3, #38	; 0x26
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	f003 0303 	and.w	r3, r3, #3
 800c7a0:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	3327      	adds	r3, #39	; 0x27
 800c7ac:	781b      	ldrb	r3, [r3, #0]
 800c7ae:	f003 031f 	and.w	r3, r3, #31
 800c7b2:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	3328      	adds	r3, #40	; 0x28
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	f003 031f 	and.w	r3, r3, #31
 800c7c4:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	3329      	adds	r3, #41	; 0x29
 800c7d0:	781b      	ldrb	r3, [r3, #0]
 800c7d2:	f003 031f 	and.w	r3, r3, #31
 800c7d6:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	332a      	adds	r3, #42	; 0x2a
 800c7e2:	781b      	ldrb	r3, [r3, #0]
 800c7e4:	f003 0301 	and.w	r3, r3, #1
 800c7e8:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	332b      	adds	r3, #43	; 0x2b
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	f003 0301 	and.w	r3, r3, #1
 800c7fa:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	332c      	adds	r3, #44	; 0x2c
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	f003 0303 	and.w	r3, r3, #3
 800c80c:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	332d      	adds	r3, #45	; 0x2d
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c81e:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	332e      	adds	r3, #46	; 0x2e
 800c82a:	4619      	mov	r1, r3
 800c82c:	2004      	movs	r0, #4
 800c82e:	f7fe fd26 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c832:	4603      	mov	r3, r0
 800c834:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	3332      	adds	r3, #50	; 0x32
 800c840:	4619      	mov	r1, r3
 800c842:	2004      	movs	r0, #4
 800c844:	f7fe fd1b 	bl	800b27e <VL53L1_i2c_decode_uint32_t>
 800c848:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	3336      	adds	r3, #54	; 0x36
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	f003 0301 	and.w	r3, r3, #1
 800c858:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	3337      	adds	r3, #55	; 0x37
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	f003 0301 	and.w	r3, r3, #1
 800c86a:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 800c872:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c876:	4618      	mov	r0, r3
 800c878:	3718      	adds	r7, #24
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}

0800c87e <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800c87e:	b580      	push	{r7, lr}
 800c880:	b086      	sub	sp, #24
 800c882:	af00      	add	r7, sp, #0
 800c884:	4603      	mov	r3, r0
 800c886:	60b9      	str	r1, [r7, #8]
 800c888:	607a      	str	r2, [r7, #4]
 800c88a:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c88c:	2300      	movs	r3, #0
 800c88e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800c890:	89fb      	ldrh	r3, [r7, #14]
 800c892:	2b30      	cmp	r3, #48	; 0x30
 800c894:	d802      	bhi.n	800c89c <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800c896:	f06f 0309 	mvn.w	r3, #9
 800c89a:	e112      	b.n	800cac2 <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	785a      	ldrb	r2, [r3, #1]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	789a      	ldrb	r2, [r3, #2]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	3303      	adds	r3, #3
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	2002      	movs	r0, #2
 800c8bc:	f7fe fc44 	bl	800b148 <VL53L1_i2c_decode_uint16_t>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	3305      	adds	r3, #5
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c8d2:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	3306      	adds	r3, #6
 800c8dc:	781b      	ldrb	r3, [r3, #0]
 800c8de:	f003 0307 	and.w	r3, r3, #7
 800c8e2:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800c8e8:	68bb      	ldr	r3, [r7, #8]
 800c8ea:	3307      	adds	r3, #7
 800c8ec:	781b      	ldrb	r3, [r3, #0]
 800c8ee:	f003 0307 	and.w	r3, r3, #7
 800c8f2:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	3308      	adds	r3, #8
 800c8fc:	781b      	ldrb	r3, [r3, #0]
 800c8fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c902:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	3309      	adds	r3, #9
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c912:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	330a      	adds	r3, #10
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	f003 0301 	and.w	r3, r3, #1
 800c922:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	330b      	adds	r3, #11
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c932:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	330c      	adds	r3, #12
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	f003 0301 	and.w	r3, r3, #1
 800c942:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	330d      	adds	r3, #13
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c952:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	330e      	adds	r3, #14
 800c95c:	781b      	ldrb	r3, [r3, #0]
 800c95e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c962:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	7bda      	ldrb	r2, [r3, #15]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	7c1a      	ldrb	r2, [r3, #16]
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	7c5a      	ldrb	r2, [r3, #17]
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	7c9a      	ldrb	r2, [r3, #18]
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	7cda      	ldrb	r2, [r3, #19]
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	7d1a      	ldrb	r2, [r3, #20]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	7d5a      	ldrb	r2, [r3, #21]
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	7d9a      	ldrb	r2, [r3, #22]
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	7dda      	ldrb	r2, [r3, #23]
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	7e1a      	ldrb	r2, [r3, #24]
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	7e5a      	ldrb	r2, [r3, #25]
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	7e9a      	ldrb	r2, [r3, #26]
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	7eda      	ldrb	r2, [r3, #27]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	7f1a      	ldrb	r2, [r3, #28]
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	7f5a      	ldrb	r2, [r3, #29]
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	7f9a      	ldrb	r2, [r3, #30]
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	7fda      	ldrb	r2, [r3, #31]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	f893 2020 	ldrb.w	r2, [r3, #32]
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800cabe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3718      	adds	r7, #24
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}

0800caca <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800caca:	b580      	push	{r7, lr}
 800cacc:	b090      	sub	sp, #64	; 0x40
 800cace:	af00      	add	r7, sp, #0
 800cad0:	6078      	str	r0, [r7, #4]
 800cad2:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cad4:	2300      	movs	r3, #0
 800cad6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800cada:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d10a      	bne.n	800caf8 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 800cae2:	f107 020c 	add.w	r2, r7, #12
 800cae6:	2331      	movs	r3, #49	; 0x31
 800cae8:	f240 110f 	movw	r1, #271	; 0x10f
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f000 f8e7 	bl	800ccc0 <VL53L1_ReadMulti>
 800caf2:	4603      	mov	r3, r0
 800caf4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800caf8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d109      	bne.n	800cb14 <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 800cb00:	f107 030c 	add.w	r3, r7, #12
 800cb04:	683a      	ldr	r2, [r7, #0]
 800cb06:	4619      	mov	r1, r3
 800cb08:	2031      	movs	r0, #49	; 0x31
 800cb0a:	f7ff feb8 	bl	800c87e <VL53L1_i2c_decode_nvm_copy_data>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800cb14:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3740      	adds	r7, #64	; 0x40
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b086      	sub	sp, #24
 800cb24:	af02      	add	r7, sp, #8
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800cb2e:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f000 f9b6 	bl	800cea4 <VL53L1_WaitUs>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 800cb3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d10b      	bne.n	800cb5c <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 800cb44:	2301      	movs	r3, #1
 800cb46:	9301      	str	r3, [sp, #4]
 800cb48:	2301      	movs	r3, #1
 800cb4a:	9300      	str	r3, [sp, #0]
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	22e5      	movs	r2, #229	; 0xe5
 800cb50:	6839      	ldr	r1, [r7, #0]
 800cb52:	6878      	ldr	r0, [r7, #4]
 800cb54:	f000 f9bc 	bl	800ced0 <VL53L1_WaitValueMaskEx>
 800cb58:	4603      	mov	r3, r0
 800cb5a:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 800cb5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d103      	bne.n	800cb6c <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 800cb64:	2103      	movs	r1, #3
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f7fe f8ab 	bl	800acc2 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800cb6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b088      	sub	sp, #32
 800cb7c:	af02      	add	r7, sp, #8
 800cb7e:	6078      	str	r0, [r7, #4]
 800cb80:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cb82:	2300      	movs	r3, #0
 800cb84:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 800cb98:	f003 0310 	and.w	r3, r3, #16
 800cb9c:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800cb9e:	7bfb      	ldrb	r3, [r7, #15]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d102      	bne.n	800cbaa <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 800cba4:	2301      	movs	r3, #1
 800cba6:	75fb      	strb	r3, [r7, #23]
 800cba8:	e001      	b.n	800cbae <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	75fb      	strb	r3, [r7, #23]

	status =
		VL53L1_WaitValueMaskEx(
 800cbae:	7dfb      	ldrb	r3, [r7, #23]
 800cbb0:	2201      	movs	r2, #1
 800cbb2:	9201      	str	r2, [sp, #4]
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	9200      	str	r2, [sp, #0]
 800cbb8:	2231      	movs	r2, #49	; 0x31
 800cbba:	6839      	ldr	r1, [r7, #0]
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	f000 f987 	bl	800ced0 <VL53L1_WaitValueMaskEx>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 800cbc6:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3718      	adds	r7, #24
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}

0800cbd2 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800cbd2:	b580      	push	{r7, lr}
 800cbd4:	b088      	sub	sp, #32
 800cbd6:	af02      	add	r7, sp, #8
 800cbd8:	60f8      	str	r0, [r7, #12]
 800cbda:	60b9      	str	r1, [r7, #8]
 800cbdc:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	330a      	adds	r3, #10
 800cbe2:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800cbf0:	b299      	uxth	r1, r3
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	b29a      	uxth	r2, r3
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	9300      	str	r3, [sp, #0]
 800cbfa:	4613      	mov	r3, r2
 800cbfc:	68ba      	ldr	r2, [r7, #8]
 800cbfe:	f7f7 ff55 	bl	8004aac <HAL_I2C_Master_Transmit>
 800cc02:	4603      	mov	r3, r0
 800cc04:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800cc06:	693b      	ldr	r3, [r7, #16]
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3718      	adds	r7, #24
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b088      	sub	sp, #32
 800cc14:	af02      	add	r7, sp, #8
 800cc16:	60f8      	str	r0, [r7, #12]
 800cc18:	60b9      	str	r1, [r7, #8]
 800cc1a:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	330a      	adds	r3, #10
 800cc20:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800cc2e:	f043 0301 	orr.w	r3, r3, #1
 800cc32:	b2db      	uxtb	r3, r3
 800cc34:	b299      	uxth	r1, r3
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	b29a      	uxth	r2, r3
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	9300      	str	r3, [sp, #0]
 800cc3e:	4613      	mov	r3, r2
 800cc40:	68ba      	ldr	r2, [r7, #8]
 800cc42:	f7f8 f831 	bl	8004ca8 <HAL_I2C_Master_Receive>
 800cc46:	4603      	mov	r3, r0
 800cc48:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800cc4a:	693b      	ldr	r3, [r7, #16]
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	3718      	adds	r7, #24
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}

0800cc54 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b086      	sub	sp, #24
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	60f8      	str	r0, [r7, #12]
 800cc5c:	607a      	str	r2, [r7, #4]
 800cc5e:	603b      	str	r3, [r7, #0]
 800cc60:	460b      	mov	r3, r1
 800cc62:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cc64:	2300      	movs	r3, #0
 800cc66:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	2bff      	cmp	r3, #255	; 0xff
 800cc6c:	d902      	bls.n	800cc74 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800cc6e:	f06f 0303 	mvn.w	r3, #3
 800cc72:	e01d      	b.n	800ccb0 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800cc74:	897b      	ldrh	r3, [r7, #10]
 800cc76:	0a1b      	lsrs	r3, r3, #8
 800cc78:	b29b      	uxth	r3, r3
 800cc7a:	b2da      	uxtb	r2, r3
 800cc7c:	4b0e      	ldr	r3, [pc, #56]	; (800ccb8 <VL53L1_WriteMulti+0x64>)
 800cc7e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800cc80:	897b      	ldrh	r3, [r7, #10]
 800cc82:	b2da      	uxtb	r2, r3
 800cc84:	4b0c      	ldr	r3, [pc, #48]	; (800ccb8 <VL53L1_WriteMulti+0x64>)
 800cc86:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800cc88:	683a      	ldr	r2, [r7, #0]
 800cc8a:	6879      	ldr	r1, [r7, #4]
 800cc8c:	480b      	ldr	r0, [pc, #44]	; (800ccbc <VL53L1_WriteMulti+0x68>)
 800cc8e:	f000 f9f3 	bl	800d078 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	3302      	adds	r3, #2
 800cc96:	461a      	mov	r2, r3
 800cc98:	4907      	ldr	r1, [pc, #28]	; (800ccb8 <VL53L1_WriteMulti+0x64>)
 800cc9a:	68f8      	ldr	r0, [r7, #12]
 800cc9c:	f7ff ff99 	bl	800cbd2 <_I2CWrite>
 800cca0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d001      	beq.n	800ccac <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800cca8:	23f3      	movs	r3, #243	; 0xf3
 800ccaa:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800ccac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3718      	adds	r7, #24
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}
 800ccb8:	20000810 	.word	0x20000810
 800ccbc:	20000812 	.word	0x20000812

0800ccc0 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b086      	sub	sp, #24
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	60f8      	str	r0, [r7, #12]
 800ccc8:	607a      	str	r2, [r7, #4]
 800ccca:	603b      	str	r3, [r7, #0]
 800cccc:	460b      	mov	r3, r1
 800ccce:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800ccd4:	897b      	ldrh	r3, [r7, #10]
 800ccd6:	0a1b      	lsrs	r3, r3, #8
 800ccd8:	b29b      	uxth	r3, r3
 800ccda:	b2da      	uxtb	r2, r3
 800ccdc:	4b12      	ldr	r3, [pc, #72]	; (800cd28 <VL53L1_ReadMulti+0x68>)
 800ccde:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800cce0:	897b      	ldrh	r3, [r7, #10]
 800cce2:	b2da      	uxtb	r2, r3
 800cce4:	4b10      	ldr	r3, [pc, #64]	; (800cd28 <VL53L1_ReadMulti+0x68>)
 800cce6:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800cce8:	2202      	movs	r2, #2
 800ccea:	490f      	ldr	r1, [pc, #60]	; (800cd28 <VL53L1_ReadMulti+0x68>)
 800ccec:	68f8      	ldr	r0, [r7, #12]
 800ccee:	f7ff ff70 	bl	800cbd2 <_I2CWrite>
 800ccf2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d002      	beq.n	800cd00 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ccfa:	23f3      	movs	r3, #243	; 0xf3
 800ccfc:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ccfe:	e00c      	b.n	800cd1a <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800cd00:	683a      	ldr	r2, [r7, #0]
 800cd02:	6879      	ldr	r1, [r7, #4]
 800cd04:	68f8      	ldr	r0, [r7, #12]
 800cd06:	f7ff ff83 	bl	800cc10 <_I2CRead>
 800cd0a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d002      	beq.n	800cd18 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800cd12:	23f3      	movs	r3, #243	; 0xf3
 800cd14:	75fb      	strb	r3, [r7, #23]
 800cd16:	e000      	b.n	800cd1a <VL53L1_ReadMulti+0x5a>
    }
done:
 800cd18:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800cd1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	3718      	adds	r7, #24
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}
 800cd26:	bf00      	nop
 800cd28:	20000810 	.word	0x20000810

0800cd2c <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b084      	sub	sp, #16
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
 800cd34:	460b      	mov	r3, r1
 800cd36:	807b      	strh	r3, [r7, #2]
 800cd38:	4613      	mov	r3, r2
 800cd3a:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800cd40:	887b      	ldrh	r3, [r7, #2]
 800cd42:	0a1b      	lsrs	r3, r3, #8
 800cd44:	b29b      	uxth	r3, r3
 800cd46:	b2da      	uxtb	r2, r3
 800cd48:	4b0c      	ldr	r3, [pc, #48]	; (800cd7c <VL53L1_WrByte+0x50>)
 800cd4a:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800cd4c:	887b      	ldrh	r3, [r7, #2]
 800cd4e:	b2da      	uxtb	r2, r3
 800cd50:	4b0a      	ldr	r3, [pc, #40]	; (800cd7c <VL53L1_WrByte+0x50>)
 800cd52:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 800cd54:	4a09      	ldr	r2, [pc, #36]	; (800cd7c <VL53L1_WrByte+0x50>)
 800cd56:	787b      	ldrb	r3, [r7, #1]
 800cd58:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800cd5a:	2203      	movs	r2, #3
 800cd5c:	4907      	ldr	r1, [pc, #28]	; (800cd7c <VL53L1_WrByte+0x50>)
 800cd5e:	6878      	ldr	r0, [r7, #4]
 800cd60:	f7ff ff37 	bl	800cbd2 <_I2CWrite>
 800cd64:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d001      	beq.n	800cd70 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800cd6c:	23f3      	movs	r3, #243	; 0xf3
 800cd6e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 800cd70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3710      	adds	r7, #16
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}
 800cd7c:	20000810 	.word	0x20000810

0800cd80 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b086      	sub	sp, #24
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	60f8      	str	r0, [r7, #12]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	607a      	str	r2, [r7, #4]
 800cd8c:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cd8e:	2300      	movs	r3, #0
 800cd90:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800cd92:	897b      	ldrh	r3, [r7, #10]
 800cd94:	0a1b      	lsrs	r3, r3, #8
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	b2da      	uxtb	r2, r3
 800cd9a:	4b12      	ldr	r3, [pc, #72]	; (800cde4 <VL53L1_RdByte+0x64>)
 800cd9c:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800cd9e:	897b      	ldrh	r3, [r7, #10]
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	4b10      	ldr	r3, [pc, #64]	; (800cde4 <VL53L1_RdByte+0x64>)
 800cda4:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800cda6:	2202      	movs	r2, #2
 800cda8:	490e      	ldr	r1, [pc, #56]	; (800cde4 <VL53L1_RdByte+0x64>)
 800cdaa:	68f8      	ldr	r0, [r7, #12]
 800cdac:	f7ff ff11 	bl	800cbd2 <_I2CWrite>
 800cdb0:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d002      	beq.n	800cdbe <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800cdb8:	23f3      	movs	r3, #243	; 0xf3
 800cdba:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cdbc:	e00c      	b.n	800cdd8 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	6879      	ldr	r1, [r7, #4]
 800cdc2:	68f8      	ldr	r0, [r7, #12]
 800cdc4:	f7ff ff24 	bl	800cc10 <_I2CRead>
 800cdc8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d002      	beq.n	800cdd6 <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800cdd0:	23f3      	movs	r3, #243	; 0xf3
 800cdd2:	75fb      	strb	r3, [r7, #23]
 800cdd4:	e000      	b.n	800cdd8 <VL53L1_RdByte+0x58>
    }
done:
 800cdd6:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800cdd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3718      	adds	r7, #24
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	20000810 	.word	0x20000810

0800cde8 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b086      	sub	sp, #24
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	60f8      	str	r0, [r7, #12]
 800cdf0:	460b      	mov	r3, r1
 800cdf2:	607a      	str	r2, [r7, #4]
 800cdf4:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800cdfa:	897b      	ldrh	r3, [r7, #10]
 800cdfc:	0a1b      	lsrs	r3, r3, #8
 800cdfe:	b29b      	uxth	r3, r3
 800ce00:	b2da      	uxtb	r2, r3
 800ce02:	4b18      	ldr	r3, [pc, #96]	; (800ce64 <VL53L1_RdWord+0x7c>)
 800ce04:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800ce06:	897b      	ldrh	r3, [r7, #10]
 800ce08:	b2da      	uxtb	r2, r3
 800ce0a:	4b16      	ldr	r3, [pc, #88]	; (800ce64 <VL53L1_RdWord+0x7c>)
 800ce0c:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ce0e:	2202      	movs	r2, #2
 800ce10:	4914      	ldr	r1, [pc, #80]	; (800ce64 <VL53L1_RdWord+0x7c>)
 800ce12:	68f8      	ldr	r0, [r7, #12]
 800ce14:	f7ff fedd 	bl	800cbd2 <_I2CWrite>
 800ce18:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d002      	beq.n	800ce26 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ce20:	23f3      	movs	r3, #243	; 0xf3
 800ce22:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ce24:	e017      	b.n	800ce56 <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800ce26:	2202      	movs	r2, #2
 800ce28:	490e      	ldr	r1, [pc, #56]	; (800ce64 <VL53L1_RdWord+0x7c>)
 800ce2a:	68f8      	ldr	r0, [r7, #12]
 800ce2c:	f7ff fef0 	bl	800cc10 <_I2CRead>
 800ce30:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d002      	beq.n	800ce3e <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ce38:	23f3      	movs	r3, #243	; 0xf3
 800ce3a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ce3c:	e00b      	b.n	800ce56 <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800ce3e:	4b09      	ldr	r3, [pc, #36]	; (800ce64 <VL53L1_RdWord+0x7c>)
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	b29b      	uxth	r3, r3
 800ce44:	021b      	lsls	r3, r3, #8
 800ce46:	b29a      	uxth	r2, r3
 800ce48:	4b06      	ldr	r3, [pc, #24]	; (800ce64 <VL53L1_RdWord+0x7c>)
 800ce4a:	785b      	ldrb	r3, [r3, #1]
 800ce4c:	b29b      	uxth	r3, r3
 800ce4e:	4413      	add	r3, r2
 800ce50:	b29a      	uxth	r2, r3
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800ce56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3718      	adds	r7, #24
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	20000810 	.word	0x20000810

0800ce68 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b085      	sub	sp, #20
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 800ce70:	2300      	movs	r3, #0
 800ce72:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2200      	movs	r2, #0
 800ce78:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 800ce7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3714      	adds	r7, #20
 800ce82:	46bd      	mov	sp, r7
 800ce84:	bc80      	pop	{r7}
 800ce86:	4770      	bx	lr

0800ce88 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b082      	sub	sp, #8
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
 800ce90:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7f6 fd87 	bl	80039a8 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800ce9a:	2300      	movs	r3, #0
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3708      	adds	r7, #8
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b082      	sub	sp, #8
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	4a06      	ldr	r2, [pc, #24]	; (800cecc <VL53L1_WaitUs+0x28>)
 800ceb2:	fb82 1203 	smull	r1, r2, r2, r3
 800ceb6:	1192      	asrs	r2, r2, #6
 800ceb8:	17db      	asrs	r3, r3, #31
 800ceba:	1ad3      	subs	r3, r2, r3
 800cebc:	4618      	mov	r0, r3
 800cebe:	f7f6 fd73 	bl	80039a8 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800cec2:	2300      	movs	r3, #0
}
 800cec4:	4618      	mov	r0, r3
 800cec6:	3708      	adds	r7, #8
 800cec8:	46bd      	mov	sp, r7
 800ceca:	bd80      	pop	{r7, pc}
 800cecc:	10624dd3 	.word	0x10624dd3

0800ced0 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 800ced0:	b590      	push	{r4, r7, lr}
 800ced2:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 800ced6:	af00      	add	r7, sp, #0
 800ced8:	f507 740a 	add.w	r4, r7, #552	; 0x228
 800cedc:	f5a4 7407 	sub.w	r4, r4, #540	; 0x21c
 800cee0:	6020      	str	r0, [r4, #0]
 800cee2:	f507 700a 	add.w	r0, r7, #552	; 0x228
 800cee6:	f5a0 7008 	sub.w	r0, r0, #544	; 0x220
 800ceea:	6001      	str	r1, [r0, #0]
 800ceec:	4619      	mov	r1, r3
 800ceee:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800cef2:	f2a3 2322 	subw	r3, r3, #546	; 0x222
 800cef6:	801a      	strh	r2, [r3, #0]
 800cef8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800cefc:	f2a3 2323 	subw	r3, r3, #547	; 0x223
 800cf00:	460a      	mov	r2, r1
 800cf02:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 800cf04:	2300      	movs	r3, #0
 800cf06:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 800cf10:	2300      	movs	r3, #0
 800cf12:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 800cf16:	2300      	movs	r3, #0
 800cf18:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 800cf22:	2300      	movs	r3, #0
 800cf24:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 800cf28:	f107 0310 	add.w	r3, r7, #16
 800cf2c:	f240 12ff 	movw	r2, #511	; 0x1ff
 800cf30:	493b      	ldr	r1, [pc, #236]	; (800d020 <VL53L1_WaitValueMaskEx+0x150>)
 800cf32:	4618      	mov	r0, r3
 800cf34:	f000 fd36 	bl	800d9a4 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 800cf38:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f7ff ff93 	bl	800ce68 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 800cf42:	e049      	b.n	800cfd8 <VL53L1_WaitValueMaskEx+0x108>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 800cf44:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d110      	bne.n	800cf6e <VL53L1_WaitValueMaskEx+0x9e>
			status = VL53L1_RdByte(
 800cf4c:	f207 2213 	addw	r2, r7, #531	; 0x213
 800cf50:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800cf54:	f2a3 2322 	subw	r3, r3, #546	; 0x222
 800cf58:	8819      	ldrh	r1, [r3, #0]
 800cf5a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800cf5e:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800cf62:	6818      	ldr	r0, [r3, #0]
 800cf64:	f7ff ff0c 	bl	800cd80 <VL53L1_RdByte>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 800cf6e:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 800cf72:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 800cf76:	4013      	ands	r3, r2
 800cf78:	b2db      	uxtb	r3, r3
 800cf7a:	f507 720a 	add.w	r2, r7, #552	; 0x228
 800cf7e:	f2a2 2223 	subw	r2, r2, #547	; 0x223
 800cf82:	7812      	ldrb	r2, [r2, #0]
 800cf84:	429a      	cmp	r2, r3
 800cf86:	d102      	bne.n	800cf8e <VL53L1_WaitValueMaskEx+0xbe>
			found = 1;
 800cf88:	2301      	movs	r3, #1
 800cf8a:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 800cf8e:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d114      	bne.n	800cfc0 <VL53L1_WaitValueMaskEx+0xf0>
 800cf96:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d110      	bne.n	800cfc0 <VL53L1_WaitValueMaskEx+0xf0>
			found == 0 &&
 800cf9e:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d00c      	beq.n	800cfc0 <VL53L1_WaitValueMaskEx+0xf0>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 800cfa6:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 800cfaa:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800cfae:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800cfb2:	4611      	mov	r1, r2
 800cfb4:	6818      	ldr	r0, [r3, #0]
 800cfb6:	f7ff ff67 	bl	800ce88 <VL53L1_WaitMs>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 800cfc0:	f507 7305 	add.w	r3, r7, #532	; 0x214
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	f7ff ff4f 	bl	800ce68 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 800cfca:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800cfce:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800cfd2:	1ad3      	subs	r3, r2, r3
 800cfd4:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 800cfd8:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d10c      	bne.n	800cffa <VL53L1_WaitValueMaskEx+0x12a>
 800cfe0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800cfe4:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 800cfe8:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d203      	bcs.n	800cffa <VL53L1_WaitValueMaskEx+0x12a>
		   (polling_time_ms < timeout_ms) &&
 800cff2:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d0a4      	beq.n	800cf44 <VL53L1_WaitValueMaskEx+0x74>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 800cffa:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d106      	bne.n	800d010 <VL53L1_WaitValueMaskEx+0x140>
 800d002:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800d006:	2b00      	cmp	r3, #0
 800d008:	d102      	bne.n	800d010 <VL53L1_WaitValueMaskEx+0x140>
		status = VL53L1_ERROR_TIME_OUT;
 800d00a:	23f9      	movs	r3, #249	; 0xf9
 800d00c:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 800d010:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 800d014:	4618      	mov	r0, r3
 800d016:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd90      	pop	{r4, r7, pc}
 800d01e:	bf00      	nop
 800d020:	0800ffc8 	.word	0x0800ffc8

0800d024 <__errno>:
 800d024:	4b01      	ldr	r3, [pc, #4]	; (800d02c <__errno+0x8>)
 800d026:	6818      	ldr	r0, [r3, #0]
 800d028:	4770      	bx	lr
 800d02a:	bf00      	nop
 800d02c:	20000070 	.word	0x20000070

0800d030 <__libc_init_array>:
 800d030:	b570      	push	{r4, r5, r6, lr}
 800d032:	2600      	movs	r6, #0
 800d034:	4d0c      	ldr	r5, [pc, #48]	; (800d068 <__libc_init_array+0x38>)
 800d036:	4c0d      	ldr	r4, [pc, #52]	; (800d06c <__libc_init_array+0x3c>)
 800d038:	1b64      	subs	r4, r4, r5
 800d03a:	10a4      	asrs	r4, r4, #2
 800d03c:	42a6      	cmp	r6, r4
 800d03e:	d109      	bne.n	800d054 <__libc_init_array+0x24>
 800d040:	f002 ff10 	bl	800fe64 <_init>
 800d044:	2600      	movs	r6, #0
 800d046:	4d0a      	ldr	r5, [pc, #40]	; (800d070 <__libc_init_array+0x40>)
 800d048:	4c0a      	ldr	r4, [pc, #40]	; (800d074 <__libc_init_array+0x44>)
 800d04a:	1b64      	subs	r4, r4, r5
 800d04c:	10a4      	asrs	r4, r4, #2
 800d04e:	42a6      	cmp	r6, r4
 800d050:	d105      	bne.n	800d05e <__libc_init_array+0x2e>
 800d052:	bd70      	pop	{r4, r5, r6, pc}
 800d054:	f855 3b04 	ldr.w	r3, [r5], #4
 800d058:	4798      	blx	r3
 800d05a:	3601      	adds	r6, #1
 800d05c:	e7ee      	b.n	800d03c <__libc_init_array+0xc>
 800d05e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d062:	4798      	blx	r3
 800d064:	3601      	adds	r6, #1
 800d066:	e7f2      	b.n	800d04e <__libc_init_array+0x1e>
 800d068:	080109ac 	.word	0x080109ac
 800d06c:	080109ac 	.word	0x080109ac
 800d070:	080109ac 	.word	0x080109ac
 800d074:	080109b0 	.word	0x080109b0

0800d078 <memcpy>:
 800d078:	440a      	add	r2, r1
 800d07a:	4291      	cmp	r1, r2
 800d07c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d080:	d100      	bne.n	800d084 <memcpy+0xc>
 800d082:	4770      	bx	lr
 800d084:	b510      	push	{r4, lr}
 800d086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d08a:	4291      	cmp	r1, r2
 800d08c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d090:	d1f9      	bne.n	800d086 <memcpy+0xe>
 800d092:	bd10      	pop	{r4, pc}

0800d094 <memset>:
 800d094:	4603      	mov	r3, r0
 800d096:	4402      	add	r2, r0
 800d098:	4293      	cmp	r3, r2
 800d09a:	d100      	bne.n	800d09e <memset+0xa>
 800d09c:	4770      	bx	lr
 800d09e:	f803 1b01 	strb.w	r1, [r3], #1
 800d0a2:	e7f9      	b.n	800d098 <memset+0x4>

0800d0a4 <__cvt>:
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0aa:	461f      	mov	r7, r3
 800d0ac:	bfbb      	ittet	lt
 800d0ae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800d0b2:	461f      	movlt	r7, r3
 800d0b4:	2300      	movge	r3, #0
 800d0b6:	232d      	movlt	r3, #45	; 0x2d
 800d0b8:	b088      	sub	sp, #32
 800d0ba:	4614      	mov	r4, r2
 800d0bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d0be:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d0c0:	7013      	strb	r3, [r2, #0]
 800d0c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d0c4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800d0c8:	f023 0820 	bic.w	r8, r3, #32
 800d0cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d0d0:	d005      	beq.n	800d0de <__cvt+0x3a>
 800d0d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d0d6:	d100      	bne.n	800d0da <__cvt+0x36>
 800d0d8:	3501      	adds	r5, #1
 800d0da:	2302      	movs	r3, #2
 800d0dc:	e000      	b.n	800d0e0 <__cvt+0x3c>
 800d0de:	2303      	movs	r3, #3
 800d0e0:	aa07      	add	r2, sp, #28
 800d0e2:	9204      	str	r2, [sp, #16]
 800d0e4:	aa06      	add	r2, sp, #24
 800d0e6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d0ea:	e9cd 3500 	strd	r3, r5, [sp]
 800d0ee:	4622      	mov	r2, r4
 800d0f0:	463b      	mov	r3, r7
 800d0f2:	f000 fcf9 	bl	800dae8 <_dtoa_r>
 800d0f6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d0fa:	4606      	mov	r6, r0
 800d0fc:	d102      	bne.n	800d104 <__cvt+0x60>
 800d0fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d100:	07db      	lsls	r3, r3, #31
 800d102:	d522      	bpl.n	800d14a <__cvt+0xa6>
 800d104:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d108:	eb06 0905 	add.w	r9, r6, r5
 800d10c:	d110      	bne.n	800d130 <__cvt+0x8c>
 800d10e:	7833      	ldrb	r3, [r6, #0]
 800d110:	2b30      	cmp	r3, #48	; 0x30
 800d112:	d10a      	bne.n	800d12a <__cvt+0x86>
 800d114:	2200      	movs	r2, #0
 800d116:	2300      	movs	r3, #0
 800d118:	4620      	mov	r0, r4
 800d11a:	4639      	mov	r1, r7
 800d11c:	f7f3 fcb0 	bl	8000a80 <__aeabi_dcmpeq>
 800d120:	b918      	cbnz	r0, 800d12a <__cvt+0x86>
 800d122:	f1c5 0501 	rsb	r5, r5, #1
 800d126:	f8ca 5000 	str.w	r5, [sl]
 800d12a:	f8da 3000 	ldr.w	r3, [sl]
 800d12e:	4499      	add	r9, r3
 800d130:	2200      	movs	r2, #0
 800d132:	2300      	movs	r3, #0
 800d134:	4620      	mov	r0, r4
 800d136:	4639      	mov	r1, r7
 800d138:	f7f3 fca2 	bl	8000a80 <__aeabi_dcmpeq>
 800d13c:	b108      	cbz	r0, 800d142 <__cvt+0x9e>
 800d13e:	f8cd 901c 	str.w	r9, [sp, #28]
 800d142:	2230      	movs	r2, #48	; 0x30
 800d144:	9b07      	ldr	r3, [sp, #28]
 800d146:	454b      	cmp	r3, r9
 800d148:	d307      	bcc.n	800d15a <__cvt+0xb6>
 800d14a:	4630      	mov	r0, r6
 800d14c:	9b07      	ldr	r3, [sp, #28]
 800d14e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d150:	1b9b      	subs	r3, r3, r6
 800d152:	6013      	str	r3, [r2, #0]
 800d154:	b008      	add	sp, #32
 800d156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d15a:	1c59      	adds	r1, r3, #1
 800d15c:	9107      	str	r1, [sp, #28]
 800d15e:	701a      	strb	r2, [r3, #0]
 800d160:	e7f0      	b.n	800d144 <__cvt+0xa0>

0800d162 <__exponent>:
 800d162:	4603      	mov	r3, r0
 800d164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d166:	2900      	cmp	r1, #0
 800d168:	f803 2b02 	strb.w	r2, [r3], #2
 800d16c:	bfb6      	itet	lt
 800d16e:	222d      	movlt	r2, #45	; 0x2d
 800d170:	222b      	movge	r2, #43	; 0x2b
 800d172:	4249      	neglt	r1, r1
 800d174:	2909      	cmp	r1, #9
 800d176:	7042      	strb	r2, [r0, #1]
 800d178:	dd2b      	ble.n	800d1d2 <__exponent+0x70>
 800d17a:	f10d 0407 	add.w	r4, sp, #7
 800d17e:	46a4      	mov	ip, r4
 800d180:	270a      	movs	r7, #10
 800d182:	fb91 f6f7 	sdiv	r6, r1, r7
 800d186:	460a      	mov	r2, r1
 800d188:	46a6      	mov	lr, r4
 800d18a:	fb07 1516 	mls	r5, r7, r6, r1
 800d18e:	2a63      	cmp	r2, #99	; 0x63
 800d190:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800d194:	4631      	mov	r1, r6
 800d196:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800d19a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d19e:	dcf0      	bgt.n	800d182 <__exponent+0x20>
 800d1a0:	3130      	adds	r1, #48	; 0x30
 800d1a2:	f1ae 0502 	sub.w	r5, lr, #2
 800d1a6:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d1aa:	4629      	mov	r1, r5
 800d1ac:	1c44      	adds	r4, r0, #1
 800d1ae:	4561      	cmp	r1, ip
 800d1b0:	d30a      	bcc.n	800d1c8 <__exponent+0x66>
 800d1b2:	f10d 0209 	add.w	r2, sp, #9
 800d1b6:	eba2 020e 	sub.w	r2, r2, lr
 800d1ba:	4565      	cmp	r5, ip
 800d1bc:	bf88      	it	hi
 800d1be:	2200      	movhi	r2, #0
 800d1c0:	4413      	add	r3, r2
 800d1c2:	1a18      	subs	r0, r3, r0
 800d1c4:	b003      	add	sp, #12
 800d1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d1cc:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d1d0:	e7ed      	b.n	800d1ae <__exponent+0x4c>
 800d1d2:	2330      	movs	r3, #48	; 0x30
 800d1d4:	3130      	adds	r1, #48	; 0x30
 800d1d6:	7083      	strb	r3, [r0, #2]
 800d1d8:	70c1      	strb	r1, [r0, #3]
 800d1da:	1d03      	adds	r3, r0, #4
 800d1dc:	e7f1      	b.n	800d1c2 <__exponent+0x60>
	...

0800d1e0 <_printf_float>:
 800d1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1e4:	b091      	sub	sp, #68	; 0x44
 800d1e6:	460c      	mov	r4, r1
 800d1e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800d1ec:	4616      	mov	r6, r2
 800d1ee:	461f      	mov	r7, r3
 800d1f0:	4605      	mov	r5, r0
 800d1f2:	f001 fa67 	bl	800e6c4 <_localeconv_r>
 800d1f6:	6803      	ldr	r3, [r0, #0]
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d1fc:	f7f3 f814 	bl	8000228 <strlen>
 800d200:	2300      	movs	r3, #0
 800d202:	930e      	str	r3, [sp, #56]	; 0x38
 800d204:	f8d8 3000 	ldr.w	r3, [r8]
 800d208:	900a      	str	r0, [sp, #40]	; 0x28
 800d20a:	3307      	adds	r3, #7
 800d20c:	f023 0307 	bic.w	r3, r3, #7
 800d210:	f103 0208 	add.w	r2, r3, #8
 800d214:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d218:	f8d4 b000 	ldr.w	fp, [r4]
 800d21c:	f8c8 2000 	str.w	r2, [r8]
 800d220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d224:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d228:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800d22c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800d230:	930b      	str	r3, [sp, #44]	; 0x2c
 800d232:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d236:	4640      	mov	r0, r8
 800d238:	4b9c      	ldr	r3, [pc, #624]	; (800d4ac <_printf_float+0x2cc>)
 800d23a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d23c:	f7f3 fc52 	bl	8000ae4 <__aeabi_dcmpun>
 800d240:	bb70      	cbnz	r0, 800d2a0 <_printf_float+0xc0>
 800d242:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d246:	4640      	mov	r0, r8
 800d248:	4b98      	ldr	r3, [pc, #608]	; (800d4ac <_printf_float+0x2cc>)
 800d24a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d24c:	f7f3 fc2c 	bl	8000aa8 <__aeabi_dcmple>
 800d250:	bb30      	cbnz	r0, 800d2a0 <_printf_float+0xc0>
 800d252:	2200      	movs	r2, #0
 800d254:	2300      	movs	r3, #0
 800d256:	4640      	mov	r0, r8
 800d258:	4651      	mov	r1, sl
 800d25a:	f7f3 fc1b 	bl	8000a94 <__aeabi_dcmplt>
 800d25e:	b110      	cbz	r0, 800d266 <_printf_float+0x86>
 800d260:	232d      	movs	r3, #45	; 0x2d
 800d262:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d266:	4b92      	ldr	r3, [pc, #584]	; (800d4b0 <_printf_float+0x2d0>)
 800d268:	4892      	ldr	r0, [pc, #584]	; (800d4b4 <_printf_float+0x2d4>)
 800d26a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800d26e:	bf94      	ite	ls
 800d270:	4698      	movls	r8, r3
 800d272:	4680      	movhi	r8, r0
 800d274:	2303      	movs	r3, #3
 800d276:	f04f 0a00 	mov.w	sl, #0
 800d27a:	6123      	str	r3, [r4, #16]
 800d27c:	f02b 0304 	bic.w	r3, fp, #4
 800d280:	6023      	str	r3, [r4, #0]
 800d282:	4633      	mov	r3, r6
 800d284:	4621      	mov	r1, r4
 800d286:	4628      	mov	r0, r5
 800d288:	9700      	str	r7, [sp, #0]
 800d28a:	aa0f      	add	r2, sp, #60	; 0x3c
 800d28c:	f000 f9d4 	bl	800d638 <_printf_common>
 800d290:	3001      	adds	r0, #1
 800d292:	f040 8090 	bne.w	800d3b6 <_printf_float+0x1d6>
 800d296:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d29a:	b011      	add	sp, #68	; 0x44
 800d29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2a0:	4642      	mov	r2, r8
 800d2a2:	4653      	mov	r3, sl
 800d2a4:	4640      	mov	r0, r8
 800d2a6:	4651      	mov	r1, sl
 800d2a8:	f7f3 fc1c 	bl	8000ae4 <__aeabi_dcmpun>
 800d2ac:	b148      	cbz	r0, 800d2c2 <_printf_float+0xe2>
 800d2ae:	f1ba 0f00 	cmp.w	sl, #0
 800d2b2:	bfb8      	it	lt
 800d2b4:	232d      	movlt	r3, #45	; 0x2d
 800d2b6:	4880      	ldr	r0, [pc, #512]	; (800d4b8 <_printf_float+0x2d8>)
 800d2b8:	bfb8      	it	lt
 800d2ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d2be:	4b7f      	ldr	r3, [pc, #508]	; (800d4bc <_printf_float+0x2dc>)
 800d2c0:	e7d3      	b.n	800d26a <_printf_float+0x8a>
 800d2c2:	6863      	ldr	r3, [r4, #4]
 800d2c4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800d2c8:	1c5a      	adds	r2, r3, #1
 800d2ca:	d142      	bne.n	800d352 <_printf_float+0x172>
 800d2cc:	2306      	movs	r3, #6
 800d2ce:	6063      	str	r3, [r4, #4]
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	9206      	str	r2, [sp, #24]
 800d2d4:	aa0e      	add	r2, sp, #56	; 0x38
 800d2d6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800d2da:	aa0d      	add	r2, sp, #52	; 0x34
 800d2dc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800d2e0:	9203      	str	r2, [sp, #12]
 800d2e2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800d2e6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d2ea:	6023      	str	r3, [r4, #0]
 800d2ec:	6863      	ldr	r3, [r4, #4]
 800d2ee:	4642      	mov	r2, r8
 800d2f0:	9300      	str	r3, [sp, #0]
 800d2f2:	4628      	mov	r0, r5
 800d2f4:	4653      	mov	r3, sl
 800d2f6:	910b      	str	r1, [sp, #44]	; 0x2c
 800d2f8:	f7ff fed4 	bl	800d0a4 <__cvt>
 800d2fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d2fe:	4680      	mov	r8, r0
 800d300:	2947      	cmp	r1, #71	; 0x47
 800d302:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d304:	d108      	bne.n	800d318 <_printf_float+0x138>
 800d306:	1cc8      	adds	r0, r1, #3
 800d308:	db02      	blt.n	800d310 <_printf_float+0x130>
 800d30a:	6863      	ldr	r3, [r4, #4]
 800d30c:	4299      	cmp	r1, r3
 800d30e:	dd40      	ble.n	800d392 <_printf_float+0x1b2>
 800d310:	f1a9 0902 	sub.w	r9, r9, #2
 800d314:	fa5f f989 	uxtb.w	r9, r9
 800d318:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d31c:	d81f      	bhi.n	800d35e <_printf_float+0x17e>
 800d31e:	464a      	mov	r2, r9
 800d320:	3901      	subs	r1, #1
 800d322:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d326:	910d      	str	r1, [sp, #52]	; 0x34
 800d328:	f7ff ff1b 	bl	800d162 <__exponent>
 800d32c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d32e:	4682      	mov	sl, r0
 800d330:	1813      	adds	r3, r2, r0
 800d332:	2a01      	cmp	r2, #1
 800d334:	6123      	str	r3, [r4, #16]
 800d336:	dc02      	bgt.n	800d33e <_printf_float+0x15e>
 800d338:	6822      	ldr	r2, [r4, #0]
 800d33a:	07d2      	lsls	r2, r2, #31
 800d33c:	d501      	bpl.n	800d342 <_printf_float+0x162>
 800d33e:	3301      	adds	r3, #1
 800d340:	6123      	str	r3, [r4, #16]
 800d342:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d346:	2b00      	cmp	r3, #0
 800d348:	d09b      	beq.n	800d282 <_printf_float+0xa2>
 800d34a:	232d      	movs	r3, #45	; 0x2d
 800d34c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d350:	e797      	b.n	800d282 <_printf_float+0xa2>
 800d352:	2947      	cmp	r1, #71	; 0x47
 800d354:	d1bc      	bne.n	800d2d0 <_printf_float+0xf0>
 800d356:	2b00      	cmp	r3, #0
 800d358:	d1ba      	bne.n	800d2d0 <_printf_float+0xf0>
 800d35a:	2301      	movs	r3, #1
 800d35c:	e7b7      	b.n	800d2ce <_printf_float+0xee>
 800d35e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800d362:	d118      	bne.n	800d396 <_printf_float+0x1b6>
 800d364:	2900      	cmp	r1, #0
 800d366:	6863      	ldr	r3, [r4, #4]
 800d368:	dd0b      	ble.n	800d382 <_printf_float+0x1a2>
 800d36a:	6121      	str	r1, [r4, #16]
 800d36c:	b913      	cbnz	r3, 800d374 <_printf_float+0x194>
 800d36e:	6822      	ldr	r2, [r4, #0]
 800d370:	07d0      	lsls	r0, r2, #31
 800d372:	d502      	bpl.n	800d37a <_printf_float+0x19a>
 800d374:	3301      	adds	r3, #1
 800d376:	440b      	add	r3, r1
 800d378:	6123      	str	r3, [r4, #16]
 800d37a:	f04f 0a00 	mov.w	sl, #0
 800d37e:	65a1      	str	r1, [r4, #88]	; 0x58
 800d380:	e7df      	b.n	800d342 <_printf_float+0x162>
 800d382:	b913      	cbnz	r3, 800d38a <_printf_float+0x1aa>
 800d384:	6822      	ldr	r2, [r4, #0]
 800d386:	07d2      	lsls	r2, r2, #31
 800d388:	d501      	bpl.n	800d38e <_printf_float+0x1ae>
 800d38a:	3302      	adds	r3, #2
 800d38c:	e7f4      	b.n	800d378 <_printf_float+0x198>
 800d38e:	2301      	movs	r3, #1
 800d390:	e7f2      	b.n	800d378 <_printf_float+0x198>
 800d392:	f04f 0967 	mov.w	r9, #103	; 0x67
 800d396:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d398:	4299      	cmp	r1, r3
 800d39a:	db05      	blt.n	800d3a8 <_printf_float+0x1c8>
 800d39c:	6823      	ldr	r3, [r4, #0]
 800d39e:	6121      	str	r1, [r4, #16]
 800d3a0:	07d8      	lsls	r0, r3, #31
 800d3a2:	d5ea      	bpl.n	800d37a <_printf_float+0x19a>
 800d3a4:	1c4b      	adds	r3, r1, #1
 800d3a6:	e7e7      	b.n	800d378 <_printf_float+0x198>
 800d3a8:	2900      	cmp	r1, #0
 800d3aa:	bfcc      	ite	gt
 800d3ac:	2201      	movgt	r2, #1
 800d3ae:	f1c1 0202 	rsble	r2, r1, #2
 800d3b2:	4413      	add	r3, r2
 800d3b4:	e7e0      	b.n	800d378 <_printf_float+0x198>
 800d3b6:	6823      	ldr	r3, [r4, #0]
 800d3b8:	055a      	lsls	r2, r3, #21
 800d3ba:	d407      	bmi.n	800d3cc <_printf_float+0x1ec>
 800d3bc:	6923      	ldr	r3, [r4, #16]
 800d3be:	4642      	mov	r2, r8
 800d3c0:	4631      	mov	r1, r6
 800d3c2:	4628      	mov	r0, r5
 800d3c4:	47b8      	blx	r7
 800d3c6:	3001      	adds	r0, #1
 800d3c8:	d12b      	bne.n	800d422 <_printf_float+0x242>
 800d3ca:	e764      	b.n	800d296 <_printf_float+0xb6>
 800d3cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d3d0:	f240 80dd 	bls.w	800d58e <_printf_float+0x3ae>
 800d3d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d3d8:	2200      	movs	r2, #0
 800d3da:	2300      	movs	r3, #0
 800d3dc:	f7f3 fb50 	bl	8000a80 <__aeabi_dcmpeq>
 800d3e0:	2800      	cmp	r0, #0
 800d3e2:	d033      	beq.n	800d44c <_printf_float+0x26c>
 800d3e4:	2301      	movs	r3, #1
 800d3e6:	4631      	mov	r1, r6
 800d3e8:	4628      	mov	r0, r5
 800d3ea:	4a35      	ldr	r2, [pc, #212]	; (800d4c0 <_printf_float+0x2e0>)
 800d3ec:	47b8      	blx	r7
 800d3ee:	3001      	adds	r0, #1
 800d3f0:	f43f af51 	beq.w	800d296 <_printf_float+0xb6>
 800d3f4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d3f8:	429a      	cmp	r2, r3
 800d3fa:	db02      	blt.n	800d402 <_printf_float+0x222>
 800d3fc:	6823      	ldr	r3, [r4, #0]
 800d3fe:	07d8      	lsls	r0, r3, #31
 800d400:	d50f      	bpl.n	800d422 <_printf_float+0x242>
 800d402:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d406:	4631      	mov	r1, r6
 800d408:	4628      	mov	r0, r5
 800d40a:	47b8      	blx	r7
 800d40c:	3001      	adds	r0, #1
 800d40e:	f43f af42 	beq.w	800d296 <_printf_float+0xb6>
 800d412:	f04f 0800 	mov.w	r8, #0
 800d416:	f104 091a 	add.w	r9, r4, #26
 800d41a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d41c:	3b01      	subs	r3, #1
 800d41e:	4543      	cmp	r3, r8
 800d420:	dc09      	bgt.n	800d436 <_printf_float+0x256>
 800d422:	6823      	ldr	r3, [r4, #0]
 800d424:	079b      	lsls	r3, r3, #30
 800d426:	f100 8102 	bmi.w	800d62e <_printf_float+0x44e>
 800d42a:	68e0      	ldr	r0, [r4, #12]
 800d42c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d42e:	4298      	cmp	r0, r3
 800d430:	bfb8      	it	lt
 800d432:	4618      	movlt	r0, r3
 800d434:	e731      	b.n	800d29a <_printf_float+0xba>
 800d436:	2301      	movs	r3, #1
 800d438:	464a      	mov	r2, r9
 800d43a:	4631      	mov	r1, r6
 800d43c:	4628      	mov	r0, r5
 800d43e:	47b8      	blx	r7
 800d440:	3001      	adds	r0, #1
 800d442:	f43f af28 	beq.w	800d296 <_printf_float+0xb6>
 800d446:	f108 0801 	add.w	r8, r8, #1
 800d44a:	e7e6      	b.n	800d41a <_printf_float+0x23a>
 800d44c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d44e:	2b00      	cmp	r3, #0
 800d450:	dc38      	bgt.n	800d4c4 <_printf_float+0x2e4>
 800d452:	2301      	movs	r3, #1
 800d454:	4631      	mov	r1, r6
 800d456:	4628      	mov	r0, r5
 800d458:	4a19      	ldr	r2, [pc, #100]	; (800d4c0 <_printf_float+0x2e0>)
 800d45a:	47b8      	blx	r7
 800d45c:	3001      	adds	r0, #1
 800d45e:	f43f af1a 	beq.w	800d296 <_printf_float+0xb6>
 800d462:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d466:	4313      	orrs	r3, r2
 800d468:	d102      	bne.n	800d470 <_printf_float+0x290>
 800d46a:	6823      	ldr	r3, [r4, #0]
 800d46c:	07d9      	lsls	r1, r3, #31
 800d46e:	d5d8      	bpl.n	800d422 <_printf_float+0x242>
 800d470:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d474:	4631      	mov	r1, r6
 800d476:	4628      	mov	r0, r5
 800d478:	47b8      	blx	r7
 800d47a:	3001      	adds	r0, #1
 800d47c:	f43f af0b 	beq.w	800d296 <_printf_float+0xb6>
 800d480:	f04f 0900 	mov.w	r9, #0
 800d484:	f104 0a1a 	add.w	sl, r4, #26
 800d488:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d48a:	425b      	negs	r3, r3
 800d48c:	454b      	cmp	r3, r9
 800d48e:	dc01      	bgt.n	800d494 <_printf_float+0x2b4>
 800d490:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d492:	e794      	b.n	800d3be <_printf_float+0x1de>
 800d494:	2301      	movs	r3, #1
 800d496:	4652      	mov	r2, sl
 800d498:	4631      	mov	r1, r6
 800d49a:	4628      	mov	r0, r5
 800d49c:	47b8      	blx	r7
 800d49e:	3001      	adds	r0, #1
 800d4a0:	f43f aef9 	beq.w	800d296 <_printf_float+0xb6>
 800d4a4:	f109 0901 	add.w	r9, r9, #1
 800d4a8:	e7ee      	b.n	800d488 <_printf_float+0x2a8>
 800d4aa:	bf00      	nop
 800d4ac:	7fefffff 	.word	0x7fefffff
 800d4b0:	080105d8 	.word	0x080105d8
 800d4b4:	080105dc 	.word	0x080105dc
 800d4b8:	080105e4 	.word	0x080105e4
 800d4bc:	080105e0 	.word	0x080105e0
 800d4c0:	080105e8 	.word	0x080105e8
 800d4c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d4c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	bfa8      	it	ge
 800d4cc:	461a      	movge	r2, r3
 800d4ce:	2a00      	cmp	r2, #0
 800d4d0:	4691      	mov	r9, r2
 800d4d2:	dc37      	bgt.n	800d544 <_printf_float+0x364>
 800d4d4:	f04f 0b00 	mov.w	fp, #0
 800d4d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d4dc:	f104 021a 	add.w	r2, r4, #26
 800d4e0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d4e4:	ebaa 0309 	sub.w	r3, sl, r9
 800d4e8:	455b      	cmp	r3, fp
 800d4ea:	dc33      	bgt.n	800d554 <_printf_float+0x374>
 800d4ec:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	db3b      	blt.n	800d56c <_printf_float+0x38c>
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	07da      	lsls	r2, r3, #31
 800d4f8:	d438      	bmi.n	800d56c <_printf_float+0x38c>
 800d4fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d4fe:	eba3 020a 	sub.w	r2, r3, sl
 800d502:	eba3 0901 	sub.w	r9, r3, r1
 800d506:	4591      	cmp	r9, r2
 800d508:	bfa8      	it	ge
 800d50a:	4691      	movge	r9, r2
 800d50c:	f1b9 0f00 	cmp.w	r9, #0
 800d510:	dc34      	bgt.n	800d57c <_printf_float+0x39c>
 800d512:	f04f 0800 	mov.w	r8, #0
 800d516:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d51a:	f104 0a1a 	add.w	sl, r4, #26
 800d51e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d522:	1a9b      	subs	r3, r3, r2
 800d524:	eba3 0309 	sub.w	r3, r3, r9
 800d528:	4543      	cmp	r3, r8
 800d52a:	f77f af7a 	ble.w	800d422 <_printf_float+0x242>
 800d52e:	2301      	movs	r3, #1
 800d530:	4652      	mov	r2, sl
 800d532:	4631      	mov	r1, r6
 800d534:	4628      	mov	r0, r5
 800d536:	47b8      	blx	r7
 800d538:	3001      	adds	r0, #1
 800d53a:	f43f aeac 	beq.w	800d296 <_printf_float+0xb6>
 800d53e:	f108 0801 	add.w	r8, r8, #1
 800d542:	e7ec      	b.n	800d51e <_printf_float+0x33e>
 800d544:	4613      	mov	r3, r2
 800d546:	4631      	mov	r1, r6
 800d548:	4642      	mov	r2, r8
 800d54a:	4628      	mov	r0, r5
 800d54c:	47b8      	blx	r7
 800d54e:	3001      	adds	r0, #1
 800d550:	d1c0      	bne.n	800d4d4 <_printf_float+0x2f4>
 800d552:	e6a0      	b.n	800d296 <_printf_float+0xb6>
 800d554:	2301      	movs	r3, #1
 800d556:	4631      	mov	r1, r6
 800d558:	4628      	mov	r0, r5
 800d55a:	920b      	str	r2, [sp, #44]	; 0x2c
 800d55c:	47b8      	blx	r7
 800d55e:	3001      	adds	r0, #1
 800d560:	f43f ae99 	beq.w	800d296 <_printf_float+0xb6>
 800d564:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d566:	f10b 0b01 	add.w	fp, fp, #1
 800d56a:	e7b9      	b.n	800d4e0 <_printf_float+0x300>
 800d56c:	4631      	mov	r1, r6
 800d56e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d572:	4628      	mov	r0, r5
 800d574:	47b8      	blx	r7
 800d576:	3001      	adds	r0, #1
 800d578:	d1bf      	bne.n	800d4fa <_printf_float+0x31a>
 800d57a:	e68c      	b.n	800d296 <_printf_float+0xb6>
 800d57c:	464b      	mov	r3, r9
 800d57e:	4631      	mov	r1, r6
 800d580:	4628      	mov	r0, r5
 800d582:	eb08 020a 	add.w	r2, r8, sl
 800d586:	47b8      	blx	r7
 800d588:	3001      	adds	r0, #1
 800d58a:	d1c2      	bne.n	800d512 <_printf_float+0x332>
 800d58c:	e683      	b.n	800d296 <_printf_float+0xb6>
 800d58e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d590:	2a01      	cmp	r2, #1
 800d592:	dc01      	bgt.n	800d598 <_printf_float+0x3b8>
 800d594:	07db      	lsls	r3, r3, #31
 800d596:	d537      	bpl.n	800d608 <_printf_float+0x428>
 800d598:	2301      	movs	r3, #1
 800d59a:	4642      	mov	r2, r8
 800d59c:	4631      	mov	r1, r6
 800d59e:	4628      	mov	r0, r5
 800d5a0:	47b8      	blx	r7
 800d5a2:	3001      	adds	r0, #1
 800d5a4:	f43f ae77 	beq.w	800d296 <_printf_float+0xb6>
 800d5a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d5ac:	4631      	mov	r1, r6
 800d5ae:	4628      	mov	r0, r5
 800d5b0:	47b8      	blx	r7
 800d5b2:	3001      	adds	r0, #1
 800d5b4:	f43f ae6f 	beq.w	800d296 <_printf_float+0xb6>
 800d5b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d5bc:	2200      	movs	r2, #0
 800d5be:	2300      	movs	r3, #0
 800d5c0:	f7f3 fa5e 	bl	8000a80 <__aeabi_dcmpeq>
 800d5c4:	b9d8      	cbnz	r0, 800d5fe <_printf_float+0x41e>
 800d5c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5c8:	f108 0201 	add.w	r2, r8, #1
 800d5cc:	3b01      	subs	r3, #1
 800d5ce:	4631      	mov	r1, r6
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	47b8      	blx	r7
 800d5d4:	3001      	adds	r0, #1
 800d5d6:	d10e      	bne.n	800d5f6 <_printf_float+0x416>
 800d5d8:	e65d      	b.n	800d296 <_printf_float+0xb6>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	464a      	mov	r2, r9
 800d5de:	4631      	mov	r1, r6
 800d5e0:	4628      	mov	r0, r5
 800d5e2:	47b8      	blx	r7
 800d5e4:	3001      	adds	r0, #1
 800d5e6:	f43f ae56 	beq.w	800d296 <_printf_float+0xb6>
 800d5ea:	f108 0801 	add.w	r8, r8, #1
 800d5ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5f0:	3b01      	subs	r3, #1
 800d5f2:	4543      	cmp	r3, r8
 800d5f4:	dcf1      	bgt.n	800d5da <_printf_float+0x3fa>
 800d5f6:	4653      	mov	r3, sl
 800d5f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d5fc:	e6e0      	b.n	800d3c0 <_printf_float+0x1e0>
 800d5fe:	f04f 0800 	mov.w	r8, #0
 800d602:	f104 091a 	add.w	r9, r4, #26
 800d606:	e7f2      	b.n	800d5ee <_printf_float+0x40e>
 800d608:	2301      	movs	r3, #1
 800d60a:	4642      	mov	r2, r8
 800d60c:	e7df      	b.n	800d5ce <_printf_float+0x3ee>
 800d60e:	2301      	movs	r3, #1
 800d610:	464a      	mov	r2, r9
 800d612:	4631      	mov	r1, r6
 800d614:	4628      	mov	r0, r5
 800d616:	47b8      	blx	r7
 800d618:	3001      	adds	r0, #1
 800d61a:	f43f ae3c 	beq.w	800d296 <_printf_float+0xb6>
 800d61e:	f108 0801 	add.w	r8, r8, #1
 800d622:	68e3      	ldr	r3, [r4, #12]
 800d624:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d626:	1a5b      	subs	r3, r3, r1
 800d628:	4543      	cmp	r3, r8
 800d62a:	dcf0      	bgt.n	800d60e <_printf_float+0x42e>
 800d62c:	e6fd      	b.n	800d42a <_printf_float+0x24a>
 800d62e:	f04f 0800 	mov.w	r8, #0
 800d632:	f104 0919 	add.w	r9, r4, #25
 800d636:	e7f4      	b.n	800d622 <_printf_float+0x442>

0800d638 <_printf_common>:
 800d638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d63c:	4616      	mov	r6, r2
 800d63e:	4699      	mov	r9, r3
 800d640:	688a      	ldr	r2, [r1, #8]
 800d642:	690b      	ldr	r3, [r1, #16]
 800d644:	4607      	mov	r7, r0
 800d646:	4293      	cmp	r3, r2
 800d648:	bfb8      	it	lt
 800d64a:	4613      	movlt	r3, r2
 800d64c:	6033      	str	r3, [r6, #0]
 800d64e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d652:	460c      	mov	r4, r1
 800d654:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d658:	b10a      	cbz	r2, 800d65e <_printf_common+0x26>
 800d65a:	3301      	adds	r3, #1
 800d65c:	6033      	str	r3, [r6, #0]
 800d65e:	6823      	ldr	r3, [r4, #0]
 800d660:	0699      	lsls	r1, r3, #26
 800d662:	bf42      	ittt	mi
 800d664:	6833      	ldrmi	r3, [r6, #0]
 800d666:	3302      	addmi	r3, #2
 800d668:	6033      	strmi	r3, [r6, #0]
 800d66a:	6825      	ldr	r5, [r4, #0]
 800d66c:	f015 0506 	ands.w	r5, r5, #6
 800d670:	d106      	bne.n	800d680 <_printf_common+0x48>
 800d672:	f104 0a19 	add.w	sl, r4, #25
 800d676:	68e3      	ldr	r3, [r4, #12]
 800d678:	6832      	ldr	r2, [r6, #0]
 800d67a:	1a9b      	subs	r3, r3, r2
 800d67c:	42ab      	cmp	r3, r5
 800d67e:	dc28      	bgt.n	800d6d2 <_printf_common+0x9a>
 800d680:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d684:	1e13      	subs	r3, r2, #0
 800d686:	6822      	ldr	r2, [r4, #0]
 800d688:	bf18      	it	ne
 800d68a:	2301      	movne	r3, #1
 800d68c:	0692      	lsls	r2, r2, #26
 800d68e:	d42d      	bmi.n	800d6ec <_printf_common+0xb4>
 800d690:	4649      	mov	r1, r9
 800d692:	4638      	mov	r0, r7
 800d694:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d698:	47c0      	blx	r8
 800d69a:	3001      	adds	r0, #1
 800d69c:	d020      	beq.n	800d6e0 <_printf_common+0xa8>
 800d69e:	6823      	ldr	r3, [r4, #0]
 800d6a0:	68e5      	ldr	r5, [r4, #12]
 800d6a2:	f003 0306 	and.w	r3, r3, #6
 800d6a6:	2b04      	cmp	r3, #4
 800d6a8:	bf18      	it	ne
 800d6aa:	2500      	movne	r5, #0
 800d6ac:	6832      	ldr	r2, [r6, #0]
 800d6ae:	f04f 0600 	mov.w	r6, #0
 800d6b2:	68a3      	ldr	r3, [r4, #8]
 800d6b4:	bf08      	it	eq
 800d6b6:	1aad      	subeq	r5, r5, r2
 800d6b8:	6922      	ldr	r2, [r4, #16]
 800d6ba:	bf08      	it	eq
 800d6bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d6c0:	4293      	cmp	r3, r2
 800d6c2:	bfc4      	itt	gt
 800d6c4:	1a9b      	subgt	r3, r3, r2
 800d6c6:	18ed      	addgt	r5, r5, r3
 800d6c8:	341a      	adds	r4, #26
 800d6ca:	42b5      	cmp	r5, r6
 800d6cc:	d11a      	bne.n	800d704 <_printf_common+0xcc>
 800d6ce:	2000      	movs	r0, #0
 800d6d0:	e008      	b.n	800d6e4 <_printf_common+0xac>
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	4652      	mov	r2, sl
 800d6d6:	4649      	mov	r1, r9
 800d6d8:	4638      	mov	r0, r7
 800d6da:	47c0      	blx	r8
 800d6dc:	3001      	adds	r0, #1
 800d6de:	d103      	bne.n	800d6e8 <_printf_common+0xb0>
 800d6e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d6e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6e8:	3501      	adds	r5, #1
 800d6ea:	e7c4      	b.n	800d676 <_printf_common+0x3e>
 800d6ec:	2030      	movs	r0, #48	; 0x30
 800d6ee:	18e1      	adds	r1, r4, r3
 800d6f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d6f4:	1c5a      	adds	r2, r3, #1
 800d6f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d6fa:	4422      	add	r2, r4
 800d6fc:	3302      	adds	r3, #2
 800d6fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d702:	e7c5      	b.n	800d690 <_printf_common+0x58>
 800d704:	2301      	movs	r3, #1
 800d706:	4622      	mov	r2, r4
 800d708:	4649      	mov	r1, r9
 800d70a:	4638      	mov	r0, r7
 800d70c:	47c0      	blx	r8
 800d70e:	3001      	adds	r0, #1
 800d710:	d0e6      	beq.n	800d6e0 <_printf_common+0xa8>
 800d712:	3601      	adds	r6, #1
 800d714:	e7d9      	b.n	800d6ca <_printf_common+0x92>
	...

0800d718 <_printf_i>:
 800d718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d71c:	7e0f      	ldrb	r7, [r1, #24]
 800d71e:	4691      	mov	r9, r2
 800d720:	2f78      	cmp	r7, #120	; 0x78
 800d722:	4680      	mov	r8, r0
 800d724:	460c      	mov	r4, r1
 800d726:	469a      	mov	sl, r3
 800d728:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d72a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d72e:	d807      	bhi.n	800d740 <_printf_i+0x28>
 800d730:	2f62      	cmp	r7, #98	; 0x62
 800d732:	d80a      	bhi.n	800d74a <_printf_i+0x32>
 800d734:	2f00      	cmp	r7, #0
 800d736:	f000 80d9 	beq.w	800d8ec <_printf_i+0x1d4>
 800d73a:	2f58      	cmp	r7, #88	; 0x58
 800d73c:	f000 80a4 	beq.w	800d888 <_printf_i+0x170>
 800d740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d744:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d748:	e03a      	b.n	800d7c0 <_printf_i+0xa8>
 800d74a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d74e:	2b15      	cmp	r3, #21
 800d750:	d8f6      	bhi.n	800d740 <_printf_i+0x28>
 800d752:	a101      	add	r1, pc, #4	; (adr r1, 800d758 <_printf_i+0x40>)
 800d754:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d758:	0800d7b1 	.word	0x0800d7b1
 800d75c:	0800d7c5 	.word	0x0800d7c5
 800d760:	0800d741 	.word	0x0800d741
 800d764:	0800d741 	.word	0x0800d741
 800d768:	0800d741 	.word	0x0800d741
 800d76c:	0800d741 	.word	0x0800d741
 800d770:	0800d7c5 	.word	0x0800d7c5
 800d774:	0800d741 	.word	0x0800d741
 800d778:	0800d741 	.word	0x0800d741
 800d77c:	0800d741 	.word	0x0800d741
 800d780:	0800d741 	.word	0x0800d741
 800d784:	0800d8d3 	.word	0x0800d8d3
 800d788:	0800d7f5 	.word	0x0800d7f5
 800d78c:	0800d8b5 	.word	0x0800d8b5
 800d790:	0800d741 	.word	0x0800d741
 800d794:	0800d741 	.word	0x0800d741
 800d798:	0800d8f5 	.word	0x0800d8f5
 800d79c:	0800d741 	.word	0x0800d741
 800d7a0:	0800d7f5 	.word	0x0800d7f5
 800d7a4:	0800d741 	.word	0x0800d741
 800d7a8:	0800d741 	.word	0x0800d741
 800d7ac:	0800d8bd 	.word	0x0800d8bd
 800d7b0:	682b      	ldr	r3, [r5, #0]
 800d7b2:	1d1a      	adds	r2, r3, #4
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	602a      	str	r2, [r5, #0]
 800d7b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d7bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	e0a4      	b.n	800d90e <_printf_i+0x1f6>
 800d7c4:	6820      	ldr	r0, [r4, #0]
 800d7c6:	6829      	ldr	r1, [r5, #0]
 800d7c8:	0606      	lsls	r6, r0, #24
 800d7ca:	f101 0304 	add.w	r3, r1, #4
 800d7ce:	d50a      	bpl.n	800d7e6 <_printf_i+0xce>
 800d7d0:	680e      	ldr	r6, [r1, #0]
 800d7d2:	602b      	str	r3, [r5, #0]
 800d7d4:	2e00      	cmp	r6, #0
 800d7d6:	da03      	bge.n	800d7e0 <_printf_i+0xc8>
 800d7d8:	232d      	movs	r3, #45	; 0x2d
 800d7da:	4276      	negs	r6, r6
 800d7dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7e0:	230a      	movs	r3, #10
 800d7e2:	485e      	ldr	r0, [pc, #376]	; (800d95c <_printf_i+0x244>)
 800d7e4:	e019      	b.n	800d81a <_printf_i+0x102>
 800d7e6:	680e      	ldr	r6, [r1, #0]
 800d7e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d7ec:	602b      	str	r3, [r5, #0]
 800d7ee:	bf18      	it	ne
 800d7f0:	b236      	sxthne	r6, r6
 800d7f2:	e7ef      	b.n	800d7d4 <_printf_i+0xbc>
 800d7f4:	682b      	ldr	r3, [r5, #0]
 800d7f6:	6820      	ldr	r0, [r4, #0]
 800d7f8:	1d19      	adds	r1, r3, #4
 800d7fa:	6029      	str	r1, [r5, #0]
 800d7fc:	0601      	lsls	r1, r0, #24
 800d7fe:	d501      	bpl.n	800d804 <_printf_i+0xec>
 800d800:	681e      	ldr	r6, [r3, #0]
 800d802:	e002      	b.n	800d80a <_printf_i+0xf2>
 800d804:	0646      	lsls	r6, r0, #25
 800d806:	d5fb      	bpl.n	800d800 <_printf_i+0xe8>
 800d808:	881e      	ldrh	r6, [r3, #0]
 800d80a:	2f6f      	cmp	r7, #111	; 0x6f
 800d80c:	bf0c      	ite	eq
 800d80e:	2308      	moveq	r3, #8
 800d810:	230a      	movne	r3, #10
 800d812:	4852      	ldr	r0, [pc, #328]	; (800d95c <_printf_i+0x244>)
 800d814:	2100      	movs	r1, #0
 800d816:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d81a:	6865      	ldr	r5, [r4, #4]
 800d81c:	2d00      	cmp	r5, #0
 800d81e:	bfa8      	it	ge
 800d820:	6821      	ldrge	r1, [r4, #0]
 800d822:	60a5      	str	r5, [r4, #8]
 800d824:	bfa4      	itt	ge
 800d826:	f021 0104 	bicge.w	r1, r1, #4
 800d82a:	6021      	strge	r1, [r4, #0]
 800d82c:	b90e      	cbnz	r6, 800d832 <_printf_i+0x11a>
 800d82e:	2d00      	cmp	r5, #0
 800d830:	d04d      	beq.n	800d8ce <_printf_i+0x1b6>
 800d832:	4615      	mov	r5, r2
 800d834:	fbb6 f1f3 	udiv	r1, r6, r3
 800d838:	fb03 6711 	mls	r7, r3, r1, r6
 800d83c:	5dc7      	ldrb	r7, [r0, r7]
 800d83e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d842:	4637      	mov	r7, r6
 800d844:	42bb      	cmp	r3, r7
 800d846:	460e      	mov	r6, r1
 800d848:	d9f4      	bls.n	800d834 <_printf_i+0x11c>
 800d84a:	2b08      	cmp	r3, #8
 800d84c:	d10b      	bne.n	800d866 <_printf_i+0x14e>
 800d84e:	6823      	ldr	r3, [r4, #0]
 800d850:	07de      	lsls	r6, r3, #31
 800d852:	d508      	bpl.n	800d866 <_printf_i+0x14e>
 800d854:	6923      	ldr	r3, [r4, #16]
 800d856:	6861      	ldr	r1, [r4, #4]
 800d858:	4299      	cmp	r1, r3
 800d85a:	bfde      	ittt	le
 800d85c:	2330      	movle	r3, #48	; 0x30
 800d85e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d862:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d866:	1b52      	subs	r2, r2, r5
 800d868:	6122      	str	r2, [r4, #16]
 800d86a:	464b      	mov	r3, r9
 800d86c:	4621      	mov	r1, r4
 800d86e:	4640      	mov	r0, r8
 800d870:	f8cd a000 	str.w	sl, [sp]
 800d874:	aa03      	add	r2, sp, #12
 800d876:	f7ff fedf 	bl	800d638 <_printf_common>
 800d87a:	3001      	adds	r0, #1
 800d87c:	d14c      	bne.n	800d918 <_printf_i+0x200>
 800d87e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d882:	b004      	add	sp, #16
 800d884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d888:	4834      	ldr	r0, [pc, #208]	; (800d95c <_printf_i+0x244>)
 800d88a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d88e:	6829      	ldr	r1, [r5, #0]
 800d890:	6823      	ldr	r3, [r4, #0]
 800d892:	f851 6b04 	ldr.w	r6, [r1], #4
 800d896:	6029      	str	r1, [r5, #0]
 800d898:	061d      	lsls	r5, r3, #24
 800d89a:	d514      	bpl.n	800d8c6 <_printf_i+0x1ae>
 800d89c:	07df      	lsls	r7, r3, #31
 800d89e:	bf44      	itt	mi
 800d8a0:	f043 0320 	orrmi.w	r3, r3, #32
 800d8a4:	6023      	strmi	r3, [r4, #0]
 800d8a6:	b91e      	cbnz	r6, 800d8b0 <_printf_i+0x198>
 800d8a8:	6823      	ldr	r3, [r4, #0]
 800d8aa:	f023 0320 	bic.w	r3, r3, #32
 800d8ae:	6023      	str	r3, [r4, #0]
 800d8b0:	2310      	movs	r3, #16
 800d8b2:	e7af      	b.n	800d814 <_printf_i+0xfc>
 800d8b4:	6823      	ldr	r3, [r4, #0]
 800d8b6:	f043 0320 	orr.w	r3, r3, #32
 800d8ba:	6023      	str	r3, [r4, #0]
 800d8bc:	2378      	movs	r3, #120	; 0x78
 800d8be:	4828      	ldr	r0, [pc, #160]	; (800d960 <_printf_i+0x248>)
 800d8c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d8c4:	e7e3      	b.n	800d88e <_printf_i+0x176>
 800d8c6:	0659      	lsls	r1, r3, #25
 800d8c8:	bf48      	it	mi
 800d8ca:	b2b6      	uxthmi	r6, r6
 800d8cc:	e7e6      	b.n	800d89c <_printf_i+0x184>
 800d8ce:	4615      	mov	r5, r2
 800d8d0:	e7bb      	b.n	800d84a <_printf_i+0x132>
 800d8d2:	682b      	ldr	r3, [r5, #0]
 800d8d4:	6826      	ldr	r6, [r4, #0]
 800d8d6:	1d18      	adds	r0, r3, #4
 800d8d8:	6961      	ldr	r1, [r4, #20]
 800d8da:	6028      	str	r0, [r5, #0]
 800d8dc:	0635      	lsls	r5, r6, #24
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	d501      	bpl.n	800d8e6 <_printf_i+0x1ce>
 800d8e2:	6019      	str	r1, [r3, #0]
 800d8e4:	e002      	b.n	800d8ec <_printf_i+0x1d4>
 800d8e6:	0670      	lsls	r0, r6, #25
 800d8e8:	d5fb      	bpl.n	800d8e2 <_printf_i+0x1ca>
 800d8ea:	8019      	strh	r1, [r3, #0]
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	4615      	mov	r5, r2
 800d8f0:	6123      	str	r3, [r4, #16]
 800d8f2:	e7ba      	b.n	800d86a <_printf_i+0x152>
 800d8f4:	682b      	ldr	r3, [r5, #0]
 800d8f6:	2100      	movs	r1, #0
 800d8f8:	1d1a      	adds	r2, r3, #4
 800d8fa:	602a      	str	r2, [r5, #0]
 800d8fc:	681d      	ldr	r5, [r3, #0]
 800d8fe:	6862      	ldr	r2, [r4, #4]
 800d900:	4628      	mov	r0, r5
 800d902:	f000 feeb 	bl	800e6dc <memchr>
 800d906:	b108      	cbz	r0, 800d90c <_printf_i+0x1f4>
 800d908:	1b40      	subs	r0, r0, r5
 800d90a:	6060      	str	r0, [r4, #4]
 800d90c:	6863      	ldr	r3, [r4, #4]
 800d90e:	6123      	str	r3, [r4, #16]
 800d910:	2300      	movs	r3, #0
 800d912:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d916:	e7a8      	b.n	800d86a <_printf_i+0x152>
 800d918:	462a      	mov	r2, r5
 800d91a:	4649      	mov	r1, r9
 800d91c:	4640      	mov	r0, r8
 800d91e:	6923      	ldr	r3, [r4, #16]
 800d920:	47d0      	blx	sl
 800d922:	3001      	adds	r0, #1
 800d924:	d0ab      	beq.n	800d87e <_printf_i+0x166>
 800d926:	6823      	ldr	r3, [r4, #0]
 800d928:	079b      	lsls	r3, r3, #30
 800d92a:	d413      	bmi.n	800d954 <_printf_i+0x23c>
 800d92c:	68e0      	ldr	r0, [r4, #12]
 800d92e:	9b03      	ldr	r3, [sp, #12]
 800d930:	4298      	cmp	r0, r3
 800d932:	bfb8      	it	lt
 800d934:	4618      	movlt	r0, r3
 800d936:	e7a4      	b.n	800d882 <_printf_i+0x16a>
 800d938:	2301      	movs	r3, #1
 800d93a:	4632      	mov	r2, r6
 800d93c:	4649      	mov	r1, r9
 800d93e:	4640      	mov	r0, r8
 800d940:	47d0      	blx	sl
 800d942:	3001      	adds	r0, #1
 800d944:	d09b      	beq.n	800d87e <_printf_i+0x166>
 800d946:	3501      	adds	r5, #1
 800d948:	68e3      	ldr	r3, [r4, #12]
 800d94a:	9903      	ldr	r1, [sp, #12]
 800d94c:	1a5b      	subs	r3, r3, r1
 800d94e:	42ab      	cmp	r3, r5
 800d950:	dcf2      	bgt.n	800d938 <_printf_i+0x220>
 800d952:	e7eb      	b.n	800d92c <_printf_i+0x214>
 800d954:	2500      	movs	r5, #0
 800d956:	f104 0619 	add.w	r6, r4, #25
 800d95a:	e7f5      	b.n	800d948 <_printf_i+0x230>
 800d95c:	080105ea 	.word	0x080105ea
 800d960:	080105fb 	.word	0x080105fb

0800d964 <siprintf>:
 800d964:	b40e      	push	{r1, r2, r3}
 800d966:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d96a:	b500      	push	{lr}
 800d96c:	b09c      	sub	sp, #112	; 0x70
 800d96e:	ab1d      	add	r3, sp, #116	; 0x74
 800d970:	9002      	str	r0, [sp, #8]
 800d972:	9006      	str	r0, [sp, #24]
 800d974:	9107      	str	r1, [sp, #28]
 800d976:	9104      	str	r1, [sp, #16]
 800d978:	4808      	ldr	r0, [pc, #32]	; (800d99c <siprintf+0x38>)
 800d97a:	4909      	ldr	r1, [pc, #36]	; (800d9a0 <siprintf+0x3c>)
 800d97c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d980:	9105      	str	r1, [sp, #20]
 800d982:	6800      	ldr	r0, [r0, #0]
 800d984:	a902      	add	r1, sp, #8
 800d986:	9301      	str	r3, [sp, #4]
 800d988:	f001 fb84 	bl	800f094 <_svfiprintf_r>
 800d98c:	2200      	movs	r2, #0
 800d98e:	9b02      	ldr	r3, [sp, #8]
 800d990:	701a      	strb	r2, [r3, #0]
 800d992:	b01c      	add	sp, #112	; 0x70
 800d994:	f85d eb04 	ldr.w	lr, [sp], #4
 800d998:	b003      	add	sp, #12
 800d99a:	4770      	bx	lr
 800d99c:	20000070 	.word	0x20000070
 800d9a0:	ffff0208 	.word	0xffff0208

0800d9a4 <strncpy>:
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	b510      	push	{r4, lr}
 800d9a8:	3901      	subs	r1, #1
 800d9aa:	b132      	cbz	r2, 800d9ba <strncpy+0x16>
 800d9ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d9b0:	3a01      	subs	r2, #1
 800d9b2:	f803 4b01 	strb.w	r4, [r3], #1
 800d9b6:	2c00      	cmp	r4, #0
 800d9b8:	d1f7      	bne.n	800d9aa <strncpy+0x6>
 800d9ba:	2100      	movs	r1, #0
 800d9bc:	441a      	add	r2, r3
 800d9be:	4293      	cmp	r3, r2
 800d9c0:	d100      	bne.n	800d9c4 <strncpy+0x20>
 800d9c2:	bd10      	pop	{r4, pc}
 800d9c4:	f803 1b01 	strb.w	r1, [r3], #1
 800d9c8:	e7f9      	b.n	800d9be <strncpy+0x1a>

0800d9ca <quorem>:
 800d9ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ce:	6903      	ldr	r3, [r0, #16]
 800d9d0:	690c      	ldr	r4, [r1, #16]
 800d9d2:	4607      	mov	r7, r0
 800d9d4:	42a3      	cmp	r3, r4
 800d9d6:	f2c0 8082 	blt.w	800dade <quorem+0x114>
 800d9da:	3c01      	subs	r4, #1
 800d9dc:	f100 0514 	add.w	r5, r0, #20
 800d9e0:	f101 0814 	add.w	r8, r1, #20
 800d9e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9e8:	9301      	str	r3, [sp, #4]
 800d9ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d9ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	429a      	cmp	r2, r3
 800d9f6:	fbb2 f6f3 	udiv	r6, r2, r3
 800d9fa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d9fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da02:	d331      	bcc.n	800da68 <quorem+0x9e>
 800da04:	f04f 0e00 	mov.w	lr, #0
 800da08:	4640      	mov	r0, r8
 800da0a:	46ac      	mov	ip, r5
 800da0c:	46f2      	mov	sl, lr
 800da0e:	f850 2b04 	ldr.w	r2, [r0], #4
 800da12:	b293      	uxth	r3, r2
 800da14:	fb06 e303 	mla	r3, r6, r3, lr
 800da18:	0c12      	lsrs	r2, r2, #16
 800da1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800da1e:	b29b      	uxth	r3, r3
 800da20:	fb06 e202 	mla	r2, r6, r2, lr
 800da24:	ebaa 0303 	sub.w	r3, sl, r3
 800da28:	f8dc a000 	ldr.w	sl, [ip]
 800da2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800da30:	fa1f fa8a 	uxth.w	sl, sl
 800da34:	4453      	add	r3, sl
 800da36:	f8dc a000 	ldr.w	sl, [ip]
 800da3a:	b292      	uxth	r2, r2
 800da3c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800da40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da44:	b29b      	uxth	r3, r3
 800da46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da4a:	4581      	cmp	r9, r0
 800da4c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800da50:	f84c 3b04 	str.w	r3, [ip], #4
 800da54:	d2db      	bcs.n	800da0e <quorem+0x44>
 800da56:	f855 300b 	ldr.w	r3, [r5, fp]
 800da5a:	b92b      	cbnz	r3, 800da68 <quorem+0x9e>
 800da5c:	9b01      	ldr	r3, [sp, #4]
 800da5e:	3b04      	subs	r3, #4
 800da60:	429d      	cmp	r5, r3
 800da62:	461a      	mov	r2, r3
 800da64:	d32f      	bcc.n	800dac6 <quorem+0xfc>
 800da66:	613c      	str	r4, [r7, #16]
 800da68:	4638      	mov	r0, r7
 800da6a:	f001 f8c3 	bl	800ebf4 <__mcmp>
 800da6e:	2800      	cmp	r0, #0
 800da70:	db25      	blt.n	800dabe <quorem+0xf4>
 800da72:	4628      	mov	r0, r5
 800da74:	f04f 0c00 	mov.w	ip, #0
 800da78:	3601      	adds	r6, #1
 800da7a:	f858 1b04 	ldr.w	r1, [r8], #4
 800da7e:	f8d0 e000 	ldr.w	lr, [r0]
 800da82:	b28b      	uxth	r3, r1
 800da84:	ebac 0303 	sub.w	r3, ip, r3
 800da88:	fa1f f28e 	uxth.w	r2, lr
 800da8c:	4413      	add	r3, r2
 800da8e:	0c0a      	lsrs	r2, r1, #16
 800da90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800da94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da98:	b29b      	uxth	r3, r3
 800da9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da9e:	45c1      	cmp	r9, r8
 800daa0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800daa4:	f840 3b04 	str.w	r3, [r0], #4
 800daa8:	d2e7      	bcs.n	800da7a <quorem+0xb0>
 800daaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800daae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dab2:	b922      	cbnz	r2, 800dabe <quorem+0xf4>
 800dab4:	3b04      	subs	r3, #4
 800dab6:	429d      	cmp	r5, r3
 800dab8:	461a      	mov	r2, r3
 800daba:	d30a      	bcc.n	800dad2 <quorem+0x108>
 800dabc:	613c      	str	r4, [r7, #16]
 800dabe:	4630      	mov	r0, r6
 800dac0:	b003      	add	sp, #12
 800dac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dac6:	6812      	ldr	r2, [r2, #0]
 800dac8:	3b04      	subs	r3, #4
 800daca:	2a00      	cmp	r2, #0
 800dacc:	d1cb      	bne.n	800da66 <quorem+0x9c>
 800dace:	3c01      	subs	r4, #1
 800dad0:	e7c6      	b.n	800da60 <quorem+0x96>
 800dad2:	6812      	ldr	r2, [r2, #0]
 800dad4:	3b04      	subs	r3, #4
 800dad6:	2a00      	cmp	r2, #0
 800dad8:	d1f0      	bne.n	800dabc <quorem+0xf2>
 800dada:	3c01      	subs	r4, #1
 800dadc:	e7eb      	b.n	800dab6 <quorem+0xec>
 800dade:	2000      	movs	r0, #0
 800dae0:	e7ee      	b.n	800dac0 <quorem+0xf6>
 800dae2:	0000      	movs	r0, r0
 800dae4:	0000      	movs	r0, r0
	...

0800dae8 <_dtoa_r>:
 800dae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daec:	4616      	mov	r6, r2
 800daee:	461f      	mov	r7, r3
 800daf0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800daf2:	b099      	sub	sp, #100	; 0x64
 800daf4:	4605      	mov	r5, r0
 800daf6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800dafa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800dafe:	b974      	cbnz	r4, 800db1e <_dtoa_r+0x36>
 800db00:	2010      	movs	r0, #16
 800db02:	f000 fde3 	bl	800e6cc <malloc>
 800db06:	4602      	mov	r2, r0
 800db08:	6268      	str	r0, [r5, #36]	; 0x24
 800db0a:	b920      	cbnz	r0, 800db16 <_dtoa_r+0x2e>
 800db0c:	21ea      	movs	r1, #234	; 0xea
 800db0e:	4ba8      	ldr	r3, [pc, #672]	; (800ddb0 <_dtoa_r+0x2c8>)
 800db10:	48a8      	ldr	r0, [pc, #672]	; (800ddb4 <_dtoa_r+0x2cc>)
 800db12:	f001 fbcf 	bl	800f2b4 <__assert_func>
 800db16:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800db1a:	6004      	str	r4, [r0, #0]
 800db1c:	60c4      	str	r4, [r0, #12]
 800db1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800db20:	6819      	ldr	r1, [r3, #0]
 800db22:	b151      	cbz	r1, 800db3a <_dtoa_r+0x52>
 800db24:	685a      	ldr	r2, [r3, #4]
 800db26:	2301      	movs	r3, #1
 800db28:	4093      	lsls	r3, r2
 800db2a:	604a      	str	r2, [r1, #4]
 800db2c:	608b      	str	r3, [r1, #8]
 800db2e:	4628      	mov	r0, r5
 800db30:	f000 fe22 	bl	800e778 <_Bfree>
 800db34:	2200      	movs	r2, #0
 800db36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800db38:	601a      	str	r2, [r3, #0]
 800db3a:	1e3b      	subs	r3, r7, #0
 800db3c:	bfaf      	iteee	ge
 800db3e:	2300      	movge	r3, #0
 800db40:	2201      	movlt	r2, #1
 800db42:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800db46:	9305      	strlt	r3, [sp, #20]
 800db48:	bfa8      	it	ge
 800db4a:	f8c8 3000 	strge.w	r3, [r8]
 800db4e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800db52:	4b99      	ldr	r3, [pc, #612]	; (800ddb8 <_dtoa_r+0x2d0>)
 800db54:	bfb8      	it	lt
 800db56:	f8c8 2000 	strlt.w	r2, [r8]
 800db5a:	ea33 0309 	bics.w	r3, r3, r9
 800db5e:	d119      	bne.n	800db94 <_dtoa_r+0xac>
 800db60:	f242 730f 	movw	r3, #9999	; 0x270f
 800db64:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800db66:	6013      	str	r3, [r2, #0]
 800db68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db6c:	4333      	orrs	r3, r6
 800db6e:	f000 857f 	beq.w	800e670 <_dtoa_r+0xb88>
 800db72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800db74:	b953      	cbnz	r3, 800db8c <_dtoa_r+0xa4>
 800db76:	4b91      	ldr	r3, [pc, #580]	; (800ddbc <_dtoa_r+0x2d4>)
 800db78:	e022      	b.n	800dbc0 <_dtoa_r+0xd8>
 800db7a:	4b91      	ldr	r3, [pc, #580]	; (800ddc0 <_dtoa_r+0x2d8>)
 800db7c:	9303      	str	r3, [sp, #12]
 800db7e:	3308      	adds	r3, #8
 800db80:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800db82:	6013      	str	r3, [r2, #0]
 800db84:	9803      	ldr	r0, [sp, #12]
 800db86:	b019      	add	sp, #100	; 0x64
 800db88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db8c:	4b8b      	ldr	r3, [pc, #556]	; (800ddbc <_dtoa_r+0x2d4>)
 800db8e:	9303      	str	r3, [sp, #12]
 800db90:	3303      	adds	r3, #3
 800db92:	e7f5      	b.n	800db80 <_dtoa_r+0x98>
 800db94:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800db98:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800db9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dba0:	2200      	movs	r2, #0
 800dba2:	2300      	movs	r3, #0
 800dba4:	f7f2 ff6c 	bl	8000a80 <__aeabi_dcmpeq>
 800dba8:	4680      	mov	r8, r0
 800dbaa:	b158      	cbz	r0, 800dbc4 <_dtoa_r+0xdc>
 800dbac:	2301      	movs	r3, #1
 800dbae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800dbb0:	6013      	str	r3, [r2, #0]
 800dbb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	f000 8558 	beq.w	800e66a <_dtoa_r+0xb82>
 800dbba:	4882      	ldr	r0, [pc, #520]	; (800ddc4 <_dtoa_r+0x2dc>)
 800dbbc:	6018      	str	r0, [r3, #0]
 800dbbe:	1e43      	subs	r3, r0, #1
 800dbc0:	9303      	str	r3, [sp, #12]
 800dbc2:	e7df      	b.n	800db84 <_dtoa_r+0x9c>
 800dbc4:	ab16      	add	r3, sp, #88	; 0x58
 800dbc6:	9301      	str	r3, [sp, #4]
 800dbc8:	ab17      	add	r3, sp, #92	; 0x5c
 800dbca:	9300      	str	r3, [sp, #0]
 800dbcc:	4628      	mov	r0, r5
 800dbce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dbd2:	f001 f8b7 	bl	800ed44 <__d2b>
 800dbd6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800dbda:	4683      	mov	fp, r0
 800dbdc:	2c00      	cmp	r4, #0
 800dbde:	d07f      	beq.n	800dce0 <_dtoa_r+0x1f8>
 800dbe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dbe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbe6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800dbea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dbee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800dbf2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800dbf6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	4b72      	ldr	r3, [pc, #456]	; (800ddc8 <_dtoa_r+0x2e0>)
 800dbfe:	f7f2 fb1f 	bl	8000240 <__aeabi_dsub>
 800dc02:	a365      	add	r3, pc, #404	; (adr r3, 800dd98 <_dtoa_r+0x2b0>)
 800dc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc08:	f7f2 fcd2 	bl	80005b0 <__aeabi_dmul>
 800dc0c:	a364      	add	r3, pc, #400	; (adr r3, 800dda0 <_dtoa_r+0x2b8>)
 800dc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc12:	f7f2 fb17 	bl	8000244 <__adddf3>
 800dc16:	4606      	mov	r6, r0
 800dc18:	4620      	mov	r0, r4
 800dc1a:	460f      	mov	r7, r1
 800dc1c:	f7f2 fc5e 	bl	80004dc <__aeabi_i2d>
 800dc20:	a361      	add	r3, pc, #388	; (adr r3, 800dda8 <_dtoa_r+0x2c0>)
 800dc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc26:	f7f2 fcc3 	bl	80005b0 <__aeabi_dmul>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	4630      	mov	r0, r6
 800dc30:	4639      	mov	r1, r7
 800dc32:	f7f2 fb07 	bl	8000244 <__adddf3>
 800dc36:	4606      	mov	r6, r0
 800dc38:	460f      	mov	r7, r1
 800dc3a:	f7f2 ff69 	bl	8000b10 <__aeabi_d2iz>
 800dc3e:	2200      	movs	r2, #0
 800dc40:	4682      	mov	sl, r0
 800dc42:	2300      	movs	r3, #0
 800dc44:	4630      	mov	r0, r6
 800dc46:	4639      	mov	r1, r7
 800dc48:	f7f2 ff24 	bl	8000a94 <__aeabi_dcmplt>
 800dc4c:	b148      	cbz	r0, 800dc62 <_dtoa_r+0x17a>
 800dc4e:	4650      	mov	r0, sl
 800dc50:	f7f2 fc44 	bl	80004dc <__aeabi_i2d>
 800dc54:	4632      	mov	r2, r6
 800dc56:	463b      	mov	r3, r7
 800dc58:	f7f2 ff12 	bl	8000a80 <__aeabi_dcmpeq>
 800dc5c:	b908      	cbnz	r0, 800dc62 <_dtoa_r+0x17a>
 800dc5e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800dc62:	f1ba 0f16 	cmp.w	sl, #22
 800dc66:	d858      	bhi.n	800dd1a <_dtoa_r+0x232>
 800dc68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dc6c:	4b57      	ldr	r3, [pc, #348]	; (800ddcc <_dtoa_r+0x2e4>)
 800dc6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc76:	f7f2 ff0d 	bl	8000a94 <__aeabi_dcmplt>
 800dc7a:	2800      	cmp	r0, #0
 800dc7c:	d04f      	beq.n	800dd1e <_dtoa_r+0x236>
 800dc7e:	2300      	movs	r3, #0
 800dc80:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800dc84:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dc88:	1b1c      	subs	r4, r3, r4
 800dc8a:	1e63      	subs	r3, r4, #1
 800dc8c:	9309      	str	r3, [sp, #36]	; 0x24
 800dc8e:	bf49      	itett	mi
 800dc90:	f1c4 0301 	rsbmi	r3, r4, #1
 800dc94:	2300      	movpl	r3, #0
 800dc96:	9306      	strmi	r3, [sp, #24]
 800dc98:	2300      	movmi	r3, #0
 800dc9a:	bf54      	ite	pl
 800dc9c:	9306      	strpl	r3, [sp, #24]
 800dc9e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800dca0:	f1ba 0f00 	cmp.w	sl, #0
 800dca4:	db3d      	blt.n	800dd22 <_dtoa_r+0x23a>
 800dca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dca8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800dcac:	4453      	add	r3, sl
 800dcae:	9309      	str	r3, [sp, #36]	; 0x24
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	930a      	str	r3, [sp, #40]	; 0x28
 800dcb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dcb6:	2b09      	cmp	r3, #9
 800dcb8:	f200 808c 	bhi.w	800ddd4 <_dtoa_r+0x2ec>
 800dcbc:	2b05      	cmp	r3, #5
 800dcbe:	bfc4      	itt	gt
 800dcc0:	3b04      	subgt	r3, #4
 800dcc2:	9322      	strgt	r3, [sp, #136]	; 0x88
 800dcc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dcc6:	bfc8      	it	gt
 800dcc8:	2400      	movgt	r4, #0
 800dcca:	f1a3 0302 	sub.w	r3, r3, #2
 800dcce:	bfd8      	it	le
 800dcd0:	2401      	movle	r4, #1
 800dcd2:	2b03      	cmp	r3, #3
 800dcd4:	f200 808a 	bhi.w	800ddec <_dtoa_r+0x304>
 800dcd8:	e8df f003 	tbb	[pc, r3]
 800dcdc:	5b4d4f2d 	.word	0x5b4d4f2d
 800dce0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800dce4:	441c      	add	r4, r3
 800dce6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800dcea:	2b20      	cmp	r3, #32
 800dcec:	bfc3      	ittte	gt
 800dcee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dcf2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800dcf6:	fa09 f303 	lslgt.w	r3, r9, r3
 800dcfa:	f1c3 0320 	rsble	r3, r3, #32
 800dcfe:	bfc6      	itte	gt
 800dd00:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dd04:	4318      	orrgt	r0, r3
 800dd06:	fa06 f003 	lslle.w	r0, r6, r3
 800dd0a:	f7f2 fbd7 	bl	80004bc <__aeabi_ui2d>
 800dd0e:	2301      	movs	r3, #1
 800dd10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800dd14:	3c01      	subs	r4, #1
 800dd16:	9313      	str	r3, [sp, #76]	; 0x4c
 800dd18:	e76f      	b.n	800dbfa <_dtoa_r+0x112>
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	e7b2      	b.n	800dc84 <_dtoa_r+0x19c>
 800dd1e:	900f      	str	r0, [sp, #60]	; 0x3c
 800dd20:	e7b1      	b.n	800dc86 <_dtoa_r+0x19e>
 800dd22:	9b06      	ldr	r3, [sp, #24]
 800dd24:	eba3 030a 	sub.w	r3, r3, sl
 800dd28:	9306      	str	r3, [sp, #24]
 800dd2a:	f1ca 0300 	rsb	r3, sl, #0
 800dd2e:	930a      	str	r3, [sp, #40]	; 0x28
 800dd30:	2300      	movs	r3, #0
 800dd32:	930e      	str	r3, [sp, #56]	; 0x38
 800dd34:	e7be      	b.n	800dcb4 <_dtoa_r+0x1cc>
 800dd36:	2300      	movs	r3, #0
 800dd38:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	dc58      	bgt.n	800ddf2 <_dtoa_r+0x30a>
 800dd40:	f04f 0901 	mov.w	r9, #1
 800dd44:	464b      	mov	r3, r9
 800dd46:	f8cd 9020 	str.w	r9, [sp, #32]
 800dd4a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800dd4e:	2200      	movs	r2, #0
 800dd50:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800dd52:	6042      	str	r2, [r0, #4]
 800dd54:	2204      	movs	r2, #4
 800dd56:	f102 0614 	add.w	r6, r2, #20
 800dd5a:	429e      	cmp	r6, r3
 800dd5c:	6841      	ldr	r1, [r0, #4]
 800dd5e:	d94e      	bls.n	800ddfe <_dtoa_r+0x316>
 800dd60:	4628      	mov	r0, r5
 800dd62:	f000 fcc9 	bl	800e6f8 <_Balloc>
 800dd66:	9003      	str	r0, [sp, #12]
 800dd68:	2800      	cmp	r0, #0
 800dd6a:	d14c      	bne.n	800de06 <_dtoa_r+0x31e>
 800dd6c:	4602      	mov	r2, r0
 800dd6e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dd72:	4b17      	ldr	r3, [pc, #92]	; (800ddd0 <_dtoa_r+0x2e8>)
 800dd74:	e6cc      	b.n	800db10 <_dtoa_r+0x28>
 800dd76:	2301      	movs	r3, #1
 800dd78:	e7de      	b.n	800dd38 <_dtoa_r+0x250>
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dd80:	eb0a 0903 	add.w	r9, sl, r3
 800dd84:	f109 0301 	add.w	r3, r9, #1
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	9308      	str	r3, [sp, #32]
 800dd8c:	bfb8      	it	lt
 800dd8e:	2301      	movlt	r3, #1
 800dd90:	e7dd      	b.n	800dd4e <_dtoa_r+0x266>
 800dd92:	2301      	movs	r3, #1
 800dd94:	e7f2      	b.n	800dd7c <_dtoa_r+0x294>
 800dd96:	bf00      	nop
 800dd98:	636f4361 	.word	0x636f4361
 800dd9c:	3fd287a7 	.word	0x3fd287a7
 800dda0:	8b60c8b3 	.word	0x8b60c8b3
 800dda4:	3fc68a28 	.word	0x3fc68a28
 800dda8:	509f79fb 	.word	0x509f79fb
 800ddac:	3fd34413 	.word	0x3fd34413
 800ddb0:	08010619 	.word	0x08010619
 800ddb4:	08010630 	.word	0x08010630
 800ddb8:	7ff00000 	.word	0x7ff00000
 800ddbc:	08010615 	.word	0x08010615
 800ddc0:	0801060c 	.word	0x0801060c
 800ddc4:	080105e9 	.word	0x080105e9
 800ddc8:	3ff80000 	.word	0x3ff80000
 800ddcc:	08010720 	.word	0x08010720
 800ddd0:	0801068b 	.word	0x0801068b
 800ddd4:	2401      	movs	r4, #1
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	940b      	str	r4, [sp, #44]	; 0x2c
 800ddda:	9322      	str	r3, [sp, #136]	; 0x88
 800dddc:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800dde0:	2200      	movs	r2, #0
 800dde2:	2312      	movs	r3, #18
 800dde4:	f8cd 9020 	str.w	r9, [sp, #32]
 800dde8:	9223      	str	r2, [sp, #140]	; 0x8c
 800ddea:	e7b0      	b.n	800dd4e <_dtoa_r+0x266>
 800ddec:	2301      	movs	r3, #1
 800ddee:	930b      	str	r3, [sp, #44]	; 0x2c
 800ddf0:	e7f4      	b.n	800dddc <_dtoa_r+0x2f4>
 800ddf2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800ddf6:	464b      	mov	r3, r9
 800ddf8:	f8cd 9020 	str.w	r9, [sp, #32]
 800ddfc:	e7a7      	b.n	800dd4e <_dtoa_r+0x266>
 800ddfe:	3101      	adds	r1, #1
 800de00:	6041      	str	r1, [r0, #4]
 800de02:	0052      	lsls	r2, r2, #1
 800de04:	e7a7      	b.n	800dd56 <_dtoa_r+0x26e>
 800de06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800de08:	9a03      	ldr	r2, [sp, #12]
 800de0a:	601a      	str	r2, [r3, #0]
 800de0c:	9b08      	ldr	r3, [sp, #32]
 800de0e:	2b0e      	cmp	r3, #14
 800de10:	f200 80a8 	bhi.w	800df64 <_dtoa_r+0x47c>
 800de14:	2c00      	cmp	r4, #0
 800de16:	f000 80a5 	beq.w	800df64 <_dtoa_r+0x47c>
 800de1a:	f1ba 0f00 	cmp.w	sl, #0
 800de1e:	dd34      	ble.n	800de8a <_dtoa_r+0x3a2>
 800de20:	4a9a      	ldr	r2, [pc, #616]	; (800e08c <_dtoa_r+0x5a4>)
 800de22:	f00a 030f 	and.w	r3, sl, #15
 800de26:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800de2a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800de2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800de32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800de36:	ea4f 142a 	mov.w	r4, sl, asr #4
 800de3a:	d016      	beq.n	800de6a <_dtoa_r+0x382>
 800de3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800de40:	4b93      	ldr	r3, [pc, #588]	; (800e090 <_dtoa_r+0x5a8>)
 800de42:	2703      	movs	r7, #3
 800de44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800de48:	f7f2 fcdc 	bl	8000804 <__aeabi_ddiv>
 800de4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de50:	f004 040f 	and.w	r4, r4, #15
 800de54:	4e8e      	ldr	r6, [pc, #568]	; (800e090 <_dtoa_r+0x5a8>)
 800de56:	b954      	cbnz	r4, 800de6e <_dtoa_r+0x386>
 800de58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800de5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de60:	f7f2 fcd0 	bl	8000804 <__aeabi_ddiv>
 800de64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de68:	e029      	b.n	800debe <_dtoa_r+0x3d6>
 800de6a:	2702      	movs	r7, #2
 800de6c:	e7f2      	b.n	800de54 <_dtoa_r+0x36c>
 800de6e:	07e1      	lsls	r1, r4, #31
 800de70:	d508      	bpl.n	800de84 <_dtoa_r+0x39c>
 800de72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800de76:	e9d6 2300 	ldrd	r2, r3, [r6]
 800de7a:	f7f2 fb99 	bl	80005b0 <__aeabi_dmul>
 800de7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800de82:	3701      	adds	r7, #1
 800de84:	1064      	asrs	r4, r4, #1
 800de86:	3608      	adds	r6, #8
 800de88:	e7e5      	b.n	800de56 <_dtoa_r+0x36e>
 800de8a:	f000 80a5 	beq.w	800dfd8 <_dtoa_r+0x4f0>
 800de8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800de92:	f1ca 0400 	rsb	r4, sl, #0
 800de96:	4b7d      	ldr	r3, [pc, #500]	; (800e08c <_dtoa_r+0x5a4>)
 800de98:	f004 020f 	and.w	r2, r4, #15
 800de9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea4:	f7f2 fb84 	bl	80005b0 <__aeabi_dmul>
 800dea8:	2702      	movs	r7, #2
 800deaa:	2300      	movs	r3, #0
 800deac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800deb0:	4e77      	ldr	r6, [pc, #476]	; (800e090 <_dtoa_r+0x5a8>)
 800deb2:	1124      	asrs	r4, r4, #4
 800deb4:	2c00      	cmp	r4, #0
 800deb6:	f040 8084 	bne.w	800dfc2 <_dtoa_r+0x4da>
 800deba:	2b00      	cmp	r3, #0
 800debc:	d1d2      	bne.n	800de64 <_dtoa_r+0x37c>
 800debe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	f000 808b 	beq.w	800dfdc <_dtoa_r+0x4f4>
 800dec6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800deca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dece:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ded2:	2200      	movs	r2, #0
 800ded4:	4b6f      	ldr	r3, [pc, #444]	; (800e094 <_dtoa_r+0x5ac>)
 800ded6:	f7f2 fddd 	bl	8000a94 <__aeabi_dcmplt>
 800deda:	2800      	cmp	r0, #0
 800dedc:	d07e      	beq.n	800dfdc <_dtoa_r+0x4f4>
 800dede:	9b08      	ldr	r3, [sp, #32]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d07b      	beq.n	800dfdc <_dtoa_r+0x4f4>
 800dee4:	f1b9 0f00 	cmp.w	r9, #0
 800dee8:	dd38      	ble.n	800df5c <_dtoa_r+0x474>
 800deea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800deee:	2200      	movs	r2, #0
 800def0:	4b69      	ldr	r3, [pc, #420]	; (800e098 <_dtoa_r+0x5b0>)
 800def2:	f7f2 fb5d 	bl	80005b0 <__aeabi_dmul>
 800def6:	464c      	mov	r4, r9
 800def8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800defc:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800df00:	3701      	adds	r7, #1
 800df02:	4638      	mov	r0, r7
 800df04:	f7f2 faea 	bl	80004dc <__aeabi_i2d>
 800df08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df0c:	f7f2 fb50 	bl	80005b0 <__aeabi_dmul>
 800df10:	2200      	movs	r2, #0
 800df12:	4b62      	ldr	r3, [pc, #392]	; (800e09c <_dtoa_r+0x5b4>)
 800df14:	f7f2 f996 	bl	8000244 <__adddf3>
 800df18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800df1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800df20:	9611      	str	r6, [sp, #68]	; 0x44
 800df22:	2c00      	cmp	r4, #0
 800df24:	d15d      	bne.n	800dfe2 <_dtoa_r+0x4fa>
 800df26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df2a:	2200      	movs	r2, #0
 800df2c:	4b5c      	ldr	r3, [pc, #368]	; (800e0a0 <_dtoa_r+0x5b8>)
 800df2e:	f7f2 f987 	bl	8000240 <__aeabi_dsub>
 800df32:	4602      	mov	r2, r0
 800df34:	460b      	mov	r3, r1
 800df36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df3a:	4633      	mov	r3, r6
 800df3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800df3e:	f7f2 fdc7 	bl	8000ad0 <__aeabi_dcmpgt>
 800df42:	2800      	cmp	r0, #0
 800df44:	f040 829c 	bne.w	800e480 <_dtoa_r+0x998>
 800df48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800df4e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800df52:	f7f2 fd9f 	bl	8000a94 <__aeabi_dcmplt>
 800df56:	2800      	cmp	r0, #0
 800df58:	f040 8290 	bne.w	800e47c <_dtoa_r+0x994>
 800df5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800df60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800df64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df66:	2b00      	cmp	r3, #0
 800df68:	f2c0 8152 	blt.w	800e210 <_dtoa_r+0x728>
 800df6c:	f1ba 0f0e 	cmp.w	sl, #14
 800df70:	f300 814e 	bgt.w	800e210 <_dtoa_r+0x728>
 800df74:	4b45      	ldr	r3, [pc, #276]	; (800e08c <_dtoa_r+0x5a4>)
 800df76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800df7a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800df7e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800df82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800df84:	2b00      	cmp	r3, #0
 800df86:	f280 80db 	bge.w	800e140 <_dtoa_r+0x658>
 800df8a:	9b08      	ldr	r3, [sp, #32]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	f300 80d7 	bgt.w	800e140 <_dtoa_r+0x658>
 800df92:	f040 8272 	bne.w	800e47a <_dtoa_r+0x992>
 800df96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800df9a:	2200      	movs	r2, #0
 800df9c:	4b40      	ldr	r3, [pc, #256]	; (800e0a0 <_dtoa_r+0x5b8>)
 800df9e:	f7f2 fb07 	bl	80005b0 <__aeabi_dmul>
 800dfa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfa6:	f7f2 fd89 	bl	8000abc <__aeabi_dcmpge>
 800dfaa:	9c08      	ldr	r4, [sp, #32]
 800dfac:	4626      	mov	r6, r4
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	f040 8248 	bne.w	800e444 <_dtoa_r+0x95c>
 800dfb4:	2331      	movs	r3, #49	; 0x31
 800dfb6:	9f03      	ldr	r7, [sp, #12]
 800dfb8:	f10a 0a01 	add.w	sl, sl, #1
 800dfbc:	f807 3b01 	strb.w	r3, [r7], #1
 800dfc0:	e244      	b.n	800e44c <_dtoa_r+0x964>
 800dfc2:	07e2      	lsls	r2, r4, #31
 800dfc4:	d505      	bpl.n	800dfd2 <_dtoa_r+0x4ea>
 800dfc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dfca:	f7f2 faf1 	bl	80005b0 <__aeabi_dmul>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	3701      	adds	r7, #1
 800dfd2:	1064      	asrs	r4, r4, #1
 800dfd4:	3608      	adds	r6, #8
 800dfd6:	e76d      	b.n	800deb4 <_dtoa_r+0x3cc>
 800dfd8:	2702      	movs	r7, #2
 800dfda:	e770      	b.n	800debe <_dtoa_r+0x3d6>
 800dfdc:	46d0      	mov	r8, sl
 800dfde:	9c08      	ldr	r4, [sp, #32]
 800dfe0:	e78f      	b.n	800df02 <_dtoa_r+0x41a>
 800dfe2:	9903      	ldr	r1, [sp, #12]
 800dfe4:	4b29      	ldr	r3, [pc, #164]	; (800e08c <_dtoa_r+0x5a4>)
 800dfe6:	4421      	add	r1, r4
 800dfe8:	9112      	str	r1, [sp, #72]	; 0x48
 800dfea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dff0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800dff4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dff8:	2900      	cmp	r1, #0
 800dffa:	d055      	beq.n	800e0a8 <_dtoa_r+0x5c0>
 800dffc:	2000      	movs	r0, #0
 800dffe:	4929      	ldr	r1, [pc, #164]	; (800e0a4 <_dtoa_r+0x5bc>)
 800e000:	f7f2 fc00 	bl	8000804 <__aeabi_ddiv>
 800e004:	463b      	mov	r3, r7
 800e006:	4632      	mov	r2, r6
 800e008:	f7f2 f91a 	bl	8000240 <__aeabi_dsub>
 800e00c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e010:	9f03      	ldr	r7, [sp, #12]
 800e012:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e016:	f7f2 fd7b 	bl	8000b10 <__aeabi_d2iz>
 800e01a:	4604      	mov	r4, r0
 800e01c:	f7f2 fa5e 	bl	80004dc <__aeabi_i2d>
 800e020:	4602      	mov	r2, r0
 800e022:	460b      	mov	r3, r1
 800e024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e028:	f7f2 f90a 	bl	8000240 <__aeabi_dsub>
 800e02c:	4602      	mov	r2, r0
 800e02e:	460b      	mov	r3, r1
 800e030:	3430      	adds	r4, #48	; 0x30
 800e032:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e036:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e03a:	f807 4b01 	strb.w	r4, [r7], #1
 800e03e:	f7f2 fd29 	bl	8000a94 <__aeabi_dcmplt>
 800e042:	2800      	cmp	r0, #0
 800e044:	d174      	bne.n	800e130 <_dtoa_r+0x648>
 800e046:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e04a:	2000      	movs	r0, #0
 800e04c:	4911      	ldr	r1, [pc, #68]	; (800e094 <_dtoa_r+0x5ac>)
 800e04e:	f7f2 f8f7 	bl	8000240 <__aeabi_dsub>
 800e052:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e056:	f7f2 fd1d 	bl	8000a94 <__aeabi_dcmplt>
 800e05a:	2800      	cmp	r0, #0
 800e05c:	f040 80b7 	bne.w	800e1ce <_dtoa_r+0x6e6>
 800e060:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e062:	429f      	cmp	r7, r3
 800e064:	f43f af7a 	beq.w	800df5c <_dtoa_r+0x474>
 800e068:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e06c:	2200      	movs	r2, #0
 800e06e:	4b0a      	ldr	r3, [pc, #40]	; (800e098 <_dtoa_r+0x5b0>)
 800e070:	f7f2 fa9e 	bl	80005b0 <__aeabi_dmul>
 800e074:	2200      	movs	r2, #0
 800e076:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e07a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e07e:	4b06      	ldr	r3, [pc, #24]	; (800e098 <_dtoa_r+0x5b0>)
 800e080:	f7f2 fa96 	bl	80005b0 <__aeabi_dmul>
 800e084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e088:	e7c3      	b.n	800e012 <_dtoa_r+0x52a>
 800e08a:	bf00      	nop
 800e08c:	08010720 	.word	0x08010720
 800e090:	080106f8 	.word	0x080106f8
 800e094:	3ff00000 	.word	0x3ff00000
 800e098:	40240000 	.word	0x40240000
 800e09c:	401c0000 	.word	0x401c0000
 800e0a0:	40140000 	.word	0x40140000
 800e0a4:	3fe00000 	.word	0x3fe00000
 800e0a8:	4630      	mov	r0, r6
 800e0aa:	4639      	mov	r1, r7
 800e0ac:	f7f2 fa80 	bl	80005b0 <__aeabi_dmul>
 800e0b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e0b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e0b6:	9c03      	ldr	r4, [sp, #12]
 800e0b8:	9314      	str	r3, [sp, #80]	; 0x50
 800e0ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0be:	f7f2 fd27 	bl	8000b10 <__aeabi_d2iz>
 800e0c2:	9015      	str	r0, [sp, #84]	; 0x54
 800e0c4:	f7f2 fa0a 	bl	80004dc <__aeabi_i2d>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	460b      	mov	r3, r1
 800e0cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0d0:	f7f2 f8b6 	bl	8000240 <__aeabi_dsub>
 800e0d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0d6:	4606      	mov	r6, r0
 800e0d8:	3330      	adds	r3, #48	; 0x30
 800e0da:	f804 3b01 	strb.w	r3, [r4], #1
 800e0de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e0e0:	460f      	mov	r7, r1
 800e0e2:	429c      	cmp	r4, r3
 800e0e4:	f04f 0200 	mov.w	r2, #0
 800e0e8:	d124      	bne.n	800e134 <_dtoa_r+0x64c>
 800e0ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e0ee:	4bb0      	ldr	r3, [pc, #704]	; (800e3b0 <_dtoa_r+0x8c8>)
 800e0f0:	f7f2 f8a8 	bl	8000244 <__adddf3>
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	460b      	mov	r3, r1
 800e0f8:	4630      	mov	r0, r6
 800e0fa:	4639      	mov	r1, r7
 800e0fc:	f7f2 fce8 	bl	8000ad0 <__aeabi_dcmpgt>
 800e100:	2800      	cmp	r0, #0
 800e102:	d163      	bne.n	800e1cc <_dtoa_r+0x6e4>
 800e104:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e108:	2000      	movs	r0, #0
 800e10a:	49a9      	ldr	r1, [pc, #676]	; (800e3b0 <_dtoa_r+0x8c8>)
 800e10c:	f7f2 f898 	bl	8000240 <__aeabi_dsub>
 800e110:	4602      	mov	r2, r0
 800e112:	460b      	mov	r3, r1
 800e114:	4630      	mov	r0, r6
 800e116:	4639      	mov	r1, r7
 800e118:	f7f2 fcbc 	bl	8000a94 <__aeabi_dcmplt>
 800e11c:	2800      	cmp	r0, #0
 800e11e:	f43f af1d 	beq.w	800df5c <_dtoa_r+0x474>
 800e122:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800e124:	1e7b      	subs	r3, r7, #1
 800e126:	9314      	str	r3, [sp, #80]	; 0x50
 800e128:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800e12c:	2b30      	cmp	r3, #48	; 0x30
 800e12e:	d0f8      	beq.n	800e122 <_dtoa_r+0x63a>
 800e130:	46c2      	mov	sl, r8
 800e132:	e03b      	b.n	800e1ac <_dtoa_r+0x6c4>
 800e134:	4b9f      	ldr	r3, [pc, #636]	; (800e3b4 <_dtoa_r+0x8cc>)
 800e136:	f7f2 fa3b 	bl	80005b0 <__aeabi_dmul>
 800e13a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e13e:	e7bc      	b.n	800e0ba <_dtoa_r+0x5d2>
 800e140:	9f03      	ldr	r7, [sp, #12]
 800e142:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e146:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e14a:	4640      	mov	r0, r8
 800e14c:	4649      	mov	r1, r9
 800e14e:	f7f2 fb59 	bl	8000804 <__aeabi_ddiv>
 800e152:	f7f2 fcdd 	bl	8000b10 <__aeabi_d2iz>
 800e156:	4604      	mov	r4, r0
 800e158:	f7f2 f9c0 	bl	80004dc <__aeabi_i2d>
 800e15c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e160:	f7f2 fa26 	bl	80005b0 <__aeabi_dmul>
 800e164:	4602      	mov	r2, r0
 800e166:	460b      	mov	r3, r1
 800e168:	4640      	mov	r0, r8
 800e16a:	4649      	mov	r1, r9
 800e16c:	f7f2 f868 	bl	8000240 <__aeabi_dsub>
 800e170:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800e174:	f807 6b01 	strb.w	r6, [r7], #1
 800e178:	9e03      	ldr	r6, [sp, #12]
 800e17a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800e17e:	1bbe      	subs	r6, r7, r6
 800e180:	45b4      	cmp	ip, r6
 800e182:	4602      	mov	r2, r0
 800e184:	460b      	mov	r3, r1
 800e186:	d136      	bne.n	800e1f6 <_dtoa_r+0x70e>
 800e188:	f7f2 f85c 	bl	8000244 <__adddf3>
 800e18c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e190:	4680      	mov	r8, r0
 800e192:	4689      	mov	r9, r1
 800e194:	f7f2 fc9c 	bl	8000ad0 <__aeabi_dcmpgt>
 800e198:	bb58      	cbnz	r0, 800e1f2 <_dtoa_r+0x70a>
 800e19a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e19e:	4640      	mov	r0, r8
 800e1a0:	4649      	mov	r1, r9
 800e1a2:	f7f2 fc6d 	bl	8000a80 <__aeabi_dcmpeq>
 800e1a6:	b108      	cbz	r0, 800e1ac <_dtoa_r+0x6c4>
 800e1a8:	07e1      	lsls	r1, r4, #31
 800e1aa:	d422      	bmi.n	800e1f2 <_dtoa_r+0x70a>
 800e1ac:	4628      	mov	r0, r5
 800e1ae:	4659      	mov	r1, fp
 800e1b0:	f000 fae2 	bl	800e778 <_Bfree>
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	703b      	strb	r3, [r7, #0]
 800e1b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e1ba:	f10a 0001 	add.w	r0, sl, #1
 800e1be:	6018      	str	r0, [r3, #0]
 800e1c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	f43f acde 	beq.w	800db84 <_dtoa_r+0x9c>
 800e1c8:	601f      	str	r7, [r3, #0]
 800e1ca:	e4db      	b.n	800db84 <_dtoa_r+0x9c>
 800e1cc:	4627      	mov	r7, r4
 800e1ce:	463b      	mov	r3, r7
 800e1d0:	461f      	mov	r7, r3
 800e1d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1d6:	2a39      	cmp	r2, #57	; 0x39
 800e1d8:	d107      	bne.n	800e1ea <_dtoa_r+0x702>
 800e1da:	9a03      	ldr	r2, [sp, #12]
 800e1dc:	429a      	cmp	r2, r3
 800e1de:	d1f7      	bne.n	800e1d0 <_dtoa_r+0x6e8>
 800e1e0:	2230      	movs	r2, #48	; 0x30
 800e1e2:	9903      	ldr	r1, [sp, #12]
 800e1e4:	f108 0801 	add.w	r8, r8, #1
 800e1e8:	700a      	strb	r2, [r1, #0]
 800e1ea:	781a      	ldrb	r2, [r3, #0]
 800e1ec:	3201      	adds	r2, #1
 800e1ee:	701a      	strb	r2, [r3, #0]
 800e1f0:	e79e      	b.n	800e130 <_dtoa_r+0x648>
 800e1f2:	46d0      	mov	r8, sl
 800e1f4:	e7eb      	b.n	800e1ce <_dtoa_r+0x6e6>
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	4b6e      	ldr	r3, [pc, #440]	; (800e3b4 <_dtoa_r+0x8cc>)
 800e1fa:	f7f2 f9d9 	bl	80005b0 <__aeabi_dmul>
 800e1fe:	2200      	movs	r2, #0
 800e200:	2300      	movs	r3, #0
 800e202:	4680      	mov	r8, r0
 800e204:	4689      	mov	r9, r1
 800e206:	f7f2 fc3b 	bl	8000a80 <__aeabi_dcmpeq>
 800e20a:	2800      	cmp	r0, #0
 800e20c:	d09b      	beq.n	800e146 <_dtoa_r+0x65e>
 800e20e:	e7cd      	b.n	800e1ac <_dtoa_r+0x6c4>
 800e210:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e212:	2a00      	cmp	r2, #0
 800e214:	f000 80d0 	beq.w	800e3b8 <_dtoa_r+0x8d0>
 800e218:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e21a:	2a01      	cmp	r2, #1
 800e21c:	f300 80ae 	bgt.w	800e37c <_dtoa_r+0x894>
 800e220:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e222:	2a00      	cmp	r2, #0
 800e224:	f000 80a6 	beq.w	800e374 <_dtoa_r+0x88c>
 800e228:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e22c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e22e:	9f06      	ldr	r7, [sp, #24]
 800e230:	9a06      	ldr	r2, [sp, #24]
 800e232:	2101      	movs	r1, #1
 800e234:	441a      	add	r2, r3
 800e236:	9206      	str	r2, [sp, #24]
 800e238:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e23a:	4628      	mov	r0, r5
 800e23c:	441a      	add	r2, r3
 800e23e:	9209      	str	r2, [sp, #36]	; 0x24
 800e240:	f000 fb50 	bl	800e8e4 <__i2b>
 800e244:	4606      	mov	r6, r0
 800e246:	2f00      	cmp	r7, #0
 800e248:	dd0c      	ble.n	800e264 <_dtoa_r+0x77c>
 800e24a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	dd09      	ble.n	800e264 <_dtoa_r+0x77c>
 800e250:	42bb      	cmp	r3, r7
 800e252:	bfa8      	it	ge
 800e254:	463b      	movge	r3, r7
 800e256:	9a06      	ldr	r2, [sp, #24]
 800e258:	1aff      	subs	r7, r7, r3
 800e25a:	1ad2      	subs	r2, r2, r3
 800e25c:	9206      	str	r2, [sp, #24]
 800e25e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e260:	1ad3      	subs	r3, r2, r3
 800e262:	9309      	str	r3, [sp, #36]	; 0x24
 800e264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e266:	b1f3      	cbz	r3, 800e2a6 <_dtoa_r+0x7be>
 800e268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	f000 80a8 	beq.w	800e3c0 <_dtoa_r+0x8d8>
 800e270:	2c00      	cmp	r4, #0
 800e272:	dd10      	ble.n	800e296 <_dtoa_r+0x7ae>
 800e274:	4631      	mov	r1, r6
 800e276:	4622      	mov	r2, r4
 800e278:	4628      	mov	r0, r5
 800e27a:	f000 fbf1 	bl	800ea60 <__pow5mult>
 800e27e:	465a      	mov	r2, fp
 800e280:	4601      	mov	r1, r0
 800e282:	4606      	mov	r6, r0
 800e284:	4628      	mov	r0, r5
 800e286:	f000 fb43 	bl	800e910 <__multiply>
 800e28a:	4680      	mov	r8, r0
 800e28c:	4659      	mov	r1, fp
 800e28e:	4628      	mov	r0, r5
 800e290:	f000 fa72 	bl	800e778 <_Bfree>
 800e294:	46c3      	mov	fp, r8
 800e296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e298:	1b1a      	subs	r2, r3, r4
 800e29a:	d004      	beq.n	800e2a6 <_dtoa_r+0x7be>
 800e29c:	4659      	mov	r1, fp
 800e29e:	4628      	mov	r0, r5
 800e2a0:	f000 fbde 	bl	800ea60 <__pow5mult>
 800e2a4:	4683      	mov	fp, r0
 800e2a6:	2101      	movs	r1, #1
 800e2a8:	4628      	mov	r0, r5
 800e2aa:	f000 fb1b 	bl	800e8e4 <__i2b>
 800e2ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2b0:	4604      	mov	r4, r0
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	f340 8086 	ble.w	800e3c4 <_dtoa_r+0x8dc>
 800e2b8:	461a      	mov	r2, r3
 800e2ba:	4601      	mov	r1, r0
 800e2bc:	4628      	mov	r0, r5
 800e2be:	f000 fbcf 	bl	800ea60 <__pow5mult>
 800e2c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e2c4:	4604      	mov	r4, r0
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	dd7f      	ble.n	800e3ca <_dtoa_r+0x8e2>
 800e2ca:	f04f 0800 	mov.w	r8, #0
 800e2ce:	6923      	ldr	r3, [r4, #16]
 800e2d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e2d4:	6918      	ldr	r0, [r3, #16]
 800e2d6:	f000 fab7 	bl	800e848 <__hi0bits>
 800e2da:	f1c0 0020 	rsb	r0, r0, #32
 800e2de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2e0:	4418      	add	r0, r3
 800e2e2:	f010 001f 	ands.w	r0, r0, #31
 800e2e6:	f000 8092 	beq.w	800e40e <_dtoa_r+0x926>
 800e2ea:	f1c0 0320 	rsb	r3, r0, #32
 800e2ee:	2b04      	cmp	r3, #4
 800e2f0:	f340 808a 	ble.w	800e408 <_dtoa_r+0x920>
 800e2f4:	f1c0 001c 	rsb	r0, r0, #28
 800e2f8:	9b06      	ldr	r3, [sp, #24]
 800e2fa:	4407      	add	r7, r0
 800e2fc:	4403      	add	r3, r0
 800e2fe:	9306      	str	r3, [sp, #24]
 800e300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e302:	4403      	add	r3, r0
 800e304:	9309      	str	r3, [sp, #36]	; 0x24
 800e306:	9b06      	ldr	r3, [sp, #24]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	dd05      	ble.n	800e318 <_dtoa_r+0x830>
 800e30c:	4659      	mov	r1, fp
 800e30e:	461a      	mov	r2, r3
 800e310:	4628      	mov	r0, r5
 800e312:	f000 fbff 	bl	800eb14 <__lshift>
 800e316:	4683      	mov	fp, r0
 800e318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	dd05      	ble.n	800e32a <_dtoa_r+0x842>
 800e31e:	4621      	mov	r1, r4
 800e320:	461a      	mov	r2, r3
 800e322:	4628      	mov	r0, r5
 800e324:	f000 fbf6 	bl	800eb14 <__lshift>
 800e328:	4604      	mov	r4, r0
 800e32a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d070      	beq.n	800e412 <_dtoa_r+0x92a>
 800e330:	4621      	mov	r1, r4
 800e332:	4658      	mov	r0, fp
 800e334:	f000 fc5e 	bl	800ebf4 <__mcmp>
 800e338:	2800      	cmp	r0, #0
 800e33a:	da6a      	bge.n	800e412 <_dtoa_r+0x92a>
 800e33c:	2300      	movs	r3, #0
 800e33e:	4659      	mov	r1, fp
 800e340:	220a      	movs	r2, #10
 800e342:	4628      	mov	r0, r5
 800e344:	f000 fa3a 	bl	800e7bc <__multadd>
 800e348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e34a:	4683      	mov	fp, r0
 800e34c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e350:	2b00      	cmp	r3, #0
 800e352:	f000 8194 	beq.w	800e67e <_dtoa_r+0xb96>
 800e356:	4631      	mov	r1, r6
 800e358:	2300      	movs	r3, #0
 800e35a:	220a      	movs	r2, #10
 800e35c:	4628      	mov	r0, r5
 800e35e:	f000 fa2d 	bl	800e7bc <__multadd>
 800e362:	f1b9 0f00 	cmp.w	r9, #0
 800e366:	4606      	mov	r6, r0
 800e368:	f300 8093 	bgt.w	800e492 <_dtoa_r+0x9aa>
 800e36c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e36e:	2b02      	cmp	r3, #2
 800e370:	dc57      	bgt.n	800e422 <_dtoa_r+0x93a>
 800e372:	e08e      	b.n	800e492 <_dtoa_r+0x9aa>
 800e374:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e376:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e37a:	e757      	b.n	800e22c <_dtoa_r+0x744>
 800e37c:	9b08      	ldr	r3, [sp, #32]
 800e37e:	1e5c      	subs	r4, r3, #1
 800e380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e382:	42a3      	cmp	r3, r4
 800e384:	bfb7      	itett	lt
 800e386:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e388:	1b1c      	subge	r4, r3, r4
 800e38a:	1ae2      	sublt	r2, r4, r3
 800e38c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e38e:	bfbe      	ittt	lt
 800e390:	940a      	strlt	r4, [sp, #40]	; 0x28
 800e392:	189b      	addlt	r3, r3, r2
 800e394:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e396:	9b08      	ldr	r3, [sp, #32]
 800e398:	bfb8      	it	lt
 800e39a:	2400      	movlt	r4, #0
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	bfbb      	ittet	lt
 800e3a0:	9b06      	ldrlt	r3, [sp, #24]
 800e3a2:	9a08      	ldrlt	r2, [sp, #32]
 800e3a4:	9f06      	ldrge	r7, [sp, #24]
 800e3a6:	1a9f      	sublt	r7, r3, r2
 800e3a8:	bfac      	ite	ge
 800e3aa:	9b08      	ldrge	r3, [sp, #32]
 800e3ac:	2300      	movlt	r3, #0
 800e3ae:	e73f      	b.n	800e230 <_dtoa_r+0x748>
 800e3b0:	3fe00000 	.word	0x3fe00000
 800e3b4:	40240000 	.word	0x40240000
 800e3b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e3ba:	9f06      	ldr	r7, [sp, #24]
 800e3bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800e3be:	e742      	b.n	800e246 <_dtoa_r+0x75e>
 800e3c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3c2:	e76b      	b.n	800e29c <_dtoa_r+0x7b4>
 800e3c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e3c6:	2b01      	cmp	r3, #1
 800e3c8:	dc19      	bgt.n	800e3fe <_dtoa_r+0x916>
 800e3ca:	9b04      	ldr	r3, [sp, #16]
 800e3cc:	b9bb      	cbnz	r3, 800e3fe <_dtoa_r+0x916>
 800e3ce:	9b05      	ldr	r3, [sp, #20]
 800e3d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3d4:	b99b      	cbnz	r3, 800e3fe <_dtoa_r+0x916>
 800e3d6:	9b05      	ldr	r3, [sp, #20]
 800e3d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e3dc:	0d1b      	lsrs	r3, r3, #20
 800e3de:	051b      	lsls	r3, r3, #20
 800e3e0:	b183      	cbz	r3, 800e404 <_dtoa_r+0x91c>
 800e3e2:	f04f 0801 	mov.w	r8, #1
 800e3e6:	9b06      	ldr	r3, [sp, #24]
 800e3e8:	3301      	adds	r3, #1
 800e3ea:	9306      	str	r3, [sp, #24]
 800e3ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3ee:	3301      	adds	r3, #1
 800e3f0:	9309      	str	r3, [sp, #36]	; 0x24
 800e3f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	f47f af6a 	bne.w	800e2ce <_dtoa_r+0x7e6>
 800e3fa:	2001      	movs	r0, #1
 800e3fc:	e76f      	b.n	800e2de <_dtoa_r+0x7f6>
 800e3fe:	f04f 0800 	mov.w	r8, #0
 800e402:	e7f6      	b.n	800e3f2 <_dtoa_r+0x90a>
 800e404:	4698      	mov	r8, r3
 800e406:	e7f4      	b.n	800e3f2 <_dtoa_r+0x90a>
 800e408:	f43f af7d 	beq.w	800e306 <_dtoa_r+0x81e>
 800e40c:	4618      	mov	r0, r3
 800e40e:	301c      	adds	r0, #28
 800e410:	e772      	b.n	800e2f8 <_dtoa_r+0x810>
 800e412:	9b08      	ldr	r3, [sp, #32]
 800e414:	2b00      	cmp	r3, #0
 800e416:	dc36      	bgt.n	800e486 <_dtoa_r+0x99e>
 800e418:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e41a:	2b02      	cmp	r3, #2
 800e41c:	dd33      	ble.n	800e486 <_dtoa_r+0x99e>
 800e41e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e422:	f1b9 0f00 	cmp.w	r9, #0
 800e426:	d10d      	bne.n	800e444 <_dtoa_r+0x95c>
 800e428:	4621      	mov	r1, r4
 800e42a:	464b      	mov	r3, r9
 800e42c:	2205      	movs	r2, #5
 800e42e:	4628      	mov	r0, r5
 800e430:	f000 f9c4 	bl	800e7bc <__multadd>
 800e434:	4601      	mov	r1, r0
 800e436:	4604      	mov	r4, r0
 800e438:	4658      	mov	r0, fp
 800e43a:	f000 fbdb 	bl	800ebf4 <__mcmp>
 800e43e:	2800      	cmp	r0, #0
 800e440:	f73f adb8 	bgt.w	800dfb4 <_dtoa_r+0x4cc>
 800e444:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e446:	9f03      	ldr	r7, [sp, #12]
 800e448:	ea6f 0a03 	mvn.w	sl, r3
 800e44c:	f04f 0800 	mov.w	r8, #0
 800e450:	4621      	mov	r1, r4
 800e452:	4628      	mov	r0, r5
 800e454:	f000 f990 	bl	800e778 <_Bfree>
 800e458:	2e00      	cmp	r6, #0
 800e45a:	f43f aea7 	beq.w	800e1ac <_dtoa_r+0x6c4>
 800e45e:	f1b8 0f00 	cmp.w	r8, #0
 800e462:	d005      	beq.n	800e470 <_dtoa_r+0x988>
 800e464:	45b0      	cmp	r8, r6
 800e466:	d003      	beq.n	800e470 <_dtoa_r+0x988>
 800e468:	4641      	mov	r1, r8
 800e46a:	4628      	mov	r0, r5
 800e46c:	f000 f984 	bl	800e778 <_Bfree>
 800e470:	4631      	mov	r1, r6
 800e472:	4628      	mov	r0, r5
 800e474:	f000 f980 	bl	800e778 <_Bfree>
 800e478:	e698      	b.n	800e1ac <_dtoa_r+0x6c4>
 800e47a:	2400      	movs	r4, #0
 800e47c:	4626      	mov	r6, r4
 800e47e:	e7e1      	b.n	800e444 <_dtoa_r+0x95c>
 800e480:	46c2      	mov	sl, r8
 800e482:	4626      	mov	r6, r4
 800e484:	e596      	b.n	800dfb4 <_dtoa_r+0x4cc>
 800e486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e488:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	f000 80fd 	beq.w	800e68c <_dtoa_r+0xba4>
 800e492:	2f00      	cmp	r7, #0
 800e494:	dd05      	ble.n	800e4a2 <_dtoa_r+0x9ba>
 800e496:	4631      	mov	r1, r6
 800e498:	463a      	mov	r2, r7
 800e49a:	4628      	mov	r0, r5
 800e49c:	f000 fb3a 	bl	800eb14 <__lshift>
 800e4a0:	4606      	mov	r6, r0
 800e4a2:	f1b8 0f00 	cmp.w	r8, #0
 800e4a6:	d05c      	beq.n	800e562 <_dtoa_r+0xa7a>
 800e4a8:	4628      	mov	r0, r5
 800e4aa:	6871      	ldr	r1, [r6, #4]
 800e4ac:	f000 f924 	bl	800e6f8 <_Balloc>
 800e4b0:	4607      	mov	r7, r0
 800e4b2:	b928      	cbnz	r0, 800e4c0 <_dtoa_r+0x9d8>
 800e4b4:	4602      	mov	r2, r0
 800e4b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e4ba:	4b7f      	ldr	r3, [pc, #508]	; (800e6b8 <_dtoa_r+0xbd0>)
 800e4bc:	f7ff bb28 	b.w	800db10 <_dtoa_r+0x28>
 800e4c0:	6932      	ldr	r2, [r6, #16]
 800e4c2:	f106 010c 	add.w	r1, r6, #12
 800e4c6:	3202      	adds	r2, #2
 800e4c8:	0092      	lsls	r2, r2, #2
 800e4ca:	300c      	adds	r0, #12
 800e4cc:	f7fe fdd4 	bl	800d078 <memcpy>
 800e4d0:	2201      	movs	r2, #1
 800e4d2:	4639      	mov	r1, r7
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	f000 fb1d 	bl	800eb14 <__lshift>
 800e4da:	46b0      	mov	r8, r6
 800e4dc:	4606      	mov	r6, r0
 800e4de:	9b03      	ldr	r3, [sp, #12]
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	9308      	str	r3, [sp, #32]
 800e4e4:	9b03      	ldr	r3, [sp, #12]
 800e4e6:	444b      	add	r3, r9
 800e4e8:	930a      	str	r3, [sp, #40]	; 0x28
 800e4ea:	9b04      	ldr	r3, [sp, #16]
 800e4ec:	f003 0301 	and.w	r3, r3, #1
 800e4f0:	9309      	str	r3, [sp, #36]	; 0x24
 800e4f2:	9b08      	ldr	r3, [sp, #32]
 800e4f4:	4621      	mov	r1, r4
 800e4f6:	3b01      	subs	r3, #1
 800e4f8:	4658      	mov	r0, fp
 800e4fa:	9304      	str	r3, [sp, #16]
 800e4fc:	f7ff fa65 	bl	800d9ca <quorem>
 800e500:	4603      	mov	r3, r0
 800e502:	4641      	mov	r1, r8
 800e504:	3330      	adds	r3, #48	; 0x30
 800e506:	9006      	str	r0, [sp, #24]
 800e508:	4658      	mov	r0, fp
 800e50a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e50c:	f000 fb72 	bl	800ebf4 <__mcmp>
 800e510:	4632      	mov	r2, r6
 800e512:	4681      	mov	r9, r0
 800e514:	4621      	mov	r1, r4
 800e516:	4628      	mov	r0, r5
 800e518:	f000 fb88 	bl	800ec2c <__mdiff>
 800e51c:	68c2      	ldr	r2, [r0, #12]
 800e51e:	4607      	mov	r7, r0
 800e520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e522:	bb02      	cbnz	r2, 800e566 <_dtoa_r+0xa7e>
 800e524:	4601      	mov	r1, r0
 800e526:	4658      	mov	r0, fp
 800e528:	f000 fb64 	bl	800ebf4 <__mcmp>
 800e52c:	4602      	mov	r2, r0
 800e52e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e530:	4639      	mov	r1, r7
 800e532:	4628      	mov	r0, r5
 800e534:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800e538:	f000 f91e 	bl	800e778 <_Bfree>
 800e53c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e53e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e540:	9f08      	ldr	r7, [sp, #32]
 800e542:	ea43 0102 	orr.w	r1, r3, r2
 800e546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e548:	430b      	orrs	r3, r1
 800e54a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e54c:	d10d      	bne.n	800e56a <_dtoa_r+0xa82>
 800e54e:	2b39      	cmp	r3, #57	; 0x39
 800e550:	d029      	beq.n	800e5a6 <_dtoa_r+0xabe>
 800e552:	f1b9 0f00 	cmp.w	r9, #0
 800e556:	dd01      	ble.n	800e55c <_dtoa_r+0xa74>
 800e558:	9b06      	ldr	r3, [sp, #24]
 800e55a:	3331      	adds	r3, #49	; 0x31
 800e55c:	9a04      	ldr	r2, [sp, #16]
 800e55e:	7013      	strb	r3, [r2, #0]
 800e560:	e776      	b.n	800e450 <_dtoa_r+0x968>
 800e562:	4630      	mov	r0, r6
 800e564:	e7b9      	b.n	800e4da <_dtoa_r+0x9f2>
 800e566:	2201      	movs	r2, #1
 800e568:	e7e2      	b.n	800e530 <_dtoa_r+0xa48>
 800e56a:	f1b9 0f00 	cmp.w	r9, #0
 800e56e:	db06      	blt.n	800e57e <_dtoa_r+0xa96>
 800e570:	9922      	ldr	r1, [sp, #136]	; 0x88
 800e572:	ea41 0909 	orr.w	r9, r1, r9
 800e576:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e578:	ea59 0101 	orrs.w	r1, r9, r1
 800e57c:	d120      	bne.n	800e5c0 <_dtoa_r+0xad8>
 800e57e:	2a00      	cmp	r2, #0
 800e580:	ddec      	ble.n	800e55c <_dtoa_r+0xa74>
 800e582:	4659      	mov	r1, fp
 800e584:	2201      	movs	r2, #1
 800e586:	4628      	mov	r0, r5
 800e588:	9308      	str	r3, [sp, #32]
 800e58a:	f000 fac3 	bl	800eb14 <__lshift>
 800e58e:	4621      	mov	r1, r4
 800e590:	4683      	mov	fp, r0
 800e592:	f000 fb2f 	bl	800ebf4 <__mcmp>
 800e596:	2800      	cmp	r0, #0
 800e598:	9b08      	ldr	r3, [sp, #32]
 800e59a:	dc02      	bgt.n	800e5a2 <_dtoa_r+0xaba>
 800e59c:	d1de      	bne.n	800e55c <_dtoa_r+0xa74>
 800e59e:	07da      	lsls	r2, r3, #31
 800e5a0:	d5dc      	bpl.n	800e55c <_dtoa_r+0xa74>
 800e5a2:	2b39      	cmp	r3, #57	; 0x39
 800e5a4:	d1d8      	bne.n	800e558 <_dtoa_r+0xa70>
 800e5a6:	2339      	movs	r3, #57	; 0x39
 800e5a8:	9a04      	ldr	r2, [sp, #16]
 800e5aa:	7013      	strb	r3, [r2, #0]
 800e5ac:	463b      	mov	r3, r7
 800e5ae:	461f      	mov	r7, r3
 800e5b0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800e5b4:	3b01      	subs	r3, #1
 800e5b6:	2a39      	cmp	r2, #57	; 0x39
 800e5b8:	d050      	beq.n	800e65c <_dtoa_r+0xb74>
 800e5ba:	3201      	adds	r2, #1
 800e5bc:	701a      	strb	r2, [r3, #0]
 800e5be:	e747      	b.n	800e450 <_dtoa_r+0x968>
 800e5c0:	2a00      	cmp	r2, #0
 800e5c2:	dd03      	ble.n	800e5cc <_dtoa_r+0xae4>
 800e5c4:	2b39      	cmp	r3, #57	; 0x39
 800e5c6:	d0ee      	beq.n	800e5a6 <_dtoa_r+0xabe>
 800e5c8:	3301      	adds	r3, #1
 800e5ca:	e7c7      	b.n	800e55c <_dtoa_r+0xa74>
 800e5cc:	9a08      	ldr	r2, [sp, #32]
 800e5ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e5d0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e5d4:	428a      	cmp	r2, r1
 800e5d6:	d02a      	beq.n	800e62e <_dtoa_r+0xb46>
 800e5d8:	4659      	mov	r1, fp
 800e5da:	2300      	movs	r3, #0
 800e5dc:	220a      	movs	r2, #10
 800e5de:	4628      	mov	r0, r5
 800e5e0:	f000 f8ec 	bl	800e7bc <__multadd>
 800e5e4:	45b0      	cmp	r8, r6
 800e5e6:	4683      	mov	fp, r0
 800e5e8:	f04f 0300 	mov.w	r3, #0
 800e5ec:	f04f 020a 	mov.w	r2, #10
 800e5f0:	4641      	mov	r1, r8
 800e5f2:	4628      	mov	r0, r5
 800e5f4:	d107      	bne.n	800e606 <_dtoa_r+0xb1e>
 800e5f6:	f000 f8e1 	bl	800e7bc <__multadd>
 800e5fa:	4680      	mov	r8, r0
 800e5fc:	4606      	mov	r6, r0
 800e5fe:	9b08      	ldr	r3, [sp, #32]
 800e600:	3301      	adds	r3, #1
 800e602:	9308      	str	r3, [sp, #32]
 800e604:	e775      	b.n	800e4f2 <_dtoa_r+0xa0a>
 800e606:	f000 f8d9 	bl	800e7bc <__multadd>
 800e60a:	4631      	mov	r1, r6
 800e60c:	4680      	mov	r8, r0
 800e60e:	2300      	movs	r3, #0
 800e610:	220a      	movs	r2, #10
 800e612:	4628      	mov	r0, r5
 800e614:	f000 f8d2 	bl	800e7bc <__multadd>
 800e618:	4606      	mov	r6, r0
 800e61a:	e7f0      	b.n	800e5fe <_dtoa_r+0xb16>
 800e61c:	f1b9 0f00 	cmp.w	r9, #0
 800e620:	bfcc      	ite	gt
 800e622:	464f      	movgt	r7, r9
 800e624:	2701      	movle	r7, #1
 800e626:	f04f 0800 	mov.w	r8, #0
 800e62a:	9a03      	ldr	r2, [sp, #12]
 800e62c:	4417      	add	r7, r2
 800e62e:	4659      	mov	r1, fp
 800e630:	2201      	movs	r2, #1
 800e632:	4628      	mov	r0, r5
 800e634:	9308      	str	r3, [sp, #32]
 800e636:	f000 fa6d 	bl	800eb14 <__lshift>
 800e63a:	4621      	mov	r1, r4
 800e63c:	4683      	mov	fp, r0
 800e63e:	f000 fad9 	bl	800ebf4 <__mcmp>
 800e642:	2800      	cmp	r0, #0
 800e644:	dcb2      	bgt.n	800e5ac <_dtoa_r+0xac4>
 800e646:	d102      	bne.n	800e64e <_dtoa_r+0xb66>
 800e648:	9b08      	ldr	r3, [sp, #32]
 800e64a:	07db      	lsls	r3, r3, #31
 800e64c:	d4ae      	bmi.n	800e5ac <_dtoa_r+0xac4>
 800e64e:	463b      	mov	r3, r7
 800e650:	461f      	mov	r7, r3
 800e652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e656:	2a30      	cmp	r2, #48	; 0x30
 800e658:	d0fa      	beq.n	800e650 <_dtoa_r+0xb68>
 800e65a:	e6f9      	b.n	800e450 <_dtoa_r+0x968>
 800e65c:	9a03      	ldr	r2, [sp, #12]
 800e65e:	429a      	cmp	r2, r3
 800e660:	d1a5      	bne.n	800e5ae <_dtoa_r+0xac6>
 800e662:	2331      	movs	r3, #49	; 0x31
 800e664:	f10a 0a01 	add.w	sl, sl, #1
 800e668:	e779      	b.n	800e55e <_dtoa_r+0xa76>
 800e66a:	4b14      	ldr	r3, [pc, #80]	; (800e6bc <_dtoa_r+0xbd4>)
 800e66c:	f7ff baa8 	b.w	800dbc0 <_dtoa_r+0xd8>
 800e670:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e672:	2b00      	cmp	r3, #0
 800e674:	f47f aa81 	bne.w	800db7a <_dtoa_r+0x92>
 800e678:	4b11      	ldr	r3, [pc, #68]	; (800e6c0 <_dtoa_r+0xbd8>)
 800e67a:	f7ff baa1 	b.w	800dbc0 <_dtoa_r+0xd8>
 800e67e:	f1b9 0f00 	cmp.w	r9, #0
 800e682:	dc03      	bgt.n	800e68c <_dtoa_r+0xba4>
 800e684:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e686:	2b02      	cmp	r3, #2
 800e688:	f73f aecb 	bgt.w	800e422 <_dtoa_r+0x93a>
 800e68c:	9f03      	ldr	r7, [sp, #12]
 800e68e:	4621      	mov	r1, r4
 800e690:	4658      	mov	r0, fp
 800e692:	f7ff f99a 	bl	800d9ca <quorem>
 800e696:	9a03      	ldr	r2, [sp, #12]
 800e698:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e69c:	f807 3b01 	strb.w	r3, [r7], #1
 800e6a0:	1aba      	subs	r2, r7, r2
 800e6a2:	4591      	cmp	r9, r2
 800e6a4:	ddba      	ble.n	800e61c <_dtoa_r+0xb34>
 800e6a6:	4659      	mov	r1, fp
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	220a      	movs	r2, #10
 800e6ac:	4628      	mov	r0, r5
 800e6ae:	f000 f885 	bl	800e7bc <__multadd>
 800e6b2:	4683      	mov	fp, r0
 800e6b4:	e7eb      	b.n	800e68e <_dtoa_r+0xba6>
 800e6b6:	bf00      	nop
 800e6b8:	0801068b 	.word	0x0801068b
 800e6bc:	080105e8 	.word	0x080105e8
 800e6c0:	0801060c 	.word	0x0801060c

0800e6c4 <_localeconv_r>:
 800e6c4:	4800      	ldr	r0, [pc, #0]	; (800e6c8 <_localeconv_r+0x4>)
 800e6c6:	4770      	bx	lr
 800e6c8:	200001c4 	.word	0x200001c4

0800e6cc <malloc>:
 800e6cc:	4b02      	ldr	r3, [pc, #8]	; (800e6d8 <malloc+0xc>)
 800e6ce:	4601      	mov	r1, r0
 800e6d0:	6818      	ldr	r0, [r3, #0]
 800e6d2:	f000 bc0f 	b.w	800eef4 <_malloc_r>
 800e6d6:	bf00      	nop
 800e6d8:	20000070 	.word	0x20000070

0800e6dc <memchr>:
 800e6dc:	4603      	mov	r3, r0
 800e6de:	b510      	push	{r4, lr}
 800e6e0:	b2c9      	uxtb	r1, r1
 800e6e2:	4402      	add	r2, r0
 800e6e4:	4293      	cmp	r3, r2
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	d101      	bne.n	800e6ee <memchr+0x12>
 800e6ea:	2000      	movs	r0, #0
 800e6ec:	e003      	b.n	800e6f6 <memchr+0x1a>
 800e6ee:	7804      	ldrb	r4, [r0, #0]
 800e6f0:	3301      	adds	r3, #1
 800e6f2:	428c      	cmp	r4, r1
 800e6f4:	d1f6      	bne.n	800e6e4 <memchr+0x8>
 800e6f6:	bd10      	pop	{r4, pc}

0800e6f8 <_Balloc>:
 800e6f8:	b570      	push	{r4, r5, r6, lr}
 800e6fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e6fc:	4604      	mov	r4, r0
 800e6fe:	460d      	mov	r5, r1
 800e700:	b976      	cbnz	r6, 800e720 <_Balloc+0x28>
 800e702:	2010      	movs	r0, #16
 800e704:	f7ff ffe2 	bl	800e6cc <malloc>
 800e708:	4602      	mov	r2, r0
 800e70a:	6260      	str	r0, [r4, #36]	; 0x24
 800e70c:	b920      	cbnz	r0, 800e718 <_Balloc+0x20>
 800e70e:	2166      	movs	r1, #102	; 0x66
 800e710:	4b17      	ldr	r3, [pc, #92]	; (800e770 <_Balloc+0x78>)
 800e712:	4818      	ldr	r0, [pc, #96]	; (800e774 <_Balloc+0x7c>)
 800e714:	f000 fdce 	bl	800f2b4 <__assert_func>
 800e718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e71c:	6006      	str	r6, [r0, #0]
 800e71e:	60c6      	str	r6, [r0, #12]
 800e720:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e722:	68f3      	ldr	r3, [r6, #12]
 800e724:	b183      	cbz	r3, 800e748 <_Balloc+0x50>
 800e726:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e728:	68db      	ldr	r3, [r3, #12]
 800e72a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e72e:	b9b8      	cbnz	r0, 800e760 <_Balloc+0x68>
 800e730:	2101      	movs	r1, #1
 800e732:	fa01 f605 	lsl.w	r6, r1, r5
 800e736:	1d72      	adds	r2, r6, #5
 800e738:	4620      	mov	r0, r4
 800e73a:	0092      	lsls	r2, r2, #2
 800e73c:	f000 fb5e 	bl	800edfc <_calloc_r>
 800e740:	b160      	cbz	r0, 800e75c <_Balloc+0x64>
 800e742:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e746:	e00e      	b.n	800e766 <_Balloc+0x6e>
 800e748:	2221      	movs	r2, #33	; 0x21
 800e74a:	2104      	movs	r1, #4
 800e74c:	4620      	mov	r0, r4
 800e74e:	f000 fb55 	bl	800edfc <_calloc_r>
 800e752:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e754:	60f0      	str	r0, [r6, #12]
 800e756:	68db      	ldr	r3, [r3, #12]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d1e4      	bne.n	800e726 <_Balloc+0x2e>
 800e75c:	2000      	movs	r0, #0
 800e75e:	bd70      	pop	{r4, r5, r6, pc}
 800e760:	6802      	ldr	r2, [r0, #0]
 800e762:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e766:	2300      	movs	r3, #0
 800e768:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e76c:	e7f7      	b.n	800e75e <_Balloc+0x66>
 800e76e:	bf00      	nop
 800e770:	08010619 	.word	0x08010619
 800e774:	0801069c 	.word	0x0801069c

0800e778 <_Bfree>:
 800e778:	b570      	push	{r4, r5, r6, lr}
 800e77a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e77c:	4605      	mov	r5, r0
 800e77e:	460c      	mov	r4, r1
 800e780:	b976      	cbnz	r6, 800e7a0 <_Bfree+0x28>
 800e782:	2010      	movs	r0, #16
 800e784:	f7ff ffa2 	bl	800e6cc <malloc>
 800e788:	4602      	mov	r2, r0
 800e78a:	6268      	str	r0, [r5, #36]	; 0x24
 800e78c:	b920      	cbnz	r0, 800e798 <_Bfree+0x20>
 800e78e:	218a      	movs	r1, #138	; 0x8a
 800e790:	4b08      	ldr	r3, [pc, #32]	; (800e7b4 <_Bfree+0x3c>)
 800e792:	4809      	ldr	r0, [pc, #36]	; (800e7b8 <_Bfree+0x40>)
 800e794:	f000 fd8e 	bl	800f2b4 <__assert_func>
 800e798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e79c:	6006      	str	r6, [r0, #0]
 800e79e:	60c6      	str	r6, [r0, #12]
 800e7a0:	b13c      	cbz	r4, 800e7b2 <_Bfree+0x3a>
 800e7a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e7a4:	6862      	ldr	r2, [r4, #4]
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7ac:	6021      	str	r1, [r4, #0]
 800e7ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7b2:	bd70      	pop	{r4, r5, r6, pc}
 800e7b4:	08010619 	.word	0x08010619
 800e7b8:	0801069c 	.word	0x0801069c

0800e7bc <__multadd>:
 800e7bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c0:	4607      	mov	r7, r0
 800e7c2:	460c      	mov	r4, r1
 800e7c4:	461e      	mov	r6, r3
 800e7c6:	2000      	movs	r0, #0
 800e7c8:	690d      	ldr	r5, [r1, #16]
 800e7ca:	f101 0c14 	add.w	ip, r1, #20
 800e7ce:	f8dc 3000 	ldr.w	r3, [ip]
 800e7d2:	3001      	adds	r0, #1
 800e7d4:	b299      	uxth	r1, r3
 800e7d6:	fb02 6101 	mla	r1, r2, r1, r6
 800e7da:	0c1e      	lsrs	r6, r3, #16
 800e7dc:	0c0b      	lsrs	r3, r1, #16
 800e7de:	fb02 3306 	mla	r3, r2, r6, r3
 800e7e2:	b289      	uxth	r1, r1
 800e7e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e7e8:	4285      	cmp	r5, r0
 800e7ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e7ee:	f84c 1b04 	str.w	r1, [ip], #4
 800e7f2:	dcec      	bgt.n	800e7ce <__multadd+0x12>
 800e7f4:	b30e      	cbz	r6, 800e83a <__multadd+0x7e>
 800e7f6:	68a3      	ldr	r3, [r4, #8]
 800e7f8:	42ab      	cmp	r3, r5
 800e7fa:	dc19      	bgt.n	800e830 <__multadd+0x74>
 800e7fc:	6861      	ldr	r1, [r4, #4]
 800e7fe:	4638      	mov	r0, r7
 800e800:	3101      	adds	r1, #1
 800e802:	f7ff ff79 	bl	800e6f8 <_Balloc>
 800e806:	4680      	mov	r8, r0
 800e808:	b928      	cbnz	r0, 800e816 <__multadd+0x5a>
 800e80a:	4602      	mov	r2, r0
 800e80c:	21b5      	movs	r1, #181	; 0xb5
 800e80e:	4b0c      	ldr	r3, [pc, #48]	; (800e840 <__multadd+0x84>)
 800e810:	480c      	ldr	r0, [pc, #48]	; (800e844 <__multadd+0x88>)
 800e812:	f000 fd4f 	bl	800f2b4 <__assert_func>
 800e816:	6922      	ldr	r2, [r4, #16]
 800e818:	f104 010c 	add.w	r1, r4, #12
 800e81c:	3202      	adds	r2, #2
 800e81e:	0092      	lsls	r2, r2, #2
 800e820:	300c      	adds	r0, #12
 800e822:	f7fe fc29 	bl	800d078 <memcpy>
 800e826:	4621      	mov	r1, r4
 800e828:	4638      	mov	r0, r7
 800e82a:	f7ff ffa5 	bl	800e778 <_Bfree>
 800e82e:	4644      	mov	r4, r8
 800e830:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e834:	3501      	adds	r5, #1
 800e836:	615e      	str	r6, [r3, #20]
 800e838:	6125      	str	r5, [r4, #16]
 800e83a:	4620      	mov	r0, r4
 800e83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e840:	0801068b 	.word	0x0801068b
 800e844:	0801069c 	.word	0x0801069c

0800e848 <__hi0bits>:
 800e848:	0c02      	lsrs	r2, r0, #16
 800e84a:	0412      	lsls	r2, r2, #16
 800e84c:	4603      	mov	r3, r0
 800e84e:	b9ca      	cbnz	r2, 800e884 <__hi0bits+0x3c>
 800e850:	0403      	lsls	r3, r0, #16
 800e852:	2010      	movs	r0, #16
 800e854:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e858:	bf04      	itt	eq
 800e85a:	021b      	lsleq	r3, r3, #8
 800e85c:	3008      	addeq	r0, #8
 800e85e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e862:	bf04      	itt	eq
 800e864:	011b      	lsleq	r3, r3, #4
 800e866:	3004      	addeq	r0, #4
 800e868:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e86c:	bf04      	itt	eq
 800e86e:	009b      	lsleq	r3, r3, #2
 800e870:	3002      	addeq	r0, #2
 800e872:	2b00      	cmp	r3, #0
 800e874:	db05      	blt.n	800e882 <__hi0bits+0x3a>
 800e876:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e87a:	f100 0001 	add.w	r0, r0, #1
 800e87e:	bf08      	it	eq
 800e880:	2020      	moveq	r0, #32
 800e882:	4770      	bx	lr
 800e884:	2000      	movs	r0, #0
 800e886:	e7e5      	b.n	800e854 <__hi0bits+0xc>

0800e888 <__lo0bits>:
 800e888:	6803      	ldr	r3, [r0, #0]
 800e88a:	4602      	mov	r2, r0
 800e88c:	f013 0007 	ands.w	r0, r3, #7
 800e890:	d00b      	beq.n	800e8aa <__lo0bits+0x22>
 800e892:	07d9      	lsls	r1, r3, #31
 800e894:	d421      	bmi.n	800e8da <__lo0bits+0x52>
 800e896:	0798      	lsls	r0, r3, #30
 800e898:	bf49      	itett	mi
 800e89a:	085b      	lsrmi	r3, r3, #1
 800e89c:	089b      	lsrpl	r3, r3, #2
 800e89e:	2001      	movmi	r0, #1
 800e8a0:	6013      	strmi	r3, [r2, #0]
 800e8a2:	bf5c      	itt	pl
 800e8a4:	2002      	movpl	r0, #2
 800e8a6:	6013      	strpl	r3, [r2, #0]
 800e8a8:	4770      	bx	lr
 800e8aa:	b299      	uxth	r1, r3
 800e8ac:	b909      	cbnz	r1, 800e8b2 <__lo0bits+0x2a>
 800e8ae:	2010      	movs	r0, #16
 800e8b0:	0c1b      	lsrs	r3, r3, #16
 800e8b2:	b2d9      	uxtb	r1, r3
 800e8b4:	b909      	cbnz	r1, 800e8ba <__lo0bits+0x32>
 800e8b6:	3008      	adds	r0, #8
 800e8b8:	0a1b      	lsrs	r3, r3, #8
 800e8ba:	0719      	lsls	r1, r3, #28
 800e8bc:	bf04      	itt	eq
 800e8be:	091b      	lsreq	r3, r3, #4
 800e8c0:	3004      	addeq	r0, #4
 800e8c2:	0799      	lsls	r1, r3, #30
 800e8c4:	bf04      	itt	eq
 800e8c6:	089b      	lsreq	r3, r3, #2
 800e8c8:	3002      	addeq	r0, #2
 800e8ca:	07d9      	lsls	r1, r3, #31
 800e8cc:	d403      	bmi.n	800e8d6 <__lo0bits+0x4e>
 800e8ce:	085b      	lsrs	r3, r3, #1
 800e8d0:	f100 0001 	add.w	r0, r0, #1
 800e8d4:	d003      	beq.n	800e8de <__lo0bits+0x56>
 800e8d6:	6013      	str	r3, [r2, #0]
 800e8d8:	4770      	bx	lr
 800e8da:	2000      	movs	r0, #0
 800e8dc:	4770      	bx	lr
 800e8de:	2020      	movs	r0, #32
 800e8e0:	4770      	bx	lr
	...

0800e8e4 <__i2b>:
 800e8e4:	b510      	push	{r4, lr}
 800e8e6:	460c      	mov	r4, r1
 800e8e8:	2101      	movs	r1, #1
 800e8ea:	f7ff ff05 	bl	800e6f8 <_Balloc>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	b928      	cbnz	r0, 800e8fe <__i2b+0x1a>
 800e8f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e8f6:	4b04      	ldr	r3, [pc, #16]	; (800e908 <__i2b+0x24>)
 800e8f8:	4804      	ldr	r0, [pc, #16]	; (800e90c <__i2b+0x28>)
 800e8fa:	f000 fcdb 	bl	800f2b4 <__assert_func>
 800e8fe:	2301      	movs	r3, #1
 800e900:	6144      	str	r4, [r0, #20]
 800e902:	6103      	str	r3, [r0, #16]
 800e904:	bd10      	pop	{r4, pc}
 800e906:	bf00      	nop
 800e908:	0801068b 	.word	0x0801068b
 800e90c:	0801069c 	.word	0x0801069c

0800e910 <__multiply>:
 800e910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e914:	4691      	mov	r9, r2
 800e916:	690a      	ldr	r2, [r1, #16]
 800e918:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e91c:	460c      	mov	r4, r1
 800e91e:	429a      	cmp	r2, r3
 800e920:	bfbe      	ittt	lt
 800e922:	460b      	movlt	r3, r1
 800e924:	464c      	movlt	r4, r9
 800e926:	4699      	movlt	r9, r3
 800e928:	6927      	ldr	r7, [r4, #16]
 800e92a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e92e:	68a3      	ldr	r3, [r4, #8]
 800e930:	6861      	ldr	r1, [r4, #4]
 800e932:	eb07 060a 	add.w	r6, r7, sl
 800e936:	42b3      	cmp	r3, r6
 800e938:	b085      	sub	sp, #20
 800e93a:	bfb8      	it	lt
 800e93c:	3101      	addlt	r1, #1
 800e93e:	f7ff fedb 	bl	800e6f8 <_Balloc>
 800e942:	b930      	cbnz	r0, 800e952 <__multiply+0x42>
 800e944:	4602      	mov	r2, r0
 800e946:	f240 115d 	movw	r1, #349	; 0x15d
 800e94a:	4b43      	ldr	r3, [pc, #268]	; (800ea58 <__multiply+0x148>)
 800e94c:	4843      	ldr	r0, [pc, #268]	; (800ea5c <__multiply+0x14c>)
 800e94e:	f000 fcb1 	bl	800f2b4 <__assert_func>
 800e952:	f100 0514 	add.w	r5, r0, #20
 800e956:	462b      	mov	r3, r5
 800e958:	2200      	movs	r2, #0
 800e95a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e95e:	4543      	cmp	r3, r8
 800e960:	d321      	bcc.n	800e9a6 <__multiply+0x96>
 800e962:	f104 0314 	add.w	r3, r4, #20
 800e966:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e96a:	f109 0314 	add.w	r3, r9, #20
 800e96e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e972:	9202      	str	r2, [sp, #8]
 800e974:	1b3a      	subs	r2, r7, r4
 800e976:	3a15      	subs	r2, #21
 800e978:	f022 0203 	bic.w	r2, r2, #3
 800e97c:	3204      	adds	r2, #4
 800e97e:	f104 0115 	add.w	r1, r4, #21
 800e982:	428f      	cmp	r7, r1
 800e984:	bf38      	it	cc
 800e986:	2204      	movcc	r2, #4
 800e988:	9201      	str	r2, [sp, #4]
 800e98a:	9a02      	ldr	r2, [sp, #8]
 800e98c:	9303      	str	r3, [sp, #12]
 800e98e:	429a      	cmp	r2, r3
 800e990:	d80c      	bhi.n	800e9ac <__multiply+0x9c>
 800e992:	2e00      	cmp	r6, #0
 800e994:	dd03      	ble.n	800e99e <__multiply+0x8e>
 800e996:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d059      	beq.n	800ea52 <__multiply+0x142>
 800e99e:	6106      	str	r6, [r0, #16]
 800e9a0:	b005      	add	sp, #20
 800e9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9a6:	f843 2b04 	str.w	r2, [r3], #4
 800e9aa:	e7d8      	b.n	800e95e <__multiply+0x4e>
 800e9ac:	f8b3 a000 	ldrh.w	sl, [r3]
 800e9b0:	f1ba 0f00 	cmp.w	sl, #0
 800e9b4:	d023      	beq.n	800e9fe <__multiply+0xee>
 800e9b6:	46a9      	mov	r9, r5
 800e9b8:	f04f 0c00 	mov.w	ip, #0
 800e9bc:	f104 0e14 	add.w	lr, r4, #20
 800e9c0:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e9c4:	f8d9 1000 	ldr.w	r1, [r9]
 800e9c8:	fa1f fb82 	uxth.w	fp, r2
 800e9cc:	b289      	uxth	r1, r1
 800e9ce:	fb0a 110b 	mla	r1, sl, fp, r1
 800e9d2:	4461      	add	r1, ip
 800e9d4:	f8d9 c000 	ldr.w	ip, [r9]
 800e9d8:	0c12      	lsrs	r2, r2, #16
 800e9da:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e9de:	fb0a c202 	mla	r2, sl, r2, ip
 800e9e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e9e6:	b289      	uxth	r1, r1
 800e9e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e9ec:	4577      	cmp	r7, lr
 800e9ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e9f2:	f849 1b04 	str.w	r1, [r9], #4
 800e9f6:	d8e3      	bhi.n	800e9c0 <__multiply+0xb0>
 800e9f8:	9a01      	ldr	r2, [sp, #4]
 800e9fa:	f845 c002 	str.w	ip, [r5, r2]
 800e9fe:	9a03      	ldr	r2, [sp, #12]
 800ea00:	3304      	adds	r3, #4
 800ea02:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ea06:	f1b9 0f00 	cmp.w	r9, #0
 800ea0a:	d020      	beq.n	800ea4e <__multiply+0x13e>
 800ea0c:	46ae      	mov	lr, r5
 800ea0e:	f04f 0a00 	mov.w	sl, #0
 800ea12:	6829      	ldr	r1, [r5, #0]
 800ea14:	f104 0c14 	add.w	ip, r4, #20
 800ea18:	f8bc b000 	ldrh.w	fp, [ip]
 800ea1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ea20:	b289      	uxth	r1, r1
 800ea22:	fb09 220b 	mla	r2, r9, fp, r2
 800ea26:	4492      	add	sl, r2
 800ea28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ea2c:	f84e 1b04 	str.w	r1, [lr], #4
 800ea30:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ea34:	f8be 1000 	ldrh.w	r1, [lr]
 800ea38:	0c12      	lsrs	r2, r2, #16
 800ea3a:	fb09 1102 	mla	r1, r9, r2, r1
 800ea3e:	4567      	cmp	r7, ip
 800ea40:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ea44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ea48:	d8e6      	bhi.n	800ea18 <__multiply+0x108>
 800ea4a:	9a01      	ldr	r2, [sp, #4]
 800ea4c:	50a9      	str	r1, [r5, r2]
 800ea4e:	3504      	adds	r5, #4
 800ea50:	e79b      	b.n	800e98a <__multiply+0x7a>
 800ea52:	3e01      	subs	r6, #1
 800ea54:	e79d      	b.n	800e992 <__multiply+0x82>
 800ea56:	bf00      	nop
 800ea58:	0801068b 	.word	0x0801068b
 800ea5c:	0801069c 	.word	0x0801069c

0800ea60 <__pow5mult>:
 800ea60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea64:	4615      	mov	r5, r2
 800ea66:	f012 0203 	ands.w	r2, r2, #3
 800ea6a:	4606      	mov	r6, r0
 800ea6c:	460f      	mov	r7, r1
 800ea6e:	d007      	beq.n	800ea80 <__pow5mult+0x20>
 800ea70:	4c25      	ldr	r4, [pc, #148]	; (800eb08 <__pow5mult+0xa8>)
 800ea72:	3a01      	subs	r2, #1
 800ea74:	2300      	movs	r3, #0
 800ea76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ea7a:	f7ff fe9f 	bl	800e7bc <__multadd>
 800ea7e:	4607      	mov	r7, r0
 800ea80:	10ad      	asrs	r5, r5, #2
 800ea82:	d03d      	beq.n	800eb00 <__pow5mult+0xa0>
 800ea84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ea86:	b97c      	cbnz	r4, 800eaa8 <__pow5mult+0x48>
 800ea88:	2010      	movs	r0, #16
 800ea8a:	f7ff fe1f 	bl	800e6cc <malloc>
 800ea8e:	4602      	mov	r2, r0
 800ea90:	6270      	str	r0, [r6, #36]	; 0x24
 800ea92:	b928      	cbnz	r0, 800eaa0 <__pow5mult+0x40>
 800ea94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ea98:	4b1c      	ldr	r3, [pc, #112]	; (800eb0c <__pow5mult+0xac>)
 800ea9a:	481d      	ldr	r0, [pc, #116]	; (800eb10 <__pow5mult+0xb0>)
 800ea9c:	f000 fc0a 	bl	800f2b4 <__assert_func>
 800eaa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eaa4:	6004      	str	r4, [r0, #0]
 800eaa6:	60c4      	str	r4, [r0, #12]
 800eaa8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eaac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eab0:	b94c      	cbnz	r4, 800eac6 <__pow5mult+0x66>
 800eab2:	f240 2171 	movw	r1, #625	; 0x271
 800eab6:	4630      	mov	r0, r6
 800eab8:	f7ff ff14 	bl	800e8e4 <__i2b>
 800eabc:	2300      	movs	r3, #0
 800eabe:	4604      	mov	r4, r0
 800eac0:	f8c8 0008 	str.w	r0, [r8, #8]
 800eac4:	6003      	str	r3, [r0, #0]
 800eac6:	f04f 0900 	mov.w	r9, #0
 800eaca:	07eb      	lsls	r3, r5, #31
 800eacc:	d50a      	bpl.n	800eae4 <__pow5mult+0x84>
 800eace:	4639      	mov	r1, r7
 800ead0:	4622      	mov	r2, r4
 800ead2:	4630      	mov	r0, r6
 800ead4:	f7ff ff1c 	bl	800e910 <__multiply>
 800ead8:	4680      	mov	r8, r0
 800eada:	4639      	mov	r1, r7
 800eadc:	4630      	mov	r0, r6
 800eade:	f7ff fe4b 	bl	800e778 <_Bfree>
 800eae2:	4647      	mov	r7, r8
 800eae4:	106d      	asrs	r5, r5, #1
 800eae6:	d00b      	beq.n	800eb00 <__pow5mult+0xa0>
 800eae8:	6820      	ldr	r0, [r4, #0]
 800eaea:	b938      	cbnz	r0, 800eafc <__pow5mult+0x9c>
 800eaec:	4622      	mov	r2, r4
 800eaee:	4621      	mov	r1, r4
 800eaf0:	4630      	mov	r0, r6
 800eaf2:	f7ff ff0d 	bl	800e910 <__multiply>
 800eaf6:	6020      	str	r0, [r4, #0]
 800eaf8:	f8c0 9000 	str.w	r9, [r0]
 800eafc:	4604      	mov	r4, r0
 800eafe:	e7e4      	b.n	800eaca <__pow5mult+0x6a>
 800eb00:	4638      	mov	r0, r7
 800eb02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb06:	bf00      	nop
 800eb08:	080107e8 	.word	0x080107e8
 800eb0c:	08010619 	.word	0x08010619
 800eb10:	0801069c 	.word	0x0801069c

0800eb14 <__lshift>:
 800eb14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb18:	460c      	mov	r4, r1
 800eb1a:	4607      	mov	r7, r0
 800eb1c:	4691      	mov	r9, r2
 800eb1e:	6923      	ldr	r3, [r4, #16]
 800eb20:	6849      	ldr	r1, [r1, #4]
 800eb22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb26:	68a3      	ldr	r3, [r4, #8]
 800eb28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb2c:	f108 0601 	add.w	r6, r8, #1
 800eb30:	42b3      	cmp	r3, r6
 800eb32:	db0b      	blt.n	800eb4c <__lshift+0x38>
 800eb34:	4638      	mov	r0, r7
 800eb36:	f7ff fddf 	bl	800e6f8 <_Balloc>
 800eb3a:	4605      	mov	r5, r0
 800eb3c:	b948      	cbnz	r0, 800eb52 <__lshift+0x3e>
 800eb3e:	4602      	mov	r2, r0
 800eb40:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eb44:	4b29      	ldr	r3, [pc, #164]	; (800ebec <__lshift+0xd8>)
 800eb46:	482a      	ldr	r0, [pc, #168]	; (800ebf0 <__lshift+0xdc>)
 800eb48:	f000 fbb4 	bl	800f2b4 <__assert_func>
 800eb4c:	3101      	adds	r1, #1
 800eb4e:	005b      	lsls	r3, r3, #1
 800eb50:	e7ee      	b.n	800eb30 <__lshift+0x1c>
 800eb52:	2300      	movs	r3, #0
 800eb54:	f100 0114 	add.w	r1, r0, #20
 800eb58:	f100 0210 	add.w	r2, r0, #16
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	4553      	cmp	r3, sl
 800eb60:	db37      	blt.n	800ebd2 <__lshift+0xbe>
 800eb62:	6920      	ldr	r0, [r4, #16]
 800eb64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eb68:	f104 0314 	add.w	r3, r4, #20
 800eb6c:	f019 091f 	ands.w	r9, r9, #31
 800eb70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eb74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800eb78:	d02f      	beq.n	800ebda <__lshift+0xc6>
 800eb7a:	468a      	mov	sl, r1
 800eb7c:	f04f 0c00 	mov.w	ip, #0
 800eb80:	f1c9 0e20 	rsb	lr, r9, #32
 800eb84:	681a      	ldr	r2, [r3, #0]
 800eb86:	fa02 f209 	lsl.w	r2, r2, r9
 800eb8a:	ea42 020c 	orr.w	r2, r2, ip
 800eb8e:	f84a 2b04 	str.w	r2, [sl], #4
 800eb92:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb96:	4298      	cmp	r0, r3
 800eb98:	fa22 fc0e 	lsr.w	ip, r2, lr
 800eb9c:	d8f2      	bhi.n	800eb84 <__lshift+0x70>
 800eb9e:	1b03      	subs	r3, r0, r4
 800eba0:	3b15      	subs	r3, #21
 800eba2:	f023 0303 	bic.w	r3, r3, #3
 800eba6:	3304      	adds	r3, #4
 800eba8:	f104 0215 	add.w	r2, r4, #21
 800ebac:	4290      	cmp	r0, r2
 800ebae:	bf38      	it	cc
 800ebb0:	2304      	movcc	r3, #4
 800ebb2:	f841 c003 	str.w	ip, [r1, r3]
 800ebb6:	f1bc 0f00 	cmp.w	ip, #0
 800ebba:	d001      	beq.n	800ebc0 <__lshift+0xac>
 800ebbc:	f108 0602 	add.w	r6, r8, #2
 800ebc0:	3e01      	subs	r6, #1
 800ebc2:	4638      	mov	r0, r7
 800ebc4:	4621      	mov	r1, r4
 800ebc6:	612e      	str	r6, [r5, #16]
 800ebc8:	f7ff fdd6 	bl	800e778 <_Bfree>
 800ebcc:	4628      	mov	r0, r5
 800ebce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	e7c1      	b.n	800eb5e <__lshift+0x4a>
 800ebda:	3904      	subs	r1, #4
 800ebdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebe0:	4298      	cmp	r0, r3
 800ebe2:	f841 2f04 	str.w	r2, [r1, #4]!
 800ebe6:	d8f9      	bhi.n	800ebdc <__lshift+0xc8>
 800ebe8:	e7ea      	b.n	800ebc0 <__lshift+0xac>
 800ebea:	bf00      	nop
 800ebec:	0801068b 	.word	0x0801068b
 800ebf0:	0801069c 	.word	0x0801069c

0800ebf4 <__mcmp>:
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	690a      	ldr	r2, [r1, #16]
 800ebf8:	6900      	ldr	r0, [r0, #16]
 800ebfa:	b530      	push	{r4, r5, lr}
 800ebfc:	1a80      	subs	r0, r0, r2
 800ebfe:	d10d      	bne.n	800ec1c <__mcmp+0x28>
 800ec00:	3314      	adds	r3, #20
 800ec02:	3114      	adds	r1, #20
 800ec04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ec08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ec0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec14:	4295      	cmp	r5, r2
 800ec16:	d002      	beq.n	800ec1e <__mcmp+0x2a>
 800ec18:	d304      	bcc.n	800ec24 <__mcmp+0x30>
 800ec1a:	2001      	movs	r0, #1
 800ec1c:	bd30      	pop	{r4, r5, pc}
 800ec1e:	42a3      	cmp	r3, r4
 800ec20:	d3f4      	bcc.n	800ec0c <__mcmp+0x18>
 800ec22:	e7fb      	b.n	800ec1c <__mcmp+0x28>
 800ec24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec28:	e7f8      	b.n	800ec1c <__mcmp+0x28>
	...

0800ec2c <__mdiff>:
 800ec2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec30:	460d      	mov	r5, r1
 800ec32:	4607      	mov	r7, r0
 800ec34:	4611      	mov	r1, r2
 800ec36:	4628      	mov	r0, r5
 800ec38:	4614      	mov	r4, r2
 800ec3a:	f7ff ffdb 	bl	800ebf4 <__mcmp>
 800ec3e:	1e06      	subs	r6, r0, #0
 800ec40:	d111      	bne.n	800ec66 <__mdiff+0x3a>
 800ec42:	4631      	mov	r1, r6
 800ec44:	4638      	mov	r0, r7
 800ec46:	f7ff fd57 	bl	800e6f8 <_Balloc>
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	b928      	cbnz	r0, 800ec5a <__mdiff+0x2e>
 800ec4e:	f240 2132 	movw	r1, #562	; 0x232
 800ec52:	4b3a      	ldr	r3, [pc, #232]	; (800ed3c <__mdiff+0x110>)
 800ec54:	483a      	ldr	r0, [pc, #232]	; (800ed40 <__mdiff+0x114>)
 800ec56:	f000 fb2d 	bl	800f2b4 <__assert_func>
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ec60:	4610      	mov	r0, r2
 800ec62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec66:	bfa4      	itt	ge
 800ec68:	4623      	movge	r3, r4
 800ec6a:	462c      	movge	r4, r5
 800ec6c:	4638      	mov	r0, r7
 800ec6e:	6861      	ldr	r1, [r4, #4]
 800ec70:	bfa6      	itte	ge
 800ec72:	461d      	movge	r5, r3
 800ec74:	2600      	movge	r6, #0
 800ec76:	2601      	movlt	r6, #1
 800ec78:	f7ff fd3e 	bl	800e6f8 <_Balloc>
 800ec7c:	4602      	mov	r2, r0
 800ec7e:	b918      	cbnz	r0, 800ec88 <__mdiff+0x5c>
 800ec80:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ec84:	4b2d      	ldr	r3, [pc, #180]	; (800ed3c <__mdiff+0x110>)
 800ec86:	e7e5      	b.n	800ec54 <__mdiff+0x28>
 800ec88:	f102 0814 	add.w	r8, r2, #20
 800ec8c:	46c2      	mov	sl, r8
 800ec8e:	f04f 0c00 	mov.w	ip, #0
 800ec92:	6927      	ldr	r7, [r4, #16]
 800ec94:	60c6      	str	r6, [r0, #12]
 800ec96:	692e      	ldr	r6, [r5, #16]
 800ec98:	f104 0014 	add.w	r0, r4, #20
 800ec9c:	f105 0914 	add.w	r9, r5, #20
 800eca0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800eca4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eca8:	3410      	adds	r4, #16
 800ecaa:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800ecae:	f859 3b04 	ldr.w	r3, [r9], #4
 800ecb2:	fa1f f18b 	uxth.w	r1, fp
 800ecb6:	448c      	add	ip, r1
 800ecb8:	b299      	uxth	r1, r3
 800ecba:	0c1b      	lsrs	r3, r3, #16
 800ecbc:	ebac 0101 	sub.w	r1, ip, r1
 800ecc0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ecc4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ecc8:	b289      	uxth	r1, r1
 800ecca:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ecce:	454e      	cmp	r6, r9
 800ecd0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ecd4:	f84a 3b04 	str.w	r3, [sl], #4
 800ecd8:	d8e7      	bhi.n	800ecaa <__mdiff+0x7e>
 800ecda:	1b73      	subs	r3, r6, r5
 800ecdc:	3b15      	subs	r3, #21
 800ecde:	f023 0303 	bic.w	r3, r3, #3
 800ece2:	3515      	adds	r5, #21
 800ece4:	3304      	adds	r3, #4
 800ece6:	42ae      	cmp	r6, r5
 800ece8:	bf38      	it	cc
 800ecea:	2304      	movcc	r3, #4
 800ecec:	4418      	add	r0, r3
 800ecee:	4443      	add	r3, r8
 800ecf0:	461e      	mov	r6, r3
 800ecf2:	4605      	mov	r5, r0
 800ecf4:	4575      	cmp	r5, lr
 800ecf6:	d30e      	bcc.n	800ed16 <__mdiff+0xea>
 800ecf8:	f10e 0103 	add.w	r1, lr, #3
 800ecfc:	1a09      	subs	r1, r1, r0
 800ecfe:	f021 0103 	bic.w	r1, r1, #3
 800ed02:	3803      	subs	r0, #3
 800ed04:	4586      	cmp	lr, r0
 800ed06:	bf38      	it	cc
 800ed08:	2100      	movcc	r1, #0
 800ed0a:	4419      	add	r1, r3
 800ed0c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ed10:	b18b      	cbz	r3, 800ed36 <__mdiff+0x10a>
 800ed12:	6117      	str	r7, [r2, #16]
 800ed14:	e7a4      	b.n	800ec60 <__mdiff+0x34>
 800ed16:	f855 8b04 	ldr.w	r8, [r5], #4
 800ed1a:	fa1f f188 	uxth.w	r1, r8
 800ed1e:	4461      	add	r1, ip
 800ed20:	140c      	asrs	r4, r1, #16
 800ed22:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ed26:	b289      	uxth	r1, r1
 800ed28:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ed2c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ed30:	f846 1b04 	str.w	r1, [r6], #4
 800ed34:	e7de      	b.n	800ecf4 <__mdiff+0xc8>
 800ed36:	3f01      	subs	r7, #1
 800ed38:	e7e8      	b.n	800ed0c <__mdiff+0xe0>
 800ed3a:	bf00      	nop
 800ed3c:	0801068b 	.word	0x0801068b
 800ed40:	0801069c 	.word	0x0801069c

0800ed44 <__d2b>:
 800ed44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ed48:	2101      	movs	r1, #1
 800ed4a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ed4e:	4690      	mov	r8, r2
 800ed50:	461d      	mov	r5, r3
 800ed52:	f7ff fcd1 	bl	800e6f8 <_Balloc>
 800ed56:	4604      	mov	r4, r0
 800ed58:	b930      	cbnz	r0, 800ed68 <__d2b+0x24>
 800ed5a:	4602      	mov	r2, r0
 800ed5c:	f240 310a 	movw	r1, #778	; 0x30a
 800ed60:	4b24      	ldr	r3, [pc, #144]	; (800edf4 <__d2b+0xb0>)
 800ed62:	4825      	ldr	r0, [pc, #148]	; (800edf8 <__d2b+0xb4>)
 800ed64:	f000 faa6 	bl	800f2b4 <__assert_func>
 800ed68:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ed6c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ed70:	bb2d      	cbnz	r5, 800edbe <__d2b+0x7a>
 800ed72:	9301      	str	r3, [sp, #4]
 800ed74:	f1b8 0300 	subs.w	r3, r8, #0
 800ed78:	d026      	beq.n	800edc8 <__d2b+0x84>
 800ed7a:	4668      	mov	r0, sp
 800ed7c:	9300      	str	r3, [sp, #0]
 800ed7e:	f7ff fd83 	bl	800e888 <__lo0bits>
 800ed82:	9900      	ldr	r1, [sp, #0]
 800ed84:	b1f0      	cbz	r0, 800edc4 <__d2b+0x80>
 800ed86:	9a01      	ldr	r2, [sp, #4]
 800ed88:	f1c0 0320 	rsb	r3, r0, #32
 800ed8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed90:	430b      	orrs	r3, r1
 800ed92:	40c2      	lsrs	r2, r0
 800ed94:	6163      	str	r3, [r4, #20]
 800ed96:	9201      	str	r2, [sp, #4]
 800ed98:	9b01      	ldr	r3, [sp, #4]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	bf14      	ite	ne
 800ed9e:	2102      	movne	r1, #2
 800eda0:	2101      	moveq	r1, #1
 800eda2:	61a3      	str	r3, [r4, #24]
 800eda4:	6121      	str	r1, [r4, #16]
 800eda6:	b1c5      	cbz	r5, 800edda <__d2b+0x96>
 800eda8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800edac:	4405      	add	r5, r0
 800edae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800edb2:	603d      	str	r5, [r7, #0]
 800edb4:	6030      	str	r0, [r6, #0]
 800edb6:	4620      	mov	r0, r4
 800edb8:	b002      	add	sp, #8
 800edba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800edc2:	e7d6      	b.n	800ed72 <__d2b+0x2e>
 800edc4:	6161      	str	r1, [r4, #20]
 800edc6:	e7e7      	b.n	800ed98 <__d2b+0x54>
 800edc8:	a801      	add	r0, sp, #4
 800edca:	f7ff fd5d 	bl	800e888 <__lo0bits>
 800edce:	2101      	movs	r1, #1
 800edd0:	9b01      	ldr	r3, [sp, #4]
 800edd2:	6121      	str	r1, [r4, #16]
 800edd4:	6163      	str	r3, [r4, #20]
 800edd6:	3020      	adds	r0, #32
 800edd8:	e7e5      	b.n	800eda6 <__d2b+0x62>
 800edda:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800edde:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ede2:	6038      	str	r0, [r7, #0]
 800ede4:	6918      	ldr	r0, [r3, #16]
 800ede6:	f7ff fd2f 	bl	800e848 <__hi0bits>
 800edea:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800edee:	6031      	str	r1, [r6, #0]
 800edf0:	e7e1      	b.n	800edb6 <__d2b+0x72>
 800edf2:	bf00      	nop
 800edf4:	0801068b 	.word	0x0801068b
 800edf8:	0801069c 	.word	0x0801069c

0800edfc <_calloc_r>:
 800edfc:	b570      	push	{r4, r5, r6, lr}
 800edfe:	fba1 5402 	umull	r5, r4, r1, r2
 800ee02:	b934      	cbnz	r4, 800ee12 <_calloc_r+0x16>
 800ee04:	4629      	mov	r1, r5
 800ee06:	f000 f875 	bl	800eef4 <_malloc_r>
 800ee0a:	4606      	mov	r6, r0
 800ee0c:	b928      	cbnz	r0, 800ee1a <_calloc_r+0x1e>
 800ee0e:	4630      	mov	r0, r6
 800ee10:	bd70      	pop	{r4, r5, r6, pc}
 800ee12:	220c      	movs	r2, #12
 800ee14:	2600      	movs	r6, #0
 800ee16:	6002      	str	r2, [r0, #0]
 800ee18:	e7f9      	b.n	800ee0e <_calloc_r+0x12>
 800ee1a:	462a      	mov	r2, r5
 800ee1c:	4621      	mov	r1, r4
 800ee1e:	f7fe f939 	bl	800d094 <memset>
 800ee22:	e7f4      	b.n	800ee0e <_calloc_r+0x12>

0800ee24 <_free_r>:
 800ee24:	b538      	push	{r3, r4, r5, lr}
 800ee26:	4605      	mov	r5, r0
 800ee28:	2900      	cmp	r1, #0
 800ee2a:	d040      	beq.n	800eeae <_free_r+0x8a>
 800ee2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee30:	1f0c      	subs	r4, r1, #4
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	bfb8      	it	lt
 800ee36:	18e4      	addlt	r4, r4, r3
 800ee38:	f000 fa98 	bl	800f36c <__malloc_lock>
 800ee3c:	4a1c      	ldr	r2, [pc, #112]	; (800eeb0 <_free_r+0x8c>)
 800ee3e:	6813      	ldr	r3, [r2, #0]
 800ee40:	b933      	cbnz	r3, 800ee50 <_free_r+0x2c>
 800ee42:	6063      	str	r3, [r4, #4]
 800ee44:	6014      	str	r4, [r2, #0]
 800ee46:	4628      	mov	r0, r5
 800ee48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee4c:	f000 ba94 	b.w	800f378 <__malloc_unlock>
 800ee50:	42a3      	cmp	r3, r4
 800ee52:	d908      	bls.n	800ee66 <_free_r+0x42>
 800ee54:	6820      	ldr	r0, [r4, #0]
 800ee56:	1821      	adds	r1, r4, r0
 800ee58:	428b      	cmp	r3, r1
 800ee5a:	bf01      	itttt	eq
 800ee5c:	6819      	ldreq	r1, [r3, #0]
 800ee5e:	685b      	ldreq	r3, [r3, #4]
 800ee60:	1809      	addeq	r1, r1, r0
 800ee62:	6021      	streq	r1, [r4, #0]
 800ee64:	e7ed      	b.n	800ee42 <_free_r+0x1e>
 800ee66:	461a      	mov	r2, r3
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	b10b      	cbz	r3, 800ee70 <_free_r+0x4c>
 800ee6c:	42a3      	cmp	r3, r4
 800ee6e:	d9fa      	bls.n	800ee66 <_free_r+0x42>
 800ee70:	6811      	ldr	r1, [r2, #0]
 800ee72:	1850      	adds	r0, r2, r1
 800ee74:	42a0      	cmp	r0, r4
 800ee76:	d10b      	bne.n	800ee90 <_free_r+0x6c>
 800ee78:	6820      	ldr	r0, [r4, #0]
 800ee7a:	4401      	add	r1, r0
 800ee7c:	1850      	adds	r0, r2, r1
 800ee7e:	4283      	cmp	r3, r0
 800ee80:	6011      	str	r1, [r2, #0]
 800ee82:	d1e0      	bne.n	800ee46 <_free_r+0x22>
 800ee84:	6818      	ldr	r0, [r3, #0]
 800ee86:	685b      	ldr	r3, [r3, #4]
 800ee88:	4401      	add	r1, r0
 800ee8a:	6011      	str	r1, [r2, #0]
 800ee8c:	6053      	str	r3, [r2, #4]
 800ee8e:	e7da      	b.n	800ee46 <_free_r+0x22>
 800ee90:	d902      	bls.n	800ee98 <_free_r+0x74>
 800ee92:	230c      	movs	r3, #12
 800ee94:	602b      	str	r3, [r5, #0]
 800ee96:	e7d6      	b.n	800ee46 <_free_r+0x22>
 800ee98:	6820      	ldr	r0, [r4, #0]
 800ee9a:	1821      	adds	r1, r4, r0
 800ee9c:	428b      	cmp	r3, r1
 800ee9e:	bf01      	itttt	eq
 800eea0:	6819      	ldreq	r1, [r3, #0]
 800eea2:	685b      	ldreq	r3, [r3, #4]
 800eea4:	1809      	addeq	r1, r1, r0
 800eea6:	6021      	streq	r1, [r4, #0]
 800eea8:	6063      	str	r3, [r4, #4]
 800eeaa:	6054      	str	r4, [r2, #4]
 800eeac:	e7cb      	b.n	800ee46 <_free_r+0x22>
 800eeae:	bd38      	pop	{r3, r4, r5, pc}
 800eeb0:	20000284 	.word	0x20000284

0800eeb4 <sbrk_aligned>:
 800eeb4:	b570      	push	{r4, r5, r6, lr}
 800eeb6:	4e0e      	ldr	r6, [pc, #56]	; (800eef0 <sbrk_aligned+0x3c>)
 800eeb8:	460c      	mov	r4, r1
 800eeba:	6831      	ldr	r1, [r6, #0]
 800eebc:	4605      	mov	r5, r0
 800eebe:	b911      	cbnz	r1, 800eec6 <sbrk_aligned+0x12>
 800eec0:	f000 f9e8 	bl	800f294 <_sbrk_r>
 800eec4:	6030      	str	r0, [r6, #0]
 800eec6:	4621      	mov	r1, r4
 800eec8:	4628      	mov	r0, r5
 800eeca:	f000 f9e3 	bl	800f294 <_sbrk_r>
 800eece:	1c43      	adds	r3, r0, #1
 800eed0:	d00a      	beq.n	800eee8 <sbrk_aligned+0x34>
 800eed2:	1cc4      	adds	r4, r0, #3
 800eed4:	f024 0403 	bic.w	r4, r4, #3
 800eed8:	42a0      	cmp	r0, r4
 800eeda:	d007      	beq.n	800eeec <sbrk_aligned+0x38>
 800eedc:	1a21      	subs	r1, r4, r0
 800eede:	4628      	mov	r0, r5
 800eee0:	f000 f9d8 	bl	800f294 <_sbrk_r>
 800eee4:	3001      	adds	r0, #1
 800eee6:	d101      	bne.n	800eeec <sbrk_aligned+0x38>
 800eee8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800eeec:	4620      	mov	r0, r4
 800eeee:	bd70      	pop	{r4, r5, r6, pc}
 800eef0:	20000288 	.word	0x20000288

0800eef4 <_malloc_r>:
 800eef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eef8:	1ccd      	adds	r5, r1, #3
 800eefa:	f025 0503 	bic.w	r5, r5, #3
 800eefe:	3508      	adds	r5, #8
 800ef00:	2d0c      	cmp	r5, #12
 800ef02:	bf38      	it	cc
 800ef04:	250c      	movcc	r5, #12
 800ef06:	2d00      	cmp	r5, #0
 800ef08:	4607      	mov	r7, r0
 800ef0a:	db01      	blt.n	800ef10 <_malloc_r+0x1c>
 800ef0c:	42a9      	cmp	r1, r5
 800ef0e:	d905      	bls.n	800ef1c <_malloc_r+0x28>
 800ef10:	230c      	movs	r3, #12
 800ef12:	2600      	movs	r6, #0
 800ef14:	603b      	str	r3, [r7, #0]
 800ef16:	4630      	mov	r0, r6
 800ef18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef1c:	4e2e      	ldr	r6, [pc, #184]	; (800efd8 <_malloc_r+0xe4>)
 800ef1e:	f000 fa25 	bl	800f36c <__malloc_lock>
 800ef22:	6833      	ldr	r3, [r6, #0]
 800ef24:	461c      	mov	r4, r3
 800ef26:	bb34      	cbnz	r4, 800ef76 <_malloc_r+0x82>
 800ef28:	4629      	mov	r1, r5
 800ef2a:	4638      	mov	r0, r7
 800ef2c:	f7ff ffc2 	bl	800eeb4 <sbrk_aligned>
 800ef30:	1c43      	adds	r3, r0, #1
 800ef32:	4604      	mov	r4, r0
 800ef34:	d14d      	bne.n	800efd2 <_malloc_r+0xde>
 800ef36:	6834      	ldr	r4, [r6, #0]
 800ef38:	4626      	mov	r6, r4
 800ef3a:	2e00      	cmp	r6, #0
 800ef3c:	d140      	bne.n	800efc0 <_malloc_r+0xcc>
 800ef3e:	6823      	ldr	r3, [r4, #0]
 800ef40:	4631      	mov	r1, r6
 800ef42:	4638      	mov	r0, r7
 800ef44:	eb04 0803 	add.w	r8, r4, r3
 800ef48:	f000 f9a4 	bl	800f294 <_sbrk_r>
 800ef4c:	4580      	cmp	r8, r0
 800ef4e:	d13a      	bne.n	800efc6 <_malloc_r+0xd2>
 800ef50:	6821      	ldr	r1, [r4, #0]
 800ef52:	3503      	adds	r5, #3
 800ef54:	1a6d      	subs	r5, r5, r1
 800ef56:	f025 0503 	bic.w	r5, r5, #3
 800ef5a:	3508      	adds	r5, #8
 800ef5c:	2d0c      	cmp	r5, #12
 800ef5e:	bf38      	it	cc
 800ef60:	250c      	movcc	r5, #12
 800ef62:	4638      	mov	r0, r7
 800ef64:	4629      	mov	r1, r5
 800ef66:	f7ff ffa5 	bl	800eeb4 <sbrk_aligned>
 800ef6a:	3001      	adds	r0, #1
 800ef6c:	d02b      	beq.n	800efc6 <_malloc_r+0xd2>
 800ef6e:	6823      	ldr	r3, [r4, #0]
 800ef70:	442b      	add	r3, r5
 800ef72:	6023      	str	r3, [r4, #0]
 800ef74:	e00e      	b.n	800ef94 <_malloc_r+0xa0>
 800ef76:	6822      	ldr	r2, [r4, #0]
 800ef78:	1b52      	subs	r2, r2, r5
 800ef7a:	d41e      	bmi.n	800efba <_malloc_r+0xc6>
 800ef7c:	2a0b      	cmp	r2, #11
 800ef7e:	d916      	bls.n	800efae <_malloc_r+0xba>
 800ef80:	1961      	adds	r1, r4, r5
 800ef82:	42a3      	cmp	r3, r4
 800ef84:	6025      	str	r5, [r4, #0]
 800ef86:	bf18      	it	ne
 800ef88:	6059      	strne	r1, [r3, #4]
 800ef8a:	6863      	ldr	r3, [r4, #4]
 800ef8c:	bf08      	it	eq
 800ef8e:	6031      	streq	r1, [r6, #0]
 800ef90:	5162      	str	r2, [r4, r5]
 800ef92:	604b      	str	r3, [r1, #4]
 800ef94:	4638      	mov	r0, r7
 800ef96:	f104 060b 	add.w	r6, r4, #11
 800ef9a:	f000 f9ed 	bl	800f378 <__malloc_unlock>
 800ef9e:	f026 0607 	bic.w	r6, r6, #7
 800efa2:	1d23      	adds	r3, r4, #4
 800efa4:	1af2      	subs	r2, r6, r3
 800efa6:	d0b6      	beq.n	800ef16 <_malloc_r+0x22>
 800efa8:	1b9b      	subs	r3, r3, r6
 800efaa:	50a3      	str	r3, [r4, r2]
 800efac:	e7b3      	b.n	800ef16 <_malloc_r+0x22>
 800efae:	6862      	ldr	r2, [r4, #4]
 800efb0:	42a3      	cmp	r3, r4
 800efb2:	bf0c      	ite	eq
 800efb4:	6032      	streq	r2, [r6, #0]
 800efb6:	605a      	strne	r2, [r3, #4]
 800efb8:	e7ec      	b.n	800ef94 <_malloc_r+0xa0>
 800efba:	4623      	mov	r3, r4
 800efbc:	6864      	ldr	r4, [r4, #4]
 800efbe:	e7b2      	b.n	800ef26 <_malloc_r+0x32>
 800efc0:	4634      	mov	r4, r6
 800efc2:	6876      	ldr	r6, [r6, #4]
 800efc4:	e7b9      	b.n	800ef3a <_malloc_r+0x46>
 800efc6:	230c      	movs	r3, #12
 800efc8:	4638      	mov	r0, r7
 800efca:	603b      	str	r3, [r7, #0]
 800efcc:	f000 f9d4 	bl	800f378 <__malloc_unlock>
 800efd0:	e7a1      	b.n	800ef16 <_malloc_r+0x22>
 800efd2:	6025      	str	r5, [r4, #0]
 800efd4:	e7de      	b.n	800ef94 <_malloc_r+0xa0>
 800efd6:	bf00      	nop
 800efd8:	20000284 	.word	0x20000284

0800efdc <__ssputs_r>:
 800efdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efe0:	688e      	ldr	r6, [r1, #8]
 800efe2:	4682      	mov	sl, r0
 800efe4:	429e      	cmp	r6, r3
 800efe6:	460c      	mov	r4, r1
 800efe8:	4690      	mov	r8, r2
 800efea:	461f      	mov	r7, r3
 800efec:	d838      	bhi.n	800f060 <__ssputs_r+0x84>
 800efee:	898a      	ldrh	r2, [r1, #12]
 800eff0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eff4:	d032      	beq.n	800f05c <__ssputs_r+0x80>
 800eff6:	6825      	ldr	r5, [r4, #0]
 800eff8:	6909      	ldr	r1, [r1, #16]
 800effa:	3301      	adds	r3, #1
 800effc:	eba5 0901 	sub.w	r9, r5, r1
 800f000:	6965      	ldr	r5, [r4, #20]
 800f002:	444b      	add	r3, r9
 800f004:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f008:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f00c:	106d      	asrs	r5, r5, #1
 800f00e:	429d      	cmp	r5, r3
 800f010:	bf38      	it	cc
 800f012:	461d      	movcc	r5, r3
 800f014:	0553      	lsls	r3, r2, #21
 800f016:	d531      	bpl.n	800f07c <__ssputs_r+0xa0>
 800f018:	4629      	mov	r1, r5
 800f01a:	f7ff ff6b 	bl	800eef4 <_malloc_r>
 800f01e:	4606      	mov	r6, r0
 800f020:	b950      	cbnz	r0, 800f038 <__ssputs_r+0x5c>
 800f022:	230c      	movs	r3, #12
 800f024:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f028:	f8ca 3000 	str.w	r3, [sl]
 800f02c:	89a3      	ldrh	r3, [r4, #12]
 800f02e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f032:	81a3      	strh	r3, [r4, #12]
 800f034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f038:	464a      	mov	r2, r9
 800f03a:	6921      	ldr	r1, [r4, #16]
 800f03c:	f7fe f81c 	bl	800d078 <memcpy>
 800f040:	89a3      	ldrh	r3, [r4, #12]
 800f042:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f046:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f04a:	81a3      	strh	r3, [r4, #12]
 800f04c:	6126      	str	r6, [r4, #16]
 800f04e:	444e      	add	r6, r9
 800f050:	6026      	str	r6, [r4, #0]
 800f052:	463e      	mov	r6, r7
 800f054:	6165      	str	r5, [r4, #20]
 800f056:	eba5 0509 	sub.w	r5, r5, r9
 800f05a:	60a5      	str	r5, [r4, #8]
 800f05c:	42be      	cmp	r6, r7
 800f05e:	d900      	bls.n	800f062 <__ssputs_r+0x86>
 800f060:	463e      	mov	r6, r7
 800f062:	4632      	mov	r2, r6
 800f064:	4641      	mov	r1, r8
 800f066:	6820      	ldr	r0, [r4, #0]
 800f068:	f000 f966 	bl	800f338 <memmove>
 800f06c:	68a3      	ldr	r3, [r4, #8]
 800f06e:	2000      	movs	r0, #0
 800f070:	1b9b      	subs	r3, r3, r6
 800f072:	60a3      	str	r3, [r4, #8]
 800f074:	6823      	ldr	r3, [r4, #0]
 800f076:	4433      	add	r3, r6
 800f078:	6023      	str	r3, [r4, #0]
 800f07a:	e7db      	b.n	800f034 <__ssputs_r+0x58>
 800f07c:	462a      	mov	r2, r5
 800f07e:	f000 f981 	bl	800f384 <_realloc_r>
 800f082:	4606      	mov	r6, r0
 800f084:	2800      	cmp	r0, #0
 800f086:	d1e1      	bne.n	800f04c <__ssputs_r+0x70>
 800f088:	4650      	mov	r0, sl
 800f08a:	6921      	ldr	r1, [r4, #16]
 800f08c:	f7ff feca 	bl	800ee24 <_free_r>
 800f090:	e7c7      	b.n	800f022 <__ssputs_r+0x46>
	...

0800f094 <_svfiprintf_r>:
 800f094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f098:	4698      	mov	r8, r3
 800f09a:	898b      	ldrh	r3, [r1, #12]
 800f09c:	4607      	mov	r7, r0
 800f09e:	061b      	lsls	r3, r3, #24
 800f0a0:	460d      	mov	r5, r1
 800f0a2:	4614      	mov	r4, r2
 800f0a4:	b09d      	sub	sp, #116	; 0x74
 800f0a6:	d50e      	bpl.n	800f0c6 <_svfiprintf_r+0x32>
 800f0a8:	690b      	ldr	r3, [r1, #16]
 800f0aa:	b963      	cbnz	r3, 800f0c6 <_svfiprintf_r+0x32>
 800f0ac:	2140      	movs	r1, #64	; 0x40
 800f0ae:	f7ff ff21 	bl	800eef4 <_malloc_r>
 800f0b2:	6028      	str	r0, [r5, #0]
 800f0b4:	6128      	str	r0, [r5, #16]
 800f0b6:	b920      	cbnz	r0, 800f0c2 <_svfiprintf_r+0x2e>
 800f0b8:	230c      	movs	r3, #12
 800f0ba:	603b      	str	r3, [r7, #0]
 800f0bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f0c0:	e0d1      	b.n	800f266 <_svfiprintf_r+0x1d2>
 800f0c2:	2340      	movs	r3, #64	; 0x40
 800f0c4:	616b      	str	r3, [r5, #20]
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	9309      	str	r3, [sp, #36]	; 0x24
 800f0ca:	2320      	movs	r3, #32
 800f0cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f0d0:	2330      	movs	r3, #48	; 0x30
 800f0d2:	f04f 0901 	mov.w	r9, #1
 800f0d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0da:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f280 <_svfiprintf_r+0x1ec>
 800f0de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f0e2:	4623      	mov	r3, r4
 800f0e4:	469a      	mov	sl, r3
 800f0e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0ea:	b10a      	cbz	r2, 800f0f0 <_svfiprintf_r+0x5c>
 800f0ec:	2a25      	cmp	r2, #37	; 0x25
 800f0ee:	d1f9      	bne.n	800f0e4 <_svfiprintf_r+0x50>
 800f0f0:	ebba 0b04 	subs.w	fp, sl, r4
 800f0f4:	d00b      	beq.n	800f10e <_svfiprintf_r+0x7a>
 800f0f6:	465b      	mov	r3, fp
 800f0f8:	4622      	mov	r2, r4
 800f0fa:	4629      	mov	r1, r5
 800f0fc:	4638      	mov	r0, r7
 800f0fe:	f7ff ff6d 	bl	800efdc <__ssputs_r>
 800f102:	3001      	adds	r0, #1
 800f104:	f000 80aa 	beq.w	800f25c <_svfiprintf_r+0x1c8>
 800f108:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f10a:	445a      	add	r2, fp
 800f10c:	9209      	str	r2, [sp, #36]	; 0x24
 800f10e:	f89a 3000 	ldrb.w	r3, [sl]
 800f112:	2b00      	cmp	r3, #0
 800f114:	f000 80a2 	beq.w	800f25c <_svfiprintf_r+0x1c8>
 800f118:	2300      	movs	r3, #0
 800f11a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f11e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f122:	f10a 0a01 	add.w	sl, sl, #1
 800f126:	9304      	str	r3, [sp, #16]
 800f128:	9307      	str	r3, [sp, #28]
 800f12a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f12e:	931a      	str	r3, [sp, #104]	; 0x68
 800f130:	4654      	mov	r4, sl
 800f132:	2205      	movs	r2, #5
 800f134:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f138:	4851      	ldr	r0, [pc, #324]	; (800f280 <_svfiprintf_r+0x1ec>)
 800f13a:	f7ff facf 	bl	800e6dc <memchr>
 800f13e:	9a04      	ldr	r2, [sp, #16]
 800f140:	b9d8      	cbnz	r0, 800f17a <_svfiprintf_r+0xe6>
 800f142:	06d0      	lsls	r0, r2, #27
 800f144:	bf44      	itt	mi
 800f146:	2320      	movmi	r3, #32
 800f148:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f14c:	0711      	lsls	r1, r2, #28
 800f14e:	bf44      	itt	mi
 800f150:	232b      	movmi	r3, #43	; 0x2b
 800f152:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f156:	f89a 3000 	ldrb.w	r3, [sl]
 800f15a:	2b2a      	cmp	r3, #42	; 0x2a
 800f15c:	d015      	beq.n	800f18a <_svfiprintf_r+0xf6>
 800f15e:	4654      	mov	r4, sl
 800f160:	2000      	movs	r0, #0
 800f162:	f04f 0c0a 	mov.w	ip, #10
 800f166:	9a07      	ldr	r2, [sp, #28]
 800f168:	4621      	mov	r1, r4
 800f16a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f16e:	3b30      	subs	r3, #48	; 0x30
 800f170:	2b09      	cmp	r3, #9
 800f172:	d94e      	bls.n	800f212 <_svfiprintf_r+0x17e>
 800f174:	b1b0      	cbz	r0, 800f1a4 <_svfiprintf_r+0x110>
 800f176:	9207      	str	r2, [sp, #28]
 800f178:	e014      	b.n	800f1a4 <_svfiprintf_r+0x110>
 800f17a:	eba0 0308 	sub.w	r3, r0, r8
 800f17e:	fa09 f303 	lsl.w	r3, r9, r3
 800f182:	4313      	orrs	r3, r2
 800f184:	46a2      	mov	sl, r4
 800f186:	9304      	str	r3, [sp, #16]
 800f188:	e7d2      	b.n	800f130 <_svfiprintf_r+0x9c>
 800f18a:	9b03      	ldr	r3, [sp, #12]
 800f18c:	1d19      	adds	r1, r3, #4
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	9103      	str	r1, [sp, #12]
 800f192:	2b00      	cmp	r3, #0
 800f194:	bfbb      	ittet	lt
 800f196:	425b      	neglt	r3, r3
 800f198:	f042 0202 	orrlt.w	r2, r2, #2
 800f19c:	9307      	strge	r3, [sp, #28]
 800f19e:	9307      	strlt	r3, [sp, #28]
 800f1a0:	bfb8      	it	lt
 800f1a2:	9204      	strlt	r2, [sp, #16]
 800f1a4:	7823      	ldrb	r3, [r4, #0]
 800f1a6:	2b2e      	cmp	r3, #46	; 0x2e
 800f1a8:	d10c      	bne.n	800f1c4 <_svfiprintf_r+0x130>
 800f1aa:	7863      	ldrb	r3, [r4, #1]
 800f1ac:	2b2a      	cmp	r3, #42	; 0x2a
 800f1ae:	d135      	bne.n	800f21c <_svfiprintf_r+0x188>
 800f1b0:	9b03      	ldr	r3, [sp, #12]
 800f1b2:	3402      	adds	r4, #2
 800f1b4:	1d1a      	adds	r2, r3, #4
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	9203      	str	r2, [sp, #12]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	bfb8      	it	lt
 800f1be:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f1c2:	9305      	str	r3, [sp, #20]
 800f1c4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800f284 <_svfiprintf_r+0x1f0>
 800f1c8:	2203      	movs	r2, #3
 800f1ca:	4650      	mov	r0, sl
 800f1cc:	7821      	ldrb	r1, [r4, #0]
 800f1ce:	f7ff fa85 	bl	800e6dc <memchr>
 800f1d2:	b140      	cbz	r0, 800f1e6 <_svfiprintf_r+0x152>
 800f1d4:	2340      	movs	r3, #64	; 0x40
 800f1d6:	eba0 000a 	sub.w	r0, r0, sl
 800f1da:	fa03 f000 	lsl.w	r0, r3, r0
 800f1de:	9b04      	ldr	r3, [sp, #16]
 800f1e0:	3401      	adds	r4, #1
 800f1e2:	4303      	orrs	r3, r0
 800f1e4:	9304      	str	r3, [sp, #16]
 800f1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1ea:	2206      	movs	r2, #6
 800f1ec:	4826      	ldr	r0, [pc, #152]	; (800f288 <_svfiprintf_r+0x1f4>)
 800f1ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f1f2:	f7ff fa73 	bl	800e6dc <memchr>
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	d038      	beq.n	800f26c <_svfiprintf_r+0x1d8>
 800f1fa:	4b24      	ldr	r3, [pc, #144]	; (800f28c <_svfiprintf_r+0x1f8>)
 800f1fc:	bb1b      	cbnz	r3, 800f246 <_svfiprintf_r+0x1b2>
 800f1fe:	9b03      	ldr	r3, [sp, #12]
 800f200:	3307      	adds	r3, #7
 800f202:	f023 0307 	bic.w	r3, r3, #7
 800f206:	3308      	adds	r3, #8
 800f208:	9303      	str	r3, [sp, #12]
 800f20a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f20c:	4433      	add	r3, r6
 800f20e:	9309      	str	r3, [sp, #36]	; 0x24
 800f210:	e767      	b.n	800f0e2 <_svfiprintf_r+0x4e>
 800f212:	460c      	mov	r4, r1
 800f214:	2001      	movs	r0, #1
 800f216:	fb0c 3202 	mla	r2, ip, r2, r3
 800f21a:	e7a5      	b.n	800f168 <_svfiprintf_r+0xd4>
 800f21c:	2300      	movs	r3, #0
 800f21e:	f04f 0c0a 	mov.w	ip, #10
 800f222:	4619      	mov	r1, r3
 800f224:	3401      	adds	r4, #1
 800f226:	9305      	str	r3, [sp, #20]
 800f228:	4620      	mov	r0, r4
 800f22a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f22e:	3a30      	subs	r2, #48	; 0x30
 800f230:	2a09      	cmp	r2, #9
 800f232:	d903      	bls.n	800f23c <_svfiprintf_r+0x1a8>
 800f234:	2b00      	cmp	r3, #0
 800f236:	d0c5      	beq.n	800f1c4 <_svfiprintf_r+0x130>
 800f238:	9105      	str	r1, [sp, #20]
 800f23a:	e7c3      	b.n	800f1c4 <_svfiprintf_r+0x130>
 800f23c:	4604      	mov	r4, r0
 800f23e:	2301      	movs	r3, #1
 800f240:	fb0c 2101 	mla	r1, ip, r1, r2
 800f244:	e7f0      	b.n	800f228 <_svfiprintf_r+0x194>
 800f246:	ab03      	add	r3, sp, #12
 800f248:	9300      	str	r3, [sp, #0]
 800f24a:	462a      	mov	r2, r5
 800f24c:	4638      	mov	r0, r7
 800f24e:	4b10      	ldr	r3, [pc, #64]	; (800f290 <_svfiprintf_r+0x1fc>)
 800f250:	a904      	add	r1, sp, #16
 800f252:	f7fd ffc5 	bl	800d1e0 <_printf_float>
 800f256:	1c42      	adds	r2, r0, #1
 800f258:	4606      	mov	r6, r0
 800f25a:	d1d6      	bne.n	800f20a <_svfiprintf_r+0x176>
 800f25c:	89ab      	ldrh	r3, [r5, #12]
 800f25e:	065b      	lsls	r3, r3, #25
 800f260:	f53f af2c 	bmi.w	800f0bc <_svfiprintf_r+0x28>
 800f264:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f266:	b01d      	add	sp, #116	; 0x74
 800f268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f26c:	ab03      	add	r3, sp, #12
 800f26e:	9300      	str	r3, [sp, #0]
 800f270:	462a      	mov	r2, r5
 800f272:	4638      	mov	r0, r7
 800f274:	4b06      	ldr	r3, [pc, #24]	; (800f290 <_svfiprintf_r+0x1fc>)
 800f276:	a904      	add	r1, sp, #16
 800f278:	f7fe fa4e 	bl	800d718 <_printf_i>
 800f27c:	e7eb      	b.n	800f256 <_svfiprintf_r+0x1c2>
 800f27e:	bf00      	nop
 800f280:	080107f4 	.word	0x080107f4
 800f284:	080107fa 	.word	0x080107fa
 800f288:	080107fe 	.word	0x080107fe
 800f28c:	0800d1e1 	.word	0x0800d1e1
 800f290:	0800efdd 	.word	0x0800efdd

0800f294 <_sbrk_r>:
 800f294:	b538      	push	{r3, r4, r5, lr}
 800f296:	2300      	movs	r3, #0
 800f298:	4d05      	ldr	r5, [pc, #20]	; (800f2b0 <_sbrk_r+0x1c>)
 800f29a:	4604      	mov	r4, r0
 800f29c:	4608      	mov	r0, r1
 800f29e:	602b      	str	r3, [r5, #0]
 800f2a0:	f7f3 fbdc 	bl	8002a5c <_sbrk>
 800f2a4:	1c43      	adds	r3, r0, #1
 800f2a6:	d102      	bne.n	800f2ae <_sbrk_r+0x1a>
 800f2a8:	682b      	ldr	r3, [r5, #0]
 800f2aa:	b103      	cbz	r3, 800f2ae <_sbrk_r+0x1a>
 800f2ac:	6023      	str	r3, [r4, #0]
 800f2ae:	bd38      	pop	{r3, r4, r5, pc}
 800f2b0:	2000028c 	.word	0x2000028c

0800f2b4 <__assert_func>:
 800f2b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f2b6:	4614      	mov	r4, r2
 800f2b8:	461a      	mov	r2, r3
 800f2ba:	4b09      	ldr	r3, [pc, #36]	; (800f2e0 <__assert_func+0x2c>)
 800f2bc:	4605      	mov	r5, r0
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	68d8      	ldr	r0, [r3, #12]
 800f2c2:	b14c      	cbz	r4, 800f2d8 <__assert_func+0x24>
 800f2c4:	4b07      	ldr	r3, [pc, #28]	; (800f2e4 <__assert_func+0x30>)
 800f2c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f2ca:	9100      	str	r1, [sp, #0]
 800f2cc:	462b      	mov	r3, r5
 800f2ce:	4906      	ldr	r1, [pc, #24]	; (800f2e8 <__assert_func+0x34>)
 800f2d0:	f000 f80e 	bl	800f2f0 <fiprintf>
 800f2d4:	f000 faaa 	bl	800f82c <abort>
 800f2d8:	4b04      	ldr	r3, [pc, #16]	; (800f2ec <__assert_func+0x38>)
 800f2da:	461c      	mov	r4, r3
 800f2dc:	e7f3      	b.n	800f2c6 <__assert_func+0x12>
 800f2de:	bf00      	nop
 800f2e0:	20000070 	.word	0x20000070
 800f2e4:	08010805 	.word	0x08010805
 800f2e8:	08010812 	.word	0x08010812
 800f2ec:	08010840 	.word	0x08010840

0800f2f0 <fiprintf>:
 800f2f0:	b40e      	push	{r1, r2, r3}
 800f2f2:	b503      	push	{r0, r1, lr}
 800f2f4:	4601      	mov	r1, r0
 800f2f6:	ab03      	add	r3, sp, #12
 800f2f8:	4805      	ldr	r0, [pc, #20]	; (800f310 <fiprintf+0x20>)
 800f2fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2fe:	6800      	ldr	r0, [r0, #0]
 800f300:	9301      	str	r3, [sp, #4]
 800f302:	f000 f895 	bl	800f430 <_vfiprintf_r>
 800f306:	b002      	add	sp, #8
 800f308:	f85d eb04 	ldr.w	lr, [sp], #4
 800f30c:	b003      	add	sp, #12
 800f30e:	4770      	bx	lr
 800f310:	20000070 	.word	0x20000070

0800f314 <__ascii_mbtowc>:
 800f314:	b082      	sub	sp, #8
 800f316:	b901      	cbnz	r1, 800f31a <__ascii_mbtowc+0x6>
 800f318:	a901      	add	r1, sp, #4
 800f31a:	b142      	cbz	r2, 800f32e <__ascii_mbtowc+0x1a>
 800f31c:	b14b      	cbz	r3, 800f332 <__ascii_mbtowc+0x1e>
 800f31e:	7813      	ldrb	r3, [r2, #0]
 800f320:	600b      	str	r3, [r1, #0]
 800f322:	7812      	ldrb	r2, [r2, #0]
 800f324:	1e10      	subs	r0, r2, #0
 800f326:	bf18      	it	ne
 800f328:	2001      	movne	r0, #1
 800f32a:	b002      	add	sp, #8
 800f32c:	4770      	bx	lr
 800f32e:	4610      	mov	r0, r2
 800f330:	e7fb      	b.n	800f32a <__ascii_mbtowc+0x16>
 800f332:	f06f 0001 	mvn.w	r0, #1
 800f336:	e7f8      	b.n	800f32a <__ascii_mbtowc+0x16>

0800f338 <memmove>:
 800f338:	4288      	cmp	r0, r1
 800f33a:	b510      	push	{r4, lr}
 800f33c:	eb01 0402 	add.w	r4, r1, r2
 800f340:	d902      	bls.n	800f348 <memmove+0x10>
 800f342:	4284      	cmp	r4, r0
 800f344:	4623      	mov	r3, r4
 800f346:	d807      	bhi.n	800f358 <memmove+0x20>
 800f348:	1e43      	subs	r3, r0, #1
 800f34a:	42a1      	cmp	r1, r4
 800f34c:	d008      	beq.n	800f360 <memmove+0x28>
 800f34e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f352:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f356:	e7f8      	b.n	800f34a <memmove+0x12>
 800f358:	4601      	mov	r1, r0
 800f35a:	4402      	add	r2, r0
 800f35c:	428a      	cmp	r2, r1
 800f35e:	d100      	bne.n	800f362 <memmove+0x2a>
 800f360:	bd10      	pop	{r4, pc}
 800f362:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f366:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f36a:	e7f7      	b.n	800f35c <memmove+0x24>

0800f36c <__malloc_lock>:
 800f36c:	4801      	ldr	r0, [pc, #4]	; (800f374 <__malloc_lock+0x8>)
 800f36e:	f000 bc19 	b.w	800fba4 <__retarget_lock_acquire_recursive>
 800f372:	bf00      	nop
 800f374:	20000290 	.word	0x20000290

0800f378 <__malloc_unlock>:
 800f378:	4801      	ldr	r0, [pc, #4]	; (800f380 <__malloc_unlock+0x8>)
 800f37a:	f000 bc14 	b.w	800fba6 <__retarget_lock_release_recursive>
 800f37e:	bf00      	nop
 800f380:	20000290 	.word	0x20000290

0800f384 <_realloc_r>:
 800f384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f388:	4680      	mov	r8, r0
 800f38a:	4614      	mov	r4, r2
 800f38c:	460e      	mov	r6, r1
 800f38e:	b921      	cbnz	r1, 800f39a <_realloc_r+0x16>
 800f390:	4611      	mov	r1, r2
 800f392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f396:	f7ff bdad 	b.w	800eef4 <_malloc_r>
 800f39a:	b92a      	cbnz	r2, 800f3a8 <_realloc_r+0x24>
 800f39c:	f7ff fd42 	bl	800ee24 <_free_r>
 800f3a0:	4625      	mov	r5, r4
 800f3a2:	4628      	mov	r0, r5
 800f3a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3a8:	f000 fc64 	bl	800fc74 <_malloc_usable_size_r>
 800f3ac:	4284      	cmp	r4, r0
 800f3ae:	4607      	mov	r7, r0
 800f3b0:	d802      	bhi.n	800f3b8 <_realloc_r+0x34>
 800f3b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f3b6:	d812      	bhi.n	800f3de <_realloc_r+0x5a>
 800f3b8:	4621      	mov	r1, r4
 800f3ba:	4640      	mov	r0, r8
 800f3bc:	f7ff fd9a 	bl	800eef4 <_malloc_r>
 800f3c0:	4605      	mov	r5, r0
 800f3c2:	2800      	cmp	r0, #0
 800f3c4:	d0ed      	beq.n	800f3a2 <_realloc_r+0x1e>
 800f3c6:	42bc      	cmp	r4, r7
 800f3c8:	4622      	mov	r2, r4
 800f3ca:	4631      	mov	r1, r6
 800f3cc:	bf28      	it	cs
 800f3ce:	463a      	movcs	r2, r7
 800f3d0:	f7fd fe52 	bl	800d078 <memcpy>
 800f3d4:	4631      	mov	r1, r6
 800f3d6:	4640      	mov	r0, r8
 800f3d8:	f7ff fd24 	bl	800ee24 <_free_r>
 800f3dc:	e7e1      	b.n	800f3a2 <_realloc_r+0x1e>
 800f3de:	4635      	mov	r5, r6
 800f3e0:	e7df      	b.n	800f3a2 <_realloc_r+0x1e>

0800f3e2 <__sfputc_r>:
 800f3e2:	6893      	ldr	r3, [r2, #8]
 800f3e4:	b410      	push	{r4}
 800f3e6:	3b01      	subs	r3, #1
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	6093      	str	r3, [r2, #8]
 800f3ec:	da07      	bge.n	800f3fe <__sfputc_r+0x1c>
 800f3ee:	6994      	ldr	r4, [r2, #24]
 800f3f0:	42a3      	cmp	r3, r4
 800f3f2:	db01      	blt.n	800f3f8 <__sfputc_r+0x16>
 800f3f4:	290a      	cmp	r1, #10
 800f3f6:	d102      	bne.n	800f3fe <__sfputc_r+0x1c>
 800f3f8:	bc10      	pop	{r4}
 800f3fa:	f000 b949 	b.w	800f690 <__swbuf_r>
 800f3fe:	6813      	ldr	r3, [r2, #0]
 800f400:	1c58      	adds	r0, r3, #1
 800f402:	6010      	str	r0, [r2, #0]
 800f404:	7019      	strb	r1, [r3, #0]
 800f406:	4608      	mov	r0, r1
 800f408:	bc10      	pop	{r4}
 800f40a:	4770      	bx	lr

0800f40c <__sfputs_r>:
 800f40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f40e:	4606      	mov	r6, r0
 800f410:	460f      	mov	r7, r1
 800f412:	4614      	mov	r4, r2
 800f414:	18d5      	adds	r5, r2, r3
 800f416:	42ac      	cmp	r4, r5
 800f418:	d101      	bne.n	800f41e <__sfputs_r+0x12>
 800f41a:	2000      	movs	r0, #0
 800f41c:	e007      	b.n	800f42e <__sfputs_r+0x22>
 800f41e:	463a      	mov	r2, r7
 800f420:	4630      	mov	r0, r6
 800f422:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f426:	f7ff ffdc 	bl	800f3e2 <__sfputc_r>
 800f42a:	1c43      	adds	r3, r0, #1
 800f42c:	d1f3      	bne.n	800f416 <__sfputs_r+0xa>
 800f42e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f430 <_vfiprintf_r>:
 800f430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f434:	460d      	mov	r5, r1
 800f436:	4614      	mov	r4, r2
 800f438:	4698      	mov	r8, r3
 800f43a:	4606      	mov	r6, r0
 800f43c:	b09d      	sub	sp, #116	; 0x74
 800f43e:	b118      	cbz	r0, 800f448 <_vfiprintf_r+0x18>
 800f440:	6983      	ldr	r3, [r0, #24]
 800f442:	b90b      	cbnz	r3, 800f448 <_vfiprintf_r+0x18>
 800f444:	f000 fb10 	bl	800fa68 <__sinit>
 800f448:	4b89      	ldr	r3, [pc, #548]	; (800f670 <_vfiprintf_r+0x240>)
 800f44a:	429d      	cmp	r5, r3
 800f44c:	d11b      	bne.n	800f486 <_vfiprintf_r+0x56>
 800f44e:	6875      	ldr	r5, [r6, #4]
 800f450:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f452:	07d9      	lsls	r1, r3, #31
 800f454:	d405      	bmi.n	800f462 <_vfiprintf_r+0x32>
 800f456:	89ab      	ldrh	r3, [r5, #12]
 800f458:	059a      	lsls	r2, r3, #22
 800f45a:	d402      	bmi.n	800f462 <_vfiprintf_r+0x32>
 800f45c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f45e:	f000 fba1 	bl	800fba4 <__retarget_lock_acquire_recursive>
 800f462:	89ab      	ldrh	r3, [r5, #12]
 800f464:	071b      	lsls	r3, r3, #28
 800f466:	d501      	bpl.n	800f46c <_vfiprintf_r+0x3c>
 800f468:	692b      	ldr	r3, [r5, #16]
 800f46a:	b9eb      	cbnz	r3, 800f4a8 <_vfiprintf_r+0x78>
 800f46c:	4629      	mov	r1, r5
 800f46e:	4630      	mov	r0, r6
 800f470:	f000 f96e 	bl	800f750 <__swsetup_r>
 800f474:	b1c0      	cbz	r0, 800f4a8 <_vfiprintf_r+0x78>
 800f476:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f478:	07dc      	lsls	r4, r3, #31
 800f47a:	d50e      	bpl.n	800f49a <_vfiprintf_r+0x6a>
 800f47c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f480:	b01d      	add	sp, #116	; 0x74
 800f482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f486:	4b7b      	ldr	r3, [pc, #492]	; (800f674 <_vfiprintf_r+0x244>)
 800f488:	429d      	cmp	r5, r3
 800f48a:	d101      	bne.n	800f490 <_vfiprintf_r+0x60>
 800f48c:	68b5      	ldr	r5, [r6, #8]
 800f48e:	e7df      	b.n	800f450 <_vfiprintf_r+0x20>
 800f490:	4b79      	ldr	r3, [pc, #484]	; (800f678 <_vfiprintf_r+0x248>)
 800f492:	429d      	cmp	r5, r3
 800f494:	bf08      	it	eq
 800f496:	68f5      	ldreq	r5, [r6, #12]
 800f498:	e7da      	b.n	800f450 <_vfiprintf_r+0x20>
 800f49a:	89ab      	ldrh	r3, [r5, #12]
 800f49c:	0598      	lsls	r0, r3, #22
 800f49e:	d4ed      	bmi.n	800f47c <_vfiprintf_r+0x4c>
 800f4a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4a2:	f000 fb80 	bl	800fba6 <__retarget_lock_release_recursive>
 800f4a6:	e7e9      	b.n	800f47c <_vfiprintf_r+0x4c>
 800f4a8:	2300      	movs	r3, #0
 800f4aa:	9309      	str	r3, [sp, #36]	; 0x24
 800f4ac:	2320      	movs	r3, #32
 800f4ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f4b2:	2330      	movs	r3, #48	; 0x30
 800f4b4:	f04f 0901 	mov.w	r9, #1
 800f4b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f4bc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f67c <_vfiprintf_r+0x24c>
 800f4c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f4c4:	4623      	mov	r3, r4
 800f4c6:	469a      	mov	sl, r3
 800f4c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4cc:	b10a      	cbz	r2, 800f4d2 <_vfiprintf_r+0xa2>
 800f4ce:	2a25      	cmp	r2, #37	; 0x25
 800f4d0:	d1f9      	bne.n	800f4c6 <_vfiprintf_r+0x96>
 800f4d2:	ebba 0b04 	subs.w	fp, sl, r4
 800f4d6:	d00b      	beq.n	800f4f0 <_vfiprintf_r+0xc0>
 800f4d8:	465b      	mov	r3, fp
 800f4da:	4622      	mov	r2, r4
 800f4dc:	4629      	mov	r1, r5
 800f4de:	4630      	mov	r0, r6
 800f4e0:	f7ff ff94 	bl	800f40c <__sfputs_r>
 800f4e4:	3001      	adds	r0, #1
 800f4e6:	f000 80aa 	beq.w	800f63e <_vfiprintf_r+0x20e>
 800f4ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4ec:	445a      	add	r2, fp
 800f4ee:	9209      	str	r2, [sp, #36]	; 0x24
 800f4f0:	f89a 3000 	ldrb.w	r3, [sl]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	f000 80a2 	beq.w	800f63e <_vfiprintf_r+0x20e>
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f500:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f504:	f10a 0a01 	add.w	sl, sl, #1
 800f508:	9304      	str	r3, [sp, #16]
 800f50a:	9307      	str	r3, [sp, #28]
 800f50c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f510:	931a      	str	r3, [sp, #104]	; 0x68
 800f512:	4654      	mov	r4, sl
 800f514:	2205      	movs	r2, #5
 800f516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f51a:	4858      	ldr	r0, [pc, #352]	; (800f67c <_vfiprintf_r+0x24c>)
 800f51c:	f7ff f8de 	bl	800e6dc <memchr>
 800f520:	9a04      	ldr	r2, [sp, #16]
 800f522:	b9d8      	cbnz	r0, 800f55c <_vfiprintf_r+0x12c>
 800f524:	06d1      	lsls	r1, r2, #27
 800f526:	bf44      	itt	mi
 800f528:	2320      	movmi	r3, #32
 800f52a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f52e:	0713      	lsls	r3, r2, #28
 800f530:	bf44      	itt	mi
 800f532:	232b      	movmi	r3, #43	; 0x2b
 800f534:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f538:	f89a 3000 	ldrb.w	r3, [sl]
 800f53c:	2b2a      	cmp	r3, #42	; 0x2a
 800f53e:	d015      	beq.n	800f56c <_vfiprintf_r+0x13c>
 800f540:	4654      	mov	r4, sl
 800f542:	2000      	movs	r0, #0
 800f544:	f04f 0c0a 	mov.w	ip, #10
 800f548:	9a07      	ldr	r2, [sp, #28]
 800f54a:	4621      	mov	r1, r4
 800f54c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f550:	3b30      	subs	r3, #48	; 0x30
 800f552:	2b09      	cmp	r3, #9
 800f554:	d94e      	bls.n	800f5f4 <_vfiprintf_r+0x1c4>
 800f556:	b1b0      	cbz	r0, 800f586 <_vfiprintf_r+0x156>
 800f558:	9207      	str	r2, [sp, #28]
 800f55a:	e014      	b.n	800f586 <_vfiprintf_r+0x156>
 800f55c:	eba0 0308 	sub.w	r3, r0, r8
 800f560:	fa09 f303 	lsl.w	r3, r9, r3
 800f564:	4313      	orrs	r3, r2
 800f566:	46a2      	mov	sl, r4
 800f568:	9304      	str	r3, [sp, #16]
 800f56a:	e7d2      	b.n	800f512 <_vfiprintf_r+0xe2>
 800f56c:	9b03      	ldr	r3, [sp, #12]
 800f56e:	1d19      	adds	r1, r3, #4
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	9103      	str	r1, [sp, #12]
 800f574:	2b00      	cmp	r3, #0
 800f576:	bfbb      	ittet	lt
 800f578:	425b      	neglt	r3, r3
 800f57a:	f042 0202 	orrlt.w	r2, r2, #2
 800f57e:	9307      	strge	r3, [sp, #28]
 800f580:	9307      	strlt	r3, [sp, #28]
 800f582:	bfb8      	it	lt
 800f584:	9204      	strlt	r2, [sp, #16]
 800f586:	7823      	ldrb	r3, [r4, #0]
 800f588:	2b2e      	cmp	r3, #46	; 0x2e
 800f58a:	d10c      	bne.n	800f5a6 <_vfiprintf_r+0x176>
 800f58c:	7863      	ldrb	r3, [r4, #1]
 800f58e:	2b2a      	cmp	r3, #42	; 0x2a
 800f590:	d135      	bne.n	800f5fe <_vfiprintf_r+0x1ce>
 800f592:	9b03      	ldr	r3, [sp, #12]
 800f594:	3402      	adds	r4, #2
 800f596:	1d1a      	adds	r2, r3, #4
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	9203      	str	r2, [sp, #12]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	bfb8      	it	lt
 800f5a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f5a4:	9305      	str	r3, [sp, #20]
 800f5a6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800f680 <_vfiprintf_r+0x250>
 800f5aa:	2203      	movs	r2, #3
 800f5ac:	4650      	mov	r0, sl
 800f5ae:	7821      	ldrb	r1, [r4, #0]
 800f5b0:	f7ff f894 	bl	800e6dc <memchr>
 800f5b4:	b140      	cbz	r0, 800f5c8 <_vfiprintf_r+0x198>
 800f5b6:	2340      	movs	r3, #64	; 0x40
 800f5b8:	eba0 000a 	sub.w	r0, r0, sl
 800f5bc:	fa03 f000 	lsl.w	r0, r3, r0
 800f5c0:	9b04      	ldr	r3, [sp, #16]
 800f5c2:	3401      	adds	r4, #1
 800f5c4:	4303      	orrs	r3, r0
 800f5c6:	9304      	str	r3, [sp, #16]
 800f5c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5cc:	2206      	movs	r2, #6
 800f5ce:	482d      	ldr	r0, [pc, #180]	; (800f684 <_vfiprintf_r+0x254>)
 800f5d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f5d4:	f7ff f882 	bl	800e6dc <memchr>
 800f5d8:	2800      	cmp	r0, #0
 800f5da:	d03f      	beq.n	800f65c <_vfiprintf_r+0x22c>
 800f5dc:	4b2a      	ldr	r3, [pc, #168]	; (800f688 <_vfiprintf_r+0x258>)
 800f5de:	bb1b      	cbnz	r3, 800f628 <_vfiprintf_r+0x1f8>
 800f5e0:	9b03      	ldr	r3, [sp, #12]
 800f5e2:	3307      	adds	r3, #7
 800f5e4:	f023 0307 	bic.w	r3, r3, #7
 800f5e8:	3308      	adds	r3, #8
 800f5ea:	9303      	str	r3, [sp, #12]
 800f5ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5ee:	443b      	add	r3, r7
 800f5f0:	9309      	str	r3, [sp, #36]	; 0x24
 800f5f2:	e767      	b.n	800f4c4 <_vfiprintf_r+0x94>
 800f5f4:	460c      	mov	r4, r1
 800f5f6:	2001      	movs	r0, #1
 800f5f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5fc:	e7a5      	b.n	800f54a <_vfiprintf_r+0x11a>
 800f5fe:	2300      	movs	r3, #0
 800f600:	f04f 0c0a 	mov.w	ip, #10
 800f604:	4619      	mov	r1, r3
 800f606:	3401      	adds	r4, #1
 800f608:	9305      	str	r3, [sp, #20]
 800f60a:	4620      	mov	r0, r4
 800f60c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f610:	3a30      	subs	r2, #48	; 0x30
 800f612:	2a09      	cmp	r2, #9
 800f614:	d903      	bls.n	800f61e <_vfiprintf_r+0x1ee>
 800f616:	2b00      	cmp	r3, #0
 800f618:	d0c5      	beq.n	800f5a6 <_vfiprintf_r+0x176>
 800f61a:	9105      	str	r1, [sp, #20]
 800f61c:	e7c3      	b.n	800f5a6 <_vfiprintf_r+0x176>
 800f61e:	4604      	mov	r4, r0
 800f620:	2301      	movs	r3, #1
 800f622:	fb0c 2101 	mla	r1, ip, r1, r2
 800f626:	e7f0      	b.n	800f60a <_vfiprintf_r+0x1da>
 800f628:	ab03      	add	r3, sp, #12
 800f62a:	9300      	str	r3, [sp, #0]
 800f62c:	462a      	mov	r2, r5
 800f62e:	4630      	mov	r0, r6
 800f630:	4b16      	ldr	r3, [pc, #88]	; (800f68c <_vfiprintf_r+0x25c>)
 800f632:	a904      	add	r1, sp, #16
 800f634:	f7fd fdd4 	bl	800d1e0 <_printf_float>
 800f638:	4607      	mov	r7, r0
 800f63a:	1c78      	adds	r0, r7, #1
 800f63c:	d1d6      	bne.n	800f5ec <_vfiprintf_r+0x1bc>
 800f63e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f640:	07d9      	lsls	r1, r3, #31
 800f642:	d405      	bmi.n	800f650 <_vfiprintf_r+0x220>
 800f644:	89ab      	ldrh	r3, [r5, #12]
 800f646:	059a      	lsls	r2, r3, #22
 800f648:	d402      	bmi.n	800f650 <_vfiprintf_r+0x220>
 800f64a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f64c:	f000 faab 	bl	800fba6 <__retarget_lock_release_recursive>
 800f650:	89ab      	ldrh	r3, [r5, #12]
 800f652:	065b      	lsls	r3, r3, #25
 800f654:	f53f af12 	bmi.w	800f47c <_vfiprintf_r+0x4c>
 800f658:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f65a:	e711      	b.n	800f480 <_vfiprintf_r+0x50>
 800f65c:	ab03      	add	r3, sp, #12
 800f65e:	9300      	str	r3, [sp, #0]
 800f660:	462a      	mov	r2, r5
 800f662:	4630      	mov	r0, r6
 800f664:	4b09      	ldr	r3, [pc, #36]	; (800f68c <_vfiprintf_r+0x25c>)
 800f666:	a904      	add	r1, sp, #16
 800f668:	f7fe f856 	bl	800d718 <_printf_i>
 800f66c:	e7e4      	b.n	800f638 <_vfiprintf_r+0x208>
 800f66e:	bf00      	nop
 800f670:	0801096c 	.word	0x0801096c
 800f674:	0801098c 	.word	0x0801098c
 800f678:	0801094c 	.word	0x0801094c
 800f67c:	080107f4 	.word	0x080107f4
 800f680:	080107fa 	.word	0x080107fa
 800f684:	080107fe 	.word	0x080107fe
 800f688:	0800d1e1 	.word	0x0800d1e1
 800f68c:	0800f40d 	.word	0x0800f40d

0800f690 <__swbuf_r>:
 800f690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f692:	460e      	mov	r6, r1
 800f694:	4614      	mov	r4, r2
 800f696:	4605      	mov	r5, r0
 800f698:	b118      	cbz	r0, 800f6a2 <__swbuf_r+0x12>
 800f69a:	6983      	ldr	r3, [r0, #24]
 800f69c:	b90b      	cbnz	r3, 800f6a2 <__swbuf_r+0x12>
 800f69e:	f000 f9e3 	bl	800fa68 <__sinit>
 800f6a2:	4b21      	ldr	r3, [pc, #132]	; (800f728 <__swbuf_r+0x98>)
 800f6a4:	429c      	cmp	r4, r3
 800f6a6:	d12b      	bne.n	800f700 <__swbuf_r+0x70>
 800f6a8:	686c      	ldr	r4, [r5, #4]
 800f6aa:	69a3      	ldr	r3, [r4, #24]
 800f6ac:	60a3      	str	r3, [r4, #8]
 800f6ae:	89a3      	ldrh	r3, [r4, #12]
 800f6b0:	071a      	lsls	r2, r3, #28
 800f6b2:	d52f      	bpl.n	800f714 <__swbuf_r+0x84>
 800f6b4:	6923      	ldr	r3, [r4, #16]
 800f6b6:	b36b      	cbz	r3, 800f714 <__swbuf_r+0x84>
 800f6b8:	6923      	ldr	r3, [r4, #16]
 800f6ba:	6820      	ldr	r0, [r4, #0]
 800f6bc:	b2f6      	uxtb	r6, r6
 800f6be:	1ac0      	subs	r0, r0, r3
 800f6c0:	6963      	ldr	r3, [r4, #20]
 800f6c2:	4637      	mov	r7, r6
 800f6c4:	4283      	cmp	r3, r0
 800f6c6:	dc04      	bgt.n	800f6d2 <__swbuf_r+0x42>
 800f6c8:	4621      	mov	r1, r4
 800f6ca:	4628      	mov	r0, r5
 800f6cc:	f000 f938 	bl	800f940 <_fflush_r>
 800f6d0:	bb30      	cbnz	r0, 800f720 <__swbuf_r+0x90>
 800f6d2:	68a3      	ldr	r3, [r4, #8]
 800f6d4:	3001      	adds	r0, #1
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	60a3      	str	r3, [r4, #8]
 800f6da:	6823      	ldr	r3, [r4, #0]
 800f6dc:	1c5a      	adds	r2, r3, #1
 800f6de:	6022      	str	r2, [r4, #0]
 800f6e0:	701e      	strb	r6, [r3, #0]
 800f6e2:	6963      	ldr	r3, [r4, #20]
 800f6e4:	4283      	cmp	r3, r0
 800f6e6:	d004      	beq.n	800f6f2 <__swbuf_r+0x62>
 800f6e8:	89a3      	ldrh	r3, [r4, #12]
 800f6ea:	07db      	lsls	r3, r3, #31
 800f6ec:	d506      	bpl.n	800f6fc <__swbuf_r+0x6c>
 800f6ee:	2e0a      	cmp	r6, #10
 800f6f0:	d104      	bne.n	800f6fc <__swbuf_r+0x6c>
 800f6f2:	4621      	mov	r1, r4
 800f6f4:	4628      	mov	r0, r5
 800f6f6:	f000 f923 	bl	800f940 <_fflush_r>
 800f6fa:	b988      	cbnz	r0, 800f720 <__swbuf_r+0x90>
 800f6fc:	4638      	mov	r0, r7
 800f6fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f700:	4b0a      	ldr	r3, [pc, #40]	; (800f72c <__swbuf_r+0x9c>)
 800f702:	429c      	cmp	r4, r3
 800f704:	d101      	bne.n	800f70a <__swbuf_r+0x7a>
 800f706:	68ac      	ldr	r4, [r5, #8]
 800f708:	e7cf      	b.n	800f6aa <__swbuf_r+0x1a>
 800f70a:	4b09      	ldr	r3, [pc, #36]	; (800f730 <__swbuf_r+0xa0>)
 800f70c:	429c      	cmp	r4, r3
 800f70e:	bf08      	it	eq
 800f710:	68ec      	ldreq	r4, [r5, #12]
 800f712:	e7ca      	b.n	800f6aa <__swbuf_r+0x1a>
 800f714:	4621      	mov	r1, r4
 800f716:	4628      	mov	r0, r5
 800f718:	f000 f81a 	bl	800f750 <__swsetup_r>
 800f71c:	2800      	cmp	r0, #0
 800f71e:	d0cb      	beq.n	800f6b8 <__swbuf_r+0x28>
 800f720:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f724:	e7ea      	b.n	800f6fc <__swbuf_r+0x6c>
 800f726:	bf00      	nop
 800f728:	0801096c 	.word	0x0801096c
 800f72c:	0801098c 	.word	0x0801098c
 800f730:	0801094c 	.word	0x0801094c

0800f734 <__ascii_wctomb>:
 800f734:	4603      	mov	r3, r0
 800f736:	4608      	mov	r0, r1
 800f738:	b141      	cbz	r1, 800f74c <__ascii_wctomb+0x18>
 800f73a:	2aff      	cmp	r2, #255	; 0xff
 800f73c:	d904      	bls.n	800f748 <__ascii_wctomb+0x14>
 800f73e:	228a      	movs	r2, #138	; 0x8a
 800f740:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f744:	601a      	str	r2, [r3, #0]
 800f746:	4770      	bx	lr
 800f748:	2001      	movs	r0, #1
 800f74a:	700a      	strb	r2, [r1, #0]
 800f74c:	4770      	bx	lr
	...

0800f750 <__swsetup_r>:
 800f750:	4b32      	ldr	r3, [pc, #200]	; (800f81c <__swsetup_r+0xcc>)
 800f752:	b570      	push	{r4, r5, r6, lr}
 800f754:	681d      	ldr	r5, [r3, #0]
 800f756:	4606      	mov	r6, r0
 800f758:	460c      	mov	r4, r1
 800f75a:	b125      	cbz	r5, 800f766 <__swsetup_r+0x16>
 800f75c:	69ab      	ldr	r3, [r5, #24]
 800f75e:	b913      	cbnz	r3, 800f766 <__swsetup_r+0x16>
 800f760:	4628      	mov	r0, r5
 800f762:	f000 f981 	bl	800fa68 <__sinit>
 800f766:	4b2e      	ldr	r3, [pc, #184]	; (800f820 <__swsetup_r+0xd0>)
 800f768:	429c      	cmp	r4, r3
 800f76a:	d10f      	bne.n	800f78c <__swsetup_r+0x3c>
 800f76c:	686c      	ldr	r4, [r5, #4]
 800f76e:	89a3      	ldrh	r3, [r4, #12]
 800f770:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f774:	0719      	lsls	r1, r3, #28
 800f776:	d42c      	bmi.n	800f7d2 <__swsetup_r+0x82>
 800f778:	06dd      	lsls	r5, r3, #27
 800f77a:	d411      	bmi.n	800f7a0 <__swsetup_r+0x50>
 800f77c:	2309      	movs	r3, #9
 800f77e:	6033      	str	r3, [r6, #0]
 800f780:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f788:	81a3      	strh	r3, [r4, #12]
 800f78a:	e03e      	b.n	800f80a <__swsetup_r+0xba>
 800f78c:	4b25      	ldr	r3, [pc, #148]	; (800f824 <__swsetup_r+0xd4>)
 800f78e:	429c      	cmp	r4, r3
 800f790:	d101      	bne.n	800f796 <__swsetup_r+0x46>
 800f792:	68ac      	ldr	r4, [r5, #8]
 800f794:	e7eb      	b.n	800f76e <__swsetup_r+0x1e>
 800f796:	4b24      	ldr	r3, [pc, #144]	; (800f828 <__swsetup_r+0xd8>)
 800f798:	429c      	cmp	r4, r3
 800f79a:	bf08      	it	eq
 800f79c:	68ec      	ldreq	r4, [r5, #12]
 800f79e:	e7e6      	b.n	800f76e <__swsetup_r+0x1e>
 800f7a0:	0758      	lsls	r0, r3, #29
 800f7a2:	d512      	bpl.n	800f7ca <__swsetup_r+0x7a>
 800f7a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f7a6:	b141      	cbz	r1, 800f7ba <__swsetup_r+0x6a>
 800f7a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f7ac:	4299      	cmp	r1, r3
 800f7ae:	d002      	beq.n	800f7b6 <__swsetup_r+0x66>
 800f7b0:	4630      	mov	r0, r6
 800f7b2:	f7ff fb37 	bl	800ee24 <_free_r>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	6363      	str	r3, [r4, #52]	; 0x34
 800f7ba:	89a3      	ldrh	r3, [r4, #12]
 800f7bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f7c0:	81a3      	strh	r3, [r4, #12]
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	6063      	str	r3, [r4, #4]
 800f7c6:	6923      	ldr	r3, [r4, #16]
 800f7c8:	6023      	str	r3, [r4, #0]
 800f7ca:	89a3      	ldrh	r3, [r4, #12]
 800f7cc:	f043 0308 	orr.w	r3, r3, #8
 800f7d0:	81a3      	strh	r3, [r4, #12]
 800f7d2:	6923      	ldr	r3, [r4, #16]
 800f7d4:	b94b      	cbnz	r3, 800f7ea <__swsetup_r+0x9a>
 800f7d6:	89a3      	ldrh	r3, [r4, #12]
 800f7d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f7dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7e0:	d003      	beq.n	800f7ea <__swsetup_r+0x9a>
 800f7e2:	4621      	mov	r1, r4
 800f7e4:	4630      	mov	r0, r6
 800f7e6:	f000 fa05 	bl	800fbf4 <__smakebuf_r>
 800f7ea:	89a0      	ldrh	r0, [r4, #12]
 800f7ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f7f0:	f010 0301 	ands.w	r3, r0, #1
 800f7f4:	d00a      	beq.n	800f80c <__swsetup_r+0xbc>
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	60a3      	str	r3, [r4, #8]
 800f7fa:	6963      	ldr	r3, [r4, #20]
 800f7fc:	425b      	negs	r3, r3
 800f7fe:	61a3      	str	r3, [r4, #24]
 800f800:	6923      	ldr	r3, [r4, #16]
 800f802:	b943      	cbnz	r3, 800f816 <__swsetup_r+0xc6>
 800f804:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f808:	d1ba      	bne.n	800f780 <__swsetup_r+0x30>
 800f80a:	bd70      	pop	{r4, r5, r6, pc}
 800f80c:	0781      	lsls	r1, r0, #30
 800f80e:	bf58      	it	pl
 800f810:	6963      	ldrpl	r3, [r4, #20]
 800f812:	60a3      	str	r3, [r4, #8]
 800f814:	e7f4      	b.n	800f800 <__swsetup_r+0xb0>
 800f816:	2000      	movs	r0, #0
 800f818:	e7f7      	b.n	800f80a <__swsetup_r+0xba>
 800f81a:	bf00      	nop
 800f81c:	20000070 	.word	0x20000070
 800f820:	0801096c 	.word	0x0801096c
 800f824:	0801098c 	.word	0x0801098c
 800f828:	0801094c 	.word	0x0801094c

0800f82c <abort>:
 800f82c:	2006      	movs	r0, #6
 800f82e:	b508      	push	{r3, lr}
 800f830:	f000 fa50 	bl	800fcd4 <raise>
 800f834:	2001      	movs	r0, #1
 800f836:	f7f3 f89e 	bl	8002976 <_exit>
	...

0800f83c <__sflush_r>:
 800f83c:	898a      	ldrh	r2, [r1, #12]
 800f83e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f840:	4605      	mov	r5, r0
 800f842:	0710      	lsls	r0, r2, #28
 800f844:	460c      	mov	r4, r1
 800f846:	d457      	bmi.n	800f8f8 <__sflush_r+0xbc>
 800f848:	684b      	ldr	r3, [r1, #4]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	dc04      	bgt.n	800f858 <__sflush_r+0x1c>
 800f84e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f850:	2b00      	cmp	r3, #0
 800f852:	dc01      	bgt.n	800f858 <__sflush_r+0x1c>
 800f854:	2000      	movs	r0, #0
 800f856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f85a:	2e00      	cmp	r6, #0
 800f85c:	d0fa      	beq.n	800f854 <__sflush_r+0x18>
 800f85e:	2300      	movs	r3, #0
 800f860:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f864:	682f      	ldr	r7, [r5, #0]
 800f866:	602b      	str	r3, [r5, #0]
 800f868:	d032      	beq.n	800f8d0 <__sflush_r+0x94>
 800f86a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f86c:	89a3      	ldrh	r3, [r4, #12]
 800f86e:	075a      	lsls	r2, r3, #29
 800f870:	d505      	bpl.n	800f87e <__sflush_r+0x42>
 800f872:	6863      	ldr	r3, [r4, #4]
 800f874:	1ac0      	subs	r0, r0, r3
 800f876:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f878:	b10b      	cbz	r3, 800f87e <__sflush_r+0x42>
 800f87a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f87c:	1ac0      	subs	r0, r0, r3
 800f87e:	2300      	movs	r3, #0
 800f880:	4602      	mov	r2, r0
 800f882:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f884:	4628      	mov	r0, r5
 800f886:	6a21      	ldr	r1, [r4, #32]
 800f888:	47b0      	blx	r6
 800f88a:	1c43      	adds	r3, r0, #1
 800f88c:	89a3      	ldrh	r3, [r4, #12]
 800f88e:	d106      	bne.n	800f89e <__sflush_r+0x62>
 800f890:	6829      	ldr	r1, [r5, #0]
 800f892:	291d      	cmp	r1, #29
 800f894:	d82c      	bhi.n	800f8f0 <__sflush_r+0xb4>
 800f896:	4a29      	ldr	r2, [pc, #164]	; (800f93c <__sflush_r+0x100>)
 800f898:	40ca      	lsrs	r2, r1
 800f89a:	07d6      	lsls	r6, r2, #31
 800f89c:	d528      	bpl.n	800f8f0 <__sflush_r+0xb4>
 800f89e:	2200      	movs	r2, #0
 800f8a0:	6062      	str	r2, [r4, #4]
 800f8a2:	6922      	ldr	r2, [r4, #16]
 800f8a4:	04d9      	lsls	r1, r3, #19
 800f8a6:	6022      	str	r2, [r4, #0]
 800f8a8:	d504      	bpl.n	800f8b4 <__sflush_r+0x78>
 800f8aa:	1c42      	adds	r2, r0, #1
 800f8ac:	d101      	bne.n	800f8b2 <__sflush_r+0x76>
 800f8ae:	682b      	ldr	r3, [r5, #0]
 800f8b0:	b903      	cbnz	r3, 800f8b4 <__sflush_r+0x78>
 800f8b2:	6560      	str	r0, [r4, #84]	; 0x54
 800f8b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f8b6:	602f      	str	r7, [r5, #0]
 800f8b8:	2900      	cmp	r1, #0
 800f8ba:	d0cb      	beq.n	800f854 <__sflush_r+0x18>
 800f8bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f8c0:	4299      	cmp	r1, r3
 800f8c2:	d002      	beq.n	800f8ca <__sflush_r+0x8e>
 800f8c4:	4628      	mov	r0, r5
 800f8c6:	f7ff faad 	bl	800ee24 <_free_r>
 800f8ca:	2000      	movs	r0, #0
 800f8cc:	6360      	str	r0, [r4, #52]	; 0x34
 800f8ce:	e7c2      	b.n	800f856 <__sflush_r+0x1a>
 800f8d0:	6a21      	ldr	r1, [r4, #32]
 800f8d2:	2301      	movs	r3, #1
 800f8d4:	4628      	mov	r0, r5
 800f8d6:	47b0      	blx	r6
 800f8d8:	1c41      	adds	r1, r0, #1
 800f8da:	d1c7      	bne.n	800f86c <__sflush_r+0x30>
 800f8dc:	682b      	ldr	r3, [r5, #0]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d0c4      	beq.n	800f86c <__sflush_r+0x30>
 800f8e2:	2b1d      	cmp	r3, #29
 800f8e4:	d001      	beq.n	800f8ea <__sflush_r+0xae>
 800f8e6:	2b16      	cmp	r3, #22
 800f8e8:	d101      	bne.n	800f8ee <__sflush_r+0xb2>
 800f8ea:	602f      	str	r7, [r5, #0]
 800f8ec:	e7b2      	b.n	800f854 <__sflush_r+0x18>
 800f8ee:	89a3      	ldrh	r3, [r4, #12]
 800f8f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8f4:	81a3      	strh	r3, [r4, #12]
 800f8f6:	e7ae      	b.n	800f856 <__sflush_r+0x1a>
 800f8f8:	690f      	ldr	r7, [r1, #16]
 800f8fa:	2f00      	cmp	r7, #0
 800f8fc:	d0aa      	beq.n	800f854 <__sflush_r+0x18>
 800f8fe:	0793      	lsls	r3, r2, #30
 800f900:	bf18      	it	ne
 800f902:	2300      	movne	r3, #0
 800f904:	680e      	ldr	r6, [r1, #0]
 800f906:	bf08      	it	eq
 800f908:	694b      	ldreq	r3, [r1, #20]
 800f90a:	1bf6      	subs	r6, r6, r7
 800f90c:	600f      	str	r7, [r1, #0]
 800f90e:	608b      	str	r3, [r1, #8]
 800f910:	2e00      	cmp	r6, #0
 800f912:	dd9f      	ble.n	800f854 <__sflush_r+0x18>
 800f914:	4633      	mov	r3, r6
 800f916:	463a      	mov	r2, r7
 800f918:	4628      	mov	r0, r5
 800f91a:	6a21      	ldr	r1, [r4, #32]
 800f91c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800f920:	47e0      	blx	ip
 800f922:	2800      	cmp	r0, #0
 800f924:	dc06      	bgt.n	800f934 <__sflush_r+0xf8>
 800f926:	89a3      	ldrh	r3, [r4, #12]
 800f928:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f92c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f930:	81a3      	strh	r3, [r4, #12]
 800f932:	e790      	b.n	800f856 <__sflush_r+0x1a>
 800f934:	4407      	add	r7, r0
 800f936:	1a36      	subs	r6, r6, r0
 800f938:	e7ea      	b.n	800f910 <__sflush_r+0xd4>
 800f93a:	bf00      	nop
 800f93c:	20400001 	.word	0x20400001

0800f940 <_fflush_r>:
 800f940:	b538      	push	{r3, r4, r5, lr}
 800f942:	690b      	ldr	r3, [r1, #16]
 800f944:	4605      	mov	r5, r0
 800f946:	460c      	mov	r4, r1
 800f948:	b913      	cbnz	r3, 800f950 <_fflush_r+0x10>
 800f94a:	2500      	movs	r5, #0
 800f94c:	4628      	mov	r0, r5
 800f94e:	bd38      	pop	{r3, r4, r5, pc}
 800f950:	b118      	cbz	r0, 800f95a <_fflush_r+0x1a>
 800f952:	6983      	ldr	r3, [r0, #24]
 800f954:	b90b      	cbnz	r3, 800f95a <_fflush_r+0x1a>
 800f956:	f000 f887 	bl	800fa68 <__sinit>
 800f95a:	4b14      	ldr	r3, [pc, #80]	; (800f9ac <_fflush_r+0x6c>)
 800f95c:	429c      	cmp	r4, r3
 800f95e:	d11b      	bne.n	800f998 <_fflush_r+0x58>
 800f960:	686c      	ldr	r4, [r5, #4]
 800f962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d0ef      	beq.n	800f94a <_fflush_r+0xa>
 800f96a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f96c:	07d0      	lsls	r0, r2, #31
 800f96e:	d404      	bmi.n	800f97a <_fflush_r+0x3a>
 800f970:	0599      	lsls	r1, r3, #22
 800f972:	d402      	bmi.n	800f97a <_fflush_r+0x3a>
 800f974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f976:	f000 f915 	bl	800fba4 <__retarget_lock_acquire_recursive>
 800f97a:	4628      	mov	r0, r5
 800f97c:	4621      	mov	r1, r4
 800f97e:	f7ff ff5d 	bl	800f83c <__sflush_r>
 800f982:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f984:	4605      	mov	r5, r0
 800f986:	07da      	lsls	r2, r3, #31
 800f988:	d4e0      	bmi.n	800f94c <_fflush_r+0xc>
 800f98a:	89a3      	ldrh	r3, [r4, #12]
 800f98c:	059b      	lsls	r3, r3, #22
 800f98e:	d4dd      	bmi.n	800f94c <_fflush_r+0xc>
 800f990:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f992:	f000 f908 	bl	800fba6 <__retarget_lock_release_recursive>
 800f996:	e7d9      	b.n	800f94c <_fflush_r+0xc>
 800f998:	4b05      	ldr	r3, [pc, #20]	; (800f9b0 <_fflush_r+0x70>)
 800f99a:	429c      	cmp	r4, r3
 800f99c:	d101      	bne.n	800f9a2 <_fflush_r+0x62>
 800f99e:	68ac      	ldr	r4, [r5, #8]
 800f9a0:	e7df      	b.n	800f962 <_fflush_r+0x22>
 800f9a2:	4b04      	ldr	r3, [pc, #16]	; (800f9b4 <_fflush_r+0x74>)
 800f9a4:	429c      	cmp	r4, r3
 800f9a6:	bf08      	it	eq
 800f9a8:	68ec      	ldreq	r4, [r5, #12]
 800f9aa:	e7da      	b.n	800f962 <_fflush_r+0x22>
 800f9ac:	0801096c 	.word	0x0801096c
 800f9b0:	0801098c 	.word	0x0801098c
 800f9b4:	0801094c 	.word	0x0801094c

0800f9b8 <std>:
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	b510      	push	{r4, lr}
 800f9bc:	4604      	mov	r4, r0
 800f9be:	e9c0 3300 	strd	r3, r3, [r0]
 800f9c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f9c6:	6083      	str	r3, [r0, #8]
 800f9c8:	8181      	strh	r1, [r0, #12]
 800f9ca:	6643      	str	r3, [r0, #100]	; 0x64
 800f9cc:	81c2      	strh	r2, [r0, #14]
 800f9ce:	6183      	str	r3, [r0, #24]
 800f9d0:	4619      	mov	r1, r3
 800f9d2:	2208      	movs	r2, #8
 800f9d4:	305c      	adds	r0, #92	; 0x5c
 800f9d6:	f7fd fb5d 	bl	800d094 <memset>
 800f9da:	4b05      	ldr	r3, [pc, #20]	; (800f9f0 <std+0x38>)
 800f9dc:	6224      	str	r4, [r4, #32]
 800f9de:	6263      	str	r3, [r4, #36]	; 0x24
 800f9e0:	4b04      	ldr	r3, [pc, #16]	; (800f9f4 <std+0x3c>)
 800f9e2:	62a3      	str	r3, [r4, #40]	; 0x28
 800f9e4:	4b04      	ldr	r3, [pc, #16]	; (800f9f8 <std+0x40>)
 800f9e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f9e8:	4b04      	ldr	r3, [pc, #16]	; (800f9fc <std+0x44>)
 800f9ea:	6323      	str	r3, [r4, #48]	; 0x30
 800f9ec:	bd10      	pop	{r4, pc}
 800f9ee:	bf00      	nop
 800f9f0:	0800fd0d 	.word	0x0800fd0d
 800f9f4:	0800fd2f 	.word	0x0800fd2f
 800f9f8:	0800fd67 	.word	0x0800fd67
 800f9fc:	0800fd8b 	.word	0x0800fd8b

0800fa00 <_cleanup_r>:
 800fa00:	4901      	ldr	r1, [pc, #4]	; (800fa08 <_cleanup_r+0x8>)
 800fa02:	f000 b8af 	b.w	800fb64 <_fwalk_reent>
 800fa06:	bf00      	nop
 800fa08:	0800f941 	.word	0x0800f941

0800fa0c <__sfmoreglue>:
 800fa0c:	2268      	movs	r2, #104	; 0x68
 800fa0e:	b570      	push	{r4, r5, r6, lr}
 800fa10:	1e4d      	subs	r5, r1, #1
 800fa12:	4355      	muls	r5, r2
 800fa14:	460e      	mov	r6, r1
 800fa16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fa1a:	f7ff fa6b 	bl	800eef4 <_malloc_r>
 800fa1e:	4604      	mov	r4, r0
 800fa20:	b140      	cbz	r0, 800fa34 <__sfmoreglue+0x28>
 800fa22:	2100      	movs	r1, #0
 800fa24:	e9c0 1600 	strd	r1, r6, [r0]
 800fa28:	300c      	adds	r0, #12
 800fa2a:	60a0      	str	r0, [r4, #8]
 800fa2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fa30:	f7fd fb30 	bl	800d094 <memset>
 800fa34:	4620      	mov	r0, r4
 800fa36:	bd70      	pop	{r4, r5, r6, pc}

0800fa38 <__sfp_lock_acquire>:
 800fa38:	4801      	ldr	r0, [pc, #4]	; (800fa40 <__sfp_lock_acquire+0x8>)
 800fa3a:	f000 b8b3 	b.w	800fba4 <__retarget_lock_acquire_recursive>
 800fa3e:	bf00      	nop
 800fa40:	20000291 	.word	0x20000291

0800fa44 <__sfp_lock_release>:
 800fa44:	4801      	ldr	r0, [pc, #4]	; (800fa4c <__sfp_lock_release+0x8>)
 800fa46:	f000 b8ae 	b.w	800fba6 <__retarget_lock_release_recursive>
 800fa4a:	bf00      	nop
 800fa4c:	20000291 	.word	0x20000291

0800fa50 <__sinit_lock_acquire>:
 800fa50:	4801      	ldr	r0, [pc, #4]	; (800fa58 <__sinit_lock_acquire+0x8>)
 800fa52:	f000 b8a7 	b.w	800fba4 <__retarget_lock_acquire_recursive>
 800fa56:	bf00      	nop
 800fa58:	20000292 	.word	0x20000292

0800fa5c <__sinit_lock_release>:
 800fa5c:	4801      	ldr	r0, [pc, #4]	; (800fa64 <__sinit_lock_release+0x8>)
 800fa5e:	f000 b8a2 	b.w	800fba6 <__retarget_lock_release_recursive>
 800fa62:	bf00      	nop
 800fa64:	20000292 	.word	0x20000292

0800fa68 <__sinit>:
 800fa68:	b510      	push	{r4, lr}
 800fa6a:	4604      	mov	r4, r0
 800fa6c:	f7ff fff0 	bl	800fa50 <__sinit_lock_acquire>
 800fa70:	69a3      	ldr	r3, [r4, #24]
 800fa72:	b11b      	cbz	r3, 800fa7c <__sinit+0x14>
 800fa74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa78:	f7ff bff0 	b.w	800fa5c <__sinit_lock_release>
 800fa7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fa80:	6523      	str	r3, [r4, #80]	; 0x50
 800fa82:	4b13      	ldr	r3, [pc, #76]	; (800fad0 <__sinit+0x68>)
 800fa84:	4a13      	ldr	r2, [pc, #76]	; (800fad4 <__sinit+0x6c>)
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	62a2      	str	r2, [r4, #40]	; 0x28
 800fa8a:	42a3      	cmp	r3, r4
 800fa8c:	bf08      	it	eq
 800fa8e:	2301      	moveq	r3, #1
 800fa90:	4620      	mov	r0, r4
 800fa92:	bf08      	it	eq
 800fa94:	61a3      	streq	r3, [r4, #24]
 800fa96:	f000 f81f 	bl	800fad8 <__sfp>
 800fa9a:	6060      	str	r0, [r4, #4]
 800fa9c:	4620      	mov	r0, r4
 800fa9e:	f000 f81b 	bl	800fad8 <__sfp>
 800faa2:	60a0      	str	r0, [r4, #8]
 800faa4:	4620      	mov	r0, r4
 800faa6:	f000 f817 	bl	800fad8 <__sfp>
 800faaa:	2200      	movs	r2, #0
 800faac:	2104      	movs	r1, #4
 800faae:	60e0      	str	r0, [r4, #12]
 800fab0:	6860      	ldr	r0, [r4, #4]
 800fab2:	f7ff ff81 	bl	800f9b8 <std>
 800fab6:	2201      	movs	r2, #1
 800fab8:	2109      	movs	r1, #9
 800faba:	68a0      	ldr	r0, [r4, #8]
 800fabc:	f7ff ff7c 	bl	800f9b8 <std>
 800fac0:	2202      	movs	r2, #2
 800fac2:	2112      	movs	r1, #18
 800fac4:	68e0      	ldr	r0, [r4, #12]
 800fac6:	f7ff ff77 	bl	800f9b8 <std>
 800faca:	2301      	movs	r3, #1
 800facc:	61a3      	str	r3, [r4, #24]
 800face:	e7d1      	b.n	800fa74 <__sinit+0xc>
 800fad0:	080105d4 	.word	0x080105d4
 800fad4:	0800fa01 	.word	0x0800fa01

0800fad8 <__sfp>:
 800fad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fada:	4607      	mov	r7, r0
 800fadc:	f7ff ffac 	bl	800fa38 <__sfp_lock_acquire>
 800fae0:	4b1e      	ldr	r3, [pc, #120]	; (800fb5c <__sfp+0x84>)
 800fae2:	681e      	ldr	r6, [r3, #0]
 800fae4:	69b3      	ldr	r3, [r6, #24]
 800fae6:	b913      	cbnz	r3, 800faee <__sfp+0x16>
 800fae8:	4630      	mov	r0, r6
 800faea:	f7ff ffbd 	bl	800fa68 <__sinit>
 800faee:	3648      	adds	r6, #72	; 0x48
 800faf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800faf4:	3b01      	subs	r3, #1
 800faf6:	d503      	bpl.n	800fb00 <__sfp+0x28>
 800faf8:	6833      	ldr	r3, [r6, #0]
 800fafa:	b30b      	cbz	r3, 800fb40 <__sfp+0x68>
 800fafc:	6836      	ldr	r6, [r6, #0]
 800fafe:	e7f7      	b.n	800faf0 <__sfp+0x18>
 800fb00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fb04:	b9d5      	cbnz	r5, 800fb3c <__sfp+0x64>
 800fb06:	4b16      	ldr	r3, [pc, #88]	; (800fb60 <__sfp+0x88>)
 800fb08:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fb0c:	60e3      	str	r3, [r4, #12]
 800fb0e:	6665      	str	r5, [r4, #100]	; 0x64
 800fb10:	f000 f847 	bl	800fba2 <__retarget_lock_init_recursive>
 800fb14:	f7ff ff96 	bl	800fa44 <__sfp_lock_release>
 800fb18:	2208      	movs	r2, #8
 800fb1a:	4629      	mov	r1, r5
 800fb1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fb20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fb24:	6025      	str	r5, [r4, #0]
 800fb26:	61a5      	str	r5, [r4, #24]
 800fb28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fb2c:	f7fd fab2 	bl	800d094 <memset>
 800fb30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fb34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fb38:	4620      	mov	r0, r4
 800fb3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb3c:	3468      	adds	r4, #104	; 0x68
 800fb3e:	e7d9      	b.n	800faf4 <__sfp+0x1c>
 800fb40:	2104      	movs	r1, #4
 800fb42:	4638      	mov	r0, r7
 800fb44:	f7ff ff62 	bl	800fa0c <__sfmoreglue>
 800fb48:	4604      	mov	r4, r0
 800fb4a:	6030      	str	r0, [r6, #0]
 800fb4c:	2800      	cmp	r0, #0
 800fb4e:	d1d5      	bne.n	800fafc <__sfp+0x24>
 800fb50:	f7ff ff78 	bl	800fa44 <__sfp_lock_release>
 800fb54:	230c      	movs	r3, #12
 800fb56:	603b      	str	r3, [r7, #0]
 800fb58:	e7ee      	b.n	800fb38 <__sfp+0x60>
 800fb5a:	bf00      	nop
 800fb5c:	080105d4 	.word	0x080105d4
 800fb60:	ffff0001 	.word	0xffff0001

0800fb64 <_fwalk_reent>:
 800fb64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb68:	4606      	mov	r6, r0
 800fb6a:	4688      	mov	r8, r1
 800fb6c:	2700      	movs	r7, #0
 800fb6e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fb72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb76:	f1b9 0901 	subs.w	r9, r9, #1
 800fb7a:	d505      	bpl.n	800fb88 <_fwalk_reent+0x24>
 800fb7c:	6824      	ldr	r4, [r4, #0]
 800fb7e:	2c00      	cmp	r4, #0
 800fb80:	d1f7      	bne.n	800fb72 <_fwalk_reent+0xe>
 800fb82:	4638      	mov	r0, r7
 800fb84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb88:	89ab      	ldrh	r3, [r5, #12]
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	d907      	bls.n	800fb9e <_fwalk_reent+0x3a>
 800fb8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb92:	3301      	adds	r3, #1
 800fb94:	d003      	beq.n	800fb9e <_fwalk_reent+0x3a>
 800fb96:	4629      	mov	r1, r5
 800fb98:	4630      	mov	r0, r6
 800fb9a:	47c0      	blx	r8
 800fb9c:	4307      	orrs	r7, r0
 800fb9e:	3568      	adds	r5, #104	; 0x68
 800fba0:	e7e9      	b.n	800fb76 <_fwalk_reent+0x12>

0800fba2 <__retarget_lock_init_recursive>:
 800fba2:	4770      	bx	lr

0800fba4 <__retarget_lock_acquire_recursive>:
 800fba4:	4770      	bx	lr

0800fba6 <__retarget_lock_release_recursive>:
 800fba6:	4770      	bx	lr

0800fba8 <__swhatbuf_r>:
 800fba8:	b570      	push	{r4, r5, r6, lr}
 800fbaa:	460e      	mov	r6, r1
 800fbac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbb0:	4614      	mov	r4, r2
 800fbb2:	2900      	cmp	r1, #0
 800fbb4:	461d      	mov	r5, r3
 800fbb6:	b096      	sub	sp, #88	; 0x58
 800fbb8:	da08      	bge.n	800fbcc <__swhatbuf_r+0x24>
 800fbba:	2200      	movs	r2, #0
 800fbbc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fbc0:	602a      	str	r2, [r5, #0]
 800fbc2:	061a      	lsls	r2, r3, #24
 800fbc4:	d410      	bmi.n	800fbe8 <__swhatbuf_r+0x40>
 800fbc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fbca:	e00e      	b.n	800fbea <__swhatbuf_r+0x42>
 800fbcc:	466a      	mov	r2, sp
 800fbce:	f000 f903 	bl	800fdd8 <_fstat_r>
 800fbd2:	2800      	cmp	r0, #0
 800fbd4:	dbf1      	blt.n	800fbba <__swhatbuf_r+0x12>
 800fbd6:	9a01      	ldr	r2, [sp, #4]
 800fbd8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fbdc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fbe0:	425a      	negs	r2, r3
 800fbe2:	415a      	adcs	r2, r3
 800fbe4:	602a      	str	r2, [r5, #0]
 800fbe6:	e7ee      	b.n	800fbc6 <__swhatbuf_r+0x1e>
 800fbe8:	2340      	movs	r3, #64	; 0x40
 800fbea:	2000      	movs	r0, #0
 800fbec:	6023      	str	r3, [r4, #0]
 800fbee:	b016      	add	sp, #88	; 0x58
 800fbf0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fbf4 <__smakebuf_r>:
 800fbf4:	898b      	ldrh	r3, [r1, #12]
 800fbf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fbf8:	079d      	lsls	r5, r3, #30
 800fbfa:	4606      	mov	r6, r0
 800fbfc:	460c      	mov	r4, r1
 800fbfe:	d507      	bpl.n	800fc10 <__smakebuf_r+0x1c>
 800fc00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fc04:	6023      	str	r3, [r4, #0]
 800fc06:	6123      	str	r3, [r4, #16]
 800fc08:	2301      	movs	r3, #1
 800fc0a:	6163      	str	r3, [r4, #20]
 800fc0c:	b002      	add	sp, #8
 800fc0e:	bd70      	pop	{r4, r5, r6, pc}
 800fc10:	466a      	mov	r2, sp
 800fc12:	ab01      	add	r3, sp, #4
 800fc14:	f7ff ffc8 	bl	800fba8 <__swhatbuf_r>
 800fc18:	9900      	ldr	r1, [sp, #0]
 800fc1a:	4605      	mov	r5, r0
 800fc1c:	4630      	mov	r0, r6
 800fc1e:	f7ff f969 	bl	800eef4 <_malloc_r>
 800fc22:	b948      	cbnz	r0, 800fc38 <__smakebuf_r+0x44>
 800fc24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc28:	059a      	lsls	r2, r3, #22
 800fc2a:	d4ef      	bmi.n	800fc0c <__smakebuf_r+0x18>
 800fc2c:	f023 0303 	bic.w	r3, r3, #3
 800fc30:	f043 0302 	orr.w	r3, r3, #2
 800fc34:	81a3      	strh	r3, [r4, #12]
 800fc36:	e7e3      	b.n	800fc00 <__smakebuf_r+0xc>
 800fc38:	4b0d      	ldr	r3, [pc, #52]	; (800fc70 <__smakebuf_r+0x7c>)
 800fc3a:	62b3      	str	r3, [r6, #40]	; 0x28
 800fc3c:	89a3      	ldrh	r3, [r4, #12]
 800fc3e:	6020      	str	r0, [r4, #0]
 800fc40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc44:	81a3      	strh	r3, [r4, #12]
 800fc46:	9b00      	ldr	r3, [sp, #0]
 800fc48:	6120      	str	r0, [r4, #16]
 800fc4a:	6163      	str	r3, [r4, #20]
 800fc4c:	9b01      	ldr	r3, [sp, #4]
 800fc4e:	b15b      	cbz	r3, 800fc68 <__smakebuf_r+0x74>
 800fc50:	4630      	mov	r0, r6
 800fc52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc56:	f000 f8d1 	bl	800fdfc <_isatty_r>
 800fc5a:	b128      	cbz	r0, 800fc68 <__smakebuf_r+0x74>
 800fc5c:	89a3      	ldrh	r3, [r4, #12]
 800fc5e:	f023 0303 	bic.w	r3, r3, #3
 800fc62:	f043 0301 	orr.w	r3, r3, #1
 800fc66:	81a3      	strh	r3, [r4, #12]
 800fc68:	89a0      	ldrh	r0, [r4, #12]
 800fc6a:	4305      	orrs	r5, r0
 800fc6c:	81a5      	strh	r5, [r4, #12]
 800fc6e:	e7cd      	b.n	800fc0c <__smakebuf_r+0x18>
 800fc70:	0800fa01 	.word	0x0800fa01

0800fc74 <_malloc_usable_size_r>:
 800fc74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc78:	1f18      	subs	r0, r3, #4
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	bfbc      	itt	lt
 800fc7e:	580b      	ldrlt	r3, [r1, r0]
 800fc80:	18c0      	addlt	r0, r0, r3
 800fc82:	4770      	bx	lr

0800fc84 <_raise_r>:
 800fc84:	291f      	cmp	r1, #31
 800fc86:	b538      	push	{r3, r4, r5, lr}
 800fc88:	4604      	mov	r4, r0
 800fc8a:	460d      	mov	r5, r1
 800fc8c:	d904      	bls.n	800fc98 <_raise_r+0x14>
 800fc8e:	2316      	movs	r3, #22
 800fc90:	6003      	str	r3, [r0, #0]
 800fc92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc96:	bd38      	pop	{r3, r4, r5, pc}
 800fc98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fc9a:	b112      	cbz	r2, 800fca2 <_raise_r+0x1e>
 800fc9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fca0:	b94b      	cbnz	r3, 800fcb6 <_raise_r+0x32>
 800fca2:	4620      	mov	r0, r4
 800fca4:	f000 f830 	bl	800fd08 <_getpid_r>
 800fca8:	462a      	mov	r2, r5
 800fcaa:	4601      	mov	r1, r0
 800fcac:	4620      	mov	r0, r4
 800fcae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcb2:	f000 b817 	b.w	800fce4 <_kill_r>
 800fcb6:	2b01      	cmp	r3, #1
 800fcb8:	d00a      	beq.n	800fcd0 <_raise_r+0x4c>
 800fcba:	1c59      	adds	r1, r3, #1
 800fcbc:	d103      	bne.n	800fcc6 <_raise_r+0x42>
 800fcbe:	2316      	movs	r3, #22
 800fcc0:	6003      	str	r3, [r0, #0]
 800fcc2:	2001      	movs	r0, #1
 800fcc4:	e7e7      	b.n	800fc96 <_raise_r+0x12>
 800fcc6:	2400      	movs	r4, #0
 800fcc8:	4628      	mov	r0, r5
 800fcca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fcce:	4798      	blx	r3
 800fcd0:	2000      	movs	r0, #0
 800fcd2:	e7e0      	b.n	800fc96 <_raise_r+0x12>

0800fcd4 <raise>:
 800fcd4:	4b02      	ldr	r3, [pc, #8]	; (800fce0 <raise+0xc>)
 800fcd6:	4601      	mov	r1, r0
 800fcd8:	6818      	ldr	r0, [r3, #0]
 800fcda:	f7ff bfd3 	b.w	800fc84 <_raise_r>
 800fcde:	bf00      	nop
 800fce0:	20000070 	.word	0x20000070

0800fce4 <_kill_r>:
 800fce4:	b538      	push	{r3, r4, r5, lr}
 800fce6:	2300      	movs	r3, #0
 800fce8:	4d06      	ldr	r5, [pc, #24]	; (800fd04 <_kill_r+0x20>)
 800fcea:	4604      	mov	r4, r0
 800fcec:	4608      	mov	r0, r1
 800fcee:	4611      	mov	r1, r2
 800fcf0:	602b      	str	r3, [r5, #0]
 800fcf2:	f7f2 fe30 	bl	8002956 <_kill>
 800fcf6:	1c43      	adds	r3, r0, #1
 800fcf8:	d102      	bne.n	800fd00 <_kill_r+0x1c>
 800fcfa:	682b      	ldr	r3, [r5, #0]
 800fcfc:	b103      	cbz	r3, 800fd00 <_kill_r+0x1c>
 800fcfe:	6023      	str	r3, [r4, #0]
 800fd00:	bd38      	pop	{r3, r4, r5, pc}
 800fd02:	bf00      	nop
 800fd04:	2000028c 	.word	0x2000028c

0800fd08 <_getpid_r>:
 800fd08:	f7f2 be1e 	b.w	8002948 <_getpid>

0800fd0c <__sread>:
 800fd0c:	b510      	push	{r4, lr}
 800fd0e:	460c      	mov	r4, r1
 800fd10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd14:	f000 f894 	bl	800fe40 <_read_r>
 800fd18:	2800      	cmp	r0, #0
 800fd1a:	bfab      	itete	ge
 800fd1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fd1e:	89a3      	ldrhlt	r3, [r4, #12]
 800fd20:	181b      	addge	r3, r3, r0
 800fd22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fd26:	bfac      	ite	ge
 800fd28:	6563      	strge	r3, [r4, #84]	; 0x54
 800fd2a:	81a3      	strhlt	r3, [r4, #12]
 800fd2c:	bd10      	pop	{r4, pc}

0800fd2e <__swrite>:
 800fd2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd32:	461f      	mov	r7, r3
 800fd34:	898b      	ldrh	r3, [r1, #12]
 800fd36:	4605      	mov	r5, r0
 800fd38:	05db      	lsls	r3, r3, #23
 800fd3a:	460c      	mov	r4, r1
 800fd3c:	4616      	mov	r6, r2
 800fd3e:	d505      	bpl.n	800fd4c <__swrite+0x1e>
 800fd40:	2302      	movs	r3, #2
 800fd42:	2200      	movs	r2, #0
 800fd44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd48:	f000 f868 	bl	800fe1c <_lseek_r>
 800fd4c:	89a3      	ldrh	r3, [r4, #12]
 800fd4e:	4632      	mov	r2, r6
 800fd50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fd54:	81a3      	strh	r3, [r4, #12]
 800fd56:	4628      	mov	r0, r5
 800fd58:	463b      	mov	r3, r7
 800fd5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd62:	f000 b817 	b.w	800fd94 <_write_r>

0800fd66 <__sseek>:
 800fd66:	b510      	push	{r4, lr}
 800fd68:	460c      	mov	r4, r1
 800fd6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd6e:	f000 f855 	bl	800fe1c <_lseek_r>
 800fd72:	1c43      	adds	r3, r0, #1
 800fd74:	89a3      	ldrh	r3, [r4, #12]
 800fd76:	bf15      	itete	ne
 800fd78:	6560      	strne	r0, [r4, #84]	; 0x54
 800fd7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fd7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fd82:	81a3      	strheq	r3, [r4, #12]
 800fd84:	bf18      	it	ne
 800fd86:	81a3      	strhne	r3, [r4, #12]
 800fd88:	bd10      	pop	{r4, pc}

0800fd8a <__sclose>:
 800fd8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd8e:	f000 b813 	b.w	800fdb8 <_close_r>
	...

0800fd94 <_write_r>:
 800fd94:	b538      	push	{r3, r4, r5, lr}
 800fd96:	4604      	mov	r4, r0
 800fd98:	4608      	mov	r0, r1
 800fd9a:	4611      	mov	r1, r2
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	4d05      	ldr	r5, [pc, #20]	; (800fdb4 <_write_r+0x20>)
 800fda0:	602a      	str	r2, [r5, #0]
 800fda2:	461a      	mov	r2, r3
 800fda4:	f7f2 fe0e 	bl	80029c4 <_write>
 800fda8:	1c43      	adds	r3, r0, #1
 800fdaa:	d102      	bne.n	800fdb2 <_write_r+0x1e>
 800fdac:	682b      	ldr	r3, [r5, #0]
 800fdae:	b103      	cbz	r3, 800fdb2 <_write_r+0x1e>
 800fdb0:	6023      	str	r3, [r4, #0]
 800fdb2:	bd38      	pop	{r3, r4, r5, pc}
 800fdb4:	2000028c 	.word	0x2000028c

0800fdb8 <_close_r>:
 800fdb8:	b538      	push	{r3, r4, r5, lr}
 800fdba:	2300      	movs	r3, #0
 800fdbc:	4d05      	ldr	r5, [pc, #20]	; (800fdd4 <_close_r+0x1c>)
 800fdbe:	4604      	mov	r4, r0
 800fdc0:	4608      	mov	r0, r1
 800fdc2:	602b      	str	r3, [r5, #0]
 800fdc4:	f7f2 fe1a 	bl	80029fc <_close>
 800fdc8:	1c43      	adds	r3, r0, #1
 800fdca:	d102      	bne.n	800fdd2 <_close_r+0x1a>
 800fdcc:	682b      	ldr	r3, [r5, #0]
 800fdce:	b103      	cbz	r3, 800fdd2 <_close_r+0x1a>
 800fdd0:	6023      	str	r3, [r4, #0]
 800fdd2:	bd38      	pop	{r3, r4, r5, pc}
 800fdd4:	2000028c 	.word	0x2000028c

0800fdd8 <_fstat_r>:
 800fdd8:	b538      	push	{r3, r4, r5, lr}
 800fdda:	2300      	movs	r3, #0
 800fddc:	4d06      	ldr	r5, [pc, #24]	; (800fdf8 <_fstat_r+0x20>)
 800fdde:	4604      	mov	r4, r0
 800fde0:	4608      	mov	r0, r1
 800fde2:	4611      	mov	r1, r2
 800fde4:	602b      	str	r3, [r5, #0]
 800fde6:	f7f2 fe14 	bl	8002a12 <_fstat>
 800fdea:	1c43      	adds	r3, r0, #1
 800fdec:	d102      	bne.n	800fdf4 <_fstat_r+0x1c>
 800fdee:	682b      	ldr	r3, [r5, #0]
 800fdf0:	b103      	cbz	r3, 800fdf4 <_fstat_r+0x1c>
 800fdf2:	6023      	str	r3, [r4, #0]
 800fdf4:	bd38      	pop	{r3, r4, r5, pc}
 800fdf6:	bf00      	nop
 800fdf8:	2000028c 	.word	0x2000028c

0800fdfc <_isatty_r>:
 800fdfc:	b538      	push	{r3, r4, r5, lr}
 800fdfe:	2300      	movs	r3, #0
 800fe00:	4d05      	ldr	r5, [pc, #20]	; (800fe18 <_isatty_r+0x1c>)
 800fe02:	4604      	mov	r4, r0
 800fe04:	4608      	mov	r0, r1
 800fe06:	602b      	str	r3, [r5, #0]
 800fe08:	f7f2 fe12 	bl	8002a30 <_isatty>
 800fe0c:	1c43      	adds	r3, r0, #1
 800fe0e:	d102      	bne.n	800fe16 <_isatty_r+0x1a>
 800fe10:	682b      	ldr	r3, [r5, #0]
 800fe12:	b103      	cbz	r3, 800fe16 <_isatty_r+0x1a>
 800fe14:	6023      	str	r3, [r4, #0]
 800fe16:	bd38      	pop	{r3, r4, r5, pc}
 800fe18:	2000028c 	.word	0x2000028c

0800fe1c <_lseek_r>:
 800fe1c:	b538      	push	{r3, r4, r5, lr}
 800fe1e:	4604      	mov	r4, r0
 800fe20:	4608      	mov	r0, r1
 800fe22:	4611      	mov	r1, r2
 800fe24:	2200      	movs	r2, #0
 800fe26:	4d05      	ldr	r5, [pc, #20]	; (800fe3c <_lseek_r+0x20>)
 800fe28:	602a      	str	r2, [r5, #0]
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	f7f2 fe0a 	bl	8002a44 <_lseek>
 800fe30:	1c43      	adds	r3, r0, #1
 800fe32:	d102      	bne.n	800fe3a <_lseek_r+0x1e>
 800fe34:	682b      	ldr	r3, [r5, #0]
 800fe36:	b103      	cbz	r3, 800fe3a <_lseek_r+0x1e>
 800fe38:	6023      	str	r3, [r4, #0]
 800fe3a:	bd38      	pop	{r3, r4, r5, pc}
 800fe3c:	2000028c 	.word	0x2000028c

0800fe40 <_read_r>:
 800fe40:	b538      	push	{r3, r4, r5, lr}
 800fe42:	4604      	mov	r4, r0
 800fe44:	4608      	mov	r0, r1
 800fe46:	4611      	mov	r1, r2
 800fe48:	2200      	movs	r2, #0
 800fe4a:	4d05      	ldr	r5, [pc, #20]	; (800fe60 <_read_r+0x20>)
 800fe4c:	602a      	str	r2, [r5, #0]
 800fe4e:	461a      	mov	r2, r3
 800fe50:	f7f2 fd9b 	bl	800298a <_read>
 800fe54:	1c43      	adds	r3, r0, #1
 800fe56:	d102      	bne.n	800fe5e <_read_r+0x1e>
 800fe58:	682b      	ldr	r3, [r5, #0]
 800fe5a:	b103      	cbz	r3, 800fe5e <_read_r+0x1e>
 800fe5c:	6023      	str	r3, [r4, #0]
 800fe5e:	bd38      	pop	{r3, r4, r5, pc}
 800fe60:	2000028c 	.word	0x2000028c

0800fe64 <_init>:
 800fe64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe66:	bf00      	nop
 800fe68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe6a:	bc08      	pop	{r3}
 800fe6c:	469e      	mov	lr, r3
 800fe6e:	4770      	bx	lr

0800fe70 <_fini>:
 800fe70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe72:	bf00      	nop
 800fe74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe76:	bc08      	pop	{r3}
 800fe78:	469e      	mov	lr, r3
 800fe7a:	4770      	bx	lr
