#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 31 18:05:52 2024
# Process ID: 26128
# Current directory: C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1
# Command line: vivado.exe -log lab7_1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7_1_top.tcl
# Log file: C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/lab7_1_top.vds
# Journal file: C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1\vivado.jou
# Running On: Jakes_ZenBook, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34036 MB
#-----------------------------------------------------------
source lab7_1_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 372.875 ; gain = 62.664
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jkali/ece385/lab7/ip_repo/hdmi_text_controller_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jkali/ece385/lab7/ip_repo/hdmi_text_controller_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jkali/ece385/lab7/ip_repo/hdmi_text_controller_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jkali/ece385/lab7/ip_repo/hdmi_text_controller_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jkali/ece385/lab7/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jkali/ece385/lab6/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top lab7_1_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27780
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1215.020 ; gain = 409.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab7_1_top' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mb_usb' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:422]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_uartlite_0_2' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_axi_uartlite_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_uartlite_0_2' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_axi_uartlite_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'mb_usb_axi_uartlite_0_2' is unconnected for instance 'axi_uartlite_0' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:568]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'mb_usb_axi_uartlite_0_2' has 22 connections declared, but only 21 given [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:568]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_clk_wiz_1_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_clk_wiz_1_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_clk_wiz_1_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_clk_wiz_1_4_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'mb_usb_clk_wiz_1_4' is unconnected for instance 'clk_wiz_1' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:590]
WARNING: [Synth 8-7023] instance 'clk_wiz_1' of module 'mb_usb_clk_wiz_1_4' has 5 connections declared, but only 4 given [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:590]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_text_controller_0_6' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_hdmi_text_controller_0_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_text_controller_0_6' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_hdmi_text_controller_0_6_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_mdm_1_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_mdm_1_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_mdm_1_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_mdm_1_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_microblaze_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_microblaze_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_intc_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_microblaze_0_axi_intc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_intc_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_microblaze_0_axi_intc_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_periph_4' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:833]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CNVJ1L' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CNVJ1L' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ADY9K' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ADY9K' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BB516Y' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BB516Y' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16FJ1YW' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1663]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16FJ1YW' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1663]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xbar_2' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xbar_2' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_periph_4' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:833]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_4XV58R' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1429]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_bram_if_cntlr_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_dlmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_bram_if_cntlr_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_dlmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_v10_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_dlmb_v10_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_v10_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_dlmb_v10_4_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_dlmb_v10_4' is unconnected for instance 'dlmb_v10' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1575]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_usb_dlmb_v10_4' has 25 connections declared, but only 24 given [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1575]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_bram_if_cntlr_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_ilmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_bram_if_cntlr_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_ilmb_bram_if_cntlr_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_v10_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_ilmb_v10_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_v10_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_ilmb_v10_4_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_ilmb_v10_4' is unconnected for instance 'ilmb_v10' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1621]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_usb_ilmb_v10_4' has 25 connections declared, but only 24 given [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1621]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_lmb_bram_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_lmb_bram_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_lmb_bram_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_lmb_bram_4_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_usb_lmb_bram_4' is unconnected for instance 'lmb_bram' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1646]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_usb_lmb_bram_4' is unconnected for instance 'lmb_bram' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1646]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_usb_lmb_bram_4' has 16 connections declared, but only 14 given [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_4XV58R' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1429]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_xlconcat_3' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_3/synth/mb_usb_microblaze_0_xlconcat_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_xlconcat_3' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_3/synth/mb_usb_microblaze_0_xlconcat_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_rst_clk_wiz_1_100M_4' [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_rst_clk_wiz_1_100M_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_rst_clk_wiz_1_100M_4' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/.Xil/Vivado-26128-Jakes_ZenBook/realtime/mb_usb_rst_clk_wiz_1_100M_4_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_usb_rst_clk_wiz_1_100M_4' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:822]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_usb_rst_clk_wiz_1_100M_4' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:822]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_usb_rst_clk_wiz_1_100M_4' has 10 connections declared, but only 8 given [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:822]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb' (0#1) [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:422]
INFO: [Synth 8-6155] done synthesizing module 'lab7_1_top' (0#1) [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:14]
WARNING: [Synth 8-3848] Net gpio_usb_rst_tri_o in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:20]
WARNING: [Synth 8-3848] Net usb_spi_mosi in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:22]
WARNING: [Synth 8-3848] Net usb_spi_sclk in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:23]
WARNING: [Synth 8-3848] Net usb_spi_ss in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:24]
WARNING: [Synth 8-3848] Net hex_segA in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:37]
WARNING: [Synth 8-3848] Net hex_gridA in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:38]
WARNING: [Synth 8-3848] Net hex_segB in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:39]
WARNING: [Synth 8-3848] Net hex_gridB in module/entity lab7_1_top does not have driver. [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv:40]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1310.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_4/mb_usb_microblaze_0_4/mb_usb_microblaze_0_2_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_4/mb_usb_microblaze_0_4/mb_usb_microblaze_0_2_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_4/mb_usb_dlmb_v10_4/mb_usb_ilmb_v10_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_4/mb_usb_dlmb_v10_4/mb_usb_ilmb_v10_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_4/mb_usb_ilmb_v10_4/mb_usb_ilmb_v10_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_4/mb_usb_ilmb_v10_4/mb_usb_ilmb_v10_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_4/mb_usb_dlmb_bram_if_cntlr_4/mb_usb_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_4/mb_usb_dlmb_bram_if_cntlr_4/mb_usb_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_4/mb_usb_ilmb_bram_if_cntlr_4/mb_usb_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_4/mb_usb_ilmb_bram_if_cntlr_4/mb_usb_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_4/mb_usb_lmb_bram_4/mb_usb_lmb_bram_4_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_4/mb_usb_lmb_bram_4/mb_usb_lmb_bram_4_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_2/mb_usb_xbar_2/mb_usb_xbar_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_2/mb_usb_xbar_2/mb_usb_xbar_2_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_4/mb_usb_microblaze_0_axi_intc_4/mb_usb_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_4/mb_usb_microblaze_0_axi_intc_4/mb_usb_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_4/mb_usb_mdm_1_4/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_4/mb_usb_mdm_1_4/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_4/mb_usb_rst_clk_wiz_1_100M_4/mb_usb_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_4/mb_usb_rst_clk_wiz_1_100M_4/mb_usb_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_2/mb_usb_axi_uartlite_0_2/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_2/mb_usb_axi_uartlite_0_2/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc] for cell 'mb_block_i/hdmi_text_controller_0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc] for cell 'mb_block_i/hdmi_text_controller_0'
Parsing XDC File [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/constrs_1/imports/lab7_1/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/constrs_1/imports/lab7_1/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/constrs_1/imports/lab7_1/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/constrs_1/imports/lab7_1/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7_1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7_1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1310.953 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4/mb_usb_clk_wiz_1_4_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/jkali/ece385/lab7/lab7_1/lab7_1.gen/sources_1/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6/mb_usb_hdmi_text_controller_0_6_in_context.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/hdmi_text_controller_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1310.953 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1316.500 ; gain = 510.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_usb_xbar_2                   |         1|
|2     |mb_usb_axi_uartlite_0_2         |         1|
|3     |mb_usb_clk_wiz_1_4              |         1|
|4     |mb_usb_hdmi_text_controller_0_6 |         1|
|5     |mb_usb_mdm_1_4                  |         1|
|6     |mb_usb_microblaze_0_4           |         1|
|7     |mb_usb_microblaze_0_axi_intc_4  |         1|
|8     |mb_usb_rst_clk_wiz_1_100M_4     |         1|
|9     |mb_usb_dlmb_bram_if_cntlr_4     |         1|
|10    |mb_usb_dlmb_v10_4               |         1|
|11    |mb_usb_ilmb_bram_if_cntlr_4     |         1|
|12    |mb_usb_ilmb_v10_4               |         1|
|13    |mb_usb_lmb_bram_4               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |mb_usb_axi_uartlite_0         |     1|
|2     |mb_usb_clk_wiz_1              |     1|
|3     |mb_usb_dlmb_bram_if_cntlr     |     1|
|4     |mb_usb_dlmb_v10               |     1|
|5     |mb_usb_hdmi_text_controller_0 |     1|
|6     |mb_usb_ilmb_bram_if_cntlr     |     1|
|7     |mb_usb_ilmb_v10               |     1|
|8     |mb_usb_lmb_bram               |     1|
|9     |mb_usb_mdm_1                  |     1|
|10    |mb_usb_microblaze_0           |     1|
|11    |mb_usb_microblaze_0_axi_intc  |     1|
|12    |mb_usb_rst_clk_wiz_1_100M     |     1|
|13    |mb_usb_xbar                   |     1|
|14    |LUT1                          |     1|
|15    |IBUF                          |     2|
|16    |OBUF                          |     1|
|17    |OBUFT                         |    28|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1322.586 ; gain = 517.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.586 ; gain = 517.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1334.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf71788f
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 125 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1340.250 ; gain = 924.668
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.runs/synth_1/lab7_1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab7_1_top_utilization_synth.rpt -pb lab7_1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 18:06:48 2024...
