 Timing Path to Res_reg[30]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9380 0.0000 0.0080          0.869621                                    MF            | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0320 0.0940 0.0320 8.8639   12.9711  21.835            5       55.0081  MF            | 
|    multiplier/Res[47]                Fall  2.0320 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0350 0.0030 0.0310          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0890 0.0540 0.0220 0.433485 3.44779  3.88128           1       55.6615                | 
|    i_0_1_6/B                HA_X1    Fall  2.0890 0.0000 0.0220          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1290 0.0400 0.0080 0.42588  2.76208  3.18796           1       55.6615                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1290 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2000 0.0710 0.0160 0.648913 2.76208  3.41099           1       55.6615                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2000 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2750 0.0750 0.0160 1.1254   2.76208  3.88748           1       55.6615                | 
|    i_0_1_9/CI               FA_X1    Fall  2.2750 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3490 0.0740 0.0160 0.848545 2.76208  3.61062           1       55.6615                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3490 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.4230 0.0740 0.0160 0.743769 2.76208  3.50585           1       69.5026                | 
|    i_0_1_11/CI              FA_X1    Fall  2.4230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.4970 0.0740 0.0160 0.665544 2.76208  3.42762           1       69.5026                | 
|    i_0_1_12/CI              FA_X1    Fall  2.4970 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/CO              FA_X1    Fall  2.5700 0.0730 0.0150 0.42588  2.57361  2.99949           1       69.5026                | 
|    i_0_1_75/B               XNOR2_X1 Fall  2.5700 0.0000 0.0150          2.36817                                                   | 
|    i_0_1_75/ZN              XNOR2_X1 Fall  2.6140 0.0440 0.0120 0.42588  2.57361  2.99949           1       55.6615                | 
|    i_0_1_74/B               XNOR2_X1 Fall  2.6140 0.0000 0.0120          2.36817                                                   | 
|    i_0_1_74/ZN              XNOR2_X1 Fall  2.6540 0.0400 0.0120 0.42588  1.57189  1.99777           1       69.5026                | 
|    i_0_1_73/B2              OAI21_X1 Fall  2.6540 0.0000 0.0120          1.55833                                                   | 
|    i_0_1_73/ZN              OAI21_X1 Rise  2.6850 0.0310 0.0270 0.42588  0.914139 1.34002           1       55.6615                | 
|    Res_reg[30]/D            DLH_X1   Rise  2.6850 0.0000 0.0270          0.914139                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[30]/G                 DLH_X1    Rise  0.2400 0.0020 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2400 2.2400 | 
| time borrowed from endpoint              |  0.4440 2.6840 | 
| data required time                       |  2.6840        | 
|                                          |                | 
| data required time                       |  2.6840        | 
| data arrival time                        | -2.6850        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0060 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0030 | 
| computed max time borrow          1.0030 | 
| user max time borrow              1.0060 | 
| allowed time borrow               1.0030 | 
| actual time borrow                0.4440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4440 | 
--------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9380 0.0000 0.0080          0.869621                                    MF            | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0320 0.0940 0.0320 8.8639   12.9711  21.835            5       55.0081  MF            | 
|    multiplier/Res[47]                Fall  2.0320 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0350 0.0030 0.0310          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0890 0.0540 0.0220 0.433485 3.44779  3.88128           1       55.6615                | 
|    i_0_1_6/B                HA_X1    Fall  2.0890 0.0000 0.0220          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1290 0.0400 0.0080 0.42588  2.76208  3.18796           1       55.6615                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1290 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2000 0.0710 0.0160 0.648913 2.76208  3.41099           1       55.6615                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2000 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2750 0.0750 0.0160 1.1254   2.76208  3.88748           1       55.6615                | 
|    i_0_1_9/CI               FA_X1    Fall  2.2750 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3490 0.0740 0.0160 0.848545 2.76208  3.61062           1       55.6615                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3490 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.4230 0.0740 0.0160 0.743769 2.76208  3.50585           1       69.5026                | 
|    i_0_1_11/CI              FA_X1    Fall  2.4230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.4970 0.0740 0.0160 0.665544 2.76208  3.42762           1       69.5026                | 
|    i_0_1_12/CI              FA_X1    Fall  2.4970 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/S               FA_X1    Rise  2.6110 0.1140 0.0130 0.665544 1.70023  2.36577           1       69.5026                | 
|    i_0_1_190/A              INV_X1   Rise  2.6110 0.0000 0.0130          1.70023                                                   | 
|    i_0_1_190/ZN             INV_X1   Fall  2.6200 0.0090 0.0050 0.42588  1.57189  1.99777           1       55.6615                | 
|    i_0_1_72/B2              OAI21_X1 Fall  2.6200 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_72/ZN              OAI21_X1 Rise  2.6480 0.0280 0.0270 0.42588  0.914139 1.34002           1       55.6615                | 
|    Res_reg[29]/D            DLH_X1   Rise  2.6480 0.0000 0.0270          0.914139                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[29]/G                 DLH_X1    Rise  0.2400 0.0020 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2400 2.2400 | 
| time borrowed from endpoint              |  0.4070 2.6470 | 
| data required time                       |  2.6470        | 
|                                          |                | 
| data required time                       |  2.6470        | 
| data arrival time                        | -2.6480        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0060 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0030 | 
| computed max time borrow          1.0030 | 
| user max time borrow              1.0060 | 
| allowed time borrow               1.0030 | 
| actual time borrow                0.4070 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4070 | 
--------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9380 0.0000 0.0080          0.869621                                    MF            | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0320 0.0940 0.0320 8.8639   12.9711  21.835            5       55.0081  MF            | 
|    multiplier/Res[47]                Fall  2.0320 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0350 0.0030 0.0310          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0890 0.0540 0.0220 0.433485 3.44779  3.88128           1       55.6615                | 
|    i_0_1_6/B                HA_X1    Fall  2.0890 0.0000 0.0220          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1290 0.0400 0.0080 0.42588  2.76208  3.18796           1       55.6615                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1290 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2000 0.0710 0.0160 0.648913 2.76208  3.41099           1       55.6615                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2000 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2750 0.0750 0.0160 1.1254   2.76208  3.88748           1       55.6615                | 
|    i_0_1_9/CI               FA_X1    Fall  2.2750 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3490 0.0740 0.0160 0.848545 2.76208  3.61062           1       55.6615                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3490 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.4230 0.0740 0.0160 0.743769 2.76208  3.50585           1       69.5026                | 
|    i_0_1_11/CI              FA_X1    Fall  2.4230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/S               FA_X1    Rise  2.5360 0.1130 0.0120 0.421981 1.70023  2.12221           1       69.5026                | 
|    i_0_1_191/A              INV_X1   Rise  2.5360 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_191/ZN             INV_X1   Fall  2.5450 0.0090 0.0050 0.42588  1.57189  1.99777           1       69.5026                | 
|    i_0_1_71/B2              OAI21_X1 Fall  2.5450 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_71/ZN              OAI21_X1 Rise  2.5730 0.0280 0.0270 0.42588  0.914139 1.34002           1       69.5026                | 
|    Res_reg[28]/D            DLH_X1   Rise  2.5730 0.0000 0.0270          0.914139                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[28]/G                 DLH_X1    Rise  0.2400 0.0020 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2400 2.2400 | 
| time borrowed from endpoint              |  0.3320 2.5720 | 
| data required time                       |  2.5720        | 
|                                          |                | 
| data required time                       |  2.5720        | 
| data arrival time                        | -2.5730        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0060 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0030 | 
| computed max time borrow          1.0030 | 
| user max time borrow              1.0060 | 
| allowed time borrow               1.0030 | 
| actual time borrow                0.3320 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3320 | 
--------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5840 0.0000 0.0110          0.914139                                    MF            | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6360 0.0520 0.0210 2.3033   5.07082  7.37412           2       54.9135  MF            | 
|    multiplier/Res[24]                   Rise  1.6360 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.6360 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6360 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6760 0.0400 0.0130 0.456809 3.44779  3.9046            1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7140 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7900 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8280 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8670 0.0390 0.0130 0.607351 3.44779  4.05514           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8670 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9050 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9440 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9820 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0200 0.0380 0.0130 0.457509 3.44779  3.9053            1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0580 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0960 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1340 0.0380 0.0130 0.435945 3.44779  3.88374           1       55.0081                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1340 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1720 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1720 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2100 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2100 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2480 0.0380 0.0130 0.4404   3.44779  3.88819           1       55.0081                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2480 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2860 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2860 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3260 0.0400 0.0140 1.0658   3.44779  4.5136            1       55.0081                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3260 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3650 0.0390 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.4030 0.0380 0.0130 0.433485 3.44779  3.88128           1       55.0081                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.4030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.4420 0.0390 0.0130 0.651469 3.44779  4.09926           1       55.0081                | 
|    i_0_0/i_21/B                HA_X1    Rise  2.4420 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/CO               HA_X1    Rise  2.4770 0.0350 0.0110 0.42588  2.41145  2.83733           1       55.0081                | 
|    i_0_0/i_22/B                XOR2_X1  Rise  2.4770 0.0000 0.0110          2.36355                                                   | 
|    i_0_0/i_22/Z                XOR2_X1  Rise  2.5240 0.0470 0.0240 0.42588  1.68751  2.11339           1       55.0081                | 
|    i_0_0/M_resultTruncated[22]          Rise  2.5240 0.0000                                                                           | 
|    i_0_1_63/A1                 AOI22_X1 Rise  2.5240 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_63/ZN                 AOI22_X1 Fall  2.5430 0.0190 0.0300 0.42588  1.70023  2.12611           1       55.0081                | 
|    i_0_1_62/A                  INV_X1   Fall  2.5430 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_62/ZN                 INV_X1   Rise  2.5640 0.0210 0.0120 0.844894 0.914139 1.75903           1       55.0081                | 
|    Res_reg[22]/D               DLH_X1   Rise  2.5640 0.0000 0.0120          0.914139                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[22]/G                 DLH_X1    Rise  0.2410 0.0030 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2410 2.2410 | 
| time borrowed from endpoint              |  0.3220 2.5630 | 
| data required time                       |  2.5630        | 
|                                          |                | 
| data required time                       |  2.5630        | 
| data arrival time                        | -2.5640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0060 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0010 | 
| computed max time borrow         1.0070 | 
| user max time borrow             1.0060 | 
| allowed time borrow              1.0060 | 
| actual time borrow               0.3220 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.3220 | 
-------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5840 0.0000 0.0110          0.914139                                    MF            | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6360 0.0520 0.0210 2.3033   5.07082  7.37412           2       54.9135  MF            | 
|    multiplier/Res[24]                   Rise  1.6360 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.6360 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6360 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6760 0.0400 0.0130 0.456809 3.44779  3.9046            1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7140 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7900 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8280 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8670 0.0390 0.0130 0.607351 3.44779  4.05514           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8670 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9050 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9440 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9820 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0200 0.0380 0.0130 0.457509 3.44779  3.9053            1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0580 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0960 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1340 0.0380 0.0130 0.435945 3.44779  3.88374           1       55.0081                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1340 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1720 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1720 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2100 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2100 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2480 0.0380 0.0130 0.4404   3.44779  3.88819           1       55.0081                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2480 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2860 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2860 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3260 0.0400 0.0140 1.0658   3.44779  4.5136            1       55.0081                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3260 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3650 0.0390 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.4030 0.0380 0.0130 0.433485 3.44779  3.88128           1       55.0081                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.4030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.4420 0.0390 0.0130 0.651469 3.44779  4.09926           1       55.0081                | 
|    i_0_0/i_21/B                HA_X1    Rise  2.4420 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/S                HA_X1    Rise  2.4900 0.0480 0.0240 0.42588  1.68751  2.11339           1       55.0081                | 
|    i_0_0/M_resultTruncated[21]          Rise  2.4900 0.0000                                                                           | 
|    i_0_1_61/A1                 AOI22_X1 Rise  2.4900 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_61/ZN                 AOI22_X1 Fall  2.5090 0.0190 0.0300 0.42588  1.70023  2.12611           1       55.0081                | 
|    i_0_1_60/A                  INV_X1   Fall  2.5090 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_60/ZN                 INV_X1   Rise  2.5280 0.0190 0.0110 0.42588  0.914139 1.34002           1       55.0081                | 
|    Res_reg[21]/D               DLH_X1   Rise  2.5280 0.0000 0.0110          0.914139                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[21]/G                 DLH_X1    Rise  0.2410 0.0030 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2410 2.2410 | 
| time borrowed from endpoint              |  0.2860 2.5270 | 
| data required time                       |  2.5270        | 
|                                          |                | 
| data required time                       |  2.5270        | 
| data arrival time                        | -2.5280        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0060 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0010 | 
| computed max time borrow         1.0070 | 
| user max time borrow             1.0060 | 
| allowed time borrow              1.0060 | 
| actual time borrow               0.2860 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2860 | 
-------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9380 0.0000 0.0080          0.869621                                    MF            | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0320 0.0940 0.0320 8.8639   12.9711  21.835            5       55.0081  MF            | 
|    multiplier/Res[47]                Fall  2.0320 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0350 0.0030 0.0310          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0890 0.0540 0.0220 0.433485 3.44779  3.88128           1       55.6615                | 
|    i_0_1_6/B                HA_X1    Fall  2.0890 0.0000 0.0220          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1290 0.0400 0.0080 0.42588  2.76208  3.18796           1       55.6615                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1290 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2000 0.0710 0.0160 0.648913 2.76208  3.41099           1       55.6615                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2000 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2750 0.0750 0.0160 1.1254   2.76208  3.88748           1       55.6615                | 
|    i_0_1_9/CI               FA_X1    Fall  2.2750 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3490 0.0740 0.0160 0.848545 2.76208  3.61062           1       55.6615                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3490 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/S               FA_X1    Rise  2.4620 0.1130 0.0120 0.42588  1.70023  2.12611           1       69.5026                | 
|    i_0_1_192/A              INV_X1   Rise  2.4620 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_192/ZN             INV_X1   Fall  2.4710 0.0090 0.0050 0.421981 1.57189  1.99387           1       69.5026                | 
|    i_0_1_70/B2              OAI21_X1 Fall  2.4710 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_70/ZN              OAI21_X1 Rise  2.4990 0.0280 0.0270 0.42588  0.914139 1.34002           1       69.5026                | 
|    Res_reg[27]/D            DLH_X1   Rise  2.4990 0.0000 0.0270          0.914139                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[27]/G                 DLH_X1    Rise  0.2400 0.0020 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2400 2.2400 | 
| time borrowed from endpoint              |  0.2580 2.4980 | 
| data required time                       |  2.4980        | 
|                                          |                | 
| data required time                       |  2.4980        | 
| data arrival time                        | -2.4990        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0060 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0030 | 
| computed max time borrow          1.0030 | 
| user max time borrow              1.0060 | 
| allowed time borrow               1.0030 | 
| actual time borrow                0.2580 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2580 | 
--------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5840 0.0000 0.0110          0.914139                                    MF            | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6360 0.0520 0.0210 2.3033   5.07082  7.37412           2       54.9135  MF            | 
|    multiplier/Res[24]                   Rise  1.6360 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.6360 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6360 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6760 0.0400 0.0130 0.456809 3.44779  3.9046            1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7140 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7900 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8280 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8670 0.0390 0.0130 0.607351 3.44779  4.05514           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8670 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9050 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9440 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9820 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0200 0.0380 0.0130 0.457509 3.44779  3.9053            1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0580 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0960 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1340 0.0380 0.0130 0.435945 3.44779  3.88374           1       55.0081                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1340 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1720 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1720 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2100 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2100 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2480 0.0380 0.0130 0.4404   3.44779  3.88819           1       55.0081                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2480 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2860 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2860 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3260 0.0400 0.0140 1.0658   3.44779  4.5136            1       55.0081                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3260 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3650 0.0390 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.4030 0.0380 0.0130 0.433485 3.44779  3.88128           1       55.0081                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.4030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/S                HA_X1    Rise  2.4510 0.0480 0.0240 0.42588  1.68751  2.11339           1       55.0081                | 
|    i_0_0/M_resultTruncated[20]          Rise  2.4510 0.0000                                                                           | 
|    i_0_1_59/A1                 AOI22_X1 Rise  2.4510 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_59/ZN                 AOI22_X1 Fall  2.4700 0.0190 0.0300 0.42588  1.70023  2.12611           1       55.0081                | 
|    i_0_1_58/A                  INV_X1   Fall  2.4700 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_58/ZN                 INV_X1   Rise  2.4890 0.0190 0.0110 0.42588  0.914139 1.34002           1       55.0081                | 
|    Res_reg[20]/D               DLH_X1   Rise  2.4890 0.0000 0.0110          0.914139                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[20]/G                 DLH_X1    Rise  0.2410 0.0030 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2410 2.2410 | 
| time borrowed from endpoint              |  0.2470 2.4880 | 
| data required time                       |  2.4880        | 
|                                          |                | 
| data required time                       |  2.4880        | 
| data arrival time                        | -2.4890        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0060 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0010 | 
| computed max time borrow         1.0070 | 
| user max time borrow             1.0060 | 
| allowed time borrow              1.0060 | 
| actual time borrow               0.2470 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2470 | 
-------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5840 0.0000 0.0110          0.914139                                    MF            | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6360 0.0520 0.0210 2.3033   5.07082  7.37412           2       54.9135  MF            | 
|    multiplier/Res[24]                   Rise  1.6360 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.6360 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6360 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6760 0.0400 0.0130 0.456809 3.44779  3.9046            1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7140 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7900 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8280 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8670 0.0390 0.0130 0.607351 3.44779  4.05514           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8670 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9050 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9440 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9820 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0200 0.0380 0.0130 0.457509 3.44779  3.9053            1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0580 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0960 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1340 0.0380 0.0130 0.435945 3.44779  3.88374           1       55.0081                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1340 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1720 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1720 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2100 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2100 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2480 0.0380 0.0130 0.4404   3.44779  3.88819           1       55.0081                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2480 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2860 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2860 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3260 0.0400 0.0140 1.0658   3.44779  4.5136            1       55.0081                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3260 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3650 0.0390 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/S                HA_X1    Rise  2.4130 0.0480 0.0240 0.42588  1.68751  2.11339           1       55.0081                | 
|    i_0_0/M_resultTruncated[19]          Rise  2.4130 0.0000                                                                           | 
|    i_0_1_57/A1                 AOI22_X1 Rise  2.4130 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_57/ZN                 AOI22_X1 Fall  2.4320 0.0190 0.0300 0.42588  1.70023  2.12611           1       55.0081                | 
|    i_0_1_56/A                  INV_X1   Fall  2.4320 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_56/ZN                 INV_X1   Rise  2.4510 0.0190 0.0110 0.42588  0.914139 1.34002           1       55.0081                | 
|    Res_reg[19]/D               DLH_X1   Rise  2.4510 0.0000 0.0110          0.914139                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[19]/G                 DLH_X1    Rise  0.2410 0.0030 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2410 2.2410 | 
| time borrowed from endpoint              |  0.2090 2.4500 | 
| data required time                       |  2.4500        | 
|                                          |                | 
| data required time                       |  2.4500        | 
| data arrival time                        | -2.4510        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0060 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0010 | 
| computed max time borrow         1.0070 | 
| user max time borrow             1.0060 | 
| allowed time borrow              1.0060 | 
| actual time borrow               0.2090 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2090 | 
-------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9380 0.0000 0.0080          0.869621                                    MF            | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0320 0.0940 0.0320 8.8639   12.9711  21.835            5       55.0081  MF            | 
|    multiplier/Res[47]                Fall  2.0320 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0350 0.0030 0.0310          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0890 0.0540 0.0220 0.433485 3.44779  3.88128           1       55.6615                | 
|    i_0_1_6/B                HA_X1    Fall  2.0890 0.0000 0.0220          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1290 0.0400 0.0080 0.42588  2.76208  3.18796           1       55.6615                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1290 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2000 0.0710 0.0160 0.648913 2.76208  3.41099           1       55.6615                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2000 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2750 0.0750 0.0160 1.1254   2.76208  3.88748           1       55.6615                | 
|    i_0_1_9/CI               FA_X1    Fall  2.2750 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/S                FA_X1    Rise  2.3890 0.1140 0.0130 0.659138 1.70023  2.35937           1       55.6615                | 
|    i_0_1_193/A              INV_X1   Rise  2.3890 0.0000 0.0130          1.70023                                                   | 
|    i_0_1_193/ZN             INV_X1   Fall  2.3980 0.0090 0.0050 0.42588  1.57189  1.99777           1       55.6615                | 
|    i_0_1_69/B2              OAI21_X1 Fall  2.3980 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_69/ZN              OAI21_X1 Rise  2.4270 0.0290 0.0280 0.657072 0.914139 1.57121           1       55.6615                | 
|    Res_reg[26]/D            DLH_X1   Rise  2.4270 0.0000 0.0280          0.914139                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[26]/G                 DLH_X1    Rise  0.2400 0.0020 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2400 2.2400 | 
| time borrowed from endpoint              |  0.1860 2.4260 | 
| data required time                       |  2.4260        | 
|                                          |                | 
| data required time                       |  2.4260        | 
| data arrival time                        | -2.4270        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0060 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0030 | 
| computed max time borrow          1.0030 | 
| user max time borrow              1.0060 | 
| allowed time borrow               1.0030 | 
| actual time borrow                0.1860 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1860 | 
--------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5840 0.0000 0.0110          0.914139                                    MF            | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6360 0.0520 0.0210 2.3033   5.07082  7.37412           2       54.9135  MF            | 
|    multiplier/Res[24]                   Rise  1.6360 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.6360 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6360 0.0000 0.0210          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6760 0.0400 0.0130 0.456809 3.44779  3.9046            1       55.1256                | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7140 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7900 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8280 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8670 0.0390 0.0130 0.607351 3.44779  4.05514           1       55.1256                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8670 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9050 0.0380 0.0130 0.469872 3.44779  3.91767           1       55.1256                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9050 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9440 0.0390 0.0130 0.559728 3.44779  4.00752           1       55.1256                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9820 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0200 0.0380 0.0130 0.457509 3.44779  3.9053            1       55.1256                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0580 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.1256                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0960 0.0380 0.0130 0.483678 3.44779  3.93147           1       55.1256                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1340 0.0380 0.0130 0.435945 3.44779  3.88374           1       55.0081                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1340 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1720 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1720 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2100 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2100 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2480 0.0380 0.0130 0.4404   3.44779  3.88819           1       55.0081                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2480 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2860 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.0081                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2860 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3260 0.0400 0.0140 1.0658   3.44779  4.5136            1       55.0081                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3260 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_18/S                HA_X1    Rise  2.3740 0.0480 0.0240 0.42588  1.68751  2.11339           1       55.0081                | 
|    i_0_0/M_resultTruncated[18]          Rise  2.3740 0.0000                                                                           | 
|    i_0_1_55/A1                 AOI22_X1 Rise  2.3740 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_55/ZN                 AOI22_X1 Fall  2.3930 0.0190 0.0300 0.42588  1.70023  2.12611           1       55.0081                | 
|    i_0_1_54/A                  INV_X1   Fall  2.3930 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_54/ZN                 INV_X1   Rise  2.4120 0.0190 0.0110 0.42588  0.914139 1.34002           1       55.0081                | 
|    Res_reg[18]/D               DLH_X1   Rise  2.4120 0.0000 0.0110          0.914139                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.57303  0.699202 2.27223           1       55.0081  c    K/M      | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0880 0.0880 0.0400 8.25794  7.71184  15.9698           2       55.0081  mF   K/M      | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0880 0.0000 0.0400          1.42116                                     mF            | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1410 0.0530 0.0180 11.2715  6.00478  17.2763           3       55.0081  mF   K/M      | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1410 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1420 0.0010 0.0180          1.74594                                     mF            | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2380 0.0960 0.0770 34.3999  28.6118  63.0117           32      55.0081  mF   K/M      | 
|    Res_reg[18]/G                 DLH_X1    Rise  0.2410 0.0030 0.0770          0.985498                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2410 2.2410 | 
| time borrowed from endpoint              |  0.1700 2.4110 | 
| data required time                       |  2.4110        | 
|                                          |                | 
| data required time                       |  2.4110        | 
| data arrival time                        | -2.4120        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0060 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0010 | 
| computed max time borrow         1.0070 | 
| user max time borrow             1.0060 | 
| allowed time borrow              1.0060 | 
| actual time borrow               0.1700 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.1700 | 
-------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1745M, PVMEM - 2263M)
