
IO_Tile_2_33

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (12 8)  (106 536)  (106 536)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (12 9)  (106 537)  (106 537)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (15 9)  (109 537)  (109 537)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_3 wire_io_cluster/io_1/inclk


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (4 4)  (196 532)  (196 532)  routing T_4_33.span4_vert_4 <X> T_4_33.lc_trk_g0_4
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g1_6 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_6 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_4 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (6 5)  (198 533)  (198 533)  routing T_4_33.span4_vert_4 <X> T_4_33.lc_trk_g0_4
 (7 5)  (199 533)  (199 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (10 5)  (212 533)  (212 533)  routing T_4_33.lc_trk_g1_6 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (4 14)  (196 543)  (196 543)  routing T_4_33.logic_op_bnl_6 <X> T_4_33.lc_trk_g1_6
 (7 15)  (199 542)  (199 542)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_bnl_6 lc_trk_g1_6


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (12 10)  (268 539)  (268 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (250 541)  (250 541)  routing T_5_33.span4_horz_r_4 <X> T_5_33.lc_trk_g1_4
 (5 13)  (251 541)  (251 541)  routing T_5_33.span4_horz_r_4 <X> T_5_33.lc_trk_g1_4
 (7 13)  (253 541)  (253 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (11 0)  (429 528)  (429 528)  routing T_8_33.span4_horz_r_0 <X> T_8_33.span4_horz_l_12


IO_Tile_10_33

 (13 6)  (527 535)  (527 535)  routing T_10_33.span4_vert_37 <X> T_10_33.span4_vert_13
 (11 13)  (525 541)  (525 541)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_vert_43
 (12 13)  (526 541)  (526 541)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_vert_43


IO_Tile_12_33

 (11 0)  (633 528)  (633 528)  routing T_12_33.span4_vert_1 <X> T_12_33.span4_horz_l_12
 (12 0)  (634 528)  (634 528)  routing T_12_33.span4_vert_1 <X> T_12_33.span4_horz_l_12


LogicTile_1_32

 (25 0)  (43 512)  (43 512)  routing T_1_32.sp4_v_b_10 <X> T_1_32.lc_trk_g0_2
 (28 0)  (46 512)  (46 512)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 512)  (47 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 512)  (48 512)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 512)  (50 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 512)  (52 512)  routing T_1_32.lc_trk_g1_0 <X> T_1_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 512)  (53 512)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.input_2_0
 (41 0)  (59 512)  (59 512)  LC_0 Logic Functioning bit
 (43 0)  (61 512)  (61 512)  LC_0 Logic Functioning bit
 (22 1)  (40 513)  (40 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 513)  (41 513)  routing T_1_32.sp4_v_b_10 <X> T_1_32.lc_trk_g0_2
 (25 1)  (43 513)  (43 513)  routing T_1_32.sp4_v_b_10 <X> T_1_32.lc_trk_g0_2
 (26 1)  (44 513)  (44 513)  routing T_1_32.lc_trk_g2_2 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 513)  (46 513)  routing T_1_32.lc_trk_g2_2 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 513)  (47 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 513)  (48 513)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 513)  (50 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (51 513)  (51 513)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.input_2_0
 (34 1)  (52 513)  (52 513)  routing T_1_32.lc_trk_g3_5 <X> T_1_32.input_2_0
 (36 1)  (54 513)  (54 513)  LC_0 Logic Functioning bit
 (37 1)  (55 513)  (55 513)  LC_0 Logic Functioning bit
 (39 1)  (57 513)  (57 513)  LC_0 Logic Functioning bit
 (40 1)  (58 513)  (58 513)  LC_0 Logic Functioning bit
 (42 1)  (60 513)  (60 513)  LC_0 Logic Functioning bit
 (0 2)  (18 514)  (18 514)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (2 2)  (20 514)  (20 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (39 514)  (39 514)  routing T_1_32.bnr_op_7 <X> T_1_32.lc_trk_g0_7
 (22 2)  (40 514)  (40 514)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (44 514)  (44 514)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 514)  (45 514)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 514)  (46 514)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 514)  (47 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 514)  (48 514)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 514)  (50 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 514)  (51 514)  routing T_1_32.lc_trk_g3_1 <X> T_1_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 514)  (52 514)  routing T_1_32.lc_trk_g3_1 <X> T_1_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 514)  (54 514)  LC_1 Logic Functioning bit
 (40 2)  (58 514)  (58 514)  LC_1 Logic Functioning bit
 (43 2)  (61 514)  (61 514)  LC_1 Logic Functioning bit
 (50 2)  (68 514)  (68 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 515)  (18 515)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (21 3)  (39 515)  (39 515)  routing T_1_32.bnr_op_7 <X> T_1_32.lc_trk_g0_7
 (26 3)  (44 515)  (44 515)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 515)  (47 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 515)  (48 515)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 515)  (54 515)  LC_1 Logic Functioning bit
 (37 3)  (55 515)  (55 515)  LC_1 Logic Functioning bit
 (40 3)  (58 515)  (58 515)  LC_1 Logic Functioning bit
 (42 3)  (60 515)  (60 515)  LC_1 Logic Functioning bit
 (43 3)  (61 515)  (61 515)  LC_1 Logic Functioning bit
 (14 4)  (32 516)  (32 516)  routing T_1_32.bnr_op_0 <X> T_1_32.lc_trk_g1_0
 (21 4)  (39 516)  (39 516)  routing T_1_32.wire_logic_cluster/lc_3/out <X> T_1_32.lc_trk_g1_3
 (22 4)  (40 516)  (40 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (49 516)  (49 516)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 516)  (50 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 516)  (51 516)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 516)  (52 516)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (42 4)  (60 516)  (60 516)  LC_2 Logic Functioning bit
 (43 4)  (61 516)  (61 516)  LC_2 Logic Functioning bit
 (45 4)  (63 516)  (63 516)  LC_2 Logic Functioning bit
 (47 4)  (65 516)  (65 516)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (68 516)  (68 516)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (71 516)  (71 516)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (32 517)  (32 517)  routing T_1_32.bnr_op_0 <X> T_1_32.lc_trk_g1_0
 (17 5)  (35 517)  (35 517)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (31 5)  (49 517)  (49 517)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (42 5)  (60 517)  (60 517)  LC_2 Logic Functioning bit
 (43 5)  (61 517)  (61 517)  LC_2 Logic Functioning bit
 (17 6)  (35 518)  (35 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 518)  (36 518)  routing T_1_32.wire_logic_cluster/lc_5/out <X> T_1_32.lc_trk_g1_5
 (26 6)  (44 518)  (44 518)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 518)  (45 518)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 518)  (47 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 518)  (50 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 518)  (54 518)  LC_3 Logic Functioning bit
 (37 6)  (55 518)  (55 518)  LC_3 Logic Functioning bit
 (38 6)  (56 518)  (56 518)  LC_3 Logic Functioning bit
 (39 6)  (57 518)  (57 518)  LC_3 Logic Functioning bit
 (41 6)  (59 518)  (59 518)  LC_3 Logic Functioning bit
 (43 6)  (61 518)  (61 518)  LC_3 Logic Functioning bit
 (45 6)  (63 518)  (63 518)  LC_3 Logic Functioning bit
 (27 7)  (45 519)  (45 519)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 519)  (46 519)  routing T_1_32.lc_trk_g3_4 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 519)  (47 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 519)  (48 519)  routing T_1_32.lc_trk_g1_3 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 519)  (49 519)  routing T_1_32.lc_trk_g0_2 <X> T_1_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 519)  (54 519)  LC_3 Logic Functioning bit
 (38 7)  (56 519)  (56 519)  LC_3 Logic Functioning bit
 (52 7)  (70 519)  (70 519)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (43 520)  (43 520)  routing T_1_32.wire_logic_cluster/lc_2/out <X> T_1_32.lc_trk_g2_2
 (27 8)  (45 520)  (45 520)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 520)  (46 520)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 520)  (47 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 520)  (49 520)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 520)  (50 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 520)  (54 520)  LC_4 Logic Functioning bit
 (38 8)  (56 520)  (56 520)  LC_4 Logic Functioning bit
 (22 9)  (40 521)  (40 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (48 521)  (48 521)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 521)  (49 521)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 521)  (54 521)  LC_4 Logic Functioning bit
 (38 9)  (56 521)  (56 521)  LC_4 Logic Functioning bit
 (21 10)  (39 522)  (39 522)  routing T_1_32.wire_logic_cluster/lc_7/out <X> T_1_32.lc_trk_g2_7
 (22 10)  (40 522)  (40 522)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (44 522)  (44 522)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (32 10)  (50 522)  (50 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 522)  (51 522)  routing T_1_32.lc_trk_g3_1 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 522)  (52 522)  routing T_1_32.lc_trk_g3_1 <X> T_1_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 522)  (54 522)  LC_5 Logic Functioning bit
 (37 10)  (55 522)  (55 522)  LC_5 Logic Functioning bit
 (38 10)  (56 522)  (56 522)  LC_5 Logic Functioning bit
 (39 10)  (57 522)  (57 522)  LC_5 Logic Functioning bit
 (40 10)  (58 522)  (58 522)  LC_5 Logic Functioning bit
 (41 10)  (59 522)  (59 522)  LC_5 Logic Functioning bit
 (43 10)  (61 522)  (61 522)  LC_5 Logic Functioning bit
 (26 11)  (44 523)  (44 523)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 523)  (47 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 523)  (50 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (51 523)  (51 523)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.input_2_5
 (34 11)  (52 523)  (52 523)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.input_2_5
 (35 11)  (53 523)  (53 523)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.input_2_5
 (36 11)  (54 523)  (54 523)  LC_5 Logic Functioning bit
 (37 11)  (55 523)  (55 523)  LC_5 Logic Functioning bit
 (38 11)  (56 523)  (56 523)  LC_5 Logic Functioning bit
 (39 11)  (57 523)  (57 523)  LC_5 Logic Functioning bit
 (40 11)  (58 523)  (58 523)  LC_5 Logic Functioning bit
 (41 11)  (59 523)  (59 523)  LC_5 Logic Functioning bit
 (42 11)  (60 523)  (60 523)  LC_5 Logic Functioning bit
 (15 12)  (33 524)  (33 524)  routing T_1_32.rgt_op_1 <X> T_1_32.lc_trk_g3_1
 (17 12)  (35 524)  (35 524)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 524)  (36 524)  routing T_1_32.rgt_op_1 <X> T_1_32.lc_trk_g3_1
 (25 12)  (43 524)  (43 524)  routing T_1_32.wire_logic_cluster/lc_2/out <X> T_1_32.lc_trk_g3_2
 (27 12)  (45 524)  (45 524)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 524)  (46 524)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 524)  (47 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 524)  (50 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 524)  (52 524)  routing T_1_32.lc_trk_g1_0 <X> T_1_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 524)  (54 524)  LC_6 Logic Functioning bit
 (38 12)  (56 524)  (56 524)  LC_6 Logic Functioning bit
 (22 13)  (40 525)  (40 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (48 525)  (48 525)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 525)  (54 525)  LC_6 Logic Functioning bit
 (38 13)  (56 525)  (56 525)  LC_6 Logic Functioning bit
 (14 14)  (32 526)  (32 526)  routing T_1_32.rgt_op_4 <X> T_1_32.lc_trk_g3_4
 (15 14)  (33 526)  (33 526)  routing T_1_32.rgt_op_5 <X> T_1_32.lc_trk_g3_5
 (17 14)  (35 526)  (35 526)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 526)  (36 526)  routing T_1_32.rgt_op_5 <X> T_1_32.lc_trk_g3_5
 (21 14)  (39 526)  (39 526)  routing T_1_32.wire_logic_cluster/lc_7/out <X> T_1_32.lc_trk_g3_7
 (22 14)  (40 526)  (40 526)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (43 526)  (43 526)  routing T_1_32.sp4_h_r_38 <X> T_1_32.lc_trk_g3_6
 (26 14)  (44 526)  (44 526)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 526)  (45 526)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 526)  (46 526)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 526)  (47 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 526)  (48 526)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 526)  (49 526)  routing T_1_32.lc_trk_g1_5 <X> T_1_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 526)  (50 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 526)  (52 526)  routing T_1_32.lc_trk_g1_5 <X> T_1_32.wire_logic_cluster/lc_7/in_3
 (40 14)  (58 526)  (58 526)  LC_7 Logic Functioning bit
 (42 14)  (60 526)  (60 526)  LC_7 Logic Functioning bit
 (45 14)  (63 526)  (63 526)  LC_7 Logic Functioning bit
 (47 14)  (65 526)  (65 526)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (68 526)  (68 526)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (71 526)  (71 526)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (33 527)  (33 527)  routing T_1_32.rgt_op_4 <X> T_1_32.lc_trk_g3_4
 (17 15)  (35 527)  (35 527)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (40 527)  (40 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (41 527)  (41 527)  routing T_1_32.sp4_h_r_38 <X> T_1_32.lc_trk_g3_6
 (24 15)  (42 527)  (42 527)  routing T_1_32.sp4_h_r_38 <X> T_1_32.lc_trk_g3_6
 (26 15)  (44 527)  (44 527)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 527)  (45 527)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 527)  (46 527)  routing T_1_32.lc_trk_g3_6 <X> T_1_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 527)  (47 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 527)  (48 527)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_7/in_1
 (38 15)  (56 527)  (56 527)  LC_7 Logic Functioning bit
 (41 15)  (59 527)  (59 527)  LC_7 Logic Functioning bit
 (51 15)  (69 527)  (69 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (70 527)  (70 527)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_32

 (3 0)  (75 512)  (75 512)  routing T_2_32.sp12_h_r_0 <X> T_2_32.sp12_v_b_0
 (17 0)  (89 512)  (89 512)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 512)  (90 512)  routing T_2_32.wire_logic_cluster/lc_1/out <X> T_2_32.lc_trk_g0_1
 (25 0)  (97 512)  (97 512)  routing T_2_32.sp4_v_b_10 <X> T_2_32.lc_trk_g0_2
 (26 0)  (98 512)  (98 512)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 512)  (99 512)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 512)  (101 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 512)  (104 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 512)  (106 512)  routing T_2_32.lc_trk_g1_0 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (39 0)  (111 512)  (111 512)  LC_0 Logic Functioning bit
 (40 0)  (112 512)  (112 512)  LC_0 Logic Functioning bit
 (47 0)  (119 512)  (119 512)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (75 513)  (75 513)  routing T_2_32.sp12_h_r_0 <X> T_2_32.sp12_v_b_0
 (5 1)  (77 513)  (77 513)  routing T_2_32.sp4_h_r_0 <X> T_2_32.sp4_v_b_0
 (22 1)  (94 513)  (94 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (95 513)  (95 513)  routing T_2_32.sp4_v_b_10 <X> T_2_32.lc_trk_g0_2
 (25 1)  (97 513)  (97 513)  routing T_2_32.sp4_v_b_10 <X> T_2_32.lc_trk_g0_2
 (26 1)  (98 513)  (98 513)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 513)  (99 513)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 513)  (101 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 513)  (102 513)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 513)  (104 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 513)  (107 513)  routing T_2_32.lc_trk_g0_2 <X> T_2_32.input_2_0
 (39 1)  (111 513)  (111 513)  LC_0 Logic Functioning bit
 (0 2)  (72 514)  (72 514)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (2 2)  (74 514)  (74 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 514)  (88 514)  routing T_2_32.sp4_v_b_5 <X> T_2_32.lc_trk_g0_5
 (17 2)  (89 514)  (89 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (90 514)  (90 514)  routing T_2_32.sp4_v_b_5 <X> T_2_32.lc_trk_g0_5
 (25 2)  (97 514)  (97 514)  routing T_2_32.sp4_v_b_6 <X> T_2_32.lc_trk_g0_6
 (26 2)  (98 514)  (98 514)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (36 2)  (108 514)  (108 514)  LC_1 Logic Functioning bit
 (38 2)  (110 514)  (110 514)  LC_1 Logic Functioning bit
 (41 2)  (113 514)  (113 514)  LC_1 Logic Functioning bit
 (43 2)  (115 514)  (115 514)  LC_1 Logic Functioning bit
 (45 2)  (117 514)  (117 514)  LC_1 Logic Functioning bit
 (47 2)  (119 514)  (119 514)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (72 515)  (72 515)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (1 3)  (73 515)  (73 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (94 515)  (94 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (95 515)  (95 515)  routing T_2_32.sp4_v_b_6 <X> T_2_32.lc_trk_g0_6
 (26 3)  (98 515)  (98 515)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 515)  (99 515)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 515)  (101 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 515)  (109 515)  LC_1 Logic Functioning bit
 (39 3)  (111 515)  (111 515)  LC_1 Logic Functioning bit
 (40 3)  (112 515)  (112 515)  LC_1 Logic Functioning bit
 (42 3)  (114 515)  (114 515)  LC_1 Logic Functioning bit
 (8 4)  (80 516)  (80 516)  routing T_2_32.sp4_v_b_10 <X> T_2_32.sp4_h_r_4
 (9 4)  (81 516)  (81 516)  routing T_2_32.sp4_v_b_10 <X> T_2_32.sp4_h_r_4
 (10 4)  (82 516)  (82 516)  routing T_2_32.sp4_v_b_10 <X> T_2_32.sp4_h_r_4
 (11 4)  (83 516)  (83 516)  routing T_2_32.sp4_h_r_0 <X> T_2_32.sp4_v_b_5
 (25 4)  (97 516)  (97 516)  routing T_2_32.lft_op_2 <X> T_2_32.lc_trk_g1_2
 (32 4)  (104 516)  (104 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 516)  (105 516)  routing T_2_32.lc_trk_g2_1 <X> T_2_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 516)  (108 516)  LC_2 Logic Functioning bit
 (37 4)  (109 516)  (109 516)  LC_2 Logic Functioning bit
 (38 4)  (110 516)  (110 516)  LC_2 Logic Functioning bit
 (39 4)  (111 516)  (111 516)  LC_2 Logic Functioning bit
 (41 4)  (113 516)  (113 516)  LC_2 Logic Functioning bit
 (43 4)  (115 516)  (115 516)  LC_2 Logic Functioning bit
 (47 4)  (119 516)  (119 516)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (87 517)  (87 517)  routing T_2_32.bot_op_0 <X> T_2_32.lc_trk_g1_0
 (17 5)  (89 517)  (89 517)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (94 517)  (94 517)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 517)  (96 517)  routing T_2_32.lft_op_2 <X> T_2_32.lc_trk_g1_2
 (26 5)  (98 517)  (98 517)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 517)  (100 517)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 517)  (101 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 517)  (108 517)  LC_2 Logic Functioning bit
 (37 5)  (109 517)  (109 517)  LC_2 Logic Functioning bit
 (38 5)  (110 517)  (110 517)  LC_2 Logic Functioning bit
 (39 5)  (111 517)  (111 517)  LC_2 Logic Functioning bit
 (40 5)  (112 517)  (112 517)  LC_2 Logic Functioning bit
 (42 5)  (114 517)  (114 517)  LC_2 Logic Functioning bit
 (21 6)  (93 518)  (93 518)  routing T_2_32.lft_op_7 <X> T_2_32.lc_trk_g1_7
 (22 6)  (94 518)  (94 518)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 518)  (96 518)  routing T_2_32.lft_op_7 <X> T_2_32.lc_trk_g1_7
 (27 6)  (99 518)  (99 518)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 518)  (101 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 518)  (102 518)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 518)  (103 518)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 518)  (104 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 518)  (105 518)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 518)  (106 518)  routing T_2_32.lc_trk_g3_5 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (4 7)  (76 519)  (76 519)  routing T_2_32.sp4_v_b_10 <X> T_2_32.sp4_h_l_38
 (22 7)  (94 519)  (94 519)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 519)  (96 519)  routing T_2_32.top_op_6 <X> T_2_32.lc_trk_g1_6
 (25 7)  (97 519)  (97 519)  routing T_2_32.top_op_6 <X> T_2_32.lc_trk_g1_6
 (26 7)  (98 519)  (98 519)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 519)  (99 519)  routing T_2_32.lc_trk_g1_2 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 519)  (101 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 519)  (102 519)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 519)  (104 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (109 519)  (109 519)  LC_3 Logic Functioning bit
 (5 8)  (77 520)  (77 520)  routing T_2_32.sp4_v_b_6 <X> T_2_32.sp4_h_r_6
 (15 8)  (87 520)  (87 520)  routing T_2_32.rgt_op_1 <X> T_2_32.lc_trk_g2_1
 (17 8)  (89 520)  (89 520)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (90 520)  (90 520)  routing T_2_32.rgt_op_1 <X> T_2_32.lc_trk_g2_1
 (25 8)  (97 520)  (97 520)  routing T_2_32.rgt_op_2 <X> T_2_32.lc_trk_g2_2
 (28 8)  (100 520)  (100 520)  routing T_2_32.lc_trk_g2_5 <X> T_2_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 520)  (101 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 520)  (102 520)  routing T_2_32.lc_trk_g2_5 <X> T_2_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 520)  (103 520)  routing T_2_32.lc_trk_g3_4 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 520)  (104 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 520)  (105 520)  routing T_2_32.lc_trk_g3_4 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 520)  (106 520)  routing T_2_32.lc_trk_g3_4 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 520)  (108 520)  LC_4 Logic Functioning bit
 (38 8)  (110 520)  (110 520)  LC_4 Logic Functioning bit
 (41 8)  (113 520)  (113 520)  LC_4 Logic Functioning bit
 (43 8)  (115 520)  (115 520)  LC_4 Logic Functioning bit
 (50 8)  (122 520)  (122 520)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (124 520)  (124 520)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (6 9)  (78 521)  (78 521)  routing T_2_32.sp4_v_b_6 <X> T_2_32.sp4_h_r_6
 (15 9)  (87 521)  (87 521)  routing T_2_32.sp4_v_t_29 <X> T_2_32.lc_trk_g2_0
 (16 9)  (88 521)  (88 521)  routing T_2_32.sp4_v_t_29 <X> T_2_32.lc_trk_g2_0
 (17 9)  (89 521)  (89 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (94 521)  (94 521)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (96 521)  (96 521)  routing T_2_32.rgt_op_2 <X> T_2_32.lc_trk_g2_2
 (26 9)  (98 521)  (98 521)  routing T_2_32.lc_trk_g0_2 <X> T_2_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 521)  (101 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (109 521)  (109 521)  LC_4 Logic Functioning bit
 (39 9)  (111 521)  (111 521)  LC_4 Logic Functioning bit
 (40 9)  (112 521)  (112 521)  LC_4 Logic Functioning bit
 (42 9)  (114 521)  (114 521)  LC_4 Logic Functioning bit
 (43 9)  (115 521)  (115 521)  LC_4 Logic Functioning bit
 (48 9)  (120 521)  (120 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (87 522)  (87 522)  routing T_2_32.rgt_op_5 <X> T_2_32.lc_trk_g2_5
 (17 10)  (89 522)  (89 522)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 522)  (90 522)  routing T_2_32.rgt_op_5 <X> T_2_32.lc_trk_g2_5
 (29 10)  (101 522)  (101 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 522)  (102 522)  routing T_2_32.lc_trk_g0_6 <X> T_2_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 522)  (104 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 522)  (105 522)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 522)  (108 522)  LC_5 Logic Functioning bit
 (38 10)  (110 522)  (110 522)  LC_5 Logic Functioning bit
 (51 10)  (123 522)  (123 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (100 523)  (100 523)  routing T_2_32.lc_trk_g2_1 <X> T_2_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 523)  (101 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 523)  (102 523)  routing T_2_32.lc_trk_g0_6 <X> T_2_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 523)  (103 523)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_5/in_3
 (8 12)  (80 524)  (80 524)  routing T_2_32.sp4_v_b_10 <X> T_2_32.sp4_h_r_10
 (9 12)  (81 524)  (81 524)  routing T_2_32.sp4_v_b_10 <X> T_2_32.sp4_h_r_10
 (14 12)  (86 524)  (86 524)  routing T_2_32.wire_logic_cluster/lc_0/out <X> T_2_32.lc_trk_g3_0
 (26 12)  (98 524)  (98 524)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (32 12)  (104 524)  (104 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 524)  (105 524)  routing T_2_32.lc_trk_g3_0 <X> T_2_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 524)  (106 524)  routing T_2_32.lc_trk_g3_0 <X> T_2_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 524)  (108 524)  LC_6 Logic Functioning bit
 (37 12)  (109 524)  (109 524)  LC_6 Logic Functioning bit
 (39 12)  (111 524)  (111 524)  LC_6 Logic Functioning bit
 (50 12)  (122 524)  (122 524)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (89 525)  (89 525)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (98 525)  (98 525)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 525)  (99 525)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 525)  (101 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 525)  (108 525)  LC_6 Logic Functioning bit
 (37 13)  (109 525)  (109 525)  LC_6 Logic Functioning bit
 (38 13)  (110 525)  (110 525)  LC_6 Logic Functioning bit
 (53 13)  (125 525)  (125 525)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (86 526)  (86 526)  routing T_2_32.bnl_op_4 <X> T_2_32.lc_trk_g3_4
 (17 14)  (89 526)  (89 526)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (90 526)  (90 526)  routing T_2_32.bnl_op_5 <X> T_2_32.lc_trk_g3_5
 (21 14)  (93 526)  (93 526)  routing T_2_32.wire_logic_cluster/lc_7/out <X> T_2_32.lc_trk_g3_7
 (22 14)  (94 526)  (94 526)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 526)  (98 526)  routing T_2_32.lc_trk_g0_5 <X> T_2_32.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 526)  (100 526)  routing T_2_32.lc_trk_g2_0 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 526)  (101 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 526)  (103 526)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 526)  (104 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 526)  (105 526)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 526)  (106 526)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 526)  (108 526)  LC_7 Logic Functioning bit
 (37 14)  (109 526)  (109 526)  LC_7 Logic Functioning bit
 (38 14)  (110 526)  (110 526)  LC_7 Logic Functioning bit
 (39 14)  (111 526)  (111 526)  LC_7 Logic Functioning bit
 (41 14)  (113 526)  (113 526)  LC_7 Logic Functioning bit
 (43 14)  (115 526)  (115 526)  LC_7 Logic Functioning bit
 (45 14)  (117 526)  (117 526)  LC_7 Logic Functioning bit
 (14 15)  (86 527)  (86 527)  routing T_2_32.bnl_op_4 <X> T_2_32.lc_trk_g3_4
 (17 15)  (89 527)  (89 527)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (90 527)  (90 527)  routing T_2_32.bnl_op_5 <X> T_2_32.lc_trk_g3_5
 (29 15)  (101 527)  (101 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 527)  (103 527)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 527)  (108 527)  LC_7 Logic Functioning bit
 (38 15)  (110 527)  (110 527)  LC_7 Logic Functioning bit
 (47 15)  (119 527)  (119 527)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (123 527)  (123 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_32

 (21 0)  (147 512)  (147 512)  routing T_3_32.sp4_h_r_19 <X> T_3_32.lc_trk_g0_3
 (22 0)  (148 512)  (148 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (149 512)  (149 512)  routing T_3_32.sp4_h_r_19 <X> T_3_32.lc_trk_g0_3
 (24 0)  (150 512)  (150 512)  routing T_3_32.sp4_h_r_19 <X> T_3_32.lc_trk_g0_3
 (28 0)  (154 512)  (154 512)  routing T_3_32.lc_trk_g2_1 <X> T_3_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 512)  (155 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (162 512)  (162 512)  LC_0 Logic Functioning bit
 (37 0)  (163 512)  (163 512)  LC_0 Logic Functioning bit
 (38 0)  (164 512)  (164 512)  LC_0 Logic Functioning bit
 (39 0)  (165 512)  (165 512)  LC_0 Logic Functioning bit
 (40 0)  (166 512)  (166 512)  LC_0 Logic Functioning bit
 (41 0)  (167 512)  (167 512)  LC_0 Logic Functioning bit
 (42 0)  (168 512)  (168 512)  LC_0 Logic Functioning bit
 (43 0)  (169 512)  (169 512)  LC_0 Logic Functioning bit
 (46 0)  (172 512)  (172 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (134 513)  (134 513)  routing T_3_32.sp4_h_r_1 <X> T_3_32.sp4_v_b_1
 (21 1)  (147 513)  (147 513)  routing T_3_32.sp4_h_r_19 <X> T_3_32.lc_trk_g0_3
 (26 1)  (152 513)  (152 513)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 513)  (154 513)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 513)  (155 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (163 513)  (163 513)  LC_0 Logic Functioning bit
 (39 1)  (165 513)  (165 513)  LC_0 Logic Functioning bit
 (40 1)  (166 513)  (166 513)  LC_0 Logic Functioning bit
 (42 1)  (168 513)  (168 513)  LC_0 Logic Functioning bit
 (0 2)  (126 514)  (126 514)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (2 2)  (128 514)  (128 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (158 514)  (158 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 514)  (159 514)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 514)  (163 514)  LC_1 Logic Functioning bit
 (38 2)  (164 514)  (164 514)  LC_1 Logic Functioning bit
 (41 2)  (167 514)  (167 514)  LC_1 Logic Functioning bit
 (43 2)  (169 514)  (169 514)  LC_1 Logic Functioning bit
 (45 2)  (171 514)  (171 514)  LC_1 Logic Functioning bit
 (0 3)  (126 515)  (126 515)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (28 3)  (154 515)  (154 515)  routing T_3_32.lc_trk_g2_1 <X> T_3_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 515)  (155 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 515)  (157 515)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 515)  (158 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (161 515)  (161 515)  routing T_3_32.lc_trk_g0_3 <X> T_3_32.input_2_1
 (36 3)  (162 515)  (162 515)  LC_1 Logic Functioning bit
 (39 3)  (165 515)  (165 515)  LC_1 Logic Functioning bit
 (40 3)  (166 515)  (166 515)  LC_1 Logic Functioning bit
 (42 3)  (168 515)  (168 515)  LC_1 Logic Functioning bit
 (1 4)  (127 516)  (127 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (132 516)  (132 516)  routing T_3_32.sp4_h_r_10 <X> T_3_32.sp4_v_b_3
 (16 4)  (142 516)  (142 516)  routing T_3_32.sp4_v_b_9 <X> T_3_32.lc_trk_g1_1
 (17 4)  (143 516)  (143 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (144 516)  (144 516)  routing T_3_32.sp4_v_b_9 <X> T_3_32.lc_trk_g1_1
 (22 4)  (148 516)  (148 516)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (149 516)  (149 516)  routing T_3_32.sp12_h_r_11 <X> T_3_32.lc_trk_g1_3
 (29 4)  (155 516)  (155 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (45 4)  (171 516)  (171 516)  LC_2 Logic Functioning bit
 (0 5)  (126 517)  (126 517)  routing T_3_32.lc_trk_g1_3 <X> T_3_32.wire_logic_cluster/lc_7/cen
 (1 5)  (127 517)  (127 517)  routing T_3_32.lc_trk_g1_3 <X> T_3_32.wire_logic_cluster/lc_7/cen
 (18 5)  (144 517)  (144 517)  routing T_3_32.sp4_v_b_9 <X> T_3_32.lc_trk_g1_1
 (26 5)  (152 517)  (152 517)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 517)  (154 517)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 517)  (155 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 517)  (156 517)  routing T_3_32.lc_trk_g0_3 <X> T_3_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 517)  (162 517)  LC_2 Logic Functioning bit
 (37 5)  (163 517)  (163 517)  LC_2 Logic Functioning bit
 (38 5)  (164 517)  (164 517)  LC_2 Logic Functioning bit
 (39 5)  (165 517)  (165 517)  LC_2 Logic Functioning bit
 (40 5)  (166 517)  (166 517)  LC_2 Logic Functioning bit
 (41 5)  (167 517)  (167 517)  LC_2 Logic Functioning bit
 (42 5)  (168 517)  (168 517)  LC_2 Logic Functioning bit
 (43 5)  (169 517)  (169 517)  LC_2 Logic Functioning bit
 (21 6)  (147 518)  (147 518)  routing T_3_32.sp4_v_b_15 <X> T_3_32.lc_trk_g1_7
 (22 6)  (148 518)  (148 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (149 518)  (149 518)  routing T_3_32.sp4_v_b_15 <X> T_3_32.lc_trk_g1_7
 (32 6)  (158 518)  (158 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 518)  (159 518)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 518)  (162 518)  LC_3 Logic Functioning bit
 (37 6)  (163 518)  (163 518)  LC_3 Logic Functioning bit
 (40 6)  (166 518)  (166 518)  LC_3 Logic Functioning bit
 (41 6)  (167 518)  (167 518)  LC_3 Logic Functioning bit
 (42 6)  (168 518)  (168 518)  LC_3 Logic Functioning bit
 (43 6)  (169 518)  (169 518)  LC_3 Logic Functioning bit
 (46 6)  (172 518)  (172 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (147 519)  (147 519)  routing T_3_32.sp4_v_b_15 <X> T_3_32.lc_trk_g1_7
 (31 7)  (157 519)  (157 519)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 519)  (158 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (159 519)  (159 519)  routing T_3_32.lc_trk_g2_1 <X> T_3_32.input_2_3
 (36 7)  (162 519)  (162 519)  LC_3 Logic Functioning bit
 (37 7)  (163 519)  (163 519)  LC_3 Logic Functioning bit
 (40 7)  (166 519)  (166 519)  LC_3 Logic Functioning bit
 (41 7)  (167 519)  (167 519)  LC_3 Logic Functioning bit
 (42 7)  (168 519)  (168 519)  LC_3 Logic Functioning bit
 (43 7)  (169 519)  (169 519)  LC_3 Logic Functioning bit
 (17 8)  (143 520)  (143 520)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 520)  (144 520)  routing T_3_32.wire_logic_cluster/lc_1/out <X> T_3_32.lc_trk_g2_1
 (25 8)  (151 520)  (151 520)  routing T_3_32.wire_logic_cluster/lc_2/out <X> T_3_32.lc_trk_g2_2
 (28 8)  (154 520)  (154 520)  routing T_3_32.lc_trk_g2_1 <X> T_3_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 520)  (155 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (162 520)  (162 520)  LC_4 Logic Functioning bit
 (38 8)  (164 520)  (164 520)  LC_4 Logic Functioning bit
 (41 8)  (167 520)  (167 520)  LC_4 Logic Functioning bit
 (43 8)  (169 520)  (169 520)  LC_4 Logic Functioning bit
 (22 9)  (148 521)  (148 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (152 521)  (152 521)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 521)  (154 521)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 521)  (155 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (46 9)  (172 521)  (172 521)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (153 522)  (153 522)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 522)  (155 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 522)  (156 522)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 522)  (158 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 522)  (160 522)  routing T_3_32.lc_trk_g1_1 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 522)  (162 522)  LC_5 Logic Functioning bit
 (38 10)  (164 522)  (164 522)  LC_5 Logic Functioning bit
 (30 11)  (156 523)  (156 523)  routing T_3_32.lc_trk_g1_7 <X> T_3_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 523)  (162 523)  LC_5 Logic Functioning bit
 (38 11)  (164 523)  (164 523)  LC_5 Logic Functioning bit
 (13 12)  (139 524)  (139 524)  routing T_3_32.sp4_h_l_46 <X> T_3_32.sp4_v_b_11
 (17 12)  (143 524)  (143 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (37 12)  (163 524)  (163 524)  LC_6 Logic Functioning bit
 (39 12)  (165 524)  (165 524)  LC_6 Logic Functioning bit
 (40 12)  (166 524)  (166 524)  LC_6 Logic Functioning bit
 (42 12)  (168 524)  (168 524)  LC_6 Logic Functioning bit
 (12 13)  (138 525)  (138 525)  routing T_3_32.sp4_h_l_46 <X> T_3_32.sp4_v_b_11
 (27 13)  (153 525)  (153 525)  routing T_3_32.lc_trk_g3_1 <X> T_3_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 525)  (154 525)  routing T_3_32.lc_trk_g3_1 <X> T_3_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 525)  (155 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 525)  (162 525)  LC_6 Logic Functioning bit
 (38 13)  (164 525)  (164 525)  LC_6 Logic Functioning bit
 (41 13)  (167 525)  (167 525)  LC_6 Logic Functioning bit
 (43 13)  (169 525)  (169 525)  LC_6 Logic Functioning bit
 (0 14)  (126 526)  (126 526)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 526)  (127 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (141 526)  (141 526)  routing T_3_32.sp4_v_t_32 <X> T_3_32.lc_trk_g3_5
 (16 14)  (142 526)  (142 526)  routing T_3_32.sp4_v_t_32 <X> T_3_32.lc_trk_g3_5
 (17 14)  (143 526)  (143 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (126 527)  (126 527)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 527)  (127 527)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r


LogicTile_4_32

 (3 0)  (183 512)  (183 512)  routing T_4_32.sp12_h_r_0 <X> T_4_32.sp12_v_b_0
 (14 0)  (194 512)  (194 512)  routing T_4_32.wire_logic_cluster/lc_0/out <X> T_4_32.lc_trk_g0_0
 (22 0)  (202 512)  (202 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (203 512)  (203 512)  routing T_4_32.sp12_h_l_16 <X> T_4_32.lc_trk_g0_3
 (28 0)  (208 512)  (208 512)  routing T_4_32.lc_trk_g2_1 <X> T_4_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 512)  (209 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 512)  (211 512)  routing T_4_32.lc_trk_g1_4 <X> T_4_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 512)  (212 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 512)  (214 512)  routing T_4_32.lc_trk_g1_4 <X> T_4_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 512)  (215 512)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.input_2_0
 (36 0)  (216 512)  (216 512)  LC_0 Logic Functioning bit
 (38 0)  (218 512)  (218 512)  LC_0 Logic Functioning bit
 (41 0)  (221 512)  (221 512)  LC_0 Logic Functioning bit
 (43 0)  (223 512)  (223 512)  LC_0 Logic Functioning bit
 (45 0)  (225 512)  (225 512)  LC_0 Logic Functioning bit
 (3 1)  (183 513)  (183 513)  routing T_4_32.sp12_h_r_0 <X> T_4_32.sp12_v_b_0
 (17 1)  (197 513)  (197 513)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (201 513)  (201 513)  routing T_4_32.sp12_h_l_16 <X> T_4_32.lc_trk_g0_3
 (29 1)  (209 513)  (209 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 513)  (212 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (213 513)  (213 513)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.input_2_0
 (34 1)  (214 513)  (214 513)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.input_2_0
 (37 1)  (217 513)  (217 513)  LC_0 Logic Functioning bit
 (38 1)  (218 513)  (218 513)  LC_0 Logic Functioning bit
 (40 1)  (220 513)  (220 513)  LC_0 Logic Functioning bit
 (42 1)  (222 513)  (222 513)  LC_0 Logic Functioning bit
 (48 1)  (228 513)  (228 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 514)  (180 514)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (2 2)  (182 514)  (182 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 514)  (194 514)  routing T_4_32.wire_logic_cluster/lc_4/out <X> T_4_32.lc_trk_g0_4
 (16 2)  (196 514)  (196 514)  routing T_4_32.sp12_h_r_13 <X> T_4_32.lc_trk_g0_5
 (17 2)  (197 514)  (197 514)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (201 514)  (201 514)  routing T_4_32.wire_logic_cluster/lc_7/out <X> T_4_32.lc_trk_g0_7
 (22 2)  (202 514)  (202 514)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (206 514)  (206 514)  routing T_4_32.lc_trk_g2_7 <X> T_4_32.wire_logic_cluster/lc_1/in_0
 (29 2)  (209 514)  (209 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 514)  (210 514)  routing T_4_32.lc_trk_g0_4 <X> T_4_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 514)  (212 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 514)  (214 514)  routing T_4_32.lc_trk_g1_1 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 514)  (216 514)  LC_1 Logic Functioning bit
 (37 2)  (217 514)  (217 514)  LC_1 Logic Functioning bit
 (38 2)  (218 514)  (218 514)  LC_1 Logic Functioning bit
 (39 2)  (219 514)  (219 514)  LC_1 Logic Functioning bit
 (41 2)  (221 514)  (221 514)  LC_1 Logic Functioning bit
 (43 2)  (223 514)  (223 514)  LC_1 Logic Functioning bit
 (45 2)  (225 514)  (225 514)  LC_1 Logic Functioning bit
 (48 2)  (228 514)  (228 514)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (180 515)  (180 515)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (17 3)  (197 515)  (197 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (206 515)  (206 515)  routing T_4_32.lc_trk_g2_7 <X> T_4_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 515)  (208 515)  routing T_4_32.lc_trk_g2_7 <X> T_4_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 515)  (209 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 515)  (217 515)  LC_1 Logic Functioning bit
 (39 3)  (219 515)  (219 515)  LC_1 Logic Functioning bit
 (46 3)  (226 515)  (226 515)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (197 516)  (197 516)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 516)  (198 516)  routing T_4_32.wire_logic_cluster/lc_1/out <X> T_4_32.lc_trk_g1_1
 (21 4)  (201 516)  (201 516)  routing T_4_32.sp4_h_r_19 <X> T_4_32.lc_trk_g1_3
 (22 4)  (202 516)  (202 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 516)  (203 516)  routing T_4_32.sp4_h_r_19 <X> T_4_32.lc_trk_g1_3
 (24 4)  (204 516)  (204 516)  routing T_4_32.sp4_h_r_19 <X> T_4_32.lc_trk_g1_3
 (25 4)  (205 516)  (205 516)  routing T_4_32.sp4_h_r_10 <X> T_4_32.lc_trk_g1_2
 (26 4)  (206 516)  (206 516)  routing T_4_32.lc_trk_g0_4 <X> T_4_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 516)  (207 516)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 516)  (209 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 516)  (212 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 516)  (213 516)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 516)  (214 516)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 516)  (216 516)  LC_2 Logic Functioning bit
 (37 4)  (217 516)  (217 516)  LC_2 Logic Functioning bit
 (38 4)  (218 516)  (218 516)  LC_2 Logic Functioning bit
 (39 4)  (219 516)  (219 516)  LC_2 Logic Functioning bit
 (41 4)  (221 516)  (221 516)  LC_2 Logic Functioning bit
 (43 4)  (223 516)  (223 516)  LC_2 Logic Functioning bit
 (45 4)  (225 516)  (225 516)  LC_2 Logic Functioning bit
 (52 4)  (232 516)  (232 516)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (194 517)  (194 517)  routing T_4_32.sp12_h_r_16 <X> T_4_32.lc_trk_g1_0
 (16 5)  (196 517)  (196 517)  routing T_4_32.sp12_h_r_16 <X> T_4_32.lc_trk_g1_0
 (17 5)  (197 517)  (197 517)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (201 517)  (201 517)  routing T_4_32.sp4_h_r_19 <X> T_4_32.lc_trk_g1_3
 (22 5)  (202 517)  (202 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (203 517)  (203 517)  routing T_4_32.sp4_h_r_10 <X> T_4_32.lc_trk_g1_2
 (24 5)  (204 517)  (204 517)  routing T_4_32.sp4_h_r_10 <X> T_4_32.lc_trk_g1_2
 (29 5)  (209 517)  (209 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 517)  (210 517)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 517)  (211 517)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 517)  (216 517)  LC_2 Logic Functioning bit
 (38 5)  (218 517)  (218 517)  LC_2 Logic Functioning bit
 (52 5)  (232 517)  (232 517)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (2 6)  (182 518)  (182 518)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (194 518)  (194 518)  routing T_4_32.lft_op_4 <X> T_4_32.lc_trk_g1_4
 (16 6)  (196 518)  (196 518)  routing T_4_32.sp12_h_r_13 <X> T_4_32.lc_trk_g1_5
 (17 6)  (197 518)  (197 518)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (205 518)  (205 518)  routing T_4_32.wire_logic_cluster/lc_6/out <X> T_4_32.lc_trk_g1_6
 (27 6)  (207 518)  (207 518)  routing T_4_32.lc_trk_g1_5 <X> T_4_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 518)  (209 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 518)  (210 518)  routing T_4_32.lc_trk_g1_5 <X> T_4_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 518)  (211 518)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 518)  (212 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 518)  (213 518)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 518)  (214 518)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 518)  (215 518)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.input_2_3
 (37 6)  (217 518)  (217 518)  LC_3 Logic Functioning bit
 (38 6)  (218 518)  (218 518)  LC_3 Logic Functioning bit
 (39 6)  (219 518)  (219 518)  LC_3 Logic Functioning bit
 (40 6)  (220 518)  (220 518)  LC_3 Logic Functioning bit
 (42 6)  (222 518)  (222 518)  LC_3 Logic Functioning bit
 (15 7)  (195 519)  (195 519)  routing T_4_32.lft_op_4 <X> T_4_32.lc_trk_g1_4
 (17 7)  (197 519)  (197 519)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (202 519)  (202 519)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (206 519)  (206 519)  routing T_4_32.lc_trk_g0_3 <X> T_4_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 519)  (209 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 519)  (211 519)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 519)  (212 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (213 519)  (213 519)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.input_2_3
 (34 7)  (214 519)  (214 519)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.input_2_3
 (8 8)  (188 520)  (188 520)  routing T_4_32.sp4_v_b_7 <X> T_4_32.sp4_h_r_7
 (9 8)  (189 520)  (189 520)  routing T_4_32.sp4_v_b_7 <X> T_4_32.sp4_h_r_7
 (14 8)  (194 520)  (194 520)  routing T_4_32.rgt_op_0 <X> T_4_32.lc_trk_g2_0
 (15 8)  (195 520)  (195 520)  routing T_4_32.sp4_h_r_41 <X> T_4_32.lc_trk_g2_1
 (16 8)  (196 520)  (196 520)  routing T_4_32.sp4_h_r_41 <X> T_4_32.lc_trk_g2_1
 (17 8)  (197 520)  (197 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 520)  (198 520)  routing T_4_32.sp4_h_r_41 <X> T_4_32.lc_trk_g2_1
 (26 8)  (206 520)  (206 520)  routing T_4_32.lc_trk_g0_4 <X> T_4_32.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 520)  (209 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 520)  (210 520)  routing T_4_32.lc_trk_g0_5 <X> T_4_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 520)  (211 520)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 520)  (212 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 520)  (213 520)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 520)  (214 520)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 520)  (218 520)  LC_4 Logic Functioning bit
 (41 8)  (221 520)  (221 520)  LC_4 Logic Functioning bit
 (43 8)  (223 520)  (223 520)  LC_4 Logic Functioning bit
 (45 8)  (225 520)  (225 520)  LC_4 Logic Functioning bit
 (46 8)  (226 520)  (226 520)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (227 520)  (227 520)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (230 520)  (230 520)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (233 520)  (233 520)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (195 521)  (195 521)  routing T_4_32.rgt_op_0 <X> T_4_32.lc_trk_g2_0
 (17 9)  (197 521)  (197 521)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (198 521)  (198 521)  routing T_4_32.sp4_h_r_41 <X> T_4_32.lc_trk_g2_1
 (19 9)  (199 521)  (199 521)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (29 9)  (209 521)  (209 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (219 521)  (219 521)  LC_4 Logic Functioning bit
 (40 9)  (220 521)  (220 521)  LC_4 Logic Functioning bit
 (43 9)  (223 521)  (223 521)  LC_4 Logic Functioning bit
 (46 9)  (226 521)  (226 521)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (228 521)  (228 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (231 521)  (231 521)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (195 522)  (195 522)  routing T_4_32.sp4_h_l_16 <X> T_4_32.lc_trk_g2_5
 (16 10)  (196 522)  (196 522)  routing T_4_32.sp4_h_l_16 <X> T_4_32.lc_trk_g2_5
 (17 10)  (197 522)  (197 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (202 522)  (202 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 522)  (203 522)  routing T_4_32.sp4_h_r_31 <X> T_4_32.lc_trk_g2_7
 (24 10)  (204 522)  (204 522)  routing T_4_32.sp4_h_r_31 <X> T_4_32.lc_trk_g2_7
 (26 10)  (206 522)  (206 522)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 522)  (208 522)  routing T_4_32.lc_trk_g2_0 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 522)  (209 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 522)  (211 522)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 522)  (212 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 522)  (213 522)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 522)  (214 522)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 522)  (216 522)  LC_5 Logic Functioning bit
 (37 10)  (217 522)  (217 522)  LC_5 Logic Functioning bit
 (38 10)  (218 522)  (218 522)  LC_5 Logic Functioning bit
 (40 10)  (220 522)  (220 522)  LC_5 Logic Functioning bit
 (41 10)  (221 522)  (221 522)  LC_5 Logic Functioning bit
 (42 10)  (222 522)  (222 522)  LC_5 Logic Functioning bit
 (43 10)  (223 522)  (223 522)  LC_5 Logic Functioning bit
 (18 11)  (198 523)  (198 523)  routing T_4_32.sp4_h_l_16 <X> T_4_32.lc_trk_g2_5
 (21 11)  (201 523)  (201 523)  routing T_4_32.sp4_h_r_31 <X> T_4_32.lc_trk_g2_7
 (26 11)  (206 523)  (206 523)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 523)  (207 523)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 523)  (208 523)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 523)  (209 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 523)  (211 523)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 523)  (212 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (215 523)  (215 523)  routing T_4_32.lc_trk_g0_3 <X> T_4_32.input_2_5
 (36 11)  (216 523)  (216 523)  LC_5 Logic Functioning bit
 (37 11)  (217 523)  (217 523)  LC_5 Logic Functioning bit
 (38 11)  (218 523)  (218 523)  LC_5 Logic Functioning bit
 (39 11)  (219 523)  (219 523)  LC_5 Logic Functioning bit
 (40 11)  (220 523)  (220 523)  LC_5 Logic Functioning bit
 (41 11)  (221 523)  (221 523)  LC_5 Logic Functioning bit
 (42 11)  (222 523)  (222 523)  LC_5 Logic Functioning bit
 (43 11)  (223 523)  (223 523)  LC_5 Logic Functioning bit
 (25 12)  (205 524)  (205 524)  routing T_4_32.wire_logic_cluster/lc_2/out <X> T_4_32.lc_trk_g3_2
 (27 12)  (207 524)  (207 524)  routing T_4_32.lc_trk_g1_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 524)  (209 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 524)  (210 524)  routing T_4_32.lc_trk_g1_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 524)  (211 524)  routing T_4_32.lc_trk_g2_5 <X> T_4_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 524)  (212 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 524)  (213 524)  routing T_4_32.lc_trk_g2_5 <X> T_4_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 524)  (216 524)  LC_6 Logic Functioning bit
 (38 12)  (218 524)  (218 524)  LC_6 Logic Functioning bit
 (41 12)  (221 524)  (221 524)  LC_6 Logic Functioning bit
 (43 12)  (223 524)  (223 524)  LC_6 Logic Functioning bit
 (45 12)  (225 524)  (225 524)  LC_6 Logic Functioning bit
 (50 12)  (230 524)  (230 524)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (202 525)  (202 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 525)  (206 525)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 525)  (207 525)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 525)  (209 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 525)  (210 525)  routing T_4_32.lc_trk_g1_6 <X> T_4_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 525)  (216 525)  LC_6 Logic Functioning bit
 (38 13)  (218 525)  (218 525)  LC_6 Logic Functioning bit
 (40 13)  (220 525)  (220 525)  LC_6 Logic Functioning bit
 (43 13)  (223 525)  (223 525)  LC_6 Logic Functioning bit
 (17 14)  (197 526)  (197 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 526)  (198 526)  routing T_4_32.wire_logic_cluster/lc_5/out <X> T_4_32.lc_trk_g3_5
 (22 14)  (202 526)  (202 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (207 526)  (207 526)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 526)  (208 526)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 526)  (209 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 526)  (210 526)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 526)  (212 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 526)  (214 526)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 526)  (215 526)  routing T_4_32.lc_trk_g0_7 <X> T_4_32.input_2_7
 (36 14)  (216 526)  (216 526)  LC_7 Logic Functioning bit
 (37 14)  (217 526)  (217 526)  LC_7 Logic Functioning bit
 (39 14)  (219 526)  (219 526)  LC_7 Logic Functioning bit
 (43 14)  (223 526)  (223 526)  LC_7 Logic Functioning bit
 (45 14)  (225 526)  (225 526)  LC_7 Logic Functioning bit
 (14 15)  (194 527)  (194 527)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g3_4
 (15 15)  (195 527)  (195 527)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g3_4
 (16 15)  (196 527)  (196 527)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g3_4
 (17 15)  (197 527)  (197 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (201 527)  (201 527)  routing T_4_32.sp4_r_v_b_47 <X> T_4_32.lc_trk_g3_7
 (22 15)  (202 527)  (202 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (203 527)  (203 527)  routing T_4_32.sp4_h_r_30 <X> T_4_32.lc_trk_g3_6
 (24 15)  (204 527)  (204 527)  routing T_4_32.sp4_h_r_30 <X> T_4_32.lc_trk_g3_6
 (25 15)  (205 527)  (205 527)  routing T_4_32.sp4_h_r_30 <X> T_4_32.lc_trk_g3_6
 (27 15)  (207 527)  (207 527)  routing T_4_32.lc_trk_g1_0 <X> T_4_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 527)  (209 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 527)  (211 527)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 527)  (212 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (215 527)  (215 527)  routing T_4_32.lc_trk_g0_7 <X> T_4_32.input_2_7
 (36 15)  (216 527)  (216 527)  LC_7 Logic Functioning bit
 (37 15)  (217 527)  (217 527)  LC_7 Logic Functioning bit
 (42 15)  (222 527)  (222 527)  LC_7 Logic Functioning bit
 (43 15)  (223 527)  (223 527)  LC_7 Logic Functioning bit
 (51 15)  (231 527)  (231 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_32

 (22 0)  (256 512)  (256 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (257 512)  (257 512)  routing T_5_32.sp12_h_l_16 <X> T_5_32.lc_trk_g0_3
 (25 0)  (259 512)  (259 512)  routing T_5_32.lft_op_2 <X> T_5_32.lc_trk_g0_2
 (28 0)  (262 512)  (262 512)  routing T_5_32.lc_trk_g2_7 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 512)  (263 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 512)  (264 512)  routing T_5_32.lc_trk_g2_7 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 512)  (265 512)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 512)  (266 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 512)  (268 512)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 512)  (270 512)  LC_0 Logic Functioning bit
 (38 0)  (272 512)  (272 512)  LC_0 Logic Functioning bit
 (40 0)  (274 512)  (274 512)  LC_0 Logic Functioning bit
 (41 0)  (275 512)  (275 512)  LC_0 Logic Functioning bit
 (42 0)  (276 512)  (276 512)  LC_0 Logic Functioning bit
 (43 0)  (277 512)  (277 512)  LC_0 Logic Functioning bit
 (21 1)  (255 513)  (255 513)  routing T_5_32.sp12_h_l_16 <X> T_5_32.lc_trk_g0_3
 (22 1)  (256 513)  (256 513)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (258 513)  (258 513)  routing T_5_32.lft_op_2 <X> T_5_32.lc_trk_g0_2
 (30 1)  (264 513)  (264 513)  routing T_5_32.lc_trk_g2_7 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 513)  (265 513)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 513)  (270 513)  LC_0 Logic Functioning bit
 (38 1)  (272 513)  (272 513)  LC_0 Logic Functioning bit
 (40 1)  (274 513)  (274 513)  LC_0 Logic Functioning bit
 (41 1)  (275 513)  (275 513)  LC_0 Logic Functioning bit
 (42 1)  (276 513)  (276 513)  LC_0 Logic Functioning bit
 (43 1)  (277 513)  (277 513)  LC_0 Logic Functioning bit
 (0 2)  (234 514)  (234 514)  routing T_5_32.glb_netwk_3 <X> T_5_32.wire_logic_cluster/lc_7/clk
 (2 2)  (236 514)  (236 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (249 514)  (249 514)  routing T_5_32.lft_op_5 <X> T_5_32.lc_trk_g0_5
 (17 2)  (251 514)  (251 514)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (252 514)  (252 514)  routing T_5_32.lft_op_5 <X> T_5_32.lc_trk_g0_5
 (29 2)  (263 514)  (263 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 514)  (264 514)  routing T_5_32.lc_trk_g0_4 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 514)  (265 514)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 514)  (266 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 514)  (267 514)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 514)  (268 514)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 514)  (270 514)  LC_1 Logic Functioning bit
 (37 2)  (271 514)  (271 514)  LC_1 Logic Functioning bit
 (38 2)  (272 514)  (272 514)  LC_1 Logic Functioning bit
 (39 2)  (273 514)  (273 514)  LC_1 Logic Functioning bit
 (40 2)  (274 514)  (274 514)  LC_1 Logic Functioning bit
 (41 2)  (275 514)  (275 514)  LC_1 Logic Functioning bit
 (42 2)  (276 514)  (276 514)  LC_1 Logic Functioning bit
 (43 2)  (277 514)  (277 514)  LC_1 Logic Functioning bit
 (50 2)  (284 514)  (284 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 515)  (234 515)  routing T_5_32.glb_netwk_3 <X> T_5_32.wire_logic_cluster/lc_7/clk
 (14 3)  (248 515)  (248 515)  routing T_5_32.sp12_h_r_20 <X> T_5_32.lc_trk_g0_4
 (16 3)  (250 515)  (250 515)  routing T_5_32.sp12_h_r_20 <X> T_5_32.lc_trk_g0_4
 (17 3)  (251 515)  (251 515)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (260 515)  (260 515)  routing T_5_32.lc_trk_g2_3 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 515)  (262 515)  routing T_5_32.lc_trk_g2_3 <X> T_5_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 515)  (263 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 515)  (265 515)  routing T_5_32.lc_trk_g3_7 <X> T_5_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 515)  (270 515)  LC_1 Logic Functioning bit
 (37 3)  (271 515)  (271 515)  LC_1 Logic Functioning bit
 (38 3)  (272 515)  (272 515)  LC_1 Logic Functioning bit
 (40 3)  (274 515)  (274 515)  LC_1 Logic Functioning bit
 (41 3)  (275 515)  (275 515)  LC_1 Logic Functioning bit
 (42 3)  (276 515)  (276 515)  LC_1 Logic Functioning bit
 (43 3)  (277 515)  (277 515)  LC_1 Logic Functioning bit
 (47 3)  (281 515)  (281 515)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (255 516)  (255 516)  routing T_5_32.wire_logic_cluster/lc_3/out <X> T_5_32.lc_trk_g1_3
 (22 4)  (256 516)  (256 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (263 516)  (263 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 516)  (265 516)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 516)  (266 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 516)  (267 516)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 516)  (268 516)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 516)  (270 516)  LC_2 Logic Functioning bit
 (38 4)  (272 516)  (272 516)  LC_2 Logic Functioning bit
 (39 4)  (273 516)  (273 516)  LC_2 Logic Functioning bit
 (41 4)  (275 516)  (275 516)  LC_2 Logic Functioning bit
 (43 4)  (277 516)  (277 516)  LC_2 Logic Functioning bit
 (45 4)  (279 516)  (279 516)  LC_2 Logic Functioning bit
 (50 4)  (284 516)  (284 516)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (244 517)  (244 517)  routing T_5_32.sp4_h_r_11 <X> T_5_32.sp4_v_b_4
 (26 5)  (260 517)  (260 517)  routing T_5_32.lc_trk_g2_2 <X> T_5_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 517)  (262 517)  routing T_5_32.lc_trk_g2_2 <X> T_5_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 517)  (263 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 517)  (264 517)  routing T_5_32.lc_trk_g0_3 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 517)  (265 517)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 517)  (271 517)  LC_2 Logic Functioning bit
 (39 5)  (273 517)  (273 517)  LC_2 Logic Functioning bit
 (42 5)  (276 517)  (276 517)  LC_2 Logic Functioning bit
 (48 5)  (282 517)  (282 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (248 518)  (248 518)  routing T_5_32.lft_op_4 <X> T_5_32.lc_trk_g1_4
 (26 6)  (260 518)  (260 518)  routing T_5_32.lc_trk_g1_4 <X> T_5_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 518)  (261 518)  routing T_5_32.lc_trk_g1_3 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 518)  (263 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 518)  (266 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 518)  (270 518)  LC_3 Logic Functioning bit
 (38 6)  (272 518)  (272 518)  LC_3 Logic Functioning bit
 (45 6)  (279 518)  (279 518)  LC_3 Logic Functioning bit
 (15 7)  (249 519)  (249 519)  routing T_5_32.lft_op_4 <X> T_5_32.lc_trk_g1_4
 (17 7)  (251 519)  (251 519)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (256 519)  (256 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (257 519)  (257 519)  routing T_5_32.sp12_h_r_14 <X> T_5_32.lc_trk_g1_6
 (27 7)  (261 519)  (261 519)  routing T_5_32.lc_trk_g1_4 <X> T_5_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 519)  (263 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 519)  (264 519)  routing T_5_32.lc_trk_g1_3 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 519)  (265 519)  routing T_5_32.lc_trk_g0_2 <X> T_5_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 519)  (270 519)  LC_3 Logic Functioning bit
 (37 7)  (271 519)  (271 519)  LC_3 Logic Functioning bit
 (38 7)  (272 519)  (272 519)  LC_3 Logic Functioning bit
 (39 7)  (273 519)  (273 519)  LC_3 Logic Functioning bit
 (41 7)  (275 519)  (275 519)  LC_3 Logic Functioning bit
 (43 7)  (277 519)  (277 519)  LC_3 Logic Functioning bit
 (21 8)  (255 520)  (255 520)  routing T_5_32.sp4_h_r_43 <X> T_5_32.lc_trk_g2_3
 (22 8)  (256 520)  (256 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (257 520)  (257 520)  routing T_5_32.sp4_h_r_43 <X> T_5_32.lc_trk_g2_3
 (24 8)  (258 520)  (258 520)  routing T_5_32.sp4_h_r_43 <X> T_5_32.lc_trk_g2_3
 (25 8)  (259 520)  (259 520)  routing T_5_32.wire_logic_cluster/lc_2/out <X> T_5_32.lc_trk_g2_2
 (26 8)  (260 520)  (260 520)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 520)  (263 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 520)  (264 520)  routing T_5_32.lc_trk_g0_5 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 520)  (265 520)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 520)  (266 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 520)  (267 520)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 520)  (268 520)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 520)  (269 520)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.input_2_4
 (36 8)  (270 520)  (270 520)  LC_4 Logic Functioning bit
 (37 8)  (271 520)  (271 520)  LC_4 Logic Functioning bit
 (39 8)  (273 520)  (273 520)  LC_4 Logic Functioning bit
 (43 8)  (277 520)  (277 520)  LC_4 Logic Functioning bit
 (45 8)  (279 520)  (279 520)  LC_4 Logic Functioning bit
 (46 8)  (280 520)  (280 520)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (255 521)  (255 521)  routing T_5_32.sp4_h_r_43 <X> T_5_32.lc_trk_g2_3
 (22 9)  (256 521)  (256 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (260 521)  (260 521)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 521)  (262 521)  routing T_5_32.lc_trk_g2_6 <X> T_5_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 521)  (263 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 521)  (265 521)  routing T_5_32.lc_trk_g3_6 <X> T_5_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 521)  (266 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 521)  (267 521)  routing T_5_32.lc_trk_g2_4 <X> T_5_32.input_2_4
 (36 9)  (270 521)  (270 521)  LC_4 Logic Functioning bit
 (37 9)  (271 521)  (271 521)  LC_4 Logic Functioning bit
 (42 9)  (276 521)  (276 521)  LC_4 Logic Functioning bit
 (43 9)  (277 521)  (277 521)  LC_4 Logic Functioning bit
 (14 10)  (248 522)  (248 522)  routing T_5_32.wire_logic_cluster/lc_4/out <X> T_5_32.lc_trk_g2_4
 (21 10)  (255 522)  (255 522)  routing T_5_32.sp4_h_l_34 <X> T_5_32.lc_trk_g2_7
 (22 10)  (256 522)  (256 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (257 522)  (257 522)  routing T_5_32.sp4_h_l_34 <X> T_5_32.lc_trk_g2_7
 (24 10)  (258 522)  (258 522)  routing T_5_32.sp4_h_l_34 <X> T_5_32.lc_trk_g2_7
 (25 10)  (259 522)  (259 522)  routing T_5_32.sp4_h_r_46 <X> T_5_32.lc_trk_g2_6
 (26 10)  (260 522)  (260 522)  routing T_5_32.lc_trk_g1_4 <X> T_5_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 522)  (261 522)  routing T_5_32.lc_trk_g3_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 522)  (262 522)  routing T_5_32.lc_trk_g3_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 522)  (263 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 522)  (264 522)  routing T_5_32.lc_trk_g3_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 522)  (266 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 522)  (267 522)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 522)  (268 522)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 522)  (270 522)  LC_5 Logic Functioning bit
 (38 10)  (272 522)  (272 522)  LC_5 Logic Functioning bit
 (45 10)  (279 522)  (279 522)  LC_5 Logic Functioning bit
 (51 10)  (285 522)  (285 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (251 523)  (251 523)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (255 523)  (255 523)  routing T_5_32.sp4_h_l_34 <X> T_5_32.lc_trk_g2_7
 (22 11)  (256 523)  (256 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 523)  (257 523)  routing T_5_32.sp4_h_r_46 <X> T_5_32.lc_trk_g2_6
 (24 11)  (258 523)  (258 523)  routing T_5_32.sp4_h_r_46 <X> T_5_32.lc_trk_g2_6
 (25 11)  (259 523)  (259 523)  routing T_5_32.sp4_h_r_46 <X> T_5_32.lc_trk_g2_6
 (27 11)  (261 523)  (261 523)  routing T_5_32.lc_trk_g1_4 <X> T_5_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 523)  (263 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 523)  (270 523)  LC_5 Logic Functioning bit
 (37 11)  (271 523)  (271 523)  LC_5 Logic Functioning bit
 (38 11)  (272 523)  (272 523)  LC_5 Logic Functioning bit
 (39 11)  (273 523)  (273 523)  LC_5 Logic Functioning bit
 (41 11)  (275 523)  (275 523)  LC_5 Logic Functioning bit
 (43 11)  (277 523)  (277 523)  LC_5 Logic Functioning bit
 (53 11)  (287 523)  (287 523)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (249 524)  (249 524)  routing T_5_32.sp4_h_r_33 <X> T_5_32.lc_trk_g3_1
 (16 12)  (250 524)  (250 524)  routing T_5_32.sp4_h_r_33 <X> T_5_32.lc_trk_g3_1
 (17 12)  (251 524)  (251 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 524)  (252 524)  routing T_5_32.sp4_h_r_33 <X> T_5_32.lc_trk_g3_1
 (12 13)  (246 525)  (246 525)  routing T_5_32.sp4_h_r_11 <X> T_5_32.sp4_v_b_11
 (17 14)  (251 526)  (251 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (252 526)  (252 526)  routing T_5_32.wire_logic_cluster/lc_5/out <X> T_5_32.lc_trk_g3_5
 (22 14)  (256 526)  (256 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 526)  (257 526)  routing T_5_32.sp4_v_b_47 <X> T_5_32.lc_trk_g3_7
 (24 14)  (258 526)  (258 526)  routing T_5_32.sp4_v_b_47 <X> T_5_32.lc_trk_g3_7
 (22 15)  (256 527)  (256 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (257 527)  (257 527)  routing T_5_32.sp4_h_r_30 <X> T_5_32.lc_trk_g3_6
 (24 15)  (258 527)  (258 527)  routing T_5_32.sp4_h_r_30 <X> T_5_32.lc_trk_g3_6
 (25 15)  (259 527)  (259 527)  routing T_5_32.sp4_h_r_30 <X> T_5_32.lc_trk_g3_6


LogicTile_6_32

 (4 0)  (292 512)  (292 512)  routing T_6_32.sp4_h_l_37 <X> T_6_32.sp4_v_b_0
 (15 0)  (303 512)  (303 512)  routing T_6_32.lft_op_1 <X> T_6_32.lc_trk_g0_1
 (17 0)  (305 512)  (305 512)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (306 512)  (306 512)  routing T_6_32.lft_op_1 <X> T_6_32.lc_trk_g0_1
 (28 0)  (316 512)  (316 512)  routing T_6_32.lc_trk_g2_1 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 512)  (317 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 512)  (320 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 512)  (322 512)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 512)  (323 512)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.input_2_0
 (36 0)  (324 512)  (324 512)  LC_0 Logic Functioning bit
 (37 0)  (325 512)  (325 512)  LC_0 Logic Functioning bit
 (38 0)  (326 512)  (326 512)  LC_0 Logic Functioning bit
 (41 0)  (329 512)  (329 512)  LC_0 Logic Functioning bit
 (43 0)  (331 512)  (331 512)  LC_0 Logic Functioning bit
 (46 0)  (334 512)  (334 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (293 513)  (293 513)  routing T_6_32.sp4_h_l_37 <X> T_6_32.sp4_v_b_0
 (6 1)  (294 513)  (294 513)  routing T_6_32.sp4_h_l_37 <X> T_6_32.sp4_h_r_0
 (22 1)  (310 513)  (310 513)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (311 513)  (311 513)  routing T_6_32.sp12_h_l_17 <X> T_6_32.lc_trk_g0_2
 (25 1)  (313 513)  (313 513)  routing T_6_32.sp12_h_l_17 <X> T_6_32.lc_trk_g0_2
 (26 1)  (314 513)  (314 513)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 513)  (316 513)  routing T_6_32.lc_trk_g2_2 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 513)  (317 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 513)  (319 513)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 513)  (320 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (321 513)  (321 513)  routing T_6_32.lc_trk_g2_4 <X> T_6_32.input_2_0
 (36 1)  (324 513)  (324 513)  LC_0 Logic Functioning bit
 (39 1)  (327 513)  (327 513)  LC_0 Logic Functioning bit
 (40 1)  (328 513)  (328 513)  LC_0 Logic Functioning bit
 (0 2)  (288 514)  (288 514)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (2 2)  (290 514)  (290 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 514)  (302 514)  routing T_6_32.wire_logic_cluster/lc_4/out <X> T_6_32.lc_trk_g0_4
 (25 2)  (313 514)  (313 514)  routing T_6_32.sp4_h_l_11 <X> T_6_32.lc_trk_g0_6
 (27 2)  (315 514)  (315 514)  routing T_6_32.lc_trk_g1_3 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 514)  (317 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 514)  (320 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 514)  (321 514)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 514)  (322 514)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 514)  (324 514)  LC_1 Logic Functioning bit
 (37 2)  (325 514)  (325 514)  LC_1 Logic Functioning bit
 (38 2)  (326 514)  (326 514)  LC_1 Logic Functioning bit
 (39 2)  (327 514)  (327 514)  LC_1 Logic Functioning bit
 (41 2)  (329 514)  (329 514)  LC_1 Logic Functioning bit
 (43 2)  (331 514)  (331 514)  LC_1 Logic Functioning bit
 (45 2)  (333 514)  (333 514)  LC_1 Logic Functioning bit
 (0 3)  (288 515)  (288 515)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (9 3)  (297 515)  (297 515)  routing T_6_32.sp4_v_b_5 <X> T_6_32.sp4_v_t_36
 (10 3)  (298 515)  (298 515)  routing T_6_32.sp4_v_b_5 <X> T_6_32.sp4_v_t_36
 (17 3)  (305 515)  (305 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 515)  (310 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 515)  (311 515)  routing T_6_32.sp4_h_l_11 <X> T_6_32.lc_trk_g0_6
 (24 3)  (312 515)  (312 515)  routing T_6_32.sp4_h_l_11 <X> T_6_32.lc_trk_g0_6
 (25 3)  (313 515)  (313 515)  routing T_6_32.sp4_h_l_11 <X> T_6_32.lc_trk_g0_6
 (27 3)  (315 515)  (315 515)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 515)  (316 515)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 515)  (317 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 515)  (318 515)  routing T_6_32.lc_trk_g1_3 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 515)  (324 515)  LC_1 Logic Functioning bit
 (38 3)  (326 515)  (326 515)  LC_1 Logic Functioning bit
 (47 3)  (335 515)  (335 515)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (302 516)  (302 516)  routing T_6_32.sp4_h_r_8 <X> T_6_32.lc_trk_g1_0
 (22 4)  (310 516)  (310 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (311 516)  (311 516)  routing T_6_32.sp4_h_r_3 <X> T_6_32.lc_trk_g1_3
 (24 4)  (312 516)  (312 516)  routing T_6_32.sp4_h_r_3 <X> T_6_32.lc_trk_g1_3
 (25 4)  (313 516)  (313 516)  routing T_6_32.bnr_op_2 <X> T_6_32.lc_trk_g1_2
 (27 4)  (315 516)  (315 516)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 516)  (317 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 516)  (318 516)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 516)  (319 516)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 516)  (320 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 516)  (322 516)  routing T_6_32.lc_trk_g1_4 <X> T_6_32.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 516)  (323 516)  routing T_6_32.lc_trk_g1_5 <X> T_6_32.input_2_2
 (36 4)  (324 516)  (324 516)  LC_2 Logic Functioning bit
 (37 4)  (325 516)  (325 516)  LC_2 Logic Functioning bit
 (38 4)  (326 516)  (326 516)  LC_2 Logic Functioning bit
 (42 4)  (330 516)  (330 516)  LC_2 Logic Functioning bit
 (45 4)  (333 516)  (333 516)  LC_2 Logic Functioning bit
 (46 4)  (334 516)  (334 516)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (303 517)  (303 517)  routing T_6_32.sp4_h_r_8 <X> T_6_32.lc_trk_g1_0
 (16 5)  (304 517)  (304 517)  routing T_6_32.sp4_h_r_8 <X> T_6_32.lc_trk_g1_0
 (17 5)  (305 517)  (305 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (309 517)  (309 517)  routing T_6_32.sp4_h_r_3 <X> T_6_32.lc_trk_g1_3
 (22 5)  (310 517)  (310 517)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (313 517)  (313 517)  routing T_6_32.bnr_op_2 <X> T_6_32.lc_trk_g1_2
 (28 5)  (316 517)  (316 517)  routing T_6_32.lc_trk_g2_0 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 517)  (317 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 517)  (318 517)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 517)  (320 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (322 517)  (322 517)  routing T_6_32.lc_trk_g1_5 <X> T_6_32.input_2_2
 (36 5)  (324 517)  (324 517)  LC_2 Logic Functioning bit
 (37 5)  (325 517)  (325 517)  LC_2 Logic Functioning bit
 (38 5)  (326 517)  (326 517)  LC_2 Logic Functioning bit
 (39 5)  (327 517)  (327 517)  LC_2 Logic Functioning bit
 (47 5)  (335 517)  (335 517)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (336 517)  (336 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (302 518)  (302 518)  routing T_6_32.sp4_h_l_9 <X> T_6_32.lc_trk_g1_4
 (15 6)  (303 518)  (303 518)  routing T_6_32.sp4_h_r_13 <X> T_6_32.lc_trk_g1_5
 (16 6)  (304 518)  (304 518)  routing T_6_32.sp4_h_r_13 <X> T_6_32.lc_trk_g1_5
 (17 6)  (305 518)  (305 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (306 518)  (306 518)  routing T_6_32.sp4_h_r_13 <X> T_6_32.lc_trk_g1_5
 (21 6)  (309 518)  (309 518)  routing T_6_32.wire_logic_cluster/lc_7/out <X> T_6_32.lc_trk_g1_7
 (22 6)  (310 518)  (310 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (317 518)  (317 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 518)  (318 518)  routing T_6_32.lc_trk_g0_4 <X> T_6_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 518)  (319 518)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 518)  (320 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 518)  (324 518)  LC_3 Logic Functioning bit
 (37 6)  (325 518)  (325 518)  LC_3 Logic Functioning bit
 (38 6)  (326 518)  (326 518)  LC_3 Logic Functioning bit
 (39 6)  (327 518)  (327 518)  LC_3 Logic Functioning bit
 (41 6)  (329 518)  (329 518)  LC_3 Logic Functioning bit
 (43 6)  (331 518)  (331 518)  LC_3 Logic Functioning bit
 (45 6)  (333 518)  (333 518)  LC_3 Logic Functioning bit
 (46 6)  (334 518)  (334 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (341 518)  (341 518)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (302 519)  (302 519)  routing T_6_32.sp4_h_l_9 <X> T_6_32.lc_trk_g1_4
 (15 7)  (303 519)  (303 519)  routing T_6_32.sp4_h_l_9 <X> T_6_32.lc_trk_g1_4
 (16 7)  (304 519)  (304 519)  routing T_6_32.sp4_h_l_9 <X> T_6_32.lc_trk_g1_4
 (17 7)  (305 519)  (305 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (310 519)  (310 519)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 519)  (312 519)  routing T_6_32.bot_op_6 <X> T_6_32.lc_trk_g1_6
 (27 7)  (315 519)  (315 519)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 519)  (316 519)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 519)  (317 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 519)  (319 519)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 519)  (324 519)  LC_3 Logic Functioning bit
 (38 7)  (326 519)  (326 519)  LC_3 Logic Functioning bit
 (17 8)  (305 520)  (305 520)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (306 520)  (306 520)  routing T_6_32.bnl_op_1 <X> T_6_32.lc_trk_g2_1
 (29 8)  (317 520)  (317 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 520)  (319 520)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 520)  (320 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 520)  (321 520)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 520)  (323 520)  routing T_6_32.lc_trk_g0_4 <X> T_6_32.input_2_4
 (36 8)  (324 520)  (324 520)  LC_4 Logic Functioning bit
 (42 8)  (330 520)  (330 520)  LC_4 Logic Functioning bit
 (43 8)  (331 520)  (331 520)  LC_4 Logic Functioning bit
 (45 8)  (333 520)  (333 520)  LC_4 Logic Functioning bit
 (14 9)  (302 521)  (302 521)  routing T_6_32.sp4_h_r_24 <X> T_6_32.lc_trk_g2_0
 (15 9)  (303 521)  (303 521)  routing T_6_32.sp4_h_r_24 <X> T_6_32.lc_trk_g2_0
 (16 9)  (304 521)  (304 521)  routing T_6_32.sp4_h_r_24 <X> T_6_32.lc_trk_g2_0
 (17 9)  (305 521)  (305 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (306 521)  (306 521)  routing T_6_32.bnl_op_1 <X> T_6_32.lc_trk_g2_1
 (22 9)  (310 521)  (310 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 521)  (313 521)  routing T_6_32.sp4_r_v_b_34 <X> T_6_32.lc_trk_g2_2
 (26 9)  (314 521)  (314 521)  routing T_6_32.lc_trk_g0_2 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 521)  (317 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 521)  (320 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (324 521)  (324 521)  LC_4 Logic Functioning bit
 (37 9)  (325 521)  (325 521)  LC_4 Logic Functioning bit
 (39 9)  (327 521)  (327 521)  LC_4 Logic Functioning bit
 (42 9)  (330 521)  (330 521)  LC_4 Logic Functioning bit
 (43 9)  (331 521)  (331 521)  LC_4 Logic Functioning bit
 (8 10)  (296 522)  (296 522)  routing T_6_32.sp4_v_t_36 <X> T_6_32.sp4_h_l_42
 (9 10)  (297 522)  (297 522)  routing T_6_32.sp4_v_t_36 <X> T_6_32.sp4_h_l_42
 (10 10)  (298 522)  (298 522)  routing T_6_32.sp4_v_t_36 <X> T_6_32.sp4_h_l_42
 (15 10)  (303 522)  (303 522)  routing T_6_32.sp4_h_r_45 <X> T_6_32.lc_trk_g2_5
 (16 10)  (304 522)  (304 522)  routing T_6_32.sp4_h_r_45 <X> T_6_32.lc_trk_g2_5
 (17 10)  (305 522)  (305 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (306 522)  (306 522)  routing T_6_32.sp4_h_r_45 <X> T_6_32.lc_trk_g2_5
 (17 11)  (305 523)  (305 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 523)  (306 523)  routing T_6_32.sp4_h_r_45 <X> T_6_32.lc_trk_g2_5
 (22 11)  (310 523)  (310 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 523)  (311 523)  routing T_6_32.sp4_v_b_46 <X> T_6_32.lc_trk_g2_6
 (24 11)  (312 523)  (312 523)  routing T_6_32.sp4_v_b_46 <X> T_6_32.lc_trk_g2_6
 (14 12)  (302 524)  (302 524)  routing T_6_32.sp4_h_l_21 <X> T_6_32.lc_trk_g3_0
 (17 12)  (305 524)  (305 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 524)  (306 524)  routing T_6_32.wire_logic_cluster/lc_1/out <X> T_6_32.lc_trk_g3_1
 (26 12)  (314 524)  (314 524)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 524)  (315 524)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 524)  (316 524)  routing T_6_32.lc_trk_g3_0 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 524)  (317 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 524)  (319 524)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 524)  (320 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 524)  (321 524)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 524)  (322 524)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 524)  (324 524)  LC_6 Logic Functioning bit
 (37 12)  (325 524)  (325 524)  LC_6 Logic Functioning bit
 (38 12)  (326 524)  (326 524)  LC_6 Logic Functioning bit
 (39 12)  (327 524)  (327 524)  LC_6 Logic Functioning bit
 (41 12)  (329 524)  (329 524)  LC_6 Logic Functioning bit
 (43 12)  (331 524)  (331 524)  LC_6 Logic Functioning bit
 (45 12)  (333 524)  (333 524)  LC_6 Logic Functioning bit
 (52 12)  (340 524)  (340 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (300 525)  (300 525)  routing T_6_32.sp4_h_r_11 <X> T_6_32.sp4_v_b_11
 (15 13)  (303 525)  (303 525)  routing T_6_32.sp4_h_l_21 <X> T_6_32.lc_trk_g3_0
 (16 13)  (304 525)  (304 525)  routing T_6_32.sp4_h_l_21 <X> T_6_32.lc_trk_g3_0
 (17 13)  (305 525)  (305 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (314 525)  (314 525)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 525)  (316 525)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 525)  (317 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 525)  (319 525)  routing T_6_32.lc_trk_g3_6 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (37 13)  (325 525)  (325 525)  LC_6 Logic Functioning bit
 (39 13)  (327 525)  (327 525)  LC_6 Logic Functioning bit
 (48 13)  (336 525)  (336 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (313 526)  (313 526)  routing T_6_32.wire_logic_cluster/lc_6/out <X> T_6_32.lc_trk_g3_6
 (26 14)  (314 526)  (314 526)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 526)  (316 526)  routing T_6_32.lc_trk_g2_0 <X> T_6_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 526)  (317 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 526)  (319 526)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 526)  (320 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 526)  (322 526)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 526)  (324 526)  LC_7 Logic Functioning bit
 (37 14)  (325 526)  (325 526)  LC_7 Logic Functioning bit
 (38 14)  (326 526)  (326 526)  LC_7 Logic Functioning bit
 (42 14)  (330 526)  (330 526)  LC_7 Logic Functioning bit
 (45 14)  (333 526)  (333 526)  LC_7 Logic Functioning bit
 (52 14)  (340 526)  (340 526)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (310 527)  (310 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 527)  (314 527)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 527)  (315 527)  routing T_6_32.lc_trk_g1_6 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 527)  (317 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 527)  (319 527)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 527)  (320 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 527)  (322 527)  routing T_6_32.lc_trk_g1_0 <X> T_6_32.input_2_7
 (36 15)  (324 527)  (324 527)  LC_7 Logic Functioning bit
 (37 15)  (325 527)  (325 527)  LC_7 Logic Functioning bit
 (38 15)  (326 527)  (326 527)  LC_7 Logic Functioning bit
 (39 15)  (327 527)  (327 527)  LC_7 Logic Functioning bit
 (52 15)  (340 527)  (340 527)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_32

 (14 0)  (356 512)  (356 512)  routing T_7_32.sp4_h_l_5 <X> T_7_32.lc_trk_g0_0
 (16 0)  (358 512)  (358 512)  routing T_7_32.sp4_v_b_1 <X> T_7_32.lc_trk_g0_1
 (17 0)  (359 512)  (359 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (360 512)  (360 512)  routing T_7_32.sp4_v_b_1 <X> T_7_32.lc_trk_g0_1
 (26 0)  (368 512)  (368 512)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 512)  (370 512)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 512)  (371 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 512)  (374 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 512)  (376 512)  routing T_7_32.lc_trk_g1_0 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 512)  (378 512)  LC_0 Logic Functioning bit
 (37 0)  (379 512)  (379 512)  LC_0 Logic Functioning bit
 (38 0)  (380 512)  (380 512)  LC_0 Logic Functioning bit
 (39 0)  (381 512)  (381 512)  LC_0 Logic Functioning bit
 (41 0)  (383 512)  (383 512)  LC_0 Logic Functioning bit
 (43 0)  (385 512)  (385 512)  LC_0 Logic Functioning bit
 (45 0)  (387 512)  (387 512)  LC_0 Logic Functioning bit
 (14 1)  (356 513)  (356 513)  routing T_7_32.sp4_h_l_5 <X> T_7_32.lc_trk_g0_0
 (15 1)  (357 513)  (357 513)  routing T_7_32.sp4_h_l_5 <X> T_7_32.lc_trk_g0_0
 (16 1)  (358 513)  (358 513)  routing T_7_32.sp4_h_l_5 <X> T_7_32.lc_trk_g0_0
 (17 1)  (359 513)  (359 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (364 513)  (364 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 513)  (365 513)  routing T_7_32.sp4_h_r_2 <X> T_7_32.lc_trk_g0_2
 (24 1)  (366 513)  (366 513)  routing T_7_32.sp4_h_r_2 <X> T_7_32.lc_trk_g0_2
 (25 1)  (367 513)  (367 513)  routing T_7_32.sp4_h_r_2 <X> T_7_32.lc_trk_g0_2
 (27 1)  (369 513)  (369 513)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 513)  (370 513)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 513)  (371 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 513)  (372 513)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (36 1)  (378 513)  (378 513)  LC_0 Logic Functioning bit
 (38 1)  (380 513)  (380 513)  LC_0 Logic Functioning bit
 (46 1)  (388 513)  (388 513)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (390 513)  (390 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 514)  (342 514)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (2 2)  (344 514)  (344 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (357 514)  (357 514)  routing T_7_32.sp12_h_r_5 <X> T_7_32.lc_trk_g0_5
 (17 2)  (359 514)  (359 514)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 514)  (360 514)  routing T_7_32.sp12_h_r_5 <X> T_7_32.lc_trk_g0_5
 (26 2)  (368 514)  (368 514)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 514)  (370 514)  routing T_7_32.lc_trk_g2_2 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 514)  (371 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 514)  (373 514)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 514)  (374 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 514)  (375 514)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 514)  (376 514)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 514)  (377 514)  routing T_7_32.lc_trk_g0_5 <X> T_7_32.input_2_1
 (36 2)  (378 514)  (378 514)  LC_1 Logic Functioning bit
 (37 2)  (379 514)  (379 514)  LC_1 Logic Functioning bit
 (38 2)  (380 514)  (380 514)  LC_1 Logic Functioning bit
 (39 2)  (381 514)  (381 514)  LC_1 Logic Functioning bit
 (41 2)  (383 514)  (383 514)  LC_1 Logic Functioning bit
 (42 2)  (384 514)  (384 514)  LC_1 Logic Functioning bit
 (43 2)  (385 514)  (385 514)  LC_1 Logic Functioning bit
 (0 3)  (342 515)  (342 515)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (15 3)  (357 515)  (357 515)  routing T_7_32.bot_op_4 <X> T_7_32.lc_trk_g0_4
 (17 3)  (359 515)  (359 515)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (360 515)  (360 515)  routing T_7_32.sp12_h_r_5 <X> T_7_32.lc_trk_g0_5
 (26 3)  (368 515)  (368 515)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 515)  (369 515)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 515)  (371 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 515)  (372 515)  routing T_7_32.lc_trk_g2_2 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 515)  (373 515)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 515)  (374 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (378 515)  (378 515)  LC_1 Logic Functioning bit
 (37 3)  (379 515)  (379 515)  LC_1 Logic Functioning bit
 (38 3)  (380 515)  (380 515)  LC_1 Logic Functioning bit
 (39 3)  (381 515)  (381 515)  LC_1 Logic Functioning bit
 (40 3)  (382 515)  (382 515)  LC_1 Logic Functioning bit
 (41 3)  (383 515)  (383 515)  LC_1 Logic Functioning bit
 (42 3)  (384 515)  (384 515)  LC_1 Logic Functioning bit
 (43 3)  (385 515)  (385 515)  LC_1 Logic Functioning bit
 (48 3)  (390 515)  (390 515)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (356 516)  (356 516)  routing T_7_32.wire_logic_cluster/lc_0/out <X> T_7_32.lc_trk_g1_0
 (15 4)  (357 516)  (357 516)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g1_1
 (16 4)  (358 516)  (358 516)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g1_1
 (17 4)  (359 516)  (359 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (367 516)  (367 516)  routing T_7_32.sp4_h_r_10 <X> T_7_32.lc_trk_g1_2
 (17 5)  (359 517)  (359 517)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 517)  (364 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 517)  (365 517)  routing T_7_32.sp4_h_r_10 <X> T_7_32.lc_trk_g1_2
 (24 5)  (366 517)  (366 517)  routing T_7_32.sp4_h_r_10 <X> T_7_32.lc_trk_g1_2
 (11 6)  (353 518)  (353 518)  routing T_7_32.sp4_h_l_37 <X> T_7_32.sp4_v_t_40
 (17 6)  (359 518)  (359 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 518)  (360 518)  routing T_7_32.wire_logic_cluster/lc_5/out <X> T_7_32.lc_trk_g1_5
 (21 6)  (363 518)  (363 518)  routing T_7_32.lft_op_7 <X> T_7_32.lc_trk_g1_7
 (22 6)  (364 518)  (364 518)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 518)  (366 518)  routing T_7_32.lft_op_7 <X> T_7_32.lc_trk_g1_7
 (25 6)  (367 518)  (367 518)  routing T_7_32.sp4_h_r_14 <X> T_7_32.lc_trk_g1_6
 (27 6)  (369 518)  (369 518)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 518)  (371 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 518)  (372 518)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 518)  (373 518)  routing T_7_32.lc_trk_g0_4 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 518)  (374 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (380 518)  (380 518)  LC_3 Logic Functioning bit
 (39 6)  (381 518)  (381 518)  LC_3 Logic Functioning bit
 (42 6)  (384 518)  (384 518)  LC_3 Logic Functioning bit
 (43 6)  (385 518)  (385 518)  LC_3 Logic Functioning bit
 (46 6)  (388 518)  (388 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (364 519)  (364 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 519)  (365 519)  routing T_7_32.sp4_h_r_14 <X> T_7_32.lc_trk_g1_6
 (24 7)  (366 519)  (366 519)  routing T_7_32.sp4_h_r_14 <X> T_7_32.lc_trk_g1_6
 (26 7)  (368 519)  (368 519)  routing T_7_32.lc_trk_g1_2 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 519)  (369 519)  routing T_7_32.lc_trk_g1_2 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 519)  (371 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 519)  (372 519)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 519)  (374 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (375 519)  (375 519)  routing T_7_32.lc_trk_g2_1 <X> T_7_32.input_2_3
 (36 7)  (378 519)  (378 519)  LC_3 Logic Functioning bit
 (37 7)  (379 519)  (379 519)  LC_3 Logic Functioning bit
 (40 7)  (382 519)  (382 519)  LC_3 Logic Functioning bit
 (41 7)  (383 519)  (383 519)  LC_3 Logic Functioning bit
 (11 8)  (353 520)  (353 520)  routing T_7_32.sp4_v_t_40 <X> T_7_32.sp4_v_b_8
 (15 8)  (357 520)  (357 520)  routing T_7_32.sp4_h_r_33 <X> T_7_32.lc_trk_g2_1
 (16 8)  (358 520)  (358 520)  routing T_7_32.sp4_h_r_33 <X> T_7_32.lc_trk_g2_1
 (17 8)  (359 520)  (359 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 520)  (360 520)  routing T_7_32.sp4_h_r_33 <X> T_7_32.lc_trk_g2_1
 (22 8)  (364 520)  (364 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 520)  (365 520)  routing T_7_32.sp4_h_r_27 <X> T_7_32.lc_trk_g2_3
 (24 8)  (366 520)  (366 520)  routing T_7_32.sp4_h_r_27 <X> T_7_32.lc_trk_g2_3
 (25 8)  (367 520)  (367 520)  routing T_7_32.sp4_v_b_26 <X> T_7_32.lc_trk_g2_2
 (29 8)  (371 520)  (371 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 520)  (374 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 520)  (375 520)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 520)  (376 520)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 520)  (380 520)  LC_4 Logic Functioning bit
 (39 8)  (381 520)  (381 520)  LC_4 Logic Functioning bit
 (42 8)  (384 520)  (384 520)  LC_4 Logic Functioning bit
 (43 8)  (385 520)  (385 520)  LC_4 Logic Functioning bit
 (50 8)  (392 520)  (392 520)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (354 521)  (354 521)  routing T_7_32.sp4_v_t_40 <X> T_7_32.sp4_v_b_8
 (21 9)  (363 521)  (363 521)  routing T_7_32.sp4_h_r_27 <X> T_7_32.lc_trk_g2_3
 (22 9)  (364 521)  (364 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 521)  (365 521)  routing T_7_32.sp4_v_b_26 <X> T_7_32.lc_trk_g2_2
 (29 9)  (371 521)  (371 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 521)  (373 521)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 521)  (378 521)  LC_4 Logic Functioning bit
 (37 9)  (379 521)  (379 521)  LC_4 Logic Functioning bit
 (40 9)  (382 521)  (382 521)  LC_4 Logic Functioning bit
 (41 9)  (383 521)  (383 521)  LC_4 Logic Functioning bit
 (15 10)  (357 522)  (357 522)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g2_5
 (16 10)  (358 522)  (358 522)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g2_5
 (17 10)  (359 522)  (359 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (360 522)  (360 522)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g2_5
 (21 10)  (363 522)  (363 522)  routing T_7_32.sp4_h_r_39 <X> T_7_32.lc_trk_g2_7
 (22 10)  (364 522)  (364 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (365 522)  (365 522)  routing T_7_32.sp4_h_r_39 <X> T_7_32.lc_trk_g2_7
 (24 10)  (366 522)  (366 522)  routing T_7_32.sp4_h_r_39 <X> T_7_32.lc_trk_g2_7
 (26 10)  (368 522)  (368 522)  routing T_7_32.lc_trk_g2_5 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 522)  (371 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 522)  (373 522)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 522)  (374 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 522)  (376 522)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 522)  (378 522)  LC_5 Logic Functioning bit
 (37 10)  (379 522)  (379 522)  LC_5 Logic Functioning bit
 (38 10)  (380 522)  (380 522)  LC_5 Logic Functioning bit
 (39 10)  (381 522)  (381 522)  LC_5 Logic Functioning bit
 (41 10)  (383 522)  (383 522)  LC_5 Logic Functioning bit
 (43 10)  (385 522)  (385 522)  LC_5 Logic Functioning bit
 (45 10)  (387 522)  (387 522)  LC_5 Logic Functioning bit
 (51 10)  (393 522)  (393 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (394 522)  (394 522)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (360 523)  (360 523)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g2_5
 (28 11)  (370 523)  (370 523)  routing T_7_32.lc_trk_g2_5 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 523)  (371 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 523)  (372 523)  routing T_7_32.lc_trk_g0_2 <X> T_7_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 523)  (378 523)  LC_5 Logic Functioning bit
 (38 11)  (380 523)  (380 523)  LC_5 Logic Functioning bit
 (25 12)  (367 524)  (367 524)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (26 12)  (368 524)  (368 524)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 524)  (370 524)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 524)  (371 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 524)  (372 524)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 524)  (373 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 524)  (374 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 524)  (375 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 524)  (376 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 524)  (378 524)  LC_6 Logic Functioning bit
 (37 12)  (379 524)  (379 524)  LC_6 Logic Functioning bit
 (38 12)  (380 524)  (380 524)  LC_6 Logic Functioning bit
 (39 12)  (381 524)  (381 524)  LC_6 Logic Functioning bit
 (41 12)  (383 524)  (383 524)  LC_6 Logic Functioning bit
 (43 12)  (385 524)  (385 524)  LC_6 Logic Functioning bit
 (45 12)  (387 524)  (387 524)  LC_6 Logic Functioning bit
 (46 12)  (388 524)  (388 524)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (364 525)  (364 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 525)  (365 525)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (24 13)  (366 525)  (366 525)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (25 13)  (367 525)  (367 525)  routing T_7_32.sp4_h_r_42 <X> T_7_32.lc_trk_g3_2
 (27 13)  (369 525)  (369 525)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 525)  (370 525)  routing T_7_32.lc_trk_g3_5 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 525)  (371 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 525)  (372 525)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 525)  (373 525)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 525)  (378 525)  LC_6 Logic Functioning bit
 (38 13)  (380 525)  (380 525)  LC_6 Logic Functioning bit
 (51 13)  (393 525)  (393 525)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (347 526)  (347 526)  routing T_7_32.sp4_v_b_9 <X> T_7_32.sp4_h_l_44
 (15 14)  (357 526)  (357 526)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g3_5
 (16 14)  (358 526)  (358 526)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g3_5
 (17 14)  (359 526)  (359 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 526)  (360 526)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g3_5
 (21 14)  (363 526)  (363 526)  routing T_7_32.wire_logic_cluster/lc_7/out <X> T_7_32.lc_trk_g3_7
 (22 14)  (364 526)  (364 526)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (367 526)  (367 526)  routing T_7_32.wire_logic_cluster/lc_6/out <X> T_7_32.lc_trk_g3_6
 (26 14)  (368 526)  (368 526)  routing T_7_32.lc_trk_g2_5 <X> T_7_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 526)  (369 526)  routing T_7_32.lc_trk_g1_1 <X> T_7_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 526)  (371 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 526)  (373 526)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 526)  (374 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 526)  (375 526)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 526)  (376 526)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 526)  (378 526)  LC_7 Logic Functioning bit
 (37 14)  (379 526)  (379 526)  LC_7 Logic Functioning bit
 (38 14)  (380 526)  (380 526)  LC_7 Logic Functioning bit
 (39 14)  (381 526)  (381 526)  LC_7 Logic Functioning bit
 (41 14)  (383 526)  (383 526)  LC_7 Logic Functioning bit
 (43 14)  (385 526)  (385 526)  LC_7 Logic Functioning bit
 (45 14)  (387 526)  (387 526)  LC_7 Logic Functioning bit
 (51 14)  (393 526)  (393 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (360 527)  (360 527)  routing T_7_32.sp4_h_r_45 <X> T_7_32.lc_trk_g3_5
 (22 15)  (364 527)  (364 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (370 527)  (370 527)  routing T_7_32.lc_trk_g2_5 <X> T_7_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 527)  (371 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 527)  (373 527)  routing T_7_32.lc_trk_g3_7 <X> T_7_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 527)  (378 527)  LC_7 Logic Functioning bit
 (38 15)  (380 527)  (380 527)  LC_7 Logic Functioning bit


RAM_Tile_8_32

 (11 0)  (407 512)  (407 512)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_v_b_2
 (13 0)  (409 512)  (409 512)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_v_b_2
 (12 1)  (408 513)  (408 513)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_v_b_2
 (5 2)  (401 514)  (401 514)  routing T_8_32.sp4_v_b_0 <X> T_8_32.sp4_h_l_37
 (5 4)  (401 516)  (401 516)  routing T_8_32.sp4_v_b_9 <X> T_8_32.sp4_h_r_3
 (8 4)  (404 516)  (404 516)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_h_r_4
 (10 4)  (406 516)  (406 516)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_h_r_4
 (4 5)  (400 517)  (400 517)  routing T_8_32.sp4_v_b_9 <X> T_8_32.sp4_h_r_3
 (6 5)  (402 517)  (402 517)  routing T_8_32.sp4_v_b_9 <X> T_8_32.sp4_h_r_3
 (12 12)  (408 524)  (408 524)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_h_r_11
 (8 13)  (404 525)  (404 525)  routing T_8_32.sp4_h_l_47 <X> T_8_32.sp4_v_b_10
 (9 13)  (405 525)  (405 525)  routing T_8_32.sp4_h_l_47 <X> T_8_32.sp4_v_b_10
 (13 13)  (409 525)  (409 525)  routing T_8_32.sp4_h_l_45 <X> T_8_32.sp4_h_r_11


LogicTile_9_32

 (22 0)  (460 512)  (460 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (461 512)  (461 512)  routing T_9_32.sp4_v_b_19 <X> T_9_32.lc_trk_g0_3
 (24 0)  (462 512)  (462 512)  routing T_9_32.sp4_v_b_19 <X> T_9_32.lc_trk_g0_3
 (0 2)  (438 514)  (438 514)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (2 2)  (440 514)  (440 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (443 514)  (443 514)  routing T_9_32.sp4_h_r_9 <X> T_9_32.sp4_h_l_37
 (0 3)  (438 515)  (438 515)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (4 3)  (442 515)  (442 515)  routing T_9_32.sp4_h_r_9 <X> T_9_32.sp4_h_l_37
 (14 4)  (452 516)  (452 516)  routing T_9_32.sp4_v_b_0 <X> T_9_32.lc_trk_g1_0
 (21 4)  (459 516)  (459 516)  routing T_9_32.wire_logic_cluster/lc_3/out <X> T_9_32.lc_trk_g1_3
 (22 4)  (460 516)  (460 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 516)  (464 516)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 516)  (465 516)  routing T_9_32.lc_trk_g1_0 <X> T_9_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 516)  (467 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 516)  (470 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 516)  (471 516)  routing T_9_32.lc_trk_g3_2 <X> T_9_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 516)  (472 516)  routing T_9_32.lc_trk_g3_2 <X> T_9_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 516)  (474 516)  LC_2 Logic Functioning bit
 (37 4)  (475 516)  (475 516)  LC_2 Logic Functioning bit
 (38 4)  (476 516)  (476 516)  LC_2 Logic Functioning bit
 (39 4)  (477 516)  (477 516)  LC_2 Logic Functioning bit
 (41 4)  (479 516)  (479 516)  LC_2 Logic Functioning bit
 (43 4)  (481 516)  (481 516)  LC_2 Logic Functioning bit
 (45 4)  (483 516)  (483 516)  LC_2 Logic Functioning bit
 (53 4)  (491 516)  (491 516)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (8 5)  (446 517)  (446 517)  routing T_9_32.sp4_h_l_41 <X> T_9_32.sp4_v_b_4
 (9 5)  (447 517)  (447 517)  routing T_9_32.sp4_h_l_41 <X> T_9_32.sp4_v_b_4
 (16 5)  (454 517)  (454 517)  routing T_9_32.sp4_v_b_0 <X> T_9_32.lc_trk_g1_0
 (17 5)  (455 517)  (455 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (465 517)  (465 517)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 517)  (466 517)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 517)  (467 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 517)  (469 517)  routing T_9_32.lc_trk_g3_2 <X> T_9_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 517)  (474 517)  LC_2 Logic Functioning bit
 (38 5)  (476 517)  (476 517)  LC_2 Logic Functioning bit
 (14 6)  (452 518)  (452 518)  routing T_9_32.wire_logic_cluster/lc_4/out <X> T_9_32.lc_trk_g1_4
 (21 6)  (459 518)  (459 518)  routing T_9_32.wire_logic_cluster/lc_7/out <X> T_9_32.lc_trk_g1_7
 (22 6)  (460 518)  (460 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (465 518)  (465 518)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 518)  (466 518)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 518)  (467 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 518)  (468 518)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 518)  (470 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 518)  (472 518)  routing T_9_32.lc_trk_g1_3 <X> T_9_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 518)  (474 518)  LC_3 Logic Functioning bit
 (37 6)  (475 518)  (475 518)  LC_3 Logic Functioning bit
 (38 6)  (476 518)  (476 518)  LC_3 Logic Functioning bit
 (39 6)  (477 518)  (477 518)  LC_3 Logic Functioning bit
 (41 6)  (479 518)  (479 518)  LC_3 Logic Functioning bit
 (43 6)  (481 518)  (481 518)  LC_3 Logic Functioning bit
 (45 6)  (483 518)  (483 518)  LC_3 Logic Functioning bit
 (4 7)  (442 519)  (442 519)  routing T_9_32.sp4_v_b_10 <X> T_9_32.sp4_h_l_38
 (17 7)  (455 519)  (455 519)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (464 519)  (464 519)  routing T_9_32.lc_trk_g3_2 <X> T_9_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 519)  (465 519)  routing T_9_32.lc_trk_g3_2 <X> T_9_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 519)  (466 519)  routing T_9_32.lc_trk_g3_2 <X> T_9_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 519)  (467 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 519)  (469 519)  routing T_9_32.lc_trk_g1_3 <X> T_9_32.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 519)  (475 519)  LC_3 Logic Functioning bit
 (39 7)  (477 519)  (477 519)  LC_3 Logic Functioning bit
 (47 7)  (485 519)  (485 519)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (491 519)  (491 519)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (440 520)  (440 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (450 520)  (450 520)  routing T_9_32.sp4_h_l_40 <X> T_9_32.sp4_h_r_8
 (26 8)  (464 520)  (464 520)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 520)  (467 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 520)  (469 520)  routing T_9_32.lc_trk_g1_4 <X> T_9_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 520)  (470 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 520)  (472 520)  routing T_9_32.lc_trk_g1_4 <X> T_9_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 520)  (474 520)  LC_4 Logic Functioning bit
 (37 8)  (475 520)  (475 520)  LC_4 Logic Functioning bit
 (38 8)  (476 520)  (476 520)  LC_4 Logic Functioning bit
 (39 8)  (477 520)  (477 520)  LC_4 Logic Functioning bit
 (41 8)  (479 520)  (479 520)  LC_4 Logic Functioning bit
 (43 8)  (481 520)  (481 520)  LC_4 Logic Functioning bit
 (45 8)  (483 520)  (483 520)  LC_4 Logic Functioning bit
 (48 8)  (486 520)  (486 520)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (13 9)  (451 521)  (451 521)  routing T_9_32.sp4_h_l_40 <X> T_9_32.sp4_h_r_8
 (27 9)  (465 521)  (465 521)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 521)  (466 521)  routing T_9_32.lc_trk_g3_5 <X> T_9_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 521)  (467 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 521)  (468 521)  routing T_9_32.lc_trk_g0_3 <X> T_9_32.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 521)  (474 521)  LC_4 Logic Functioning bit
 (38 9)  (476 521)  (476 521)  LC_4 Logic Functioning bit
 (15 10)  (453 522)  (453 522)  routing T_9_32.sp4_h_l_24 <X> T_9_32.lc_trk_g2_5
 (16 10)  (454 522)  (454 522)  routing T_9_32.sp4_h_l_24 <X> T_9_32.lc_trk_g2_5
 (17 10)  (455 522)  (455 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 522)  (456 522)  routing T_9_32.sp4_h_l_24 <X> T_9_32.lc_trk_g2_5
 (17 11)  (455 523)  (455 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (25 12)  (463 524)  (463 524)  routing T_9_32.wire_logic_cluster/lc_2/out <X> T_9_32.lc_trk_g3_2
 (22 13)  (460 525)  (460 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (453 526)  (453 526)  routing T_9_32.sp4_h_l_24 <X> T_9_32.lc_trk_g3_5
 (16 14)  (454 526)  (454 526)  routing T_9_32.sp4_h_l_24 <X> T_9_32.lc_trk_g3_5
 (17 14)  (455 526)  (455 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 526)  (456 526)  routing T_9_32.sp4_h_l_24 <X> T_9_32.lc_trk_g3_5
 (26 14)  (464 526)  (464 526)  routing T_9_32.lc_trk_g2_5 <X> T_9_32.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 526)  (466 526)  routing T_9_32.lc_trk_g2_4 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 526)  (467 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 526)  (468 526)  routing T_9_32.lc_trk_g2_4 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 526)  (469 526)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 526)  (470 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 526)  (472 526)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 526)  (474 526)  LC_7 Logic Functioning bit
 (37 14)  (475 526)  (475 526)  LC_7 Logic Functioning bit
 (38 14)  (476 526)  (476 526)  LC_7 Logic Functioning bit
 (39 14)  (477 526)  (477 526)  LC_7 Logic Functioning bit
 (41 14)  (479 526)  (479 526)  LC_7 Logic Functioning bit
 (43 14)  (481 526)  (481 526)  LC_7 Logic Functioning bit
 (45 14)  (483 526)  (483 526)  LC_7 Logic Functioning bit
 (28 15)  (466 527)  (466 527)  routing T_9_32.lc_trk_g2_5 <X> T_9_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 527)  (467 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 527)  (469 527)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 527)  (474 527)  LC_7 Logic Functioning bit
 (38 15)  (476 527)  (476 527)  LC_7 Logic Functioning bit
 (51 15)  (489 527)  (489 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_32

 (4 0)  (496 512)  (496 512)  routing T_10_32.sp4_h_l_37 <X> T_10_32.sp4_v_b_0
 (26 0)  (518 512)  (518 512)  routing T_10_32.lc_trk_g0_4 <X> T_10_32.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 512)  (519 512)  routing T_10_32.lc_trk_g1_0 <X> T_10_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 512)  (521 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 512)  (523 512)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 512)  (524 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 512)  (525 512)  routing T_10_32.lc_trk_g2_5 <X> T_10_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 512)  (528 512)  LC_0 Logic Functioning bit
 (38 0)  (530 512)  (530 512)  LC_0 Logic Functioning bit
 (45 0)  (537 512)  (537 512)  LC_0 Logic Functioning bit
 (5 1)  (497 513)  (497 513)  routing T_10_32.sp4_h_l_37 <X> T_10_32.sp4_v_b_0
 (6 1)  (498 513)  (498 513)  routing T_10_32.sp4_h_l_37 <X> T_10_32.sp4_h_r_0
 (29 1)  (521 513)  (521 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 513)  (528 513)  LC_0 Logic Functioning bit
 (37 1)  (529 513)  (529 513)  LC_0 Logic Functioning bit
 (38 1)  (530 513)  (530 513)  LC_0 Logic Functioning bit
 (39 1)  (531 513)  (531 513)  LC_0 Logic Functioning bit
 (41 1)  (533 513)  (533 513)  LC_0 Logic Functioning bit
 (43 1)  (535 513)  (535 513)  LC_0 Logic Functioning bit
 (51 1)  (543 513)  (543 513)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 514)  (492 514)  routing T_10_32.glb_netwk_3 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (2 2)  (494 514)  (494 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (503 514)  (503 514)  routing T_10_32.sp4_v_b_6 <X> T_10_32.sp4_v_t_39
 (13 2)  (505 514)  (505 514)  routing T_10_32.sp4_v_b_6 <X> T_10_32.sp4_v_t_39
 (17 2)  (509 514)  (509 514)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 514)  (510 514)  routing T_10_32.wire_logic_cluster/lc_5/out <X> T_10_32.lc_trk_g0_5
 (21 2)  (513 514)  (513 514)  routing T_10_32.sp4_v_b_7 <X> T_10_32.lc_trk_g0_7
 (22 2)  (514 514)  (514 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (515 514)  (515 514)  routing T_10_32.sp4_v_b_7 <X> T_10_32.lc_trk_g0_7
 (29 2)  (521 514)  (521 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 514)  (522 514)  routing T_10_32.lc_trk_g0_4 <X> T_10_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 514)  (524 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 514)  (525 514)  routing T_10_32.lc_trk_g3_1 <X> T_10_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 514)  (526 514)  routing T_10_32.lc_trk_g3_1 <X> T_10_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 514)  (528 514)  LC_1 Logic Functioning bit
 (37 2)  (529 514)  (529 514)  LC_1 Logic Functioning bit
 (38 2)  (530 514)  (530 514)  LC_1 Logic Functioning bit
 (39 2)  (531 514)  (531 514)  LC_1 Logic Functioning bit
 (41 2)  (533 514)  (533 514)  LC_1 Logic Functioning bit
 (43 2)  (535 514)  (535 514)  LC_1 Logic Functioning bit
 (45 2)  (537 514)  (537 514)  LC_1 Logic Functioning bit
 (47 2)  (539 514)  (539 514)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 515)  (492 515)  routing T_10_32.glb_netwk_3 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (5 3)  (497 515)  (497 515)  routing T_10_32.sp4_h_l_37 <X> T_10_32.sp4_v_t_37
 (16 3)  (508 515)  (508 515)  routing T_10_32.sp12_h_r_12 <X> T_10_32.lc_trk_g0_4
 (17 3)  (509 515)  (509 515)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (519 515)  (519 515)  routing T_10_32.lc_trk_g1_0 <X> T_10_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 515)  (521 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 515)  (529 515)  LC_1 Logic Functioning bit
 (39 3)  (531 515)  (531 515)  LC_1 Logic Functioning bit
 (51 3)  (543 515)  (543 515)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (494 516)  (494 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 4)  (498 516)  (498 516)  routing T_10_32.sp4_v_t_37 <X> T_10_32.sp4_v_b_3
 (14 4)  (506 516)  (506 516)  routing T_10_32.wire_logic_cluster/lc_0/out <X> T_10_32.lc_trk_g1_0
 (26 4)  (518 516)  (518 516)  routing T_10_32.lc_trk_g0_4 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 516)  (519 516)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 516)  (521 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 516)  (522 516)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 516)  (524 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 516)  (525 516)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 516)  (526 516)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 516)  (528 516)  LC_2 Logic Functioning bit
 (37 4)  (529 516)  (529 516)  LC_2 Logic Functioning bit
 (38 4)  (530 516)  (530 516)  LC_2 Logic Functioning bit
 (39 4)  (531 516)  (531 516)  LC_2 Logic Functioning bit
 (41 4)  (533 516)  (533 516)  LC_2 Logic Functioning bit
 (43 4)  (535 516)  (535 516)  LC_2 Logic Functioning bit
 (45 4)  (537 516)  (537 516)  LC_2 Logic Functioning bit
 (5 5)  (497 517)  (497 517)  routing T_10_32.sp4_v_t_37 <X> T_10_32.sp4_v_b_3
 (17 5)  (509 517)  (509 517)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (521 517)  (521 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 517)  (522 517)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 517)  (523 517)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 517)  (528 517)  LC_2 Logic Functioning bit
 (38 5)  (530 517)  (530 517)  LC_2 Logic Functioning bit
 (52 5)  (544 517)  (544 517)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (504 518)  (504 518)  routing T_10_32.sp4_v_b_5 <X> T_10_32.sp4_h_l_40
 (15 6)  (507 518)  (507 518)  routing T_10_32.sp4_h_r_21 <X> T_10_32.lc_trk_g1_5
 (16 6)  (508 518)  (508 518)  routing T_10_32.sp4_h_r_21 <X> T_10_32.lc_trk_g1_5
 (17 6)  (509 518)  (509 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 518)  (510 518)  routing T_10_32.sp4_h_r_21 <X> T_10_32.lc_trk_g1_5
 (25 6)  (517 518)  (517 518)  routing T_10_32.wire_logic_cluster/lc_6/out <X> T_10_32.lc_trk_g1_6
 (18 7)  (510 519)  (510 519)  routing T_10_32.sp4_h_r_21 <X> T_10_32.lc_trk_g1_5
 (22 7)  (514 519)  (514 519)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (11 8)  (503 520)  (503 520)  routing T_10_32.sp4_v_t_37 <X> T_10_32.sp4_v_b_8
 (13 8)  (505 520)  (505 520)  routing T_10_32.sp4_v_t_37 <X> T_10_32.sp4_v_b_8
 (22 8)  (514 520)  (514 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 520)  (515 520)  routing T_10_32.sp4_h_r_27 <X> T_10_32.lc_trk_g2_3
 (24 8)  (516 520)  (516 520)  routing T_10_32.sp4_h_r_27 <X> T_10_32.lc_trk_g2_3
 (29 8)  (521 520)  (521 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 520)  (522 520)  routing T_10_32.lc_trk_g0_7 <X> T_10_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 520)  (523 520)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 520)  (524 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 520)  (525 520)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 520)  (526 520)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 520)  (527 520)  routing T_10_32.lc_trk_g1_5 <X> T_10_32.input_2_4
 (36 8)  (528 520)  (528 520)  LC_4 Logic Functioning bit
 (39 8)  (531 520)  (531 520)  LC_4 Logic Functioning bit
 (43 8)  (535 520)  (535 520)  LC_4 Logic Functioning bit
 (48 8)  (540 520)  (540 520)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (513 521)  (513 521)  routing T_10_32.sp4_h_r_27 <X> T_10_32.lc_trk_g2_3
 (26 9)  (518 521)  (518 521)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 521)  (519 521)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 521)  (520 521)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 521)  (521 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 521)  (522 521)  routing T_10_32.lc_trk_g0_7 <X> T_10_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 521)  (523 521)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 521)  (524 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (526 521)  (526 521)  routing T_10_32.lc_trk_g1_5 <X> T_10_32.input_2_4
 (36 9)  (528 521)  (528 521)  LC_4 Logic Functioning bit
 (37 9)  (529 521)  (529 521)  LC_4 Logic Functioning bit
 (38 9)  (530 521)  (530 521)  LC_4 Logic Functioning bit
 (42 9)  (534 521)  (534 521)  LC_4 Logic Functioning bit
 (43 9)  (535 521)  (535 521)  LC_4 Logic Functioning bit
 (12 10)  (504 522)  (504 522)  routing T_10_32.sp4_v_t_39 <X> T_10_32.sp4_h_l_45
 (15 10)  (507 522)  (507 522)  routing T_10_32.sp4_h_l_24 <X> T_10_32.lc_trk_g2_5
 (16 10)  (508 522)  (508 522)  routing T_10_32.sp4_h_l_24 <X> T_10_32.lc_trk_g2_5
 (17 10)  (509 522)  (509 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 522)  (510 522)  routing T_10_32.sp4_h_l_24 <X> T_10_32.lc_trk_g2_5
 (27 10)  (519 522)  (519 522)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 522)  (520 522)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 522)  (521 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 522)  (522 522)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 522)  (523 522)  routing T_10_32.lc_trk_g2_6 <X> T_10_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 522)  (524 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 522)  (525 522)  routing T_10_32.lc_trk_g2_6 <X> T_10_32.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 522)  (527 522)  routing T_10_32.lc_trk_g0_5 <X> T_10_32.input_2_5
 (36 10)  (528 522)  (528 522)  LC_5 Logic Functioning bit
 (37 10)  (529 522)  (529 522)  LC_5 Logic Functioning bit
 (39 10)  (531 522)  (531 522)  LC_5 Logic Functioning bit
 (43 10)  (535 522)  (535 522)  LC_5 Logic Functioning bit
 (45 10)  (537 522)  (537 522)  LC_5 Logic Functioning bit
 (11 11)  (503 523)  (503 523)  routing T_10_32.sp4_v_t_39 <X> T_10_32.sp4_h_l_45
 (13 11)  (505 523)  (505 523)  routing T_10_32.sp4_v_t_39 <X> T_10_32.sp4_h_l_45
 (22 11)  (514 523)  (514 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 523)  (515 523)  routing T_10_32.sp4_v_b_46 <X> T_10_32.lc_trk_g2_6
 (24 11)  (516 523)  (516 523)  routing T_10_32.sp4_v_b_46 <X> T_10_32.lc_trk_g2_6
 (26 11)  (518 523)  (518 523)  routing T_10_32.lc_trk_g2_3 <X> T_10_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 523)  (520 523)  routing T_10_32.lc_trk_g2_3 <X> T_10_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 523)  (521 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 523)  (522 523)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 523)  (523 523)  routing T_10_32.lc_trk_g2_6 <X> T_10_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 523)  (524 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 523)  (528 523)  LC_5 Logic Functioning bit
 (37 11)  (529 523)  (529 523)  LC_5 Logic Functioning bit
 (42 11)  (534 523)  (534 523)  LC_5 Logic Functioning bit
 (43 11)  (535 523)  (535 523)  LC_5 Logic Functioning bit
 (51 11)  (543 523)  (543 523)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (498 524)  (498 524)  routing T_10_32.sp4_v_t_43 <X> T_10_32.sp4_v_b_9
 (17 12)  (509 524)  (509 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 524)  (510 524)  routing T_10_32.wire_logic_cluster/lc_1/out <X> T_10_32.lc_trk_g3_1
 (22 12)  (514 524)  (514 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 524)  (517 524)  routing T_10_32.wire_logic_cluster/lc_2/out <X> T_10_32.lc_trk_g3_2
 (26 12)  (518 524)  (518 524)  routing T_10_32.lc_trk_g0_4 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 524)  (519 524)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 524)  (521 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 524)  (522 524)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 524)  (524 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 524)  (525 524)  routing T_10_32.lc_trk_g3_0 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 524)  (526 524)  routing T_10_32.lc_trk_g3_0 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 524)  (528 524)  LC_6 Logic Functioning bit
 (38 12)  (530 524)  (530 524)  LC_6 Logic Functioning bit
 (45 12)  (537 524)  (537 524)  LC_6 Logic Functioning bit
 (5 13)  (497 525)  (497 525)  routing T_10_32.sp4_v_t_43 <X> T_10_32.sp4_v_b_9
 (15 13)  (507 525)  (507 525)  routing T_10_32.sp4_v_t_29 <X> T_10_32.lc_trk_g3_0
 (16 13)  (508 525)  (508 525)  routing T_10_32.sp4_v_t_29 <X> T_10_32.lc_trk_g3_0
 (17 13)  (509 525)  (509 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (514 525)  (514 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (521 525)  (521 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 525)  (522 525)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 525)  (528 525)  LC_6 Logic Functioning bit
 (37 13)  (529 525)  (529 525)  LC_6 Logic Functioning bit
 (38 13)  (530 525)  (530 525)  LC_6 Logic Functioning bit
 (39 13)  (531 525)  (531 525)  LC_6 Logic Functioning bit
 (41 13)  (533 525)  (533 525)  LC_6 Logic Functioning bit
 (43 13)  (535 525)  (535 525)  LC_6 Logic Functioning bit
 (52 13)  (544 525)  (544 525)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (514 526)  (514 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (517 526)  (517 526)  routing T_10_32.bnl_op_6 <X> T_10_32.lc_trk_g3_6
 (21 15)  (513 527)  (513 527)  routing T_10_32.sp4_r_v_b_47 <X> T_10_32.lc_trk_g3_7
 (22 15)  (514 527)  (514 527)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 527)  (517 527)  routing T_10_32.bnl_op_6 <X> T_10_32.lc_trk_g3_6


LogicTile_11_32

 (15 0)  (561 512)  (561 512)  routing T_11_32.bot_op_1 <X> T_11_32.lc_trk_g0_1
 (17 0)  (563 512)  (563 512)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (572 512)  (572 512)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 512)  (575 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 512)  (578 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 512)  (580 512)  routing T_11_32.lc_trk_g1_0 <X> T_11_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 512)  (582 512)  LC_0 Logic Functioning bit
 (37 0)  (583 512)  (583 512)  LC_0 Logic Functioning bit
 (38 0)  (584 512)  (584 512)  LC_0 Logic Functioning bit
 (39 0)  (585 512)  (585 512)  LC_0 Logic Functioning bit
 (41 0)  (587 512)  (587 512)  LC_0 Logic Functioning bit
 (43 0)  (589 512)  (589 512)  LC_0 Logic Functioning bit
 (45 0)  (591 512)  (591 512)  LC_0 Logic Functioning bit
 (19 1)  (565 513)  (565 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (572 513)  (572 513)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 513)  (573 513)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 513)  (575 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 513)  (582 513)  LC_0 Logic Functioning bit
 (38 1)  (584 513)  (584 513)  LC_0 Logic Functioning bit
 (48 1)  (594 513)  (594 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (599 513)  (599 513)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 514)  (546 514)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (2 2)  (548 514)  (548 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (558 514)  (558 514)  routing T_11_32.sp4_v_b_2 <X> T_11_32.sp4_h_l_39
 (0 3)  (546 515)  (546 515)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (14 4)  (560 516)  (560 516)  routing T_11_32.wire_logic_cluster/lc_0/out <X> T_11_32.lc_trk_g1_0
 (17 5)  (563 517)  (563 517)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 6)  (568 518)  (568 518)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 518)  (569 518)  routing T_11_32.sp12_h_l_12 <X> T_11_32.lc_trk_g1_7
 (9 14)  (555 526)  (555 526)  routing T_11_32.sp4_v_b_10 <X> T_11_32.sp4_h_l_47


LogicTile_12_32

 (4 4)  (604 516)  (604 516)  routing T_12_32.sp4_h_l_44 <X> T_12_32.sp4_v_b_3
 (6 4)  (606 516)  (606 516)  routing T_12_32.sp4_h_l_44 <X> T_12_32.sp4_v_b_3
 (5 5)  (605 517)  (605 517)  routing T_12_32.sp4_h_l_44 <X> T_12_32.sp4_v_b_3
 (4 12)  (604 524)  (604 524)  routing T_12_32.sp4_h_l_44 <X> T_12_32.sp4_v_b_9
 (13 12)  (613 524)  (613 524)  routing T_12_32.sp4_h_l_46 <X> T_12_32.sp4_v_b_11
 (5 13)  (605 525)  (605 525)  routing T_12_32.sp4_h_l_44 <X> T_12_32.sp4_v_b_9
 (8 13)  (608 525)  (608 525)  routing T_12_32.sp4_h_l_41 <X> T_12_32.sp4_v_b_10
 (9 13)  (609 525)  (609 525)  routing T_12_32.sp4_h_l_41 <X> T_12_32.sp4_v_b_10
 (10 13)  (610 525)  (610 525)  routing T_12_32.sp4_h_l_41 <X> T_12_32.sp4_v_b_10
 (12 13)  (612 525)  (612 525)  routing T_12_32.sp4_h_l_46 <X> T_12_32.sp4_v_b_11


LogicTile_13_32

 (8 9)  (662 521)  (662 521)  routing T_13_32.sp4_h_l_42 <X> T_13_32.sp4_v_b_7
 (9 9)  (663 521)  (663 521)  routing T_13_32.sp4_h_l_42 <X> T_13_32.sp4_v_b_7
 (5 14)  (659 526)  (659 526)  routing T_13_32.sp4_v_b_9 <X> T_13_32.sp4_h_l_44


LogicTile_14_32

 (4 0)  (712 512)  (712 512)  routing T_14_32.sp4_h_l_37 <X> T_14_32.sp4_v_b_0
 (5 1)  (713 513)  (713 513)  routing T_14_32.sp4_h_l_37 <X> T_14_32.sp4_v_b_0


LogicTile_1_31

 (22 0)  (40 496)  (40 496)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 496)  (42 496)  routing T_1_31.top_op_3 <X> T_1_31.lc_trk_g0_3
 (26 0)  (44 496)  (44 496)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 496)  (47 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 496)  (49 496)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 496)  (50 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 496)  (54 496)  LC_0 Logic Functioning bit
 (38 0)  (56 496)  (56 496)  LC_0 Logic Functioning bit
 (21 1)  (39 497)  (39 497)  routing T_1_31.top_op_3 <X> T_1_31.lc_trk_g0_3
 (22 1)  (40 497)  (40 497)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 497)  (42 497)  routing T_1_31.bot_op_2 <X> T_1_31.lc_trk_g0_2
 (27 1)  (45 497)  (45 497)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 497)  (47 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 497)  (48 497)  routing T_1_31.lc_trk_g0_3 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 497)  (49 497)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 497)  (54 497)  LC_0 Logic Functioning bit
 (37 1)  (55 497)  (55 497)  LC_0 Logic Functioning bit
 (38 1)  (56 497)  (56 497)  LC_0 Logic Functioning bit
 (39 1)  (57 497)  (57 497)  LC_0 Logic Functioning bit
 (0 2)  (18 498)  (18 498)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (2 2)  (20 498)  (20 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (39 498)  (39 498)  routing T_1_31.bnr_op_7 <X> T_1_31.lc_trk_g0_7
 (22 2)  (40 498)  (40 498)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (43 498)  (43 498)  routing T_1_31.bnr_op_6 <X> T_1_31.lc_trk_g0_6
 (32 2)  (50 498)  (50 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 498)  (51 498)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 498)  (52 498)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 498)  (54 498)  LC_1 Logic Functioning bit
 (37 2)  (55 498)  (55 498)  LC_1 Logic Functioning bit
 (38 2)  (56 498)  (56 498)  LC_1 Logic Functioning bit
 (39 2)  (57 498)  (57 498)  LC_1 Logic Functioning bit
 (40 2)  (58 498)  (58 498)  LC_1 Logic Functioning bit
 (42 2)  (60 498)  (60 498)  LC_1 Logic Functioning bit
 (0 3)  (18 499)  (18 499)  routing T_1_31.glb_netwk_3 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (14 3)  (32 499)  (32 499)  routing T_1_31.top_op_4 <X> T_1_31.lc_trk_g0_4
 (15 3)  (33 499)  (33 499)  routing T_1_31.top_op_4 <X> T_1_31.lc_trk_g0_4
 (17 3)  (35 499)  (35 499)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (39 499)  (39 499)  routing T_1_31.bnr_op_7 <X> T_1_31.lc_trk_g0_7
 (22 3)  (40 499)  (40 499)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 499)  (43 499)  routing T_1_31.bnr_op_6 <X> T_1_31.lc_trk_g0_6
 (26 3)  (44 499)  (44 499)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 499)  (45 499)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 499)  (47 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 499)  (49 499)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 499)  (54 499)  LC_1 Logic Functioning bit
 (37 3)  (55 499)  (55 499)  LC_1 Logic Functioning bit
 (38 3)  (56 499)  (56 499)  LC_1 Logic Functioning bit
 (39 3)  (57 499)  (57 499)  LC_1 Logic Functioning bit
 (41 3)  (59 499)  (59 499)  LC_1 Logic Functioning bit
 (43 3)  (61 499)  (61 499)  LC_1 Logic Functioning bit
 (17 4)  (35 500)  (35 500)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 500)  (36 500)  routing T_1_31.bnr_op_1 <X> T_1_31.lc_trk_g1_1
 (22 4)  (40 500)  (40 500)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 500)  (42 500)  routing T_1_31.top_op_3 <X> T_1_31.lc_trk_g1_3
 (28 4)  (46 500)  (46 500)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 500)  (47 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 500)  (48 500)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 500)  (50 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 500)  (51 500)  routing T_1_31.lc_trk_g2_1 <X> T_1_31.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 500)  (58 500)  LC_2 Logic Functioning bit
 (41 4)  (59 500)  (59 500)  LC_2 Logic Functioning bit
 (42 4)  (60 500)  (60 500)  LC_2 Logic Functioning bit
 (43 4)  (61 500)  (61 500)  LC_2 Logic Functioning bit
 (50 4)  (68 500)  (68 500)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (36 501)  (36 501)  routing T_1_31.bnr_op_1 <X> T_1_31.lc_trk_g1_1
 (21 5)  (39 501)  (39 501)  routing T_1_31.top_op_3 <X> T_1_31.lc_trk_g1_3
 (22 5)  (40 501)  (40 501)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 501)  (42 501)  routing T_1_31.top_op_2 <X> T_1_31.lc_trk_g1_2
 (25 5)  (43 501)  (43 501)  routing T_1_31.top_op_2 <X> T_1_31.lc_trk_g1_2
 (27 5)  (45 501)  (45 501)  routing T_1_31.lc_trk_g1_1 <X> T_1_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 501)  (47 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 501)  (48 501)  routing T_1_31.lc_trk_g2_7 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (38 5)  (56 501)  (56 501)  LC_2 Logic Functioning bit
 (40 5)  (58 501)  (58 501)  LC_2 Logic Functioning bit
 (41 5)  (59 501)  (59 501)  LC_2 Logic Functioning bit
 (42 5)  (60 501)  (60 501)  LC_2 Logic Functioning bit
 (43 5)  (61 501)  (61 501)  LC_2 Logic Functioning bit
 (14 6)  (32 502)  (32 502)  routing T_1_31.bnr_op_4 <X> T_1_31.lc_trk_g1_4
 (17 6)  (35 502)  (35 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 502)  (36 502)  routing T_1_31.wire_logic_cluster/lc_5/out <X> T_1_31.lc_trk_g1_5
 (22 6)  (40 502)  (40 502)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 502)  (42 502)  routing T_1_31.bot_op_7 <X> T_1_31.lc_trk_g1_7
 (27 6)  (45 502)  (45 502)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 502)  (46 502)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 502)  (47 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 502)  (48 502)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 502)  (49 502)  routing T_1_31.lc_trk_g0_6 <X> T_1_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 502)  (50 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 502)  (54 502)  LC_3 Logic Functioning bit
 (37 6)  (55 502)  (55 502)  LC_3 Logic Functioning bit
 (38 6)  (56 502)  (56 502)  LC_3 Logic Functioning bit
 (39 6)  (57 502)  (57 502)  LC_3 Logic Functioning bit
 (41 6)  (59 502)  (59 502)  LC_3 Logic Functioning bit
 (43 6)  (61 502)  (61 502)  LC_3 Logic Functioning bit
 (11 7)  (29 503)  (29 503)  routing T_1_31.sp4_h_r_9 <X> T_1_31.sp4_h_l_40
 (13 7)  (31 503)  (31 503)  routing T_1_31.sp4_h_r_9 <X> T_1_31.sp4_h_l_40
 (14 7)  (32 503)  (32 503)  routing T_1_31.bnr_op_4 <X> T_1_31.lc_trk_g1_4
 (17 7)  (35 503)  (35 503)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (30 7)  (48 503)  (48 503)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 503)  (49 503)  routing T_1_31.lc_trk_g0_6 <X> T_1_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 503)  (54 503)  LC_3 Logic Functioning bit
 (37 7)  (55 503)  (55 503)  LC_3 Logic Functioning bit
 (38 7)  (56 503)  (56 503)  LC_3 Logic Functioning bit
 (39 7)  (57 503)  (57 503)  LC_3 Logic Functioning bit
 (41 7)  (59 503)  (59 503)  LC_3 Logic Functioning bit
 (43 7)  (61 503)  (61 503)  LC_3 Logic Functioning bit
 (15 8)  (33 504)  (33 504)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g2_1
 (17 8)  (35 504)  (35 504)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 504)  (36 504)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g2_1
 (29 8)  (47 504)  (47 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 504)  (48 504)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 504)  (49 504)  routing T_1_31.lc_trk_g1_4 <X> T_1_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 504)  (50 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 504)  (52 504)  routing T_1_31.lc_trk_g1_4 <X> T_1_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 504)  (54 504)  LC_4 Logic Functioning bit
 (37 8)  (55 504)  (55 504)  LC_4 Logic Functioning bit
 (38 8)  (56 504)  (56 504)  LC_4 Logic Functioning bit
 (39 8)  (57 504)  (57 504)  LC_4 Logic Functioning bit
 (41 8)  (59 504)  (59 504)  LC_4 Logic Functioning bit
 (42 8)  (60 504)  (60 504)  LC_4 Logic Functioning bit
 (43 8)  (61 504)  (61 504)  LC_4 Logic Functioning bit
 (50 8)  (68 504)  (68 504)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (23 505)  (23 505)  routing T_1_31.sp4_h_r_6 <X> T_1_31.sp4_v_b_6
 (26 9)  (44 505)  (44 505)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 505)  (45 505)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 505)  (47 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 505)  (48 505)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 505)  (54 505)  LC_4 Logic Functioning bit
 (37 9)  (55 505)  (55 505)  LC_4 Logic Functioning bit
 (38 9)  (56 505)  (56 505)  LC_4 Logic Functioning bit
 (39 9)  (57 505)  (57 505)  LC_4 Logic Functioning bit
 (40 9)  (58 505)  (58 505)  LC_4 Logic Functioning bit
 (41 9)  (59 505)  (59 505)  LC_4 Logic Functioning bit
 (42 9)  (60 505)  (60 505)  LC_4 Logic Functioning bit
 (43 9)  (61 505)  (61 505)  LC_4 Logic Functioning bit
 (21 10)  (39 506)  (39 506)  routing T_1_31.rgt_op_7 <X> T_1_31.lc_trk_g2_7
 (22 10)  (40 506)  (40 506)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 506)  (42 506)  routing T_1_31.rgt_op_7 <X> T_1_31.lc_trk_g2_7
 (26 10)  (44 506)  (44 506)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 506)  (45 506)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 506)  (47 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 506)  (48 506)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 506)  (50 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 506)  (54 506)  LC_5 Logic Functioning bit
 (37 10)  (55 506)  (55 506)  LC_5 Logic Functioning bit
 (38 10)  (56 506)  (56 506)  LC_5 Logic Functioning bit
 (39 10)  (57 506)  (57 506)  LC_5 Logic Functioning bit
 (41 10)  (59 506)  (59 506)  LC_5 Logic Functioning bit
 (43 10)  (61 506)  (61 506)  LC_5 Logic Functioning bit
 (45 10)  (63 506)  (63 506)  LC_5 Logic Functioning bit
 (27 11)  (45 507)  (45 507)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 507)  (46 507)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 507)  (47 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 507)  (49 507)  routing T_1_31.lc_trk_g0_2 <X> T_1_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 507)  (54 507)  LC_5 Logic Functioning bit
 (38 11)  (56 507)  (56 507)  LC_5 Logic Functioning bit
 (46 11)  (64 507)  (64 507)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (29 508)  (29 508)  routing T_1_31.sp4_h_l_40 <X> T_1_31.sp4_v_b_11
 (13 12)  (31 508)  (31 508)  routing T_1_31.sp4_h_l_40 <X> T_1_31.sp4_v_b_11
 (14 12)  (32 508)  (32 508)  routing T_1_31.rgt_op_0 <X> T_1_31.lc_trk_g3_0
 (22 12)  (40 508)  (40 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 508)  (41 508)  routing T_1_31.sp4_v_t_30 <X> T_1_31.lc_trk_g3_3
 (24 12)  (42 508)  (42 508)  routing T_1_31.sp4_v_t_30 <X> T_1_31.lc_trk_g3_3
 (26 12)  (44 508)  (44 508)  routing T_1_31.lc_trk_g0_4 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 508)  (45 508)  routing T_1_31.lc_trk_g3_0 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 508)  (46 508)  routing T_1_31.lc_trk_g3_0 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 508)  (47 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 508)  (49 508)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 508)  (50 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 508)  (51 508)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 508)  (52 508)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_6/in_3
 (41 12)  (59 508)  (59 508)  LC_6 Logic Functioning bit
 (42 12)  (60 508)  (60 508)  LC_6 Logic Functioning bit
 (5 13)  (23 509)  (23 509)  routing T_1_31.sp4_h_r_9 <X> T_1_31.sp4_v_b_9
 (12 13)  (30 509)  (30 509)  routing T_1_31.sp4_h_l_40 <X> T_1_31.sp4_v_b_11
 (15 13)  (33 509)  (33 509)  routing T_1_31.rgt_op_0 <X> T_1_31.lc_trk_g3_0
 (17 13)  (35 509)  (35 509)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (29 13)  (47 509)  (47 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 509)  (50 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (51 509)  (51 509)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.input_2_6
 (34 13)  (52 509)  (52 509)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.input_2_6
 (35 13)  (53 509)  (53 509)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.input_2_6
 (40 13)  (58 509)  (58 509)  LC_6 Logic Functioning bit
 (42 13)  (60 509)  (60 509)  LC_6 Logic Functioning bit
 (21 14)  (39 510)  (39 510)  routing T_1_31.wire_logic_cluster/lc_7/out <X> T_1_31.lc_trk_g3_7
 (22 14)  (40 510)  (40 510)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (44 510)  (44 510)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 510)  (45 510)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 510)  (46 510)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 510)  (47 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 510)  (48 510)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 510)  (49 510)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 510)  (50 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 510)  (52 510)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 510)  (54 510)  LC_7 Logic Functioning bit
 (37 14)  (55 510)  (55 510)  LC_7 Logic Functioning bit
 (38 14)  (56 510)  (56 510)  LC_7 Logic Functioning bit
 (39 14)  (57 510)  (57 510)  LC_7 Logic Functioning bit
 (41 14)  (59 510)  (59 510)  LC_7 Logic Functioning bit
 (43 14)  (61 510)  (61 510)  LC_7 Logic Functioning bit
 (45 14)  (63 510)  (63 510)  LC_7 Logic Functioning bit
 (15 15)  (33 511)  (33 511)  routing T_1_31.tnr_op_4 <X> T_1_31.lc_trk_g3_4
 (17 15)  (35 511)  (35 511)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (45 511)  (45 511)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 511)  (46 511)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 511)  (47 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 511)  (48 511)  routing T_1_31.lc_trk_g3_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 511)  (49 511)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 511)  (54 511)  LC_7 Logic Functioning bit
 (37 15)  (55 511)  (55 511)  LC_7 Logic Functioning bit
 (38 15)  (56 511)  (56 511)  LC_7 Logic Functioning bit
 (39 15)  (57 511)  (57 511)  LC_7 Logic Functioning bit
 (46 15)  (64 511)  (64 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (71 511)  (71 511)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_31

 (15 0)  (87 496)  (87 496)  routing T_2_31.lft_op_1 <X> T_2_31.lc_trk_g0_1
 (17 0)  (89 496)  (89 496)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 496)  (90 496)  routing T_2_31.lft_op_1 <X> T_2_31.lc_trk_g0_1
 (22 0)  (94 496)  (94 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (95 496)  (95 496)  routing T_2_31.sp4_h_r_3 <X> T_2_31.lc_trk_g0_3
 (24 0)  (96 496)  (96 496)  routing T_2_31.sp4_h_r_3 <X> T_2_31.lc_trk_g0_3
 (26 0)  (98 496)  (98 496)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 496)  (99 496)  routing T_2_31.lc_trk_g1_0 <X> T_2_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 496)  (101 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 496)  (103 496)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 496)  (104 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 496)  (105 496)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 496)  (106 496)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 496)  (108 496)  LC_0 Logic Functioning bit
 (38 0)  (110 496)  (110 496)  LC_0 Logic Functioning bit
 (41 0)  (113 496)  (113 496)  LC_0 Logic Functioning bit
 (43 0)  (115 496)  (115 496)  LC_0 Logic Functioning bit
 (46 0)  (118 496)  (118 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (80 497)  (80 497)  routing T_2_31.sp4_h_r_1 <X> T_2_31.sp4_v_b_1
 (15 1)  (87 497)  (87 497)  routing T_2_31.bot_op_0 <X> T_2_31.lc_trk_g0_0
 (17 1)  (89 497)  (89 497)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (93 497)  (93 497)  routing T_2_31.sp4_h_r_3 <X> T_2_31.lc_trk_g0_3
 (26 1)  (98 497)  (98 497)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 497)  (99 497)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 497)  (100 497)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 497)  (101 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 497)  (103 497)  routing T_2_31.lc_trk_g3_6 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 497)  (104 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (109 497)  (109 497)  LC_0 Logic Functioning bit
 (39 1)  (111 497)  (111 497)  LC_0 Logic Functioning bit
 (42 1)  (114 497)  (114 497)  LC_0 Logic Functioning bit
 (0 2)  (72 498)  (72 498)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (2 2)  (74 498)  (74 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 498)  (88 498)  routing T_2_31.sp4_v_b_13 <X> T_2_31.lc_trk_g0_5
 (17 2)  (89 498)  (89 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 498)  (90 498)  routing T_2_31.sp4_v_b_13 <X> T_2_31.lc_trk_g0_5
 (27 2)  (99 498)  (99 498)  routing T_2_31.lc_trk_g1_1 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 498)  (101 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 498)  (104 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 498)  (105 498)  routing T_2_31.lc_trk_g2_2 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 498)  (108 498)  LC_1 Logic Functioning bit
 (37 2)  (109 498)  (109 498)  LC_1 Logic Functioning bit
 (38 2)  (110 498)  (110 498)  LC_1 Logic Functioning bit
 (40 2)  (112 498)  (112 498)  LC_1 Logic Functioning bit
 (41 2)  (113 498)  (113 498)  LC_1 Logic Functioning bit
 (42 2)  (114 498)  (114 498)  LC_1 Logic Functioning bit
 (43 2)  (115 498)  (115 498)  LC_1 Logic Functioning bit
 (50 2)  (122 498)  (122 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 499)  (72 499)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (14 3)  (86 499)  (86 499)  routing T_2_31.top_op_4 <X> T_2_31.lc_trk_g0_4
 (15 3)  (87 499)  (87 499)  routing T_2_31.top_op_4 <X> T_2_31.lc_trk_g0_4
 (17 3)  (89 499)  (89 499)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (90 499)  (90 499)  routing T_2_31.sp4_v_b_13 <X> T_2_31.lc_trk_g0_5
 (31 3)  (103 499)  (103 499)  routing T_2_31.lc_trk_g2_2 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 499)  (108 499)  LC_1 Logic Functioning bit
 (37 3)  (109 499)  (109 499)  LC_1 Logic Functioning bit
 (38 3)  (110 499)  (110 499)  LC_1 Logic Functioning bit
 (40 3)  (112 499)  (112 499)  LC_1 Logic Functioning bit
 (41 3)  (113 499)  (113 499)  LC_1 Logic Functioning bit
 (42 3)  (114 499)  (114 499)  LC_1 Logic Functioning bit
 (43 3)  (115 499)  (115 499)  LC_1 Logic Functioning bit
 (6 4)  (78 500)  (78 500)  routing T_2_31.sp4_h_r_10 <X> T_2_31.sp4_v_b_3
 (14 4)  (86 500)  (86 500)  routing T_2_31.lft_op_0 <X> T_2_31.lc_trk_g1_0
 (15 4)  (87 500)  (87 500)  routing T_2_31.bot_op_1 <X> T_2_31.lc_trk_g1_1
 (17 4)  (89 500)  (89 500)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (101 500)  (101 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 500)  (103 500)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 500)  (104 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 500)  (105 500)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 500)  (108 500)  LC_2 Logic Functioning bit
 (42 4)  (114 500)  (114 500)  LC_2 Logic Functioning bit
 (43 4)  (115 500)  (115 500)  LC_2 Logic Functioning bit
 (50 4)  (122 500)  (122 500)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (87 501)  (87 501)  routing T_2_31.lft_op_0 <X> T_2_31.lc_trk_g1_0
 (17 5)  (89 501)  (89 501)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (99 501)  (99 501)  routing T_2_31.lc_trk_g1_1 <X> T_2_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 501)  (101 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 501)  (103 501)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 501)  (108 501)  LC_2 Logic Functioning bit
 (37 5)  (109 501)  (109 501)  LC_2 Logic Functioning bit
 (42 5)  (114 501)  (114 501)  LC_2 Logic Functioning bit
 (43 5)  (115 501)  (115 501)  LC_2 Logic Functioning bit
 (13 6)  (85 502)  (85 502)  routing T_2_31.sp4_h_r_5 <X> T_2_31.sp4_v_t_40
 (17 6)  (89 502)  (89 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 502)  (90 502)  routing T_2_31.wire_logic_cluster/lc_5/out <X> T_2_31.lc_trk_g1_5
 (22 6)  (94 502)  (94 502)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 502)  (96 502)  routing T_2_31.bot_op_7 <X> T_2_31.lc_trk_g1_7
 (31 6)  (103 502)  (103 502)  routing T_2_31.lc_trk_g0_4 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 502)  (104 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 502)  (108 502)  LC_3 Logic Functioning bit
 (37 6)  (109 502)  (109 502)  LC_3 Logic Functioning bit
 (38 6)  (110 502)  (110 502)  LC_3 Logic Functioning bit
 (39 6)  (111 502)  (111 502)  LC_3 Logic Functioning bit
 (40 6)  (112 502)  (112 502)  LC_3 Logic Functioning bit
 (41 6)  (113 502)  (113 502)  LC_3 Logic Functioning bit
 (50 6)  (122 502)  (122 502)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (84 503)  (84 503)  routing T_2_31.sp4_h_r_5 <X> T_2_31.sp4_v_t_40
 (15 7)  (87 503)  (87 503)  routing T_2_31.bot_op_4 <X> T_2_31.lc_trk_g1_4
 (17 7)  (89 503)  (89 503)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 503)  (94 503)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 503)  (96 503)  routing T_2_31.bot_op_6 <X> T_2_31.lc_trk_g1_6
 (36 7)  (108 503)  (108 503)  LC_3 Logic Functioning bit
 (37 7)  (109 503)  (109 503)  LC_3 Logic Functioning bit
 (38 7)  (110 503)  (110 503)  LC_3 Logic Functioning bit
 (39 7)  (111 503)  (111 503)  LC_3 Logic Functioning bit
 (40 7)  (112 503)  (112 503)  LC_3 Logic Functioning bit
 (41 7)  (113 503)  (113 503)  LC_3 Logic Functioning bit
 (51 7)  (123 503)  (123 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 9)  (81 505)  (81 505)  routing T_2_31.sp4_v_t_42 <X> T_2_31.sp4_v_b_7
 (22 9)  (94 505)  (94 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 505)  (95 505)  routing T_2_31.sp4_v_b_42 <X> T_2_31.lc_trk_g2_2
 (24 9)  (96 505)  (96 505)  routing T_2_31.sp4_v_b_42 <X> T_2_31.lc_trk_g2_2
 (17 10)  (89 506)  (89 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (93 506)  (93 506)  routing T_2_31.wire_logic_cluster/lc_7/out <X> T_2_31.lc_trk_g2_7
 (22 10)  (94 506)  (94 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 506)  (98 506)  routing T_2_31.lc_trk_g2_5 <X> T_2_31.wire_logic_cluster/lc_5/in_0
 (31 10)  (103 506)  (103 506)  routing T_2_31.lc_trk_g1_5 <X> T_2_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 506)  (104 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 506)  (106 506)  routing T_2_31.lc_trk_g1_5 <X> T_2_31.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 506)  (107 506)  routing T_2_31.lc_trk_g0_5 <X> T_2_31.input_2_5
 (36 10)  (108 506)  (108 506)  LC_5 Logic Functioning bit
 (38 10)  (110 506)  (110 506)  LC_5 Logic Functioning bit
 (39 10)  (111 506)  (111 506)  LC_5 Logic Functioning bit
 (43 10)  (115 506)  (115 506)  LC_5 Logic Functioning bit
 (45 10)  (117 506)  (117 506)  LC_5 Logic Functioning bit
 (18 11)  (90 507)  (90 507)  routing T_2_31.sp4_r_v_b_37 <X> T_2_31.lc_trk_g2_5
 (28 11)  (100 507)  (100 507)  routing T_2_31.lc_trk_g2_5 <X> T_2_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 507)  (101 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 507)  (104 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (109 507)  (109 507)  LC_5 Logic Functioning bit
 (38 11)  (110 507)  (110 507)  LC_5 Logic Functioning bit
 (39 11)  (111 507)  (111 507)  LC_5 Logic Functioning bit
 (42 11)  (114 507)  (114 507)  LC_5 Logic Functioning bit
 (46 11)  (118 507)  (118 507)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (94 508)  (94 508)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (96 508)  (96 508)  routing T_2_31.tnl_op_3 <X> T_2_31.lc_trk_g3_3
 (27 12)  (99 508)  (99 508)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 508)  (101 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 508)  (102 508)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 508)  (103 508)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 508)  (104 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 508)  (106 508)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 508)  (108 508)  LC_6 Logic Functioning bit
 (37 12)  (109 508)  (109 508)  LC_6 Logic Functioning bit
 (38 12)  (110 508)  (110 508)  LC_6 Logic Functioning bit
 (39 12)  (111 508)  (111 508)  LC_6 Logic Functioning bit
 (41 12)  (113 508)  (113 508)  LC_6 Logic Functioning bit
 (43 12)  (115 508)  (115 508)  LC_6 Logic Functioning bit
 (21 13)  (93 509)  (93 509)  routing T_2_31.tnl_op_3 <X> T_2_31.lc_trk_g3_3
 (30 13)  (102 509)  (102 509)  routing T_2_31.lc_trk_g1_6 <X> T_2_31.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 509)  (108 509)  LC_6 Logic Functioning bit
 (37 13)  (109 509)  (109 509)  LC_6 Logic Functioning bit
 (38 13)  (110 509)  (110 509)  LC_6 Logic Functioning bit
 (39 13)  (111 509)  (111 509)  LC_6 Logic Functioning bit
 (41 13)  (113 509)  (113 509)  LC_6 Logic Functioning bit
 (43 13)  (115 509)  (115 509)  LC_6 Logic Functioning bit
 (22 14)  (94 510)  (94 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (95 510)  (95 510)  routing T_2_31.sp4_v_b_47 <X> T_2_31.lc_trk_g3_7
 (24 14)  (96 510)  (96 510)  routing T_2_31.sp4_v_b_47 <X> T_2_31.lc_trk_g3_7
 (25 14)  (97 510)  (97 510)  routing T_2_31.wire_logic_cluster/lc_6/out <X> T_2_31.lc_trk_g3_6
 (27 14)  (99 510)  (99 510)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 510)  (100 510)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 510)  (101 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 510)  (103 510)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 510)  (104 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 510)  (106 510)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 510)  (108 510)  LC_7 Logic Functioning bit
 (37 14)  (109 510)  (109 510)  LC_7 Logic Functioning bit
 (38 14)  (110 510)  (110 510)  LC_7 Logic Functioning bit
 (39 14)  (111 510)  (111 510)  LC_7 Logic Functioning bit
 (41 14)  (113 510)  (113 510)  LC_7 Logic Functioning bit
 (42 14)  (114 510)  (114 510)  LC_7 Logic Functioning bit
 (43 14)  (115 510)  (115 510)  LC_7 Logic Functioning bit
 (50 14)  (122 510)  (122 510)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (94 511)  (94 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 511)  (98 511)  routing T_2_31.lc_trk_g0_3 <X> T_2_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 511)  (101 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 511)  (102 511)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 511)  (103 511)  routing T_2_31.lc_trk_g1_7 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 511)  (108 511)  LC_7 Logic Functioning bit
 (37 15)  (109 511)  (109 511)  LC_7 Logic Functioning bit
 (38 15)  (110 511)  (110 511)  LC_7 Logic Functioning bit
 (39 15)  (111 511)  (111 511)  LC_7 Logic Functioning bit
 (40 15)  (112 511)  (112 511)  LC_7 Logic Functioning bit
 (41 15)  (113 511)  (113 511)  LC_7 Logic Functioning bit
 (42 15)  (114 511)  (114 511)  LC_7 Logic Functioning bit
 (43 15)  (115 511)  (115 511)  LC_7 Logic Functioning bit


LogicTile_3_31

 (2 0)  (128 496)  (128 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (140 496)  (140 496)  routing T_3_31.wire_logic_cluster/lc_0/out <X> T_3_31.lc_trk_g0_0
 (17 0)  (143 496)  (143 496)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (144 496)  (144 496)  routing T_3_31.wire_logic_cluster/lc_1/out <X> T_3_31.lc_trk_g0_1
 (22 0)  (148 496)  (148 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (155 496)  (155 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 496)  (157 496)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 496)  (158 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 496)  (159 496)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 496)  (160 496)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 496)  (162 496)  LC_0 Logic Functioning bit
 (38 0)  (164 496)  (164 496)  LC_0 Logic Functioning bit
 (41 0)  (167 496)  (167 496)  LC_0 Logic Functioning bit
 (43 0)  (169 496)  (169 496)  LC_0 Logic Functioning bit
 (45 0)  (171 496)  (171 496)  LC_0 Logic Functioning bit
 (53 0)  (179 496)  (179 496)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (143 497)  (143 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (155 497)  (155 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 497)  (156 497)  routing T_3_31.lc_trk_g0_3 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 497)  (162 497)  LC_0 Logic Functioning bit
 (38 1)  (164 497)  (164 497)  LC_0 Logic Functioning bit
 (40 1)  (166 497)  (166 497)  LC_0 Logic Functioning bit
 (42 1)  (168 497)  (168 497)  LC_0 Logic Functioning bit
 (0 2)  (126 498)  (126 498)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (2 2)  (128 498)  (128 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 498)  (140 498)  routing T_3_31.sp4_h_l_1 <X> T_3_31.lc_trk_g0_4
 (25 2)  (151 498)  (151 498)  routing T_3_31.sp4_v_t_3 <X> T_3_31.lc_trk_g0_6
 (29 2)  (155 498)  (155 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 498)  (156 498)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 498)  (158 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 498)  (160 498)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 498)  (162 498)  LC_1 Logic Functioning bit
 (38 2)  (164 498)  (164 498)  LC_1 Logic Functioning bit
 (41 2)  (167 498)  (167 498)  LC_1 Logic Functioning bit
 (42 2)  (168 498)  (168 498)  LC_1 Logic Functioning bit
 (43 2)  (169 498)  (169 498)  LC_1 Logic Functioning bit
 (45 2)  (171 498)  (171 498)  LC_1 Logic Functioning bit
 (48 2)  (174 498)  (174 498)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (126 499)  (126 499)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (15 3)  (141 499)  (141 499)  routing T_3_31.sp4_h_l_1 <X> T_3_31.lc_trk_g0_4
 (16 3)  (142 499)  (142 499)  routing T_3_31.sp4_h_l_1 <X> T_3_31.lc_trk_g0_4
 (17 3)  (143 499)  (143 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (148 499)  (148 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (149 499)  (149 499)  routing T_3_31.sp4_v_t_3 <X> T_3_31.lc_trk_g0_6
 (25 3)  (151 499)  (151 499)  routing T_3_31.sp4_v_t_3 <X> T_3_31.lc_trk_g0_6
 (29 3)  (155 499)  (155 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 499)  (156 499)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 499)  (157 499)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 499)  (158 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (159 499)  (159 499)  routing T_3_31.lc_trk_g2_1 <X> T_3_31.input_2_1
 (37 3)  (163 499)  (163 499)  LC_1 Logic Functioning bit
 (39 3)  (165 499)  (165 499)  LC_1 Logic Functioning bit
 (42 3)  (168 499)  (168 499)  LC_1 Logic Functioning bit
 (11 4)  (137 500)  (137 500)  routing T_3_31.sp4_v_t_44 <X> T_3_31.sp4_v_b_5
 (13 4)  (139 500)  (139 500)  routing T_3_31.sp4_v_t_44 <X> T_3_31.sp4_v_b_5
 (22 4)  (148 500)  (148 500)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 500)  (150 500)  routing T_3_31.top_op_3 <X> T_3_31.lc_trk_g1_3
 (14 5)  (140 501)  (140 501)  routing T_3_31.top_op_0 <X> T_3_31.lc_trk_g1_0
 (15 5)  (141 501)  (141 501)  routing T_3_31.top_op_0 <X> T_3_31.lc_trk_g1_0
 (17 5)  (143 501)  (143 501)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (147 501)  (147 501)  routing T_3_31.top_op_3 <X> T_3_31.lc_trk_g1_3
 (14 6)  (140 502)  (140 502)  routing T_3_31.wire_logic_cluster/lc_4/out <X> T_3_31.lc_trk_g1_4
 (17 6)  (143 502)  (143 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 502)  (144 502)  routing T_3_31.wire_logic_cluster/lc_5/out <X> T_3_31.lc_trk_g1_5
 (25 6)  (151 502)  (151 502)  routing T_3_31.wire_logic_cluster/lc_6/out <X> T_3_31.lc_trk_g1_6
 (26 6)  (152 502)  (152 502)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 502)  (153 502)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 502)  (154 502)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 502)  (155 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 502)  (157 502)  routing T_3_31.lc_trk_g0_4 <X> T_3_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 502)  (158 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 502)  (162 502)  LC_3 Logic Functioning bit
 (38 6)  (164 502)  (164 502)  LC_3 Logic Functioning bit
 (45 6)  (171 502)  (171 502)  LC_3 Logic Functioning bit
 (46 6)  (172 502)  (172 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (143 503)  (143 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (148 503)  (148 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (153 503)  (153 503)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 503)  (154 503)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 503)  (155 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 503)  (156 503)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 503)  (162 503)  LC_3 Logic Functioning bit
 (37 7)  (163 503)  (163 503)  LC_3 Logic Functioning bit
 (38 7)  (164 503)  (164 503)  LC_3 Logic Functioning bit
 (39 7)  (165 503)  (165 503)  LC_3 Logic Functioning bit
 (41 7)  (167 503)  (167 503)  LC_3 Logic Functioning bit
 (43 7)  (169 503)  (169 503)  LC_3 Logic Functioning bit
 (14 8)  (140 504)  (140 504)  routing T_3_31.sp12_v_b_0 <X> T_3_31.lc_trk_g2_0
 (15 8)  (141 504)  (141 504)  routing T_3_31.tnl_op_1 <X> T_3_31.lc_trk_g2_1
 (17 8)  (143 504)  (143 504)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (147 504)  (147 504)  routing T_3_31.bnl_op_3 <X> T_3_31.lc_trk_g2_3
 (22 8)  (148 504)  (148 504)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (151 504)  (151 504)  routing T_3_31.sp4_h_r_34 <X> T_3_31.lc_trk_g2_2
 (26 8)  (152 504)  (152 504)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 504)  (153 504)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 504)  (155 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 504)  (156 504)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 504)  (157 504)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 504)  (158 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 504)  (159 504)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 504)  (160 504)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 504)  (162 504)  LC_4 Logic Functioning bit
 (38 8)  (164 504)  (164 504)  LC_4 Logic Functioning bit
 (45 8)  (171 504)  (171 504)  LC_4 Logic Functioning bit
 (14 9)  (140 505)  (140 505)  routing T_3_31.sp12_v_b_0 <X> T_3_31.lc_trk_g2_0
 (15 9)  (141 505)  (141 505)  routing T_3_31.sp12_v_b_0 <X> T_3_31.lc_trk_g2_0
 (17 9)  (143 505)  (143 505)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (144 505)  (144 505)  routing T_3_31.tnl_op_1 <X> T_3_31.lc_trk_g2_1
 (21 9)  (147 505)  (147 505)  routing T_3_31.bnl_op_3 <X> T_3_31.lc_trk_g2_3
 (22 9)  (148 505)  (148 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 505)  (149 505)  routing T_3_31.sp4_h_r_34 <X> T_3_31.lc_trk_g2_2
 (24 9)  (150 505)  (150 505)  routing T_3_31.sp4_h_r_34 <X> T_3_31.lc_trk_g2_2
 (28 9)  (154 505)  (154 505)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 505)  (155 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 505)  (157 505)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 505)  (162 505)  LC_4 Logic Functioning bit
 (37 9)  (163 505)  (163 505)  LC_4 Logic Functioning bit
 (38 9)  (164 505)  (164 505)  LC_4 Logic Functioning bit
 (39 9)  (165 505)  (165 505)  LC_4 Logic Functioning bit
 (41 9)  (167 505)  (167 505)  LC_4 Logic Functioning bit
 (43 9)  (169 505)  (169 505)  LC_4 Logic Functioning bit
 (51 9)  (177 505)  (177 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (151 506)  (151 506)  routing T_3_31.sp4_h_r_38 <X> T_3_31.lc_trk_g2_6
 (26 10)  (152 506)  (152 506)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 506)  (154 506)  routing T_3_31.lc_trk_g2_0 <X> T_3_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 506)  (155 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 506)  (157 506)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 506)  (158 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 506)  (160 506)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 506)  (162 506)  LC_5 Logic Functioning bit
 (37 10)  (163 506)  (163 506)  LC_5 Logic Functioning bit
 (38 10)  (164 506)  (164 506)  LC_5 Logic Functioning bit
 (39 10)  (165 506)  (165 506)  LC_5 Logic Functioning bit
 (41 10)  (167 506)  (167 506)  LC_5 Logic Functioning bit
 (43 10)  (169 506)  (169 506)  LC_5 Logic Functioning bit
 (45 10)  (171 506)  (171 506)  LC_5 Logic Functioning bit
 (52 10)  (178 506)  (178 506)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (141 507)  (141 507)  routing T_3_31.tnr_op_4 <X> T_3_31.lc_trk_g2_4
 (17 11)  (143 507)  (143 507)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (148 507)  (148 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (149 507)  (149 507)  routing T_3_31.sp4_h_r_38 <X> T_3_31.lc_trk_g2_6
 (24 11)  (150 507)  (150 507)  routing T_3_31.sp4_h_r_38 <X> T_3_31.lc_trk_g2_6
 (27 11)  (153 507)  (153 507)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 507)  (154 507)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 507)  (155 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 507)  (162 507)  LC_5 Logic Functioning bit
 (38 11)  (164 507)  (164 507)  LC_5 Logic Functioning bit
 (46 11)  (172 507)  (172 507)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (140 508)  (140 508)  routing T_3_31.bnl_op_0 <X> T_3_31.lc_trk_g3_0
 (15 12)  (141 508)  (141 508)  routing T_3_31.tnl_op_1 <X> T_3_31.lc_trk_g3_1
 (17 12)  (143 508)  (143 508)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (147 508)  (147 508)  routing T_3_31.wire_logic_cluster/lc_3/out <X> T_3_31.lc_trk_g3_3
 (22 12)  (148 508)  (148 508)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (153 508)  (153 508)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 508)  (155 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 508)  (156 508)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 508)  (158 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 508)  (160 508)  routing T_3_31.lc_trk_g1_0 <X> T_3_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 508)  (161 508)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.input_2_6
 (36 12)  (162 508)  (162 508)  LC_6 Logic Functioning bit
 (38 12)  (164 508)  (164 508)  LC_6 Logic Functioning bit
 (41 12)  (167 508)  (167 508)  LC_6 Logic Functioning bit
 (43 12)  (169 508)  (169 508)  LC_6 Logic Functioning bit
 (45 12)  (171 508)  (171 508)  LC_6 Logic Functioning bit
 (52 12)  (178 508)  (178 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (140 509)  (140 509)  routing T_3_31.bnl_op_0 <X> T_3_31.lc_trk_g3_0
 (17 13)  (143 509)  (143 509)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (144 509)  (144 509)  routing T_3_31.tnl_op_1 <X> T_3_31.lc_trk_g3_1
 (27 13)  (153 509)  (153 509)  routing T_3_31.lc_trk_g3_1 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 509)  (154 509)  routing T_3_31.lc_trk_g3_1 <X> T_3_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 509)  (155 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 509)  (156 509)  routing T_3_31.lc_trk_g1_6 <X> T_3_31.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 509)  (158 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (161 509)  (161 509)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.input_2_6
 (36 13)  (162 509)  (162 509)  LC_6 Logic Functioning bit
 (38 13)  (164 509)  (164 509)  LC_6 Logic Functioning bit
 (40 13)  (166 509)  (166 509)  LC_6 Logic Functioning bit
 (43 13)  (169 509)  (169 509)  LC_6 Logic Functioning bit
 (4 14)  (130 510)  (130 510)  routing T_3_31.sp4_h_r_9 <X> T_3_31.sp4_v_t_44
 (28 14)  (154 510)  (154 510)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 510)  (155 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 510)  (156 510)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 510)  (158 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 510)  (159 510)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 510)  (162 510)  LC_7 Logic Functioning bit
 (37 14)  (163 510)  (163 510)  LC_7 Logic Functioning bit
 (38 14)  (164 510)  (164 510)  LC_7 Logic Functioning bit
 (39 14)  (165 510)  (165 510)  LC_7 Logic Functioning bit
 (40 14)  (166 510)  (166 510)  LC_7 Logic Functioning bit
 (41 14)  (167 510)  (167 510)  LC_7 Logic Functioning bit
 (42 14)  (168 510)  (168 510)  LC_7 Logic Functioning bit
 (43 14)  (169 510)  (169 510)  LC_7 Logic Functioning bit
 (5 15)  (131 511)  (131 511)  routing T_3_31.sp4_h_r_9 <X> T_3_31.sp4_v_t_44
 (15 15)  (141 511)  (141 511)  routing T_3_31.tnr_op_4 <X> T_3_31.lc_trk_g3_4
 (17 15)  (143 511)  (143 511)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (148 511)  (148 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (151 511)  (151 511)  routing T_3_31.sp4_r_v_b_46 <X> T_3_31.lc_trk_g3_6
 (27 15)  (153 511)  (153 511)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 511)  (154 511)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 511)  (155 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 511)  (156 511)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 511)  (157 511)  routing T_3_31.lc_trk_g2_2 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 511)  (158 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (159 511)  (159 511)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.input_2_7
 (35 15)  (161 511)  (161 511)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.input_2_7
 (36 15)  (162 511)  (162 511)  LC_7 Logic Functioning bit
 (38 15)  (164 511)  (164 511)  LC_7 Logic Functioning bit
 (39 15)  (165 511)  (165 511)  LC_7 Logic Functioning bit
 (40 15)  (166 511)  (166 511)  LC_7 Logic Functioning bit
 (41 15)  (167 511)  (167 511)  LC_7 Logic Functioning bit
 (42 15)  (168 511)  (168 511)  LC_7 Logic Functioning bit
 (43 15)  (169 511)  (169 511)  LC_7 Logic Functioning bit
 (46 15)  (172 511)  (172 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_h_r_0 <X> T_4_31.sp12_v_b_0
 (25 0)  (205 496)  (205 496)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (27 0)  (207 496)  (207 496)  routing T_4_31.lc_trk_g1_6 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 496)  (209 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 496)  (210 496)  routing T_4_31.lc_trk_g1_6 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 496)  (211 496)  routing T_4_31.lc_trk_g0_5 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 496)  (212 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (217 496)  (217 496)  LC_0 Logic Functioning bit
 (39 0)  (219 496)  (219 496)  LC_0 Logic Functioning bit
 (41 0)  (221 496)  (221 496)  LC_0 Logic Functioning bit
 (43 0)  (223 496)  (223 496)  LC_0 Logic Functioning bit
 (46 0)  (226 496)  (226 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (183 497)  (183 497)  routing T_4_31.sp12_h_r_0 <X> T_4_31.sp12_v_b_0
 (22 1)  (202 497)  (202 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (203 497)  (203 497)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (24 1)  (204 497)  (204 497)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (25 1)  (205 497)  (205 497)  routing T_4_31.sp4_h_l_7 <X> T_4_31.lc_trk_g0_2
 (30 1)  (210 497)  (210 497)  routing T_4_31.lc_trk_g1_6 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (37 1)  (217 497)  (217 497)  LC_0 Logic Functioning bit
 (39 1)  (219 497)  (219 497)  LC_0 Logic Functioning bit
 (41 1)  (221 497)  (221 497)  LC_0 Logic Functioning bit
 (43 1)  (223 497)  (223 497)  LC_0 Logic Functioning bit
 (0 2)  (180 498)  (180 498)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (2 2)  (182 498)  (182 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 498)  (194 498)  routing T_4_31.lft_op_4 <X> T_4_31.lc_trk_g0_4
 (17 2)  (197 498)  (197 498)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (198 498)  (198 498)  routing T_4_31.bnr_op_5 <X> T_4_31.lc_trk_g0_5
 (26 2)  (206 498)  (206 498)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (29 2)  (209 498)  (209 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 498)  (210 498)  routing T_4_31.lc_trk_g0_4 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 498)  (212 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 498)  (213 498)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 498)  (214 498)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 498)  (216 498)  LC_1 Logic Functioning bit
 (37 2)  (217 498)  (217 498)  LC_1 Logic Functioning bit
 (38 2)  (218 498)  (218 498)  LC_1 Logic Functioning bit
 (39 2)  (219 498)  (219 498)  LC_1 Logic Functioning bit
 (41 2)  (221 498)  (221 498)  LC_1 Logic Functioning bit
 (43 2)  (223 498)  (223 498)  LC_1 Logic Functioning bit
 (45 2)  (225 498)  (225 498)  LC_1 Logic Functioning bit
 (47 2)  (227 498)  (227 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (232 498)  (232 498)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 499)  (180 499)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (15 3)  (195 499)  (195 499)  routing T_4_31.lft_op_4 <X> T_4_31.lc_trk_g0_4
 (17 3)  (197 499)  (197 499)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (198 499)  (198 499)  routing T_4_31.bnr_op_5 <X> T_4_31.lc_trk_g0_5
 (22 3)  (202 499)  (202 499)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (204 499)  (204 499)  routing T_4_31.top_op_6 <X> T_4_31.lc_trk_g0_6
 (25 3)  (205 499)  (205 499)  routing T_4_31.top_op_6 <X> T_4_31.lc_trk_g0_6
 (28 3)  (208 499)  (208 499)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 499)  (209 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 499)  (216 499)  LC_1 Logic Functioning bit
 (38 3)  (218 499)  (218 499)  LC_1 Logic Functioning bit
 (12 4)  (192 500)  (192 500)  routing T_4_31.sp4_v_b_5 <X> T_4_31.sp4_h_r_5
 (14 4)  (194 500)  (194 500)  routing T_4_31.lft_op_0 <X> T_4_31.lc_trk_g1_0
 (27 4)  (207 500)  (207 500)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 500)  (208 500)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 500)  (209 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 500)  (212 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 500)  (213 500)  routing T_4_31.lc_trk_g2_1 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 500)  (215 500)  routing T_4_31.lc_trk_g2_4 <X> T_4_31.input_2_2
 (36 4)  (216 500)  (216 500)  LC_2 Logic Functioning bit
 (38 4)  (218 500)  (218 500)  LC_2 Logic Functioning bit
 (41 4)  (221 500)  (221 500)  LC_2 Logic Functioning bit
 (43 4)  (223 500)  (223 500)  LC_2 Logic Functioning bit
 (45 4)  (225 500)  (225 500)  LC_2 Logic Functioning bit
 (8 5)  (188 501)  (188 501)  routing T_4_31.sp4_h_r_4 <X> T_4_31.sp4_v_b_4
 (11 5)  (191 501)  (191 501)  routing T_4_31.sp4_v_b_5 <X> T_4_31.sp4_h_r_5
 (15 5)  (195 501)  (195 501)  routing T_4_31.lft_op_0 <X> T_4_31.lc_trk_g1_0
 (17 5)  (197 501)  (197 501)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (206 501)  (206 501)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 501)  (208 501)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 501)  (209 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 501)  (210 501)  routing T_4_31.lc_trk_g3_2 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 501)  (212 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (213 501)  (213 501)  routing T_4_31.lc_trk_g2_4 <X> T_4_31.input_2_2
 (37 5)  (217 501)  (217 501)  LC_2 Logic Functioning bit
 (39 5)  (219 501)  (219 501)  LC_2 Logic Functioning bit
 (41 5)  (221 501)  (221 501)  LC_2 Logic Functioning bit
 (42 5)  (222 501)  (222 501)  LC_2 Logic Functioning bit
 (48 5)  (228 501)  (228 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (195 502)  (195 502)  routing T_4_31.lft_op_5 <X> T_4_31.lc_trk_g1_5
 (17 6)  (197 502)  (197 502)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (198 502)  (198 502)  routing T_4_31.lft_op_5 <X> T_4_31.lc_trk_g1_5
 (29 6)  (209 502)  (209 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 502)  (210 502)  routing T_4_31.lc_trk_g0_4 <X> T_4_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 502)  (211 502)  routing T_4_31.lc_trk_g1_5 <X> T_4_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 502)  (212 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 502)  (214 502)  routing T_4_31.lc_trk_g1_5 <X> T_4_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 502)  (216 502)  LC_3 Logic Functioning bit
 (47 6)  (227 502)  (227 502)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (19 7)  (199 503)  (199 503)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (202 503)  (202 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 503)  (203 503)  routing T_4_31.sp4_h_r_6 <X> T_4_31.lc_trk_g1_6
 (24 7)  (204 503)  (204 503)  routing T_4_31.sp4_h_r_6 <X> T_4_31.lc_trk_g1_6
 (25 7)  (205 503)  (205 503)  routing T_4_31.sp4_h_r_6 <X> T_4_31.lc_trk_g1_6
 (27 7)  (207 503)  (207 503)  routing T_4_31.lc_trk_g3_0 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 503)  (208 503)  routing T_4_31.lc_trk_g3_0 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 503)  (209 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 503)  (212 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (214 503)  (214 503)  routing T_4_31.lc_trk_g1_0 <X> T_4_31.input_2_3
 (3 8)  (183 504)  (183 504)  routing T_4_31.sp12_h_r_1 <X> T_4_31.sp12_v_b_1
 (12 8)  (192 504)  (192 504)  routing T_4_31.sp4_v_b_2 <X> T_4_31.sp4_h_r_8
 (16 8)  (196 504)  (196 504)  routing T_4_31.sp12_v_t_6 <X> T_4_31.lc_trk_g2_1
 (17 8)  (197 504)  (197 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (205 504)  (205 504)  routing T_4_31.wire_logic_cluster/lc_2/out <X> T_4_31.lc_trk_g2_2
 (3 9)  (183 505)  (183 505)  routing T_4_31.sp12_h_r_1 <X> T_4_31.sp12_v_b_1
 (11 9)  (191 505)  (191 505)  routing T_4_31.sp4_v_b_2 <X> T_4_31.sp4_h_r_8
 (13 9)  (193 505)  (193 505)  routing T_4_31.sp4_v_b_2 <X> T_4_31.sp4_h_r_8
 (22 9)  (202 505)  (202 505)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 10)  (194 506)  (194 506)  routing T_4_31.sp4_h_r_44 <X> T_4_31.lc_trk_g2_4
 (16 10)  (196 506)  (196 506)  routing T_4_31.sp4_v_b_37 <X> T_4_31.lc_trk_g2_5
 (17 10)  (197 506)  (197 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (198 506)  (198 506)  routing T_4_31.sp4_v_b_37 <X> T_4_31.lc_trk_g2_5
 (26 10)  (206 506)  (206 506)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 506)  (209 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 506)  (211 506)  routing T_4_31.lc_trk_g3_5 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 506)  (212 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 506)  (213 506)  routing T_4_31.lc_trk_g3_5 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 506)  (214 506)  routing T_4_31.lc_trk_g3_5 <X> T_4_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 506)  (216 506)  LC_5 Logic Functioning bit
 (37 10)  (217 506)  (217 506)  LC_5 Logic Functioning bit
 (38 10)  (218 506)  (218 506)  LC_5 Logic Functioning bit
 (39 10)  (219 506)  (219 506)  LC_5 Logic Functioning bit
 (41 10)  (221 506)  (221 506)  LC_5 Logic Functioning bit
 (43 10)  (223 506)  (223 506)  LC_5 Logic Functioning bit
 (45 10)  (225 506)  (225 506)  LC_5 Logic Functioning bit
 (14 11)  (194 507)  (194 507)  routing T_4_31.sp4_h_r_44 <X> T_4_31.lc_trk_g2_4
 (15 11)  (195 507)  (195 507)  routing T_4_31.sp4_h_r_44 <X> T_4_31.lc_trk_g2_4
 (16 11)  (196 507)  (196 507)  routing T_4_31.sp4_h_r_44 <X> T_4_31.lc_trk_g2_4
 (17 11)  (197 507)  (197 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (198 507)  (198 507)  routing T_4_31.sp4_v_b_37 <X> T_4_31.lc_trk_g2_5
 (28 11)  (208 507)  (208 507)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 507)  (209 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 507)  (210 507)  routing T_4_31.lc_trk_g0_2 <X> T_4_31.wire_logic_cluster/lc_5/in_1
 (36 11)  (216 507)  (216 507)  LC_5 Logic Functioning bit
 (38 11)  (218 507)  (218 507)  LC_5 Logic Functioning bit
 (53 11)  (233 507)  (233 507)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (194 508)  (194 508)  routing T_4_31.bnl_op_0 <X> T_4_31.lc_trk_g3_0
 (17 12)  (197 508)  (197 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 508)  (198 508)  routing T_4_31.wire_logic_cluster/lc_1/out <X> T_4_31.lc_trk_g3_1
 (25 12)  (205 508)  (205 508)  routing T_4_31.bnl_op_2 <X> T_4_31.lc_trk_g3_2
 (26 12)  (206 508)  (206 508)  routing T_4_31.lc_trk_g0_6 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 508)  (208 508)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 508)  (209 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 508)  (210 508)  routing T_4_31.lc_trk_g2_5 <X> T_4_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 508)  (211 508)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 508)  (212 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 508)  (213 508)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 508)  (214 508)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 508)  (216 508)  LC_6 Logic Functioning bit
 (37 12)  (217 508)  (217 508)  LC_6 Logic Functioning bit
 (38 12)  (218 508)  (218 508)  LC_6 Logic Functioning bit
 (39 12)  (219 508)  (219 508)  LC_6 Logic Functioning bit
 (41 12)  (221 508)  (221 508)  LC_6 Logic Functioning bit
 (43 12)  (223 508)  (223 508)  LC_6 Logic Functioning bit
 (45 12)  (225 508)  (225 508)  LC_6 Logic Functioning bit
 (48 12)  (228 508)  (228 508)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (232 508)  (232 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (192 509)  (192 509)  routing T_4_31.sp4_h_r_11 <X> T_4_31.sp4_v_b_11
 (14 13)  (194 509)  (194 509)  routing T_4_31.bnl_op_0 <X> T_4_31.lc_trk_g3_0
 (17 13)  (197 509)  (197 509)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (202 509)  (202 509)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 509)  (205 509)  routing T_4_31.bnl_op_2 <X> T_4_31.lc_trk_g3_2
 (26 13)  (206 509)  (206 509)  routing T_4_31.lc_trk_g0_6 <X> T_4_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 509)  (209 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 509)  (211 509)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 509)  (217 509)  LC_6 Logic Functioning bit
 (39 13)  (219 509)  (219 509)  LC_6 Logic Functioning bit
 (52 13)  (232 509)  (232 509)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (197 510)  (197 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 510)  (198 510)  routing T_4_31.wire_logic_cluster/lc_5/out <X> T_4_31.lc_trk_g3_5
 (25 14)  (205 510)  (205 510)  routing T_4_31.wire_logic_cluster/lc_6/out <X> T_4_31.lc_trk_g3_6
 (22 15)  (202 511)  (202 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_5_31

 (15 0)  (249 496)  (249 496)  routing T_5_31.lft_op_1 <X> T_5_31.lc_trk_g0_1
 (17 0)  (251 496)  (251 496)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 496)  (252 496)  routing T_5_31.lft_op_1 <X> T_5_31.lc_trk_g0_1
 (22 0)  (256 496)  (256 496)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (258 496)  (258 496)  routing T_5_31.top_op_3 <X> T_5_31.lc_trk_g0_3
 (25 0)  (259 496)  (259 496)  routing T_5_31.sp4_v_b_10 <X> T_5_31.lc_trk_g0_2
 (26 0)  (260 496)  (260 496)  routing T_5_31.lc_trk_g2_4 <X> T_5_31.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 496)  (262 496)  routing T_5_31.lc_trk_g2_1 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 496)  (263 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 496)  (266 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 496)  (268 496)  routing T_5_31.lc_trk_g1_0 <X> T_5_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 496)  (270 496)  LC_0 Logic Functioning bit
 (37 0)  (271 496)  (271 496)  LC_0 Logic Functioning bit
 (38 0)  (272 496)  (272 496)  LC_0 Logic Functioning bit
 (39 0)  (273 496)  (273 496)  LC_0 Logic Functioning bit
 (41 0)  (275 496)  (275 496)  LC_0 Logic Functioning bit
 (43 0)  (277 496)  (277 496)  LC_0 Logic Functioning bit
 (45 0)  (279 496)  (279 496)  LC_0 Logic Functioning bit
 (51 0)  (285 496)  (285 496)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (249 497)  (249 497)  routing T_5_31.sp4_v_t_5 <X> T_5_31.lc_trk_g0_0
 (16 1)  (250 497)  (250 497)  routing T_5_31.sp4_v_t_5 <X> T_5_31.lc_trk_g0_0
 (17 1)  (251 497)  (251 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (255 497)  (255 497)  routing T_5_31.top_op_3 <X> T_5_31.lc_trk_g0_3
 (22 1)  (256 497)  (256 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (257 497)  (257 497)  routing T_5_31.sp4_v_b_10 <X> T_5_31.lc_trk_g0_2
 (25 1)  (259 497)  (259 497)  routing T_5_31.sp4_v_b_10 <X> T_5_31.lc_trk_g0_2
 (28 1)  (262 497)  (262 497)  routing T_5_31.lc_trk_g2_4 <X> T_5_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 497)  (263 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 497)  (270 497)  LC_0 Logic Functioning bit
 (38 1)  (272 497)  (272 497)  LC_0 Logic Functioning bit
 (51 1)  (285 497)  (285 497)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 498)  (234 498)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (2 2)  (236 498)  (236 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 498)  (248 498)  routing T_5_31.wire_logic_cluster/lc_4/out <X> T_5_31.lc_trk_g0_4
 (28 2)  (262 498)  (262 498)  routing T_5_31.lc_trk_g2_6 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 498)  (263 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 498)  (264 498)  routing T_5_31.lc_trk_g2_6 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 498)  (266 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 498)  (267 498)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 498)  (268 498)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 498)  (269 498)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.input_2_1
 (36 2)  (270 498)  (270 498)  LC_1 Logic Functioning bit
 (37 2)  (271 498)  (271 498)  LC_1 Logic Functioning bit
 (38 2)  (272 498)  (272 498)  LC_1 Logic Functioning bit
 (45 2)  (279 498)  (279 498)  LC_1 Logic Functioning bit
 (0 3)  (234 499)  (234 499)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (17 3)  (251 499)  (251 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (260 499)  (260 499)  routing T_5_31.lc_trk_g2_3 <X> T_5_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 499)  (262 499)  routing T_5_31.lc_trk_g2_3 <X> T_5_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 499)  (263 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 499)  (264 499)  routing T_5_31.lc_trk_g2_6 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 499)  (266 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (267 499)  (267 499)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.input_2_1
 (35 3)  (269 499)  (269 499)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.input_2_1
 (36 3)  (270 499)  (270 499)  LC_1 Logic Functioning bit
 (37 3)  (271 499)  (271 499)  LC_1 Logic Functioning bit
 (38 3)  (272 499)  (272 499)  LC_1 Logic Functioning bit
 (39 3)  (273 499)  (273 499)  LC_1 Logic Functioning bit
 (40 3)  (274 499)  (274 499)  LC_1 Logic Functioning bit
 (4 4)  (238 500)  (238 500)  routing T_5_31.sp4_v_t_42 <X> T_5_31.sp4_v_b_3
 (6 4)  (240 500)  (240 500)  routing T_5_31.sp4_v_t_42 <X> T_5_31.sp4_v_b_3
 (14 4)  (248 500)  (248 500)  routing T_5_31.wire_logic_cluster/lc_0/out <X> T_5_31.lc_trk_g1_0
 (21 4)  (255 500)  (255 500)  routing T_5_31.wire_logic_cluster/lc_3/out <X> T_5_31.lc_trk_g1_3
 (22 4)  (256 500)  (256 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 500)  (260 500)  routing T_5_31.lc_trk_g2_4 <X> T_5_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 500)  (261 500)  routing T_5_31.lc_trk_g1_4 <X> T_5_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 500)  (263 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 500)  (264 500)  routing T_5_31.lc_trk_g1_4 <X> T_5_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 500)  (266 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 500)  (268 500)  routing T_5_31.lc_trk_g1_0 <X> T_5_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 500)  (270 500)  LC_2 Logic Functioning bit
 (38 4)  (272 500)  (272 500)  LC_2 Logic Functioning bit
 (45 4)  (279 500)  (279 500)  LC_2 Logic Functioning bit
 (46 4)  (280 500)  (280 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (251 501)  (251 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (262 501)  (262 501)  routing T_5_31.lc_trk_g2_4 <X> T_5_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 501)  (263 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 501)  (270 501)  LC_2 Logic Functioning bit
 (37 5)  (271 501)  (271 501)  LC_2 Logic Functioning bit
 (38 5)  (272 501)  (272 501)  LC_2 Logic Functioning bit
 (39 5)  (273 501)  (273 501)  LC_2 Logic Functioning bit
 (41 5)  (275 501)  (275 501)  LC_2 Logic Functioning bit
 (43 5)  (277 501)  (277 501)  LC_2 Logic Functioning bit
 (47 5)  (281 501)  (281 501)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (248 502)  (248 502)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g1_4
 (17 6)  (251 502)  (251 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 502)  (252 502)  routing T_5_31.wire_logic_cluster/lc_5/out <X> T_5_31.lc_trk_g1_5
 (21 6)  (255 502)  (255 502)  routing T_5_31.wire_logic_cluster/lc_7/out <X> T_5_31.lc_trk_g1_7
 (22 6)  (256 502)  (256 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (260 502)  (260 502)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 502)  (262 502)  routing T_5_31.lc_trk_g2_2 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 502)  (263 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 502)  (266 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 502)  (268 502)  routing T_5_31.lc_trk_g1_3 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 502)  (270 502)  LC_3 Logic Functioning bit
 (37 6)  (271 502)  (271 502)  LC_3 Logic Functioning bit
 (38 6)  (272 502)  (272 502)  LC_3 Logic Functioning bit
 (39 6)  (273 502)  (273 502)  LC_3 Logic Functioning bit
 (41 6)  (275 502)  (275 502)  LC_3 Logic Functioning bit
 (43 6)  (277 502)  (277 502)  LC_3 Logic Functioning bit
 (45 6)  (279 502)  (279 502)  LC_3 Logic Functioning bit
 (46 6)  (280 502)  (280 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (248 503)  (248 503)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g1_4
 (15 7)  (249 503)  (249 503)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g1_4
 (16 7)  (250 503)  (250 503)  routing T_5_31.sp4_h_l_9 <X> T_5_31.lc_trk_g1_4
 (17 7)  (251 503)  (251 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (261 503)  (261 503)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 503)  (262 503)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 503)  (263 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 503)  (264 503)  routing T_5_31.lc_trk_g2_2 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 503)  (265 503)  routing T_5_31.lc_trk_g1_3 <X> T_5_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 503)  (270 503)  LC_3 Logic Functioning bit
 (38 7)  (272 503)  (272 503)  LC_3 Logic Functioning bit
 (6 8)  (240 504)  (240 504)  routing T_5_31.sp4_h_r_1 <X> T_5_31.sp4_v_b_6
 (16 8)  (250 504)  (250 504)  routing T_5_31.sp4_v_b_33 <X> T_5_31.lc_trk_g2_1
 (17 8)  (251 504)  (251 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 504)  (252 504)  routing T_5_31.sp4_v_b_33 <X> T_5_31.lc_trk_g2_1
 (21 8)  (255 504)  (255 504)  routing T_5_31.sp4_h_r_35 <X> T_5_31.lc_trk_g2_3
 (22 8)  (256 504)  (256 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 504)  (257 504)  routing T_5_31.sp4_h_r_35 <X> T_5_31.lc_trk_g2_3
 (24 8)  (258 504)  (258 504)  routing T_5_31.sp4_h_r_35 <X> T_5_31.lc_trk_g2_3
 (25 8)  (259 504)  (259 504)  routing T_5_31.sp4_h_r_34 <X> T_5_31.lc_trk_g2_2
 (26 8)  (260 504)  (260 504)  routing T_5_31.lc_trk_g2_6 <X> T_5_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 504)  (263 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 504)  (265 504)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 504)  (266 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 504)  (267 504)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 504)  (269 504)  routing T_5_31.lc_trk_g0_4 <X> T_5_31.input_2_4
 (36 8)  (270 504)  (270 504)  LC_4 Logic Functioning bit
 (37 8)  (271 504)  (271 504)  LC_4 Logic Functioning bit
 (43 8)  (277 504)  (277 504)  LC_4 Logic Functioning bit
 (45 8)  (279 504)  (279 504)  LC_4 Logic Functioning bit
 (6 9)  (240 505)  (240 505)  routing T_5_31.sp4_h_l_43 <X> T_5_31.sp4_h_r_6
 (18 9)  (252 505)  (252 505)  routing T_5_31.sp4_v_b_33 <X> T_5_31.lc_trk_g2_1
 (22 9)  (256 505)  (256 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 505)  (257 505)  routing T_5_31.sp4_h_r_34 <X> T_5_31.lc_trk_g2_2
 (24 9)  (258 505)  (258 505)  routing T_5_31.sp4_h_r_34 <X> T_5_31.lc_trk_g2_2
 (26 9)  (260 505)  (260 505)  routing T_5_31.lc_trk_g2_6 <X> T_5_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 505)  (262 505)  routing T_5_31.lc_trk_g2_6 <X> T_5_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 505)  (263 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 505)  (264 505)  routing T_5_31.lc_trk_g0_3 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 505)  (265 505)  routing T_5_31.lc_trk_g2_7 <X> T_5_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 505)  (266 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (270 505)  (270 505)  LC_4 Logic Functioning bit
 (37 9)  (271 505)  (271 505)  LC_4 Logic Functioning bit
 (41 9)  (275 505)  (275 505)  LC_4 Logic Functioning bit
 (42 9)  (276 505)  (276 505)  LC_4 Logic Functioning bit
 (43 9)  (277 505)  (277 505)  LC_4 Logic Functioning bit
 (51 9)  (285 505)  (285 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (239 506)  (239 506)  routing T_5_31.sp4_h_r_3 <X> T_5_31.sp4_h_l_43
 (21 10)  (255 506)  (255 506)  routing T_5_31.sp4_v_t_18 <X> T_5_31.lc_trk_g2_7
 (22 10)  (256 506)  (256 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (257 506)  (257 506)  routing T_5_31.sp4_v_t_18 <X> T_5_31.lc_trk_g2_7
 (25 10)  (259 506)  (259 506)  routing T_5_31.rgt_op_6 <X> T_5_31.lc_trk_g2_6
 (26 10)  (260 506)  (260 506)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 506)  (261 506)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 506)  (262 506)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 506)  (263 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 506)  (264 506)  routing T_5_31.lc_trk_g3_5 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 506)  (265 506)  routing T_5_31.lc_trk_g1_5 <X> T_5_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 506)  (266 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 506)  (268 506)  routing T_5_31.lc_trk_g1_5 <X> T_5_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 506)  (270 506)  LC_5 Logic Functioning bit
 (37 10)  (271 506)  (271 506)  LC_5 Logic Functioning bit
 (38 10)  (272 506)  (272 506)  LC_5 Logic Functioning bit
 (39 10)  (273 506)  (273 506)  LC_5 Logic Functioning bit
 (41 10)  (275 506)  (275 506)  LC_5 Logic Functioning bit
 (43 10)  (277 506)  (277 506)  LC_5 Logic Functioning bit
 (45 10)  (279 506)  (279 506)  LC_5 Logic Functioning bit
 (46 10)  (280 506)  (280 506)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (286 506)  (286 506)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (238 507)  (238 507)  routing T_5_31.sp4_h_r_3 <X> T_5_31.sp4_h_l_43
 (14 11)  (248 507)  (248 507)  routing T_5_31.tnl_op_4 <X> T_5_31.lc_trk_g2_4
 (15 11)  (249 507)  (249 507)  routing T_5_31.tnl_op_4 <X> T_5_31.lc_trk_g2_4
 (17 11)  (251 507)  (251 507)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (256 507)  (256 507)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (258 507)  (258 507)  routing T_5_31.rgt_op_6 <X> T_5_31.lc_trk_g2_6
 (27 11)  (261 507)  (261 507)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 507)  (262 507)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 507)  (263 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 507)  (270 507)  LC_5 Logic Functioning bit
 (38 11)  (272 507)  (272 507)  LC_5 Logic Functioning bit
 (17 12)  (251 508)  (251 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 508)  (252 508)  routing T_5_31.wire_logic_cluster/lc_1/out <X> T_5_31.lc_trk_g3_1
 (26 12)  (260 508)  (260 508)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 508)  (263 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 508)  (266 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 508)  (270 508)  LC_6 Logic Functioning bit
 (26 13)  (260 509)  (260 509)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 509)  (261 509)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 509)  (263 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 509)  (265 509)  routing T_5_31.lc_trk_g0_3 <X> T_5_31.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 509)  (266 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (46 13)  (280 509)  (280 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (250 510)  (250 510)  routing T_5_31.sp4_v_b_37 <X> T_5_31.lc_trk_g3_5
 (17 14)  (251 510)  (251 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 510)  (252 510)  routing T_5_31.sp4_v_b_37 <X> T_5_31.lc_trk_g3_5
 (26 14)  (260 510)  (260 510)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 510)  (263 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 510)  (265 510)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 510)  (266 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 510)  (268 510)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 510)  (270 510)  LC_7 Logic Functioning bit
 (37 14)  (271 510)  (271 510)  LC_7 Logic Functioning bit
 (38 14)  (272 510)  (272 510)  LC_7 Logic Functioning bit
 (39 14)  (273 510)  (273 510)  LC_7 Logic Functioning bit
 (41 14)  (275 510)  (275 510)  LC_7 Logic Functioning bit
 (43 14)  (277 510)  (277 510)  LC_7 Logic Functioning bit
 (45 14)  (279 510)  (279 510)  LC_7 Logic Functioning bit
 (4 15)  (238 511)  (238 511)  routing T_5_31.sp4_h_r_1 <X> T_5_31.sp4_h_l_44
 (6 15)  (240 511)  (240 511)  routing T_5_31.sp4_h_r_1 <X> T_5_31.sp4_h_l_44
 (10 15)  (244 511)  (244 511)  routing T_5_31.sp4_h_l_40 <X> T_5_31.sp4_v_t_47
 (14 15)  (248 511)  (248 511)  routing T_5_31.tnl_op_4 <X> T_5_31.lc_trk_g3_4
 (15 15)  (249 511)  (249 511)  routing T_5_31.tnl_op_4 <X> T_5_31.lc_trk_g3_4
 (17 15)  (251 511)  (251 511)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (252 511)  (252 511)  routing T_5_31.sp4_v_b_37 <X> T_5_31.lc_trk_g3_5
 (27 15)  (261 511)  (261 511)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 511)  (262 511)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 511)  (263 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 511)  (264 511)  routing T_5_31.lc_trk_g0_2 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 511)  (265 511)  routing T_5_31.lc_trk_g1_7 <X> T_5_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 511)  (270 511)  LC_7 Logic Functioning bit
 (38 15)  (272 511)  (272 511)  LC_7 Logic Functioning bit
 (48 15)  (282 511)  (282 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_31

 (14 0)  (302 496)  (302 496)  routing T_6_31.wire_logic_cluster/lc_0/out <X> T_6_31.lc_trk_g0_0
 (21 0)  (309 496)  (309 496)  routing T_6_31.sp4_h_r_11 <X> T_6_31.lc_trk_g0_3
 (22 0)  (310 496)  (310 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 496)  (311 496)  routing T_6_31.sp4_h_r_11 <X> T_6_31.lc_trk_g0_3
 (24 0)  (312 496)  (312 496)  routing T_6_31.sp4_h_r_11 <X> T_6_31.lc_trk_g0_3
 (31 0)  (319 496)  (319 496)  routing T_6_31.lc_trk_g2_5 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 496)  (320 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 496)  (321 496)  routing T_6_31.lc_trk_g2_5 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 496)  (323 496)  routing T_6_31.lc_trk_g1_5 <X> T_6_31.input_2_0
 (36 0)  (324 496)  (324 496)  LC_0 Logic Functioning bit
 (37 0)  (325 496)  (325 496)  LC_0 Logic Functioning bit
 (38 0)  (326 496)  (326 496)  LC_0 Logic Functioning bit
 (41 0)  (329 496)  (329 496)  LC_0 Logic Functioning bit
 (45 0)  (333 496)  (333 496)  LC_0 Logic Functioning bit
 (3 1)  (291 497)  (291 497)  routing T_6_31.sp12_h_l_23 <X> T_6_31.sp12_v_b_0
 (12 1)  (300 497)  (300 497)  routing T_6_31.sp4_h_r_2 <X> T_6_31.sp4_v_b_2
 (17 1)  (305 497)  (305 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (310 497)  (310 497)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (312 497)  (312 497)  routing T_6_31.bot_op_2 <X> T_6_31.lc_trk_g0_2
 (29 1)  (317 497)  (317 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 497)  (320 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (322 497)  (322 497)  routing T_6_31.lc_trk_g1_5 <X> T_6_31.input_2_0
 (36 1)  (324 497)  (324 497)  LC_0 Logic Functioning bit
 (37 1)  (325 497)  (325 497)  LC_0 Logic Functioning bit
 (39 1)  (327 497)  (327 497)  LC_0 Logic Functioning bit
 (40 1)  (328 497)  (328 497)  LC_0 Logic Functioning bit
 (46 1)  (334 497)  (334 497)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (336 497)  (336 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 498)  (288 498)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (2 2)  (290 498)  (290 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 498)  (302 498)  routing T_6_31.sp4_h_l_1 <X> T_6_31.lc_trk_g0_4
 (16 2)  (304 498)  (304 498)  routing T_6_31.sp12_h_r_13 <X> T_6_31.lc_trk_g0_5
 (17 2)  (305 498)  (305 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (309 498)  (309 498)  routing T_6_31.bnr_op_7 <X> T_6_31.lc_trk_g0_7
 (22 2)  (310 498)  (310 498)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (313 498)  (313 498)  routing T_6_31.bnr_op_6 <X> T_6_31.lc_trk_g0_6
 (27 2)  (315 498)  (315 498)  routing T_6_31.lc_trk_g1_1 <X> T_6_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 498)  (317 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 498)  (320 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 498)  (321 498)  routing T_6_31.lc_trk_g3_1 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 498)  (322 498)  routing T_6_31.lc_trk_g3_1 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 498)  (323 498)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.input_2_1
 (36 2)  (324 498)  (324 498)  LC_1 Logic Functioning bit
 (37 2)  (325 498)  (325 498)  LC_1 Logic Functioning bit
 (38 2)  (326 498)  (326 498)  LC_1 Logic Functioning bit
 (45 2)  (333 498)  (333 498)  LC_1 Logic Functioning bit
 (0 3)  (288 499)  (288 499)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (15 3)  (303 499)  (303 499)  routing T_6_31.sp4_h_l_1 <X> T_6_31.lc_trk_g0_4
 (16 3)  (304 499)  (304 499)  routing T_6_31.sp4_h_l_1 <X> T_6_31.lc_trk_g0_4
 (17 3)  (305 499)  (305 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (309 499)  (309 499)  routing T_6_31.bnr_op_7 <X> T_6_31.lc_trk_g0_7
 (22 3)  (310 499)  (310 499)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (313 499)  (313 499)  routing T_6_31.bnr_op_6 <X> T_6_31.lc_trk_g0_6
 (26 3)  (314 499)  (314 499)  routing T_6_31.lc_trk_g0_3 <X> T_6_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 499)  (317 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 499)  (320 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (321 499)  (321 499)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.input_2_1
 (34 3)  (322 499)  (322 499)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.input_2_1
 (35 3)  (323 499)  (323 499)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.input_2_1
 (36 3)  (324 499)  (324 499)  LC_1 Logic Functioning bit
 (37 3)  (325 499)  (325 499)  LC_1 Logic Functioning bit
 (38 3)  (326 499)  (326 499)  LC_1 Logic Functioning bit
 (39 3)  (327 499)  (327 499)  LC_1 Logic Functioning bit
 (40 3)  (328 499)  (328 499)  LC_1 Logic Functioning bit
 (52 3)  (340 499)  (340 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (302 500)  (302 500)  routing T_6_31.sp4_h_r_8 <X> T_6_31.lc_trk_g1_0
 (15 4)  (303 500)  (303 500)  routing T_6_31.sp4_h_l_4 <X> T_6_31.lc_trk_g1_1
 (16 4)  (304 500)  (304 500)  routing T_6_31.sp4_h_l_4 <X> T_6_31.lc_trk_g1_1
 (17 4)  (305 500)  (305 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 500)  (306 500)  routing T_6_31.sp4_h_l_4 <X> T_6_31.lc_trk_g1_1
 (21 4)  (309 500)  (309 500)  routing T_6_31.sp4_h_r_19 <X> T_6_31.lc_trk_g1_3
 (22 4)  (310 500)  (310 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 500)  (311 500)  routing T_6_31.sp4_h_r_19 <X> T_6_31.lc_trk_g1_3
 (24 4)  (312 500)  (312 500)  routing T_6_31.sp4_h_r_19 <X> T_6_31.lc_trk_g1_3
 (27 4)  (315 500)  (315 500)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 500)  (317 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 500)  (318 500)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 500)  (320 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 500)  (321 500)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 500)  (322 500)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 500)  (324 500)  LC_2 Logic Functioning bit
 (37 4)  (325 500)  (325 500)  LC_2 Logic Functioning bit
 (38 4)  (326 500)  (326 500)  LC_2 Logic Functioning bit
 (39 4)  (327 500)  (327 500)  LC_2 Logic Functioning bit
 (47 4)  (335 500)  (335 500)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (303 501)  (303 501)  routing T_6_31.sp4_h_r_8 <X> T_6_31.lc_trk_g1_0
 (16 5)  (304 501)  (304 501)  routing T_6_31.sp4_h_r_8 <X> T_6_31.lc_trk_g1_0
 (17 5)  (305 501)  (305 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (306 501)  (306 501)  routing T_6_31.sp4_h_l_4 <X> T_6_31.lc_trk_g1_1
 (21 5)  (309 501)  (309 501)  routing T_6_31.sp4_h_r_19 <X> T_6_31.lc_trk_g1_3
 (27 5)  (315 501)  (315 501)  routing T_6_31.lc_trk_g3_1 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 501)  (316 501)  routing T_6_31.lc_trk_g3_1 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 501)  (317 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 501)  (319 501)  routing T_6_31.lc_trk_g3_2 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (40 5)  (328 501)  (328 501)  LC_2 Logic Functioning bit
 (41 5)  (329 501)  (329 501)  LC_2 Logic Functioning bit
 (42 5)  (330 501)  (330 501)  LC_2 Logic Functioning bit
 (43 5)  (331 501)  (331 501)  LC_2 Logic Functioning bit
 (48 5)  (336 501)  (336 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (302 502)  (302 502)  routing T_6_31.wire_logic_cluster/lc_4/out <X> T_6_31.lc_trk_g1_4
 (16 6)  (304 502)  (304 502)  routing T_6_31.sp4_v_b_13 <X> T_6_31.lc_trk_g1_5
 (17 6)  (305 502)  (305 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 502)  (306 502)  routing T_6_31.sp4_v_b_13 <X> T_6_31.lc_trk_g1_5
 (22 6)  (310 502)  (310 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (314 502)  (314 502)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (31 6)  (319 502)  (319 502)  routing T_6_31.lc_trk_g0_6 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 502)  (320 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (325 502)  (325 502)  LC_3 Logic Functioning bit
 (39 6)  (327 502)  (327 502)  LC_3 Logic Functioning bit
 (41 6)  (329 502)  (329 502)  LC_3 Logic Functioning bit
 (43 6)  (331 502)  (331 502)  LC_3 Logic Functioning bit
 (17 7)  (305 503)  (305 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (306 503)  (306 503)  routing T_6_31.sp4_v_b_13 <X> T_6_31.lc_trk_g1_5
 (21 7)  (309 503)  (309 503)  routing T_6_31.sp4_r_v_b_31 <X> T_6_31.lc_trk_g1_7
 (27 7)  (315 503)  (315 503)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 503)  (317 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 503)  (319 503)  routing T_6_31.lc_trk_g0_6 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 503)  (324 503)  LC_3 Logic Functioning bit
 (38 7)  (326 503)  (326 503)  LC_3 Logic Functioning bit
 (40 7)  (328 503)  (328 503)  LC_3 Logic Functioning bit
 (42 7)  (330 503)  (330 503)  LC_3 Logic Functioning bit
 (51 7)  (339 503)  (339 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (293 504)  (293 504)  routing T_6_31.sp4_v_t_43 <X> T_6_31.sp4_h_r_6
 (15 8)  (303 504)  (303 504)  routing T_6_31.rgt_op_1 <X> T_6_31.lc_trk_g2_1
 (17 8)  (305 504)  (305 504)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 504)  (306 504)  routing T_6_31.rgt_op_1 <X> T_6_31.lc_trk_g2_1
 (26 8)  (314 504)  (314 504)  routing T_6_31.lc_trk_g0_4 <X> T_6_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 504)  (315 504)  routing T_6_31.lc_trk_g1_0 <X> T_6_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 504)  (317 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 504)  (319 504)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 504)  (320 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 504)  (322 504)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 504)  (324 504)  LC_4 Logic Functioning bit
 (37 8)  (325 504)  (325 504)  LC_4 Logic Functioning bit
 (38 8)  (326 504)  (326 504)  LC_4 Logic Functioning bit
 (45 8)  (333 504)  (333 504)  LC_4 Logic Functioning bit
 (29 9)  (317 505)  (317 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 505)  (320 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (322 505)  (322 505)  routing T_6_31.lc_trk_g1_1 <X> T_6_31.input_2_4
 (36 9)  (324 505)  (324 505)  LC_4 Logic Functioning bit
 (37 9)  (325 505)  (325 505)  LC_4 Logic Functioning bit
 (38 9)  (326 505)  (326 505)  LC_4 Logic Functioning bit
 (39 9)  (327 505)  (327 505)  LC_4 Logic Functioning bit
 (41 9)  (329 505)  (329 505)  LC_4 Logic Functioning bit
 (48 9)  (336 505)  (336 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (303 506)  (303 506)  routing T_6_31.rgt_op_5 <X> T_6_31.lc_trk_g2_5
 (17 10)  (305 506)  (305 506)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (306 506)  (306 506)  routing T_6_31.rgt_op_5 <X> T_6_31.lc_trk_g2_5
 (21 10)  (309 506)  (309 506)  routing T_6_31.sp4_h_r_39 <X> T_6_31.lc_trk_g2_7
 (22 10)  (310 506)  (310 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (311 506)  (311 506)  routing T_6_31.sp4_h_r_39 <X> T_6_31.lc_trk_g2_7
 (24 10)  (312 506)  (312 506)  routing T_6_31.sp4_h_r_39 <X> T_6_31.lc_trk_g2_7
 (26 10)  (314 506)  (314 506)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 506)  (317 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 506)  (319 506)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 506)  (320 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 506)  (321 506)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 506)  (326 506)  LC_5 Logic Functioning bit
 (39 10)  (327 506)  (327 506)  LC_5 Logic Functioning bit
 (42 10)  (330 506)  (330 506)  LC_5 Logic Functioning bit
 (43 10)  (331 506)  (331 506)  LC_5 Logic Functioning bit
 (15 11)  (303 507)  (303 507)  routing T_6_31.tnr_op_4 <X> T_6_31.lc_trk_g2_4
 (17 11)  (305 507)  (305 507)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (314 507)  (314 507)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 507)  (317 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 507)  (318 507)  routing T_6_31.lc_trk_g0_2 <X> T_6_31.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 507)  (320 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (321 507)  (321 507)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.input_2_5
 (34 11)  (322 507)  (322 507)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.input_2_5
 (36 11)  (324 507)  (324 507)  LC_5 Logic Functioning bit
 (37 11)  (325 507)  (325 507)  LC_5 Logic Functioning bit
 (40 11)  (328 507)  (328 507)  LC_5 Logic Functioning bit
 (41 11)  (329 507)  (329 507)  LC_5 Logic Functioning bit
 (48 11)  (336 507)  (336 507)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (293 508)  (293 508)  routing T_6_31.sp4_v_b_3 <X> T_6_31.sp4_h_r_9
 (14 12)  (302 508)  (302 508)  routing T_6_31.sp4_h_l_21 <X> T_6_31.lc_trk_g3_0
 (17 12)  (305 508)  (305 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 508)  (306 508)  routing T_6_31.wire_logic_cluster/lc_1/out <X> T_6_31.lc_trk_g3_1
 (25 12)  (313 508)  (313 508)  routing T_6_31.rgt_op_2 <X> T_6_31.lc_trk_g3_2
 (26 12)  (314 508)  (314 508)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 508)  (317 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 508)  (318 508)  routing T_6_31.lc_trk_g0_5 <X> T_6_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 508)  (320 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 508)  (321 508)  routing T_6_31.lc_trk_g2_1 <X> T_6_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 508)  (323 508)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.input_2_6
 (36 12)  (324 508)  (324 508)  LC_6 Logic Functioning bit
 (37 12)  (325 508)  (325 508)  LC_6 Logic Functioning bit
 (38 12)  (326 508)  (326 508)  LC_6 Logic Functioning bit
 (40 12)  (328 508)  (328 508)  LC_6 Logic Functioning bit
 (41 12)  (329 508)  (329 508)  LC_6 Logic Functioning bit
 (42 12)  (330 508)  (330 508)  LC_6 Logic Functioning bit
 (43 12)  (331 508)  (331 508)  LC_6 Logic Functioning bit
 (46 12)  (334 508)  (334 508)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (340 508)  (340 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (292 509)  (292 509)  routing T_6_31.sp4_v_b_3 <X> T_6_31.sp4_h_r_9
 (6 13)  (294 509)  (294 509)  routing T_6_31.sp4_v_b_3 <X> T_6_31.sp4_h_r_9
 (11 13)  (299 509)  (299 509)  routing T_6_31.sp4_h_l_46 <X> T_6_31.sp4_h_r_11
 (15 13)  (303 509)  (303 509)  routing T_6_31.sp4_h_l_21 <X> T_6_31.lc_trk_g3_0
 (16 13)  (304 509)  (304 509)  routing T_6_31.sp4_h_l_21 <X> T_6_31.lc_trk_g3_0
 (17 13)  (305 509)  (305 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (310 509)  (310 509)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (312 509)  (312 509)  routing T_6_31.rgt_op_2 <X> T_6_31.lc_trk_g3_2
 (26 13)  (314 509)  (314 509)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 509)  (315 509)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 509)  (316 509)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 509)  (317 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 509)  (320 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (322 509)  (322 509)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.input_2_6
 (35 13)  (323 509)  (323 509)  routing T_6_31.lc_trk_g1_7 <X> T_6_31.input_2_6
 (36 13)  (324 509)  (324 509)  LC_6 Logic Functioning bit
 (37 13)  (325 509)  (325 509)  LC_6 Logic Functioning bit
 (38 13)  (326 509)  (326 509)  LC_6 Logic Functioning bit
 (39 13)  (327 509)  (327 509)  LC_6 Logic Functioning bit
 (40 13)  (328 509)  (328 509)  LC_6 Logic Functioning bit
 (41 13)  (329 509)  (329 509)  LC_6 Logic Functioning bit
 (42 13)  (330 509)  (330 509)  LC_6 Logic Functioning bit
 (43 13)  (331 509)  (331 509)  LC_6 Logic Functioning bit
 (46 13)  (334 509)  (334 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (335 509)  (335 509)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (336 509)  (336 509)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (339 509)  (339 509)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (310 510)  (310 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (311 510)  (311 510)  routing T_6_31.sp4_v_b_47 <X> T_6_31.lc_trk_g3_7
 (24 14)  (312 510)  (312 510)  routing T_6_31.sp4_v_b_47 <X> T_6_31.lc_trk_g3_7
 (25 14)  (313 510)  (313 510)  routing T_6_31.wire_logic_cluster/lc_6/out <X> T_6_31.lc_trk_g3_6
 (26 14)  (314 510)  (314 510)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 510)  (315 510)  routing T_6_31.lc_trk_g1_1 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 510)  (317 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 510)  (320 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 510)  (322 510)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 510)  (324 510)  LC_7 Logic Functioning bit
 (37 14)  (325 510)  (325 510)  LC_7 Logic Functioning bit
 (38 14)  (326 510)  (326 510)  LC_7 Logic Functioning bit
 (45 14)  (333 510)  (333 510)  LC_7 Logic Functioning bit
 (46 14)  (334 510)  (334 510)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (338 510)  (338 510)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (300 511)  (300 511)  routing T_6_31.sp4_h_l_46 <X> T_6_31.sp4_v_t_46
 (22 15)  (310 511)  (310 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 511)  (314 511)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 511)  (316 511)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 511)  (317 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 511)  (319 511)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 511)  (324 511)  LC_7 Logic Functioning bit
 (37 15)  (325 511)  (325 511)  LC_7 Logic Functioning bit
 (38 15)  (326 511)  (326 511)  LC_7 Logic Functioning bit
 (39 15)  (327 511)  (327 511)  LC_7 Logic Functioning bit
 (40 15)  (328 511)  (328 511)  LC_7 Logic Functioning bit
 (46 15)  (334 511)  (334 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_31

 (14 0)  (356 496)  (356 496)  routing T_7_31.sp4_h_r_8 <X> T_7_31.lc_trk_g0_0
 (15 0)  (357 496)  (357 496)  routing T_7_31.sp4_h_r_1 <X> T_7_31.lc_trk_g0_1
 (16 0)  (358 496)  (358 496)  routing T_7_31.sp4_h_r_1 <X> T_7_31.lc_trk_g0_1
 (17 0)  (359 496)  (359 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (364 496)  (364 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 496)  (365 496)  routing T_7_31.sp12_h_r_11 <X> T_7_31.lc_trk_g0_3
 (26 0)  (368 496)  (368 496)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 496)  (369 496)  routing T_7_31.lc_trk_g1_0 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 496)  (371 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 496)  (373 496)  routing T_7_31.lc_trk_g2_5 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 496)  (374 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 496)  (375 496)  routing T_7_31.lc_trk_g2_5 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 496)  (377 496)  routing T_7_31.lc_trk_g0_4 <X> T_7_31.input_2_0
 (36 0)  (378 496)  (378 496)  LC_0 Logic Functioning bit
 (15 1)  (357 497)  (357 497)  routing T_7_31.sp4_h_r_8 <X> T_7_31.lc_trk_g0_0
 (16 1)  (358 497)  (358 497)  routing T_7_31.sp4_h_r_8 <X> T_7_31.lc_trk_g0_0
 (17 1)  (359 497)  (359 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (360 497)  (360 497)  routing T_7_31.sp4_h_r_1 <X> T_7_31.lc_trk_g0_1
 (26 1)  (368 497)  (368 497)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 497)  (370 497)  routing T_7_31.lc_trk_g2_6 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 497)  (371 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 497)  (374 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (342 498)  (342 498)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (2 2)  (344 498)  (344 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 498)  (356 498)  routing T_7_31.sp4_h_l_9 <X> T_7_31.lc_trk_g0_4
 (26 2)  (368 498)  (368 498)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 498)  (369 498)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 498)  (371 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 498)  (372 498)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 498)  (373 498)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 498)  (374 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 498)  (376 498)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 498)  (378 498)  LC_1 Logic Functioning bit
 (50 2)  (392 498)  (392 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 499)  (342 499)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (14 3)  (356 499)  (356 499)  routing T_7_31.sp4_h_l_9 <X> T_7_31.lc_trk_g0_4
 (15 3)  (357 499)  (357 499)  routing T_7_31.sp4_h_l_9 <X> T_7_31.lc_trk_g0_4
 (16 3)  (358 499)  (358 499)  routing T_7_31.sp4_h_l_9 <X> T_7_31.lc_trk_g0_4
 (17 3)  (359 499)  (359 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (369 499)  (369 499)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 499)  (370 499)  routing T_7_31.lc_trk_g3_4 <X> T_7_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 499)  (371 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 499)  (373 499)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (10 4)  (352 500)  (352 500)  routing T_7_31.sp4_v_t_46 <X> T_7_31.sp4_h_r_4
 (13 4)  (355 500)  (355 500)  routing T_7_31.sp4_h_l_40 <X> T_7_31.sp4_v_b_5
 (22 4)  (364 500)  (364 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (369 500)  (369 500)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 500)  (371 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 500)  (372 500)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 500)  (374 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 500)  (375 500)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 500)  (376 500)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 500)  (377 500)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.input_2_2
 (36 4)  (378 500)  (378 500)  LC_2 Logic Functioning bit
 (37 4)  (379 500)  (379 500)  LC_2 Logic Functioning bit
 (38 4)  (380 500)  (380 500)  LC_2 Logic Functioning bit
 (45 4)  (387 500)  (387 500)  LC_2 Logic Functioning bit
 (12 5)  (354 501)  (354 501)  routing T_7_31.sp4_h_l_40 <X> T_7_31.sp4_v_b_5
 (14 5)  (356 501)  (356 501)  routing T_7_31.top_op_0 <X> T_7_31.lc_trk_g1_0
 (15 5)  (357 501)  (357 501)  routing T_7_31.top_op_0 <X> T_7_31.lc_trk_g1_0
 (17 5)  (359 501)  (359 501)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (371 501)  (371 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 501)  (372 501)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 501)  (373 501)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 501)  (374 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (375 501)  (375 501)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.input_2_2
 (36 5)  (378 501)  (378 501)  LC_2 Logic Functioning bit
 (37 5)  (379 501)  (379 501)  LC_2 Logic Functioning bit
 (38 5)  (380 501)  (380 501)  LC_2 Logic Functioning bit
 (39 5)  (381 501)  (381 501)  LC_2 Logic Functioning bit
 (40 5)  (382 501)  (382 501)  LC_2 Logic Functioning bit
 (51 5)  (393 501)  (393 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (356 502)  (356 502)  routing T_7_31.sp4_h_l_1 <X> T_7_31.lc_trk_g1_4
 (16 6)  (358 502)  (358 502)  routing T_7_31.sp12_h_l_18 <X> T_7_31.lc_trk_g1_5
 (17 6)  (359 502)  (359 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (363 502)  (363 502)  routing T_7_31.wire_logic_cluster/lc_7/out <X> T_7_31.lc_trk_g1_7
 (22 6)  (364 502)  (364 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 502)  (367 502)  routing T_7_31.lft_op_6 <X> T_7_31.lc_trk_g1_6
 (26 6)  (368 502)  (368 502)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 502)  (371 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 502)  (372 502)  routing T_7_31.lc_trk_g0_4 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 502)  (374 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 502)  (375 502)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 502)  (376 502)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 502)  (378 502)  LC_3 Logic Functioning bit
 (37 6)  (379 502)  (379 502)  LC_3 Logic Functioning bit
 (38 6)  (380 502)  (380 502)  LC_3 Logic Functioning bit
 (39 6)  (381 502)  (381 502)  LC_3 Logic Functioning bit
 (41 6)  (383 502)  (383 502)  LC_3 Logic Functioning bit
 (43 6)  (385 502)  (385 502)  LC_3 Logic Functioning bit
 (45 6)  (387 502)  (387 502)  LC_3 Logic Functioning bit
 (15 7)  (357 503)  (357 503)  routing T_7_31.sp4_h_l_1 <X> T_7_31.lc_trk_g1_4
 (16 7)  (358 503)  (358 503)  routing T_7_31.sp4_h_l_1 <X> T_7_31.lc_trk_g1_4
 (17 7)  (359 503)  (359 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (360 503)  (360 503)  routing T_7_31.sp12_h_l_18 <X> T_7_31.lc_trk_g1_5
 (22 7)  (364 503)  (364 503)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 503)  (366 503)  routing T_7_31.lft_op_6 <X> T_7_31.lc_trk_g1_6
 (26 7)  (368 503)  (368 503)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 503)  (370 503)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 503)  (371 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 503)  (373 503)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 503)  (378 503)  LC_3 Logic Functioning bit
 (38 7)  (380 503)  (380 503)  LC_3 Logic Functioning bit
 (53 7)  (395 503)  (395 503)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (357 504)  (357 504)  routing T_7_31.sp4_h_r_33 <X> T_7_31.lc_trk_g2_1
 (16 8)  (358 504)  (358 504)  routing T_7_31.sp4_h_r_33 <X> T_7_31.lc_trk_g2_1
 (17 8)  (359 504)  (359 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 504)  (360 504)  routing T_7_31.sp4_h_r_33 <X> T_7_31.lc_trk_g2_1
 (27 8)  (369 504)  (369 504)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 504)  (371 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 504)  (372 504)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 504)  (374 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 504)  (375 504)  routing T_7_31.lc_trk_g2_1 <X> T_7_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 504)  (378 504)  LC_4 Logic Functioning bit
 (37 8)  (379 504)  (379 504)  LC_4 Logic Functioning bit
 (38 8)  (380 504)  (380 504)  LC_4 Logic Functioning bit
 (39 8)  (381 504)  (381 504)  LC_4 Logic Functioning bit
 (8 9)  (350 505)  (350 505)  routing T_7_31.sp4_h_r_7 <X> T_7_31.sp4_v_b_7
 (26 9)  (368 505)  (368 505)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 505)  (369 505)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 505)  (371 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (40 9)  (382 505)  (382 505)  LC_4 Logic Functioning bit
 (41 9)  (383 505)  (383 505)  LC_4 Logic Functioning bit
 (42 9)  (384 505)  (384 505)  LC_4 Logic Functioning bit
 (43 9)  (385 505)  (385 505)  LC_4 Logic Functioning bit
 (8 10)  (350 506)  (350 506)  routing T_7_31.sp4_v_t_42 <X> T_7_31.sp4_h_l_42
 (9 10)  (351 506)  (351 506)  routing T_7_31.sp4_v_t_42 <X> T_7_31.sp4_h_l_42
 (15 10)  (357 506)  (357 506)  routing T_7_31.sp4_h_l_16 <X> T_7_31.lc_trk_g2_5
 (16 10)  (358 506)  (358 506)  routing T_7_31.sp4_h_l_16 <X> T_7_31.lc_trk_g2_5
 (17 10)  (359 506)  (359 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (364 506)  (364 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (367 506)  (367 506)  routing T_7_31.sp4_h_r_46 <X> T_7_31.lc_trk_g2_6
 (31 10)  (373 506)  (373 506)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 506)  (374 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 506)  (375 506)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 506)  (376 506)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 506)  (377 506)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.input_2_5
 (36 10)  (378 506)  (378 506)  LC_5 Logic Functioning bit
 (38 10)  (380 506)  (380 506)  LC_5 Logic Functioning bit
 (39 10)  (381 506)  (381 506)  LC_5 Logic Functioning bit
 (43 10)  (385 506)  (385 506)  LC_5 Logic Functioning bit
 (45 10)  (387 506)  (387 506)  LC_5 Logic Functioning bit
 (53 10)  (395 506)  (395 506)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (356 507)  (356 507)  routing T_7_31.sp4_h_l_17 <X> T_7_31.lc_trk_g2_4
 (15 11)  (357 507)  (357 507)  routing T_7_31.sp4_h_l_17 <X> T_7_31.lc_trk_g2_4
 (16 11)  (358 507)  (358 507)  routing T_7_31.sp4_h_l_17 <X> T_7_31.lc_trk_g2_4
 (17 11)  (359 507)  (359 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (360 507)  (360 507)  routing T_7_31.sp4_h_l_16 <X> T_7_31.lc_trk_g2_5
 (22 11)  (364 507)  (364 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (365 507)  (365 507)  routing T_7_31.sp4_h_r_46 <X> T_7_31.lc_trk_g2_6
 (24 11)  (366 507)  (366 507)  routing T_7_31.sp4_h_r_46 <X> T_7_31.lc_trk_g2_6
 (25 11)  (367 507)  (367 507)  routing T_7_31.sp4_h_r_46 <X> T_7_31.lc_trk_g2_6
 (27 11)  (369 507)  (369 507)  routing T_7_31.lc_trk_g3_0 <X> T_7_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 507)  (370 507)  routing T_7_31.lc_trk_g3_0 <X> T_7_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 507)  (371 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 507)  (374 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (375 507)  (375 507)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.input_2_5
 (35 11)  (377 507)  (377 507)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.input_2_5
 (37 11)  (379 507)  (379 507)  LC_5 Logic Functioning bit
 (38 11)  (380 507)  (380 507)  LC_5 Logic Functioning bit
 (39 11)  (381 507)  (381 507)  LC_5 Logic Functioning bit
 (42 11)  (384 507)  (384 507)  LC_5 Logic Functioning bit
 (14 12)  (356 508)  (356 508)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (15 12)  (357 508)  (357 508)  routing T_7_31.tnl_op_1 <X> T_7_31.lc_trk_g3_1
 (17 12)  (359 508)  (359 508)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (363 508)  (363 508)  routing T_7_31.wire_logic_cluster/lc_3/out <X> T_7_31.lc_trk_g3_3
 (22 12)  (364 508)  (364 508)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (367 508)  (367 508)  routing T_7_31.wire_logic_cluster/lc_2/out <X> T_7_31.lc_trk_g3_2
 (6 13)  (348 509)  (348 509)  routing T_7_31.sp4_h_l_44 <X> T_7_31.sp4_h_r_9
 (14 13)  (356 509)  (356 509)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (15 13)  (357 509)  (357 509)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (16 13)  (358 509)  (358 509)  routing T_7_31.sp4_h_r_40 <X> T_7_31.lc_trk_g3_0
 (17 13)  (359 509)  (359 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (360 509)  (360 509)  routing T_7_31.tnl_op_1 <X> T_7_31.lc_trk_g3_1
 (22 13)  (364 509)  (364 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (12 14)  (354 510)  (354 510)  routing T_7_31.sp4_v_t_46 <X> T_7_31.sp4_h_l_46
 (14 14)  (356 510)  (356 510)  routing T_7_31.sp4_h_r_36 <X> T_7_31.lc_trk_g3_4
 (17 14)  (359 510)  (359 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 510)  (360 510)  routing T_7_31.wire_logic_cluster/lc_5/out <X> T_7_31.lc_trk_g3_5
 (19 14)  (361 510)  (361 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (27 14)  (369 510)  (369 510)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 510)  (370 510)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 510)  (371 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 510)  (374 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 510)  (375 510)  routing T_7_31.lc_trk_g3_1 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 510)  (376 510)  routing T_7_31.lc_trk_g3_1 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 510)  (378 510)  LC_7 Logic Functioning bit
 (11 15)  (353 511)  (353 511)  routing T_7_31.sp4_v_t_46 <X> T_7_31.sp4_h_l_46
 (15 15)  (357 511)  (357 511)  routing T_7_31.sp4_h_r_36 <X> T_7_31.lc_trk_g3_4
 (16 15)  (358 511)  (358 511)  routing T_7_31.sp4_h_r_36 <X> T_7_31.lc_trk_g3_4
 (17 15)  (359 511)  (359 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (368 511)  (368 511)  routing T_7_31.lc_trk_g0_3 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 511)  (371 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 511)  (372 511)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 511)  (374 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7


RAM_Tile_8_31

 (5 0)  (401 496)  (401 496)  routing T_8_31.sp4_v_b_6 <X> T_8_31.sp4_h_r_0
 (4 1)  (400 497)  (400 497)  routing T_8_31.sp4_v_b_6 <X> T_8_31.sp4_h_r_0
 (6 1)  (402 497)  (402 497)  routing T_8_31.sp4_v_b_6 <X> T_8_31.sp4_h_r_0
 (8 4)  (404 500)  (404 500)  routing T_8_31.sp4_h_l_41 <X> T_8_31.sp4_h_r_4
 (8 5)  (404 501)  (404 501)  routing T_8_31.sp4_h_l_41 <X> T_8_31.sp4_v_b_4
 (9 5)  (405 501)  (405 501)  routing T_8_31.sp4_h_l_41 <X> T_8_31.sp4_v_b_4
 (19 7)  (415 503)  (415 503)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_b_13 sp4_v_t_7
 (8 13)  (404 509)  (404 509)  routing T_8_31.sp4_h_l_41 <X> T_8_31.sp4_v_b_10
 (9 13)  (405 509)  (405 509)  routing T_8_31.sp4_h_l_41 <X> T_8_31.sp4_v_b_10
 (10 13)  (406 509)  (406 509)  routing T_8_31.sp4_h_l_41 <X> T_8_31.sp4_v_b_10


LogicTile_9_31

 (8 0)  (446 496)  (446 496)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_h_r_1
 (15 0)  (453 496)  (453 496)  routing T_9_31.sp4_v_b_17 <X> T_9_31.lc_trk_g0_1
 (16 0)  (454 496)  (454 496)  routing T_9_31.sp4_v_b_17 <X> T_9_31.lc_trk_g0_1
 (17 0)  (455 496)  (455 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (464 496)  (464 496)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 496)  (465 496)  routing T_9_31.lc_trk_g1_0 <X> T_9_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 496)  (467 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 496)  (469 496)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 496)  (470 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 496)  (471 496)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 496)  (472 496)  routing T_9_31.lc_trk_g3_4 <X> T_9_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 496)  (474 496)  LC_0 Logic Functioning bit
 (38 0)  (476 496)  (476 496)  LC_0 Logic Functioning bit
 (45 0)  (483 496)  (483 496)  LC_0 Logic Functioning bit
 (47 0)  (485 496)  (485 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (465 497)  (465 497)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 497)  (466 497)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 497)  (467 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 497)  (474 497)  LC_0 Logic Functioning bit
 (37 1)  (475 497)  (475 497)  LC_0 Logic Functioning bit
 (38 1)  (476 497)  (476 497)  LC_0 Logic Functioning bit
 (39 1)  (477 497)  (477 497)  LC_0 Logic Functioning bit
 (41 1)  (479 497)  (479 497)  LC_0 Logic Functioning bit
 (43 1)  (481 497)  (481 497)  LC_0 Logic Functioning bit
 (47 1)  (485 497)  (485 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 498)  (438 498)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (2 2)  (440 498)  (440 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (454 498)  (454 498)  routing T_9_31.sp12_h_l_18 <X> T_9_31.lc_trk_g0_5
 (17 2)  (455 498)  (455 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (27 2)  (465 498)  (465 498)  routing T_9_31.lc_trk_g1_1 <X> T_9_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 498)  (467 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 498)  (470 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 498)  (471 498)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 498)  (472 498)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 498)  (474 498)  LC_1 Logic Functioning bit
 (37 2)  (475 498)  (475 498)  LC_1 Logic Functioning bit
 (38 2)  (476 498)  (476 498)  LC_1 Logic Functioning bit
 (42 2)  (480 498)  (480 498)  LC_1 Logic Functioning bit
 (45 2)  (483 498)  (483 498)  LC_1 Logic Functioning bit
 (47 2)  (485 498)  (485 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 499)  (438 499)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (8 3)  (446 499)  (446 499)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_v_t_36
 (18 3)  (456 499)  (456 499)  routing T_9_31.sp12_h_l_18 <X> T_9_31.lc_trk_g0_5
 (26 3)  (464 499)  (464 499)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 499)  (466 499)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 499)  (467 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 499)  (470 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (471 499)  (471 499)  routing T_9_31.lc_trk_g3_0 <X> T_9_31.input_2_1
 (34 3)  (472 499)  (472 499)  routing T_9_31.lc_trk_g3_0 <X> T_9_31.input_2_1
 (36 3)  (474 499)  (474 499)  LC_1 Logic Functioning bit
 (37 3)  (475 499)  (475 499)  LC_1 Logic Functioning bit
 (38 3)  (476 499)  (476 499)  LC_1 Logic Functioning bit
 (39 3)  (477 499)  (477 499)  LC_1 Logic Functioning bit
 (4 4)  (442 500)  (442 500)  routing T_9_31.sp4_h_l_38 <X> T_9_31.sp4_v_b_3
 (14 4)  (452 500)  (452 500)  routing T_9_31.wire_logic_cluster/lc_0/out <X> T_9_31.lc_trk_g1_0
 (15 4)  (453 500)  (453 500)  routing T_9_31.sp4_h_l_4 <X> T_9_31.lc_trk_g1_1
 (16 4)  (454 500)  (454 500)  routing T_9_31.sp4_h_l_4 <X> T_9_31.lc_trk_g1_1
 (17 4)  (455 500)  (455 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 500)  (456 500)  routing T_9_31.sp4_h_l_4 <X> T_9_31.lc_trk_g1_1
 (21 4)  (459 500)  (459 500)  routing T_9_31.wire_logic_cluster/lc_3/out <X> T_9_31.lc_trk_g1_3
 (22 4)  (460 500)  (460 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 500)  (466 500)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 500)  (467 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 500)  (469 500)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 500)  (470 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 500)  (471 500)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 500)  (472 500)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 500)  (474 500)  LC_2 Logic Functioning bit
 (37 4)  (475 500)  (475 500)  LC_2 Logic Functioning bit
 (39 4)  (477 500)  (477 500)  LC_2 Logic Functioning bit
 (43 4)  (481 500)  (481 500)  LC_2 Logic Functioning bit
 (45 4)  (483 500)  (483 500)  LC_2 Logic Functioning bit
 (51 4)  (489 500)  (489 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (443 501)  (443 501)  routing T_9_31.sp4_h_l_38 <X> T_9_31.sp4_v_b_3
 (8 5)  (446 501)  (446 501)  routing T_9_31.sp4_v_t_36 <X> T_9_31.sp4_v_b_4
 (10 5)  (448 501)  (448 501)  routing T_9_31.sp4_v_t_36 <X> T_9_31.sp4_v_b_4
 (12 5)  (450 501)  (450 501)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_v_b_5
 (17 5)  (455 501)  (455 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 501)  (456 501)  routing T_9_31.sp4_h_l_4 <X> T_9_31.lc_trk_g1_1
 (27 5)  (465 501)  (465 501)  routing T_9_31.lc_trk_g1_1 <X> T_9_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 501)  (467 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 501)  (468 501)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 501)  (469 501)  routing T_9_31.lc_trk_g3_6 <X> T_9_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 501)  (470 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 501)  (471 501)  routing T_9_31.lc_trk_g2_2 <X> T_9_31.input_2_2
 (35 5)  (473 501)  (473 501)  routing T_9_31.lc_trk_g2_2 <X> T_9_31.input_2_2
 (36 5)  (474 501)  (474 501)  LC_2 Logic Functioning bit
 (37 5)  (475 501)  (475 501)  LC_2 Logic Functioning bit
 (42 5)  (480 501)  (480 501)  LC_2 Logic Functioning bit
 (43 5)  (481 501)  (481 501)  LC_2 Logic Functioning bit
 (52 5)  (490 501)  (490 501)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (446 502)  (446 502)  routing T_9_31.sp4_h_r_4 <X> T_9_31.sp4_h_l_41
 (14 6)  (452 502)  (452 502)  routing T_9_31.wire_logic_cluster/lc_4/out <X> T_9_31.lc_trk_g1_4
 (17 6)  (455 502)  (455 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 502)  (456 502)  routing T_9_31.wire_logic_cluster/lc_5/out <X> T_9_31.lc_trk_g1_5
 (26 6)  (464 502)  (464 502)  routing T_9_31.lc_trk_g2_5 <X> T_9_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 502)  (465 502)  routing T_9_31.lc_trk_g1_3 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 502)  (467 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 502)  (469 502)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 502)  (470 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 502)  (471 502)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 502)  (472 502)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 502)  (474 502)  LC_3 Logic Functioning bit
 (38 6)  (476 502)  (476 502)  LC_3 Logic Functioning bit
 (45 6)  (483 502)  (483 502)  LC_3 Logic Functioning bit
 (11 7)  (449 503)  (449 503)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_h_l_40
 (17 7)  (455 503)  (455 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (466 503)  (466 503)  routing T_9_31.lc_trk_g2_5 <X> T_9_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 503)  (467 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 503)  (468 503)  routing T_9_31.lc_trk_g1_3 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 503)  (469 503)  routing T_9_31.lc_trk_g3_7 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 503)  (474 503)  LC_3 Logic Functioning bit
 (37 7)  (475 503)  (475 503)  LC_3 Logic Functioning bit
 (38 7)  (476 503)  (476 503)  LC_3 Logic Functioning bit
 (39 7)  (477 503)  (477 503)  LC_3 Logic Functioning bit
 (41 7)  (479 503)  (479 503)  LC_3 Logic Functioning bit
 (43 7)  (481 503)  (481 503)  LC_3 Logic Functioning bit
 (51 7)  (489 503)  (489 503)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (490 503)  (490 503)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (8 8)  (446 504)  (446 504)  routing T_9_31.sp4_v_b_1 <X> T_9_31.sp4_h_r_7
 (9 8)  (447 504)  (447 504)  routing T_9_31.sp4_v_b_1 <X> T_9_31.sp4_h_r_7
 (10 8)  (448 504)  (448 504)  routing T_9_31.sp4_v_b_1 <X> T_9_31.sp4_h_r_7
 (15 8)  (453 504)  (453 504)  routing T_9_31.sp4_h_r_25 <X> T_9_31.lc_trk_g2_1
 (16 8)  (454 504)  (454 504)  routing T_9_31.sp4_h_r_25 <X> T_9_31.lc_trk_g2_1
 (17 8)  (455 504)  (455 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (459 504)  (459 504)  routing T_9_31.sp4_v_t_14 <X> T_9_31.lc_trk_g2_3
 (22 8)  (460 504)  (460 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 504)  (461 504)  routing T_9_31.sp4_v_t_14 <X> T_9_31.lc_trk_g2_3
 (25 8)  (463 504)  (463 504)  routing T_9_31.wire_logic_cluster/lc_2/out <X> T_9_31.lc_trk_g2_2
 (26 8)  (464 504)  (464 504)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 504)  (467 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 504)  (468 504)  routing T_9_31.lc_trk_g0_5 <X> T_9_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 504)  (469 504)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 504)  (470 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 504)  (472 504)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 504)  (474 504)  LC_4 Logic Functioning bit
 (37 8)  (475 504)  (475 504)  LC_4 Logic Functioning bit
 (38 8)  (476 504)  (476 504)  LC_4 Logic Functioning bit
 (39 8)  (477 504)  (477 504)  LC_4 Logic Functioning bit
 (41 8)  (479 504)  (479 504)  LC_4 Logic Functioning bit
 (43 8)  (481 504)  (481 504)  LC_4 Logic Functioning bit
 (45 8)  (483 504)  (483 504)  LC_4 Logic Functioning bit
 (47 8)  (485 504)  (485 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (8 9)  (446 505)  (446 505)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_v_b_7
 (9 9)  (447 505)  (447 505)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_v_b_7
 (10 9)  (448 505)  (448 505)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_v_b_7
 (18 9)  (456 505)  (456 505)  routing T_9_31.sp4_h_r_25 <X> T_9_31.lc_trk_g2_1
 (22 9)  (460 505)  (460 505)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 505)  (465 505)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 505)  (466 505)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 505)  (467 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 505)  (474 505)  LC_4 Logic Functioning bit
 (38 9)  (476 505)  (476 505)  LC_4 Logic Functioning bit
 (48 9)  (486 505)  (486 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (455 506)  (455 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (463 506)  (463 506)  routing T_9_31.wire_logic_cluster/lc_6/out <X> T_9_31.lc_trk_g2_6
 (27 10)  (465 506)  (465 506)  routing T_9_31.lc_trk_g1_1 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 506)  (467 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 506)  (469 506)  routing T_9_31.lc_trk_g1_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 506)  (470 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 506)  (472 506)  routing T_9_31.lc_trk_g1_5 <X> T_9_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 506)  (474 506)  LC_5 Logic Functioning bit
 (37 10)  (475 506)  (475 506)  LC_5 Logic Functioning bit
 (38 10)  (476 506)  (476 506)  LC_5 Logic Functioning bit
 (42 10)  (480 506)  (480 506)  LC_5 Logic Functioning bit
 (45 10)  (483 506)  (483 506)  LC_5 Logic Functioning bit
 (53 10)  (491 506)  (491 506)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (460 507)  (460 507)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 507)  (464 507)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 507)  (466 507)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 507)  (467 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 507)  (470 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (474 507)  (474 507)  LC_5 Logic Functioning bit
 (37 11)  (475 507)  (475 507)  LC_5 Logic Functioning bit
 (38 11)  (476 507)  (476 507)  LC_5 Logic Functioning bit
 (39 11)  (477 507)  (477 507)  LC_5 Logic Functioning bit
 (48 11)  (486 507)  (486 507)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (489 507)  (489 507)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (491 507)  (491 507)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (455 508)  (455 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 508)  (456 508)  routing T_9_31.wire_logic_cluster/lc_1/out <X> T_9_31.lc_trk_g3_1
 (25 12)  (463 508)  (463 508)  routing T_9_31.wire_logic_cluster/lc_2/out <X> T_9_31.lc_trk_g3_2
 (26 12)  (464 508)  (464 508)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 508)  (466 508)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 508)  (467 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 508)  (470 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 508)  (471 508)  routing T_9_31.lc_trk_g2_1 <X> T_9_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 508)  (474 508)  LC_6 Logic Functioning bit
 (38 12)  (476 508)  (476 508)  LC_6 Logic Functioning bit
 (39 12)  (477 508)  (477 508)  LC_6 Logic Functioning bit
 (41 12)  (479 508)  (479 508)  LC_6 Logic Functioning bit
 (43 12)  (481 508)  (481 508)  LC_6 Logic Functioning bit
 (45 12)  (483 508)  (483 508)  LC_6 Logic Functioning bit
 (14 13)  (452 509)  (452 509)  routing T_9_31.sp4_r_v_b_40 <X> T_9_31.lc_trk_g3_0
 (17 13)  (455 509)  (455 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 509)  (460 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 509)  (464 509)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 509)  (466 509)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 509)  (467 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 509)  (468 509)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 509)  (470 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (472 509)  (472 509)  routing T_9_31.lc_trk_g1_1 <X> T_9_31.input_2_6
 (37 13)  (475 509)  (475 509)  LC_6 Logic Functioning bit
 (39 13)  (477 509)  (477 509)  LC_6 Logic Functioning bit
 (42 13)  (480 509)  (480 509)  LC_6 Logic Functioning bit
 (17 14)  (455 510)  (455 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (460 510)  (460 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (461 510)  (461 510)  routing T_9_31.sp12_v_b_23 <X> T_9_31.lc_trk_g3_7
 (27 14)  (465 510)  (465 510)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 510)  (466 510)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 510)  (467 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 510)  (469 510)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 510)  (471 510)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 510)  (474 510)  LC_7 Logic Functioning bit
 (37 14)  (475 510)  (475 510)  LC_7 Logic Functioning bit
 (38 14)  (476 510)  (476 510)  LC_7 Logic Functioning bit
 (39 14)  (477 510)  (477 510)  LC_7 Logic Functioning bit
 (6 15)  (444 511)  (444 511)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_h_l_44
 (14 15)  (452 511)  (452 511)  routing T_9_31.sp4_h_l_17 <X> T_9_31.lc_trk_g3_4
 (15 15)  (453 511)  (453 511)  routing T_9_31.sp4_h_l_17 <X> T_9_31.lc_trk_g3_4
 (16 15)  (454 511)  (454 511)  routing T_9_31.sp4_h_l_17 <X> T_9_31.lc_trk_g3_4
 (17 15)  (455 511)  (455 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (459 511)  (459 511)  routing T_9_31.sp12_v_b_23 <X> T_9_31.lc_trk_g3_7
 (22 15)  (460 511)  (460 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 511)  (461 511)  routing T_9_31.sp4_v_b_46 <X> T_9_31.lc_trk_g3_6
 (24 15)  (462 511)  (462 511)  routing T_9_31.sp4_v_b_46 <X> T_9_31.lc_trk_g3_6
 (26 15)  (464 511)  (464 511)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 511)  (465 511)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 511)  (466 511)  routing T_9_31.lc_trk_g3_2 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 511)  (467 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 511)  (469 511)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (40 15)  (478 511)  (478 511)  LC_7 Logic Functioning bit
 (41 15)  (479 511)  (479 511)  LC_7 Logic Functioning bit
 (42 15)  (480 511)  (480 511)  LC_7 Logic Functioning bit
 (43 15)  (481 511)  (481 511)  LC_7 Logic Functioning bit
 (48 15)  (486 511)  (486 511)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_31

 (17 0)  (509 496)  (509 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (518 496)  (518 496)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 496)  (519 496)  routing T_10_31.lc_trk_g1_4 <X> T_10_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 496)  (521 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 496)  (522 496)  routing T_10_31.lc_trk_g1_4 <X> T_10_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 496)  (524 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 496)  (526 496)  routing T_10_31.lc_trk_g1_0 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 496)  (528 496)  LC_0 Logic Functioning bit
 (37 0)  (529 496)  (529 496)  LC_0 Logic Functioning bit
 (38 0)  (530 496)  (530 496)  LC_0 Logic Functioning bit
 (45 0)  (537 496)  (537 496)  LC_0 Logic Functioning bit
 (48 0)  (540 496)  (540 496)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (544 496)  (544 496)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (545 496)  (545 496)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (518 497)  (518 497)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 497)  (519 497)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 497)  (520 497)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 497)  (521 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 497)  (524 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 497)  (526 497)  routing T_10_31.lc_trk_g1_1 <X> T_10_31.input_2_0
 (36 1)  (528 497)  (528 497)  LC_0 Logic Functioning bit
 (37 1)  (529 497)  (529 497)  LC_0 Logic Functioning bit
 (38 1)  (530 497)  (530 497)  LC_0 Logic Functioning bit
 (39 1)  (531 497)  (531 497)  LC_0 Logic Functioning bit
 (40 1)  (532 497)  (532 497)  LC_0 Logic Functioning bit
 (0 2)  (492 498)  (492 498)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (2 2)  (494 498)  (494 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (502 498)  (502 498)  routing T_10_31.sp4_v_b_8 <X> T_10_31.sp4_h_l_36
 (15 2)  (507 498)  (507 498)  routing T_10_31.lft_op_5 <X> T_10_31.lc_trk_g0_5
 (17 2)  (509 498)  (509 498)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 498)  (510 498)  routing T_10_31.lft_op_5 <X> T_10_31.lc_trk_g0_5
 (25 2)  (517 498)  (517 498)  routing T_10_31.sp4_v_t_3 <X> T_10_31.lc_trk_g0_6
 (26 2)  (518 498)  (518 498)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 498)  (521 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 498)  (522 498)  routing T_10_31.lc_trk_g0_6 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 498)  (524 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 498)  (525 498)  routing T_10_31.lc_trk_g3_1 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 498)  (526 498)  routing T_10_31.lc_trk_g3_1 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 498)  (528 498)  LC_1 Logic Functioning bit
 (37 2)  (529 498)  (529 498)  LC_1 Logic Functioning bit
 (38 2)  (530 498)  (530 498)  LC_1 Logic Functioning bit
 (39 2)  (531 498)  (531 498)  LC_1 Logic Functioning bit
 (41 2)  (533 498)  (533 498)  LC_1 Logic Functioning bit
 (43 2)  (535 498)  (535 498)  LC_1 Logic Functioning bit
 (45 2)  (537 498)  (537 498)  LC_1 Logic Functioning bit
 (53 2)  (545 498)  (545 498)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 499)  (492 499)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (14 3)  (506 499)  (506 499)  routing T_10_31.sp12_h_r_20 <X> T_10_31.lc_trk_g0_4
 (16 3)  (508 499)  (508 499)  routing T_10_31.sp12_h_r_20 <X> T_10_31.lc_trk_g0_4
 (17 3)  (509 499)  (509 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (514 499)  (514 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 499)  (515 499)  routing T_10_31.sp4_v_t_3 <X> T_10_31.lc_trk_g0_6
 (25 3)  (517 499)  (517 499)  routing T_10_31.sp4_v_t_3 <X> T_10_31.lc_trk_g0_6
 (26 3)  (518 499)  (518 499)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 499)  (519 499)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 499)  (520 499)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 499)  (521 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 499)  (522 499)  routing T_10_31.lc_trk_g0_6 <X> T_10_31.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 499)  (529 499)  LC_1 Logic Functioning bit
 (39 3)  (531 499)  (531 499)  LC_1 Logic Functioning bit
 (52 3)  (544 499)  (544 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (506 500)  (506 500)  routing T_10_31.wire_logic_cluster/lc_0/out <X> T_10_31.lc_trk_g1_0
 (15 4)  (507 500)  (507 500)  routing T_10_31.sp4_h_l_4 <X> T_10_31.lc_trk_g1_1
 (16 4)  (508 500)  (508 500)  routing T_10_31.sp4_h_l_4 <X> T_10_31.lc_trk_g1_1
 (17 4)  (509 500)  (509 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 500)  (510 500)  routing T_10_31.sp4_h_l_4 <X> T_10_31.lc_trk_g1_1
 (21 4)  (513 500)  (513 500)  routing T_10_31.wire_logic_cluster/lc_3/out <X> T_10_31.lc_trk_g1_3
 (22 4)  (514 500)  (514 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (519 500)  (519 500)  routing T_10_31.lc_trk_g1_4 <X> T_10_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 500)  (521 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 500)  (522 500)  routing T_10_31.lc_trk_g1_4 <X> T_10_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 500)  (524 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 500)  (525 500)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 500)  (526 500)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 500)  (528 500)  LC_2 Logic Functioning bit
 (37 4)  (529 500)  (529 500)  LC_2 Logic Functioning bit
 (38 4)  (530 500)  (530 500)  LC_2 Logic Functioning bit
 (42 4)  (534 500)  (534 500)  LC_2 Logic Functioning bit
 (45 4)  (537 500)  (537 500)  LC_2 Logic Functioning bit
 (47 4)  (539 500)  (539 500)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (540 500)  (540 500)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (509 501)  (509 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 501)  (510 501)  routing T_10_31.sp4_h_l_4 <X> T_10_31.lc_trk_g1_1
 (27 5)  (519 501)  (519 501)  routing T_10_31.lc_trk_g1_1 <X> T_10_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 501)  (521 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 501)  (523 501)  routing T_10_31.lc_trk_g3_2 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 501)  (524 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 501)  (525 501)  routing T_10_31.lc_trk_g2_0 <X> T_10_31.input_2_2
 (36 5)  (528 501)  (528 501)  LC_2 Logic Functioning bit
 (37 5)  (529 501)  (529 501)  LC_2 Logic Functioning bit
 (38 5)  (530 501)  (530 501)  LC_2 Logic Functioning bit
 (39 5)  (531 501)  (531 501)  LC_2 Logic Functioning bit
 (11 6)  (503 502)  (503 502)  routing T_10_31.sp4_v_b_9 <X> T_10_31.sp4_v_t_40
 (13 6)  (505 502)  (505 502)  routing T_10_31.sp4_v_b_9 <X> T_10_31.sp4_v_t_40
 (14 6)  (506 502)  (506 502)  routing T_10_31.sp4_h_l_1 <X> T_10_31.lc_trk_g1_4
 (15 6)  (507 502)  (507 502)  routing T_10_31.sp4_h_r_5 <X> T_10_31.lc_trk_g1_5
 (16 6)  (508 502)  (508 502)  routing T_10_31.sp4_h_r_5 <X> T_10_31.lc_trk_g1_5
 (17 6)  (509 502)  (509 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (513 502)  (513 502)  routing T_10_31.wire_logic_cluster/lc_7/out <X> T_10_31.lc_trk_g1_7
 (22 6)  (514 502)  (514 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 502)  (517 502)  routing T_10_31.wire_logic_cluster/lc_6/out <X> T_10_31.lc_trk_g1_6
 (26 6)  (518 502)  (518 502)  routing T_10_31.lc_trk_g2_5 <X> T_10_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 502)  (519 502)  routing T_10_31.lc_trk_g1_3 <X> T_10_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 502)  (521 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 502)  (523 502)  routing T_10_31.lc_trk_g2_6 <X> T_10_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 502)  (524 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 502)  (525 502)  routing T_10_31.lc_trk_g2_6 <X> T_10_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 502)  (528 502)  LC_3 Logic Functioning bit
 (38 6)  (530 502)  (530 502)  LC_3 Logic Functioning bit
 (45 6)  (537 502)  (537 502)  LC_3 Logic Functioning bit
 (15 7)  (507 503)  (507 503)  routing T_10_31.sp4_h_l_1 <X> T_10_31.lc_trk_g1_4
 (16 7)  (508 503)  (508 503)  routing T_10_31.sp4_h_l_1 <X> T_10_31.lc_trk_g1_4
 (17 7)  (509 503)  (509 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (510 503)  (510 503)  routing T_10_31.sp4_h_r_5 <X> T_10_31.lc_trk_g1_5
 (22 7)  (514 503)  (514 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (520 503)  (520 503)  routing T_10_31.lc_trk_g2_5 <X> T_10_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 503)  (521 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 503)  (522 503)  routing T_10_31.lc_trk_g1_3 <X> T_10_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 503)  (523 503)  routing T_10_31.lc_trk_g2_6 <X> T_10_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 503)  (528 503)  LC_3 Logic Functioning bit
 (37 7)  (529 503)  (529 503)  LC_3 Logic Functioning bit
 (38 7)  (530 503)  (530 503)  LC_3 Logic Functioning bit
 (39 7)  (531 503)  (531 503)  LC_3 Logic Functioning bit
 (41 7)  (533 503)  (533 503)  LC_3 Logic Functioning bit
 (43 7)  (535 503)  (535 503)  LC_3 Logic Functioning bit
 (4 8)  (496 504)  (496 504)  routing T_10_31.sp4_h_l_37 <X> T_10_31.sp4_v_b_6
 (6 8)  (498 504)  (498 504)  routing T_10_31.sp4_h_l_37 <X> T_10_31.sp4_v_b_6
 (27 8)  (519 504)  (519 504)  routing T_10_31.lc_trk_g3_4 <X> T_10_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 504)  (520 504)  routing T_10_31.lc_trk_g3_4 <X> T_10_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 504)  (521 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 504)  (522 504)  routing T_10_31.lc_trk_g3_4 <X> T_10_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 504)  (523 504)  routing T_10_31.lc_trk_g0_5 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 504)  (524 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 504)  (529 504)  LC_4 Logic Functioning bit
 (39 8)  (531 504)  (531 504)  LC_4 Logic Functioning bit
 (41 8)  (533 504)  (533 504)  LC_4 Logic Functioning bit
 (43 8)  (535 504)  (535 504)  LC_4 Logic Functioning bit
 (5 9)  (497 505)  (497 505)  routing T_10_31.sp4_h_l_37 <X> T_10_31.sp4_v_b_6
 (17 9)  (509 505)  (509 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (37 9)  (529 505)  (529 505)  LC_4 Logic Functioning bit
 (39 9)  (531 505)  (531 505)  LC_4 Logic Functioning bit
 (41 9)  (533 505)  (533 505)  LC_4 Logic Functioning bit
 (43 9)  (535 505)  (535 505)  LC_4 Logic Functioning bit
 (12 10)  (504 506)  (504 506)  routing T_10_31.sp4_v_t_39 <X> T_10_31.sp4_h_l_45
 (16 10)  (508 506)  (508 506)  routing T_10_31.sp4_v_b_37 <X> T_10_31.lc_trk_g2_5
 (17 10)  (509 506)  (509 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 506)  (510 506)  routing T_10_31.sp4_v_b_37 <X> T_10_31.lc_trk_g2_5
 (27 10)  (519 506)  (519 506)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 506)  (520 506)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 506)  (521 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 506)  (522 506)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 506)  (523 506)  routing T_10_31.lc_trk_g0_4 <X> T_10_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 506)  (524 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (530 506)  (530 506)  LC_5 Logic Functioning bit
 (39 10)  (531 506)  (531 506)  LC_5 Logic Functioning bit
 (42 10)  (534 506)  (534 506)  LC_5 Logic Functioning bit
 (43 10)  (535 506)  (535 506)  LC_5 Logic Functioning bit
 (50 10)  (542 506)  (542 506)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (503 507)  (503 507)  routing T_10_31.sp4_v_t_39 <X> T_10_31.sp4_h_l_45
 (13 11)  (505 507)  (505 507)  routing T_10_31.sp4_v_t_39 <X> T_10_31.sp4_h_l_45
 (18 11)  (510 507)  (510 507)  routing T_10_31.sp4_v_b_37 <X> T_10_31.lc_trk_g2_5
 (22 11)  (514 507)  (514 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 507)  (515 507)  routing T_10_31.sp4_v_b_46 <X> T_10_31.lc_trk_g2_6
 (24 11)  (516 507)  (516 507)  routing T_10_31.sp4_v_b_46 <X> T_10_31.lc_trk_g2_6
 (27 11)  (519 507)  (519 507)  routing T_10_31.lc_trk_g3_0 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 507)  (520 507)  routing T_10_31.lc_trk_g3_0 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 507)  (521 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 507)  (528 507)  LC_5 Logic Functioning bit
 (37 11)  (529 507)  (529 507)  LC_5 Logic Functioning bit
 (40 11)  (532 507)  (532 507)  LC_5 Logic Functioning bit
 (41 11)  (533 507)  (533 507)  LC_5 Logic Functioning bit
 (47 11)  (539 507)  (539 507)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (543 507)  (543 507)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (497 508)  (497 508)  routing T_10_31.sp4_h_l_43 <X> T_10_31.sp4_h_r_9
 (14 12)  (506 508)  (506 508)  routing T_10_31.bnl_op_0 <X> T_10_31.lc_trk_g3_0
 (17 12)  (509 508)  (509 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 508)  (510 508)  routing T_10_31.wire_logic_cluster/lc_1/out <X> T_10_31.lc_trk_g3_1
 (25 12)  (517 508)  (517 508)  routing T_10_31.wire_logic_cluster/lc_2/out <X> T_10_31.lc_trk_g3_2
 (26 12)  (518 508)  (518 508)  routing T_10_31.lc_trk_g0_6 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 508)  (521 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 508)  (523 508)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 508)  (524 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 508)  (526 508)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 508)  (528 508)  LC_6 Logic Functioning bit
 (37 12)  (529 508)  (529 508)  LC_6 Logic Functioning bit
 (38 12)  (530 508)  (530 508)  LC_6 Logic Functioning bit
 (39 12)  (531 508)  (531 508)  LC_6 Logic Functioning bit
 (41 12)  (533 508)  (533 508)  LC_6 Logic Functioning bit
 (43 12)  (535 508)  (535 508)  LC_6 Logic Functioning bit
 (45 12)  (537 508)  (537 508)  LC_6 Logic Functioning bit
 (51 12)  (543 508)  (543 508)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (496 509)  (496 509)  routing T_10_31.sp4_h_l_43 <X> T_10_31.sp4_h_r_9
 (14 13)  (506 509)  (506 509)  routing T_10_31.bnl_op_0 <X> T_10_31.lc_trk_g3_0
 (17 13)  (509 509)  (509 509)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (514 509)  (514 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 509)  (518 509)  routing T_10_31.lc_trk_g0_6 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 509)  (521 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 509)  (523 509)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 509)  (528 509)  LC_6 Logic Functioning bit
 (38 13)  (530 509)  (530 509)  LC_6 Logic Functioning bit
 (11 14)  (503 510)  (503 510)  routing T_10_31.sp4_h_r_5 <X> T_10_31.sp4_v_t_46
 (13 14)  (505 510)  (505 510)  routing T_10_31.sp4_h_r_5 <X> T_10_31.sp4_v_t_46
 (14 14)  (506 510)  (506 510)  routing T_10_31.rgt_op_4 <X> T_10_31.lc_trk_g3_4
 (15 14)  (507 510)  (507 510)  routing T_10_31.rgt_op_5 <X> T_10_31.lc_trk_g3_5
 (17 14)  (509 510)  (509 510)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 510)  (510 510)  routing T_10_31.rgt_op_5 <X> T_10_31.lc_trk_g3_5
 (22 14)  (514 510)  (514 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 510)  (515 510)  routing T_10_31.sp4_v_b_47 <X> T_10_31.lc_trk_g3_7
 (24 14)  (516 510)  (516 510)  routing T_10_31.sp4_v_b_47 <X> T_10_31.lc_trk_g3_7
 (25 14)  (517 510)  (517 510)  routing T_10_31.sp12_v_b_6 <X> T_10_31.lc_trk_g3_6
 (26 14)  (518 510)  (518 510)  routing T_10_31.lc_trk_g2_5 <X> T_10_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 510)  (519 510)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 510)  (521 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 510)  (522 510)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 510)  (523 510)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 510)  (524 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 510)  (526 510)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 510)  (528 510)  LC_7 Logic Functioning bit
 (38 14)  (530 510)  (530 510)  LC_7 Logic Functioning bit
 (45 14)  (537 510)  (537 510)  LC_7 Logic Functioning bit
 (46 14)  (538 510)  (538 510)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (544 510)  (544 510)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (504 511)  (504 511)  routing T_10_31.sp4_h_r_5 <X> T_10_31.sp4_v_t_46
 (15 15)  (507 511)  (507 511)  routing T_10_31.rgt_op_4 <X> T_10_31.lc_trk_g3_4
 (17 15)  (509 511)  (509 511)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (514 511)  (514 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (516 511)  (516 511)  routing T_10_31.sp12_v_b_6 <X> T_10_31.lc_trk_g3_6
 (25 15)  (517 511)  (517 511)  routing T_10_31.sp12_v_b_6 <X> T_10_31.lc_trk_g3_6
 (28 15)  (520 511)  (520 511)  routing T_10_31.lc_trk_g2_5 <X> T_10_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 511)  (521 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 511)  (522 511)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 511)  (528 511)  LC_7 Logic Functioning bit
 (37 15)  (529 511)  (529 511)  LC_7 Logic Functioning bit
 (38 15)  (530 511)  (530 511)  LC_7 Logic Functioning bit
 (39 15)  (531 511)  (531 511)  LC_7 Logic Functioning bit
 (41 15)  (533 511)  (533 511)  LC_7 Logic Functioning bit
 (43 15)  (535 511)  (535 511)  LC_7 Logic Functioning bit


LogicTile_11_31

 (14 0)  (560 496)  (560 496)  routing T_11_31.sp4_h_r_8 <X> T_11_31.lc_trk_g0_0
 (16 0)  (562 496)  (562 496)  routing T_11_31.sp4_v_b_9 <X> T_11_31.lc_trk_g0_1
 (17 0)  (563 496)  (563 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 496)  (564 496)  routing T_11_31.sp4_v_b_9 <X> T_11_31.lc_trk_g0_1
 (25 0)  (571 496)  (571 496)  routing T_11_31.lft_op_2 <X> T_11_31.lc_trk_g0_2
 (26 0)  (572 496)  (572 496)  routing T_11_31.lc_trk_g0_4 <X> T_11_31.wire_logic_cluster/lc_0/in_0
 (32 0)  (578 496)  (578 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 496)  (579 496)  routing T_11_31.lc_trk_g3_0 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 496)  (580 496)  routing T_11_31.lc_trk_g3_0 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 496)  (582 496)  LC_0 Logic Functioning bit
 (37 0)  (583 496)  (583 496)  LC_0 Logic Functioning bit
 (38 0)  (584 496)  (584 496)  LC_0 Logic Functioning bit
 (39 0)  (585 496)  (585 496)  LC_0 Logic Functioning bit
 (41 0)  (587 496)  (587 496)  LC_0 Logic Functioning bit
 (43 0)  (589 496)  (589 496)  LC_0 Logic Functioning bit
 (15 1)  (561 497)  (561 497)  routing T_11_31.sp4_h_r_8 <X> T_11_31.lc_trk_g0_0
 (16 1)  (562 497)  (562 497)  routing T_11_31.sp4_h_r_8 <X> T_11_31.lc_trk_g0_0
 (17 1)  (563 497)  (563 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (564 497)  (564 497)  routing T_11_31.sp4_v_b_9 <X> T_11_31.lc_trk_g0_1
 (22 1)  (568 497)  (568 497)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 497)  (570 497)  routing T_11_31.lft_op_2 <X> T_11_31.lc_trk_g0_2
 (29 1)  (575 497)  (575 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 497)  (582 497)  LC_0 Logic Functioning bit
 (37 1)  (583 497)  (583 497)  LC_0 Logic Functioning bit
 (38 1)  (584 497)  (584 497)  LC_0 Logic Functioning bit
 (39 1)  (585 497)  (585 497)  LC_0 Logic Functioning bit
 (40 1)  (586 497)  (586 497)  LC_0 Logic Functioning bit
 (42 1)  (588 497)  (588 497)  LC_0 Logic Functioning bit
 (0 2)  (546 498)  (546 498)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (2 2)  (548 498)  (548 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (554 498)  (554 498)  routing T_11_31.sp4_h_r_5 <X> T_11_31.sp4_h_l_36
 (10 2)  (556 498)  (556 498)  routing T_11_31.sp4_h_r_5 <X> T_11_31.sp4_h_l_36
 (11 2)  (557 498)  (557 498)  routing T_11_31.sp4_h_l_44 <X> T_11_31.sp4_v_t_39
 (14 2)  (560 498)  (560 498)  routing T_11_31.sp12_h_l_3 <X> T_11_31.lc_trk_g0_4
 (26 2)  (572 498)  (572 498)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_1/in_0
 (32 2)  (578 498)  (578 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 498)  (579 498)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 498)  (580 498)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 498)  (581 498)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_1
 (36 2)  (582 498)  (582 498)  LC_1 Logic Functioning bit
 (38 2)  (584 498)  (584 498)  LC_1 Logic Functioning bit
 (39 2)  (585 498)  (585 498)  LC_1 Logic Functioning bit
 (43 2)  (589 498)  (589 498)  LC_1 Logic Functioning bit
 (45 2)  (591 498)  (591 498)  LC_1 Logic Functioning bit
 (0 3)  (546 499)  (546 499)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (3 3)  (549 499)  (549 499)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_l_23
 (14 3)  (560 499)  (560 499)  routing T_11_31.sp12_h_l_3 <X> T_11_31.lc_trk_g0_4
 (15 3)  (561 499)  (561 499)  routing T_11_31.sp12_h_l_3 <X> T_11_31.lc_trk_g0_4
 (17 3)  (563 499)  (563 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (28 3)  (574 499)  (574 499)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 499)  (575 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 499)  (578 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 499)  (579 499)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_1
 (34 3)  (580 499)  (580 499)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_1
 (35 3)  (581 499)  (581 499)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.input_2_1
 (37 3)  (583 499)  (583 499)  LC_1 Logic Functioning bit
 (38 3)  (584 499)  (584 499)  LC_1 Logic Functioning bit
 (39 3)  (585 499)  (585 499)  LC_1 Logic Functioning bit
 (42 3)  (588 499)  (588 499)  LC_1 Logic Functioning bit
 (22 4)  (568 500)  (568 500)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 500)  (570 500)  routing T_11_31.bot_op_3 <X> T_11_31.lc_trk_g1_3
 (25 4)  (571 500)  (571 500)  routing T_11_31.wire_logic_cluster/lc_2/out <X> T_11_31.lc_trk_g1_2
 (27 4)  (573 500)  (573 500)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 500)  (574 500)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 500)  (575 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 500)  (576 500)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 500)  (578 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 500)  (580 500)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 500)  (582 500)  LC_2 Logic Functioning bit
 (37 4)  (583 500)  (583 500)  LC_2 Logic Functioning bit
 (38 4)  (584 500)  (584 500)  LC_2 Logic Functioning bit
 (39 4)  (585 500)  (585 500)  LC_2 Logic Functioning bit
 (41 4)  (587 500)  (587 500)  LC_2 Logic Functioning bit
 (43 4)  (589 500)  (589 500)  LC_2 Logic Functioning bit
 (45 4)  (591 500)  (591 500)  LC_2 Logic Functioning bit
 (51 4)  (597 500)  (597 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (568 501)  (568 501)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 501)  (572 501)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 501)  (573 501)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 501)  (574 501)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 501)  (575 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 501)  (576 501)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 501)  (577 501)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 501)  (583 501)  LC_2 Logic Functioning bit
 (39 5)  (585 501)  (585 501)  LC_2 Logic Functioning bit
 (53 5)  (599 501)  (599 501)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (562 502)  (562 502)  routing T_11_31.sp4_v_b_13 <X> T_11_31.lc_trk_g1_5
 (17 6)  (563 502)  (563 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 502)  (564 502)  routing T_11_31.sp4_v_b_13 <X> T_11_31.lc_trk_g1_5
 (26 6)  (572 502)  (572 502)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 502)  (574 502)  routing T_11_31.lc_trk_g2_2 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 502)  (575 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 502)  (578 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 502)  (579 502)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 502)  (580 502)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 502)  (582 502)  LC_3 Logic Functioning bit
 (37 6)  (583 502)  (583 502)  LC_3 Logic Functioning bit
 (38 6)  (584 502)  (584 502)  LC_3 Logic Functioning bit
 (39 6)  (585 502)  (585 502)  LC_3 Logic Functioning bit
 (41 6)  (587 502)  (587 502)  LC_3 Logic Functioning bit
 (43 6)  (589 502)  (589 502)  LC_3 Logic Functioning bit
 (45 6)  (591 502)  (591 502)  LC_3 Logic Functioning bit
 (16 7)  (562 503)  (562 503)  routing T_11_31.sp12_h_r_12 <X> T_11_31.lc_trk_g1_4
 (17 7)  (563 503)  (563 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (564 503)  (564 503)  routing T_11_31.sp4_v_b_13 <X> T_11_31.lc_trk_g1_5
 (22 7)  (568 503)  (568 503)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 503)  (570 503)  routing T_11_31.bot_op_6 <X> T_11_31.lc_trk_g1_6
 (26 7)  (572 503)  (572 503)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 503)  (573 503)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 503)  (574 503)  routing T_11_31.lc_trk_g3_6 <X> T_11_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 503)  (575 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 503)  (576 503)  routing T_11_31.lc_trk_g2_2 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 503)  (577 503)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 503)  (582 503)  LC_3 Logic Functioning bit
 (38 7)  (584 503)  (584 503)  LC_3 Logic Functioning bit
 (48 7)  (594 503)  (594 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (560 504)  (560 504)  routing T_11_31.wire_logic_cluster/lc_0/out <X> T_11_31.lc_trk_g2_0
 (15 8)  (561 504)  (561 504)  routing T_11_31.rgt_op_1 <X> T_11_31.lc_trk_g2_1
 (17 8)  (563 504)  (563 504)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 504)  (564 504)  routing T_11_31.rgt_op_1 <X> T_11_31.lc_trk_g2_1
 (26 8)  (572 504)  (572 504)  routing T_11_31.lc_trk_g2_4 <X> T_11_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 504)  (575 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 504)  (577 504)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 504)  (578 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 504)  (579 504)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 504)  (582 504)  LC_4 Logic Functioning bit
 (37 8)  (583 504)  (583 504)  LC_4 Logic Functioning bit
 (39 8)  (585 504)  (585 504)  LC_4 Logic Functioning bit
 (43 8)  (589 504)  (589 504)  LC_4 Logic Functioning bit
 (45 8)  (591 504)  (591 504)  LC_4 Logic Functioning bit
 (52 8)  (598 504)  (598 504)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (563 505)  (563 505)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 505)  (568 505)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 505)  (570 505)  routing T_11_31.tnl_op_2 <X> T_11_31.lc_trk_g2_2
 (25 9)  (571 505)  (571 505)  routing T_11_31.tnl_op_2 <X> T_11_31.lc_trk_g2_2
 (28 9)  (574 505)  (574 505)  routing T_11_31.lc_trk_g2_4 <X> T_11_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 505)  (575 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 505)  (577 505)  routing T_11_31.lc_trk_g2_7 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 505)  (578 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (582 505)  (582 505)  LC_4 Logic Functioning bit
 (37 9)  (583 505)  (583 505)  LC_4 Logic Functioning bit
 (42 9)  (588 505)  (588 505)  LC_4 Logic Functioning bit
 (43 9)  (589 505)  (589 505)  LC_4 Logic Functioning bit
 (46 9)  (592 505)  (592 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (561 506)  (561 506)  routing T_11_31.sp4_h_l_24 <X> T_11_31.lc_trk_g2_5
 (16 10)  (562 506)  (562 506)  routing T_11_31.sp4_h_l_24 <X> T_11_31.lc_trk_g2_5
 (17 10)  (563 506)  (563 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (564 506)  (564 506)  routing T_11_31.sp4_h_l_24 <X> T_11_31.lc_trk_g2_5
 (22 10)  (568 506)  (568 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 506)  (569 506)  routing T_11_31.sp4_h_r_31 <X> T_11_31.lc_trk_g2_7
 (24 10)  (570 506)  (570 506)  routing T_11_31.sp4_h_r_31 <X> T_11_31.lc_trk_g2_7
 (29 10)  (575 506)  (575 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 506)  (578 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 506)  (580 506)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 506)  (582 506)  LC_5 Logic Functioning bit
 (37 10)  (583 506)  (583 506)  LC_5 Logic Functioning bit
 (38 10)  (584 506)  (584 506)  LC_5 Logic Functioning bit
 (39 10)  (585 506)  (585 506)  LC_5 Logic Functioning bit
 (14 11)  (560 507)  (560 507)  routing T_11_31.sp4_h_l_17 <X> T_11_31.lc_trk_g2_4
 (15 11)  (561 507)  (561 507)  routing T_11_31.sp4_h_l_17 <X> T_11_31.lc_trk_g2_4
 (16 11)  (562 507)  (562 507)  routing T_11_31.sp4_h_l_17 <X> T_11_31.lc_trk_g2_4
 (17 11)  (563 507)  (563 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (567 507)  (567 507)  routing T_11_31.sp4_h_r_31 <X> T_11_31.lc_trk_g2_7
 (28 11)  (574 507)  (574 507)  routing T_11_31.lc_trk_g2_1 <X> T_11_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 507)  (575 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 507)  (576 507)  routing T_11_31.lc_trk_g0_2 <X> T_11_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 507)  (577 507)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 507)  (586 507)  LC_5 Logic Functioning bit
 (41 11)  (587 507)  (587 507)  LC_5 Logic Functioning bit
 (42 11)  (588 507)  (588 507)  LC_5 Logic Functioning bit
 (43 11)  (589 507)  (589 507)  LC_5 Logic Functioning bit
 (4 12)  (550 508)  (550 508)  routing T_11_31.sp4_h_l_44 <X> T_11_31.sp4_v_b_9
 (17 12)  (563 508)  (563 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 508)  (564 508)  routing T_11_31.wire_logic_cluster/lc_1/out <X> T_11_31.lc_trk_g3_1
 (21 12)  (567 508)  (567 508)  routing T_11_31.wire_logic_cluster/lc_3/out <X> T_11_31.lc_trk_g3_3
 (22 12)  (568 508)  (568 508)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (572 508)  (572 508)  routing T_11_31.lc_trk_g3_5 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 508)  (573 508)  routing T_11_31.lc_trk_g1_6 <X> T_11_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 508)  (575 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 508)  (576 508)  routing T_11_31.lc_trk_g1_6 <X> T_11_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 508)  (578 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 508)  (580 508)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 508)  (581 508)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.input_2_6
 (36 12)  (582 508)  (582 508)  LC_6 Logic Functioning bit
 (37 12)  (583 508)  (583 508)  LC_6 Logic Functioning bit
 (38 12)  (584 508)  (584 508)  LC_6 Logic Functioning bit
 (39 12)  (585 508)  (585 508)  LC_6 Logic Functioning bit
 (41 12)  (587 508)  (587 508)  LC_6 Logic Functioning bit
 (42 12)  (588 508)  (588 508)  LC_6 Logic Functioning bit
 (43 12)  (589 508)  (589 508)  LC_6 Logic Functioning bit
 (5 13)  (551 509)  (551 509)  routing T_11_31.sp4_h_l_44 <X> T_11_31.sp4_v_b_9
 (9 13)  (555 509)  (555 509)  routing T_11_31.sp4_v_t_39 <X> T_11_31.sp4_v_b_10
 (10 13)  (556 509)  (556 509)  routing T_11_31.sp4_v_t_39 <X> T_11_31.sp4_v_b_10
 (14 13)  (560 509)  (560 509)  routing T_11_31.tnl_op_0 <X> T_11_31.lc_trk_g3_0
 (15 13)  (561 509)  (561 509)  routing T_11_31.tnl_op_0 <X> T_11_31.lc_trk_g3_0
 (17 13)  (563 509)  (563 509)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (573 509)  (573 509)  routing T_11_31.lc_trk_g3_5 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 509)  (574 509)  routing T_11_31.lc_trk_g3_5 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 509)  (575 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 509)  (576 509)  routing T_11_31.lc_trk_g1_6 <X> T_11_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 509)  (577 509)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 509)  (578 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 509)  (580 509)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.input_2_6
 (36 13)  (582 509)  (582 509)  LC_6 Logic Functioning bit
 (37 13)  (583 509)  (583 509)  LC_6 Logic Functioning bit
 (38 13)  (584 509)  (584 509)  LC_6 Logic Functioning bit
 (39 13)  (585 509)  (585 509)  LC_6 Logic Functioning bit
 (40 13)  (586 509)  (586 509)  LC_6 Logic Functioning bit
 (41 13)  (587 509)  (587 509)  LC_6 Logic Functioning bit
 (42 13)  (588 509)  (588 509)  LC_6 Logic Functioning bit
 (43 13)  (589 509)  (589 509)  LC_6 Logic Functioning bit
 (17 14)  (563 510)  (563 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (572 510)  (572 510)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 510)  (573 510)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 510)  (574 510)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 510)  (575 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 510)  (578 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 510)  (579 510)  routing T_11_31.lc_trk_g2_0 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 510)  (582 510)  LC_7 Logic Functioning bit
 (37 14)  (583 510)  (583 510)  LC_7 Logic Functioning bit
 (38 14)  (584 510)  (584 510)  LC_7 Logic Functioning bit
 (39 14)  (585 510)  (585 510)  LC_7 Logic Functioning bit
 (41 14)  (587 510)  (587 510)  LC_7 Logic Functioning bit
 (42 14)  (588 510)  (588 510)  LC_7 Logic Functioning bit
 (43 14)  (589 510)  (589 510)  LC_7 Logic Functioning bit
 (48 14)  (594 510)  (594 510)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (596 510)  (596 510)  Cascade bit: LH_LC07_inmux02_5

 (9 15)  (555 511)  (555 511)  routing T_11_31.sp4_v_b_10 <X> T_11_31.sp4_v_t_47
 (22 15)  (568 511)  (568 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (573 511)  (573 511)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 511)  (575 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 511)  (576 511)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 511)  (582 511)  LC_7 Logic Functioning bit
 (37 15)  (583 511)  (583 511)  LC_7 Logic Functioning bit
 (38 15)  (584 511)  (584 511)  LC_7 Logic Functioning bit
 (39 15)  (585 511)  (585 511)  LC_7 Logic Functioning bit
 (40 15)  (586 511)  (586 511)  LC_7 Logic Functioning bit
 (41 15)  (587 511)  (587 511)  LC_7 Logic Functioning bit
 (42 15)  (588 511)  (588 511)  LC_7 Logic Functioning bit
 (43 15)  (589 511)  (589 511)  LC_7 Logic Functioning bit


LogicTile_12_31

 (6 0)  (606 496)  (606 496)  routing T_12_31.sp4_h_r_7 <X> T_12_31.sp4_v_b_0
 (15 0)  (615 496)  (615 496)  routing T_12_31.lft_op_1 <X> T_12_31.lc_trk_g0_1
 (17 0)  (617 496)  (617 496)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 496)  (618 496)  routing T_12_31.lft_op_1 <X> T_12_31.lc_trk_g0_1
 (26 0)  (626 496)  (626 496)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 496)  (627 496)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 496)  (628 496)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 496)  (629 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 496)  (630 496)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 496)  (632 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 496)  (634 496)  routing T_12_31.lc_trk_g1_0 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 496)  (636 496)  LC_0 Logic Functioning bit
 (37 0)  (637 496)  (637 496)  LC_0 Logic Functioning bit
 (38 0)  (638 496)  (638 496)  LC_0 Logic Functioning bit
 (39 0)  (639 496)  (639 496)  LC_0 Logic Functioning bit
 (41 0)  (641 496)  (641 496)  LC_0 Logic Functioning bit
 (43 0)  (643 496)  (643 496)  LC_0 Logic Functioning bit
 (45 0)  (645 496)  (645 496)  LC_0 Logic Functioning bit
 (46 0)  (646 496)  (646 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (626 497)  (626 497)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 497)  (629 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 497)  (630 497)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 497)  (636 497)  LC_0 Logic Functioning bit
 (38 1)  (638 497)  (638 497)  LC_0 Logic Functioning bit
 (0 2)  (600 498)  (600 498)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (2 2)  (602 498)  (602 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (622 498)  (622 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 498)  (623 498)  routing T_12_31.sp12_h_l_12 <X> T_12_31.lc_trk_g0_7
 (28 2)  (628 498)  (628 498)  routing T_12_31.lc_trk_g2_4 <X> T_12_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 498)  (629 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 498)  (630 498)  routing T_12_31.lc_trk_g2_4 <X> T_12_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 498)  (632 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 498)  (633 498)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 498)  (634 498)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 498)  (636 498)  LC_1 Logic Functioning bit
 (37 2)  (637 498)  (637 498)  LC_1 Logic Functioning bit
 (38 2)  (638 498)  (638 498)  LC_1 Logic Functioning bit
 (42 2)  (642 498)  (642 498)  LC_1 Logic Functioning bit
 (45 2)  (645 498)  (645 498)  LC_1 Logic Functioning bit
 (48 2)  (648 498)  (648 498)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (653 498)  (653 498)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 499)  (600 499)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (22 3)  (622 499)  (622 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 499)  (623 499)  routing T_12_31.sp4_v_b_22 <X> T_12_31.lc_trk_g0_6
 (24 3)  (624 499)  (624 499)  routing T_12_31.sp4_v_b_22 <X> T_12_31.lc_trk_g0_6
 (26 3)  (626 499)  (626 499)  routing T_12_31.lc_trk_g2_3 <X> T_12_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 499)  (628 499)  routing T_12_31.lc_trk_g2_3 <X> T_12_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 499)  (629 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 499)  (632 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 499)  (636 499)  LC_1 Logic Functioning bit
 (37 3)  (637 499)  (637 499)  LC_1 Logic Functioning bit
 (38 3)  (638 499)  (638 499)  LC_1 Logic Functioning bit
 (39 3)  (639 499)  (639 499)  LC_1 Logic Functioning bit
 (14 4)  (614 500)  (614 500)  routing T_12_31.wire_logic_cluster/lc_0/out <X> T_12_31.lc_trk_g1_0
 (26 4)  (626 500)  (626 500)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 500)  (627 500)  routing T_12_31.lc_trk_g3_2 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 500)  (628 500)  routing T_12_31.lc_trk_g3_2 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 500)  (629 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 500)  (631 500)  routing T_12_31.lc_trk_g2_7 <X> T_12_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 500)  (632 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 500)  (633 500)  routing T_12_31.lc_trk_g2_7 <X> T_12_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 500)  (636 500)  LC_2 Logic Functioning bit
 (38 4)  (638 500)  (638 500)  LC_2 Logic Functioning bit
 (45 4)  (645 500)  (645 500)  LC_2 Logic Functioning bit
 (48 4)  (648 500)  (648 500)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (617 501)  (617 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 501)  (626 501)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 501)  (629 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 501)  (630 501)  routing T_12_31.lc_trk_g3_2 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 501)  (631 501)  routing T_12_31.lc_trk_g2_7 <X> T_12_31.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 501)  (636 501)  LC_2 Logic Functioning bit
 (37 5)  (637 501)  (637 501)  LC_2 Logic Functioning bit
 (38 5)  (638 501)  (638 501)  LC_2 Logic Functioning bit
 (39 5)  (639 501)  (639 501)  LC_2 Logic Functioning bit
 (41 5)  (641 501)  (641 501)  LC_2 Logic Functioning bit
 (43 5)  (643 501)  (643 501)  LC_2 Logic Functioning bit
 (4 8)  (604 504)  (604 504)  routing T_12_31.sp4_h_l_43 <X> T_12_31.sp4_v_b_6
 (22 8)  (622 504)  (622 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (5 9)  (605 505)  (605 505)  routing T_12_31.sp4_h_l_43 <X> T_12_31.sp4_v_b_6
 (14 10)  (614 506)  (614 506)  routing T_12_31.sp4_h_r_36 <X> T_12_31.lc_trk_g2_4
 (21 10)  (621 506)  (621 506)  routing T_12_31.sp12_v_b_7 <X> T_12_31.lc_trk_g2_7
 (22 10)  (622 506)  (622 506)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 506)  (624 506)  routing T_12_31.sp12_v_b_7 <X> T_12_31.lc_trk_g2_7
 (15 11)  (615 507)  (615 507)  routing T_12_31.sp4_h_r_36 <X> T_12_31.lc_trk_g2_4
 (16 11)  (616 507)  (616 507)  routing T_12_31.sp4_h_r_36 <X> T_12_31.lc_trk_g2_4
 (17 11)  (617 507)  (617 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (621 507)  (621 507)  routing T_12_31.sp12_v_b_7 <X> T_12_31.lc_trk_g2_7
 (17 12)  (617 508)  (617 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 508)  (618 508)  routing T_12_31.wire_logic_cluster/lc_1/out <X> T_12_31.lc_trk_g3_1
 (25 12)  (625 508)  (625 508)  routing T_12_31.wire_logic_cluster/lc_2/out <X> T_12_31.lc_trk_g3_2
 (26 12)  (626 508)  (626 508)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 508)  (629 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 508)  (630 508)  routing T_12_31.lc_trk_g0_7 <X> T_12_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 508)  (631 508)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 508)  (632 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 508)  (633 508)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 508)  (634 508)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 508)  (636 508)  LC_6 Logic Functioning bit
 (37 12)  (637 508)  (637 508)  LC_6 Logic Functioning bit
 (38 12)  (638 508)  (638 508)  LC_6 Logic Functioning bit
 (39 12)  (639 508)  (639 508)  LC_6 Logic Functioning bit
 (41 12)  (641 508)  (641 508)  LC_6 Logic Functioning bit
 (43 12)  (643 508)  (643 508)  LC_6 Logic Functioning bit
 (45 12)  (645 508)  (645 508)  LC_6 Logic Functioning bit
 (48 12)  (648 508)  (648 508)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (608 509)  (608 509)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_10
 (9 13)  (609 509)  (609 509)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_10
 (10 13)  (610 509)  (610 509)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_10
 (22 13)  (622 509)  (622 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 509)  (626 509)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 509)  (629 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 509)  (630 509)  routing T_12_31.lc_trk_g0_7 <X> T_12_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 509)  (631 509)  routing T_12_31.lc_trk_g3_6 <X> T_12_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 509)  (636 509)  LC_6 Logic Functioning bit
 (38 13)  (638 509)  (638 509)  LC_6 Logic Functioning bit
 (51 13)  (651 509)  (651 509)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (625 510)  (625 510)  routing T_12_31.wire_logic_cluster/lc_6/out <X> T_12_31.lc_trk_g3_6
 (22 15)  (622 511)  (622 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_31

 (8 1)  (662 497)  (662 497)  routing T_13_31.sp4_h_l_36 <X> T_13_31.sp4_v_b_1
 (9 1)  (663 497)  (663 497)  routing T_13_31.sp4_h_l_36 <X> T_13_31.sp4_v_b_1
 (0 2)  (654 498)  (654 498)  routing T_13_31.glb_netwk_3 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (2 2)  (656 498)  (656 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 498)  (681 498)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 498)  (682 498)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 498)  (683 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 498)  (685 498)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 498)  (686 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 498)  (687 498)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 498)  (690 498)  LC_1 Logic Functioning bit
 (38 2)  (692 498)  (692 498)  LC_1 Logic Functioning bit
 (45 2)  (699 498)  (699 498)  LC_1 Logic Functioning bit
 (46 2)  (700 498)  (700 498)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 499)  (654 499)  routing T_13_31.glb_netwk_3 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (26 3)  (680 499)  (680 499)  routing T_13_31.lc_trk_g1_2 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 499)  (681 499)  routing T_13_31.lc_trk_g1_2 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 499)  (683 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 499)  (690 499)  LC_1 Logic Functioning bit
 (37 3)  (691 499)  (691 499)  LC_1 Logic Functioning bit
 (38 3)  (692 499)  (692 499)  LC_1 Logic Functioning bit
 (39 3)  (693 499)  (693 499)  LC_1 Logic Functioning bit
 (41 3)  (695 499)  (695 499)  LC_1 Logic Functioning bit
 (43 3)  (697 499)  (697 499)  LC_1 Logic Functioning bit
 (52 3)  (706 499)  (706 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 5)  (676 501)  (676 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 501)  (677 501)  routing T_13_31.sp4_v_b_18 <X> T_13_31.lc_trk_g1_2
 (24 5)  (678 501)  (678 501)  routing T_13_31.sp4_v_b_18 <X> T_13_31.lc_trk_g1_2
 (10 6)  (664 502)  (664 502)  routing T_13_31.sp4_v_b_11 <X> T_13_31.sp4_h_l_41
 (12 6)  (666 502)  (666 502)  routing T_13_31.sp4_v_b_5 <X> T_13_31.sp4_h_l_40
 (8 9)  (662 505)  (662 505)  routing T_13_31.sp4_h_l_36 <X> T_13_31.sp4_v_b_7
 (9 9)  (663 505)  (663 505)  routing T_13_31.sp4_h_l_36 <X> T_13_31.sp4_v_b_7
 (10 9)  (664 505)  (664 505)  routing T_13_31.sp4_h_l_36 <X> T_13_31.sp4_v_b_7
 (14 10)  (668 506)  (668 506)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g2_4
 (14 11)  (668 507)  (668 507)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g2_4
 (15 11)  (669 507)  (669 507)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g2_4
 (16 11)  (670 507)  (670 507)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g2_4
 (17 11)  (671 507)  (671 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (671 508)  (671 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 508)  (672 508)  routing T_13_31.wire_logic_cluster/lc_1/out <X> T_13_31.lc_trk_g3_1
 (4 15)  (658 511)  (658 511)  routing T_13_31.sp4_v_b_4 <X> T_13_31.sp4_h_l_44


LogicTile_14_31

 (13 7)  (721 503)  (721 503)  routing T_14_31.sp4_v_b_0 <X> T_14_31.sp4_h_l_40


IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (28 0)  (46 480)  (46 480)  routing T_1_30.lc_trk_g2_3 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 480)  (47 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 480)  (50 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 480)  (54 480)  LC_0 Logic Functioning bit
 (41 0)  (59 480)  (59 480)  LC_0 Logic Functioning bit
 (44 0)  (62 480)  (62 480)  LC_0 Logic Functioning bit
 (22 1)  (40 481)  (40 481)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (42 481)  (42 481)  routing T_1_30.top_op_2 <X> T_1_30.lc_trk_g0_2
 (25 1)  (43 481)  (43 481)  routing T_1_30.top_op_2 <X> T_1_30.lc_trk_g0_2
 (26 1)  (44 481)  (44 481)  routing T_1_30.lc_trk_g0_2 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 481)  (47 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 481)  (48 481)  routing T_1_30.lc_trk_g2_3 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (39 1)  (57 481)  (57 481)  LC_0 Logic Functioning bit
 (42 1)  (60 481)  (60 481)  LC_0 Logic Functioning bit
 (50 1)  (68 481)  (68 481)  Carry_In_Mux bit 

 (15 2)  (33 482)  (33 482)  routing T_1_30.top_op_5 <X> T_1_30.lc_trk_g0_5
 (17 2)  (35 482)  (35 482)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (40 482)  (40 482)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 482)  (42 482)  routing T_1_30.top_op_7 <X> T_1_30.lc_trk_g0_7
 (26 2)  (44 482)  (44 482)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 482)  (45 482)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 482)  (47 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 482)  (48 482)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 482)  (50 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 482)  (54 482)  LC_1 Logic Functioning bit
 (41 2)  (59 482)  (59 482)  LC_1 Logic Functioning bit
 (44 2)  (62 482)  (62 482)  LC_1 Logic Functioning bit
 (18 3)  (36 483)  (36 483)  routing T_1_30.top_op_5 <X> T_1_30.lc_trk_g0_5
 (21 3)  (39 483)  (39 483)  routing T_1_30.top_op_7 <X> T_1_30.lc_trk_g0_7
 (22 3)  (40 483)  (40 483)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 483)  (42 483)  routing T_1_30.top_op_6 <X> T_1_30.lc_trk_g0_6
 (25 3)  (43 483)  (43 483)  routing T_1_30.top_op_6 <X> T_1_30.lc_trk_g0_6
 (26 3)  (44 483)  (44 483)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 483)  (45 483)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 483)  (46 483)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 483)  (47 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 483)  (48 483)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (39 3)  (57 483)  (57 483)  LC_1 Logic Functioning bit
 (42 3)  (60 483)  (60 483)  LC_1 Logic Functioning bit
 (51 3)  (69 483)  (69 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (47 484)  (47 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 484)  (48 484)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 484)  (50 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 484)  (54 484)  LC_2 Logic Functioning bit
 (41 4)  (59 484)  (59 484)  LC_2 Logic Functioning bit
 (44 4)  (62 484)  (62 484)  LC_2 Logic Functioning bit
 (26 5)  (44 485)  (44 485)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 485)  (45 485)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 485)  (46 485)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 485)  (47 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (39 5)  (57 485)  (57 485)  LC_2 Logic Functioning bit
 (42 5)  (60 485)  (60 485)  LC_2 Logic Functioning bit
 (22 6)  (40 486)  (40 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (44 486)  (44 486)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 486)  (45 486)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 486)  (46 486)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 486)  (47 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 486)  (48 486)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 486)  (50 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 486)  (54 486)  LC_3 Logic Functioning bit
 (41 6)  (59 486)  (59 486)  LC_3 Logic Functioning bit
 (44 6)  (62 486)  (62 486)  LC_3 Logic Functioning bit
 (21 7)  (39 487)  (39 487)  routing T_1_30.sp4_r_v_b_31 <X> T_1_30.lc_trk_g1_7
 (26 7)  (44 487)  (44 487)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 487)  (45 487)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 487)  (46 487)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 487)  (47 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 487)  (48 487)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (39 7)  (57 487)  (57 487)  LC_3 Logic Functioning bit
 (42 7)  (60 487)  (60 487)  LC_3 Logic Functioning bit
 (3 8)  (21 488)  (21 488)  routing T_1_30.sp12_h_r_1 <X> T_1_30.sp12_v_b_1
 (21 8)  (39 488)  (39 488)  routing T_1_30.rgt_op_3 <X> T_1_30.lc_trk_g2_3
 (22 8)  (40 488)  (40 488)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 488)  (42 488)  routing T_1_30.rgt_op_3 <X> T_1_30.lc_trk_g2_3
 (27 8)  (45 488)  (45 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 488)  (46 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 488)  (47 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 488)  (48 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 488)  (50 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 488)  (54 488)  LC_4 Logic Functioning bit
 (41 8)  (59 488)  (59 488)  LC_4 Logic Functioning bit
 (44 8)  (62 488)  (62 488)  LC_4 Logic Functioning bit
 (3 9)  (21 489)  (21 489)  routing T_1_30.sp12_h_r_1 <X> T_1_30.sp12_v_b_1
 (26 9)  (44 489)  (44 489)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 489)  (45 489)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 489)  (46 489)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 489)  (47 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (39 9)  (57 489)  (57 489)  LC_4 Logic Functioning bit
 (42 9)  (60 489)  (60 489)  LC_4 Logic Functioning bit
 (25 10)  (43 490)  (43 490)  routing T_1_30.rgt_op_6 <X> T_1_30.lc_trk_g2_6
 (26 10)  (44 490)  (44 490)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 490)  (46 490)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 490)  (47 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 490)  (48 490)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 490)  (50 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 490)  (54 490)  LC_5 Logic Functioning bit
 (41 10)  (59 490)  (59 490)  LC_5 Logic Functioning bit
 (44 10)  (62 490)  (62 490)  LC_5 Logic Functioning bit
 (22 11)  (40 491)  (40 491)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 491)  (42 491)  routing T_1_30.rgt_op_6 <X> T_1_30.lc_trk_g2_6
 (26 11)  (44 491)  (44 491)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 491)  (45 491)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 491)  (46 491)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 491)  (47 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 491)  (48 491)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (39 11)  (57 491)  (57 491)  LC_5 Logic Functioning bit
 (42 11)  (60 491)  (60 491)  LC_5 Logic Functioning bit
 (6 12)  (24 492)  (24 492)  routing T_1_30.sp4_v_t_43 <X> T_1_30.sp4_v_b_9
 (14 12)  (32 492)  (32 492)  routing T_1_30.rgt_op_0 <X> T_1_30.lc_trk_g3_0
 (22 12)  (40 492)  (40 492)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 492)  (42 492)  routing T_1_30.tnr_op_3 <X> T_1_30.lc_trk_g3_3
 (26 12)  (44 492)  (44 492)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 492)  (45 492)  routing T_1_30.lc_trk_g3_0 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 492)  (46 492)  routing T_1_30.lc_trk_g3_0 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 492)  (47 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 492)  (50 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 492)  (54 492)  LC_6 Logic Functioning bit
 (41 12)  (59 492)  (59 492)  LC_6 Logic Functioning bit
 (44 12)  (62 492)  (62 492)  LC_6 Logic Functioning bit
 (5 13)  (23 493)  (23 493)  routing T_1_30.sp4_v_t_43 <X> T_1_30.sp4_v_b_9
 (15 13)  (33 493)  (33 493)  routing T_1_30.rgt_op_0 <X> T_1_30.lc_trk_g3_0
 (17 13)  (35 493)  (35 493)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (44 493)  (44 493)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 493)  (47 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (39 13)  (57 493)  (57 493)  LC_6 Logic Functioning bit
 (42 13)  (60 493)  (60 493)  LC_6 Logic Functioning bit
 (14 14)  (32 494)  (32 494)  routing T_1_30.rgt_op_4 <X> T_1_30.lc_trk_g3_4
 (21 14)  (39 494)  (39 494)  routing T_1_30.rgt_op_7 <X> T_1_30.lc_trk_g3_7
 (22 14)  (40 494)  (40 494)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 494)  (42 494)  routing T_1_30.rgt_op_7 <X> T_1_30.lc_trk_g3_7
 (25 14)  (43 494)  (43 494)  routing T_1_30.sp4_h_r_38 <X> T_1_30.lc_trk_g3_6
 (29 14)  (47 494)  (47 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 494)  (48 494)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 494)  (50 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (53 494)  (53 494)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.input_2_7
 (36 14)  (54 494)  (54 494)  LC_7 Logic Functioning bit
 (41 14)  (59 494)  (59 494)  LC_7 Logic Functioning bit
 (15 15)  (33 495)  (33 495)  routing T_1_30.rgt_op_4 <X> T_1_30.lc_trk_g3_4
 (17 15)  (35 495)  (35 495)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (37 495)  (37 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (40 495)  (40 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (41 495)  (41 495)  routing T_1_30.sp4_h_r_38 <X> T_1_30.lc_trk_g3_6
 (24 15)  (42 495)  (42 495)  routing T_1_30.sp4_h_r_38 <X> T_1_30.lc_trk_g3_6
 (30 15)  (48 495)  (48 495)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 495)  (50 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (53 495)  (53 495)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.input_2_7
 (38 15)  (56 495)  (56 495)  LC_7 Logic Functioning bit
 (43 15)  (61 495)  (61 495)  LC_7 Logic Functioning bit


LogicTile_2_30

 (14 0)  (86 480)  (86 480)  routing T_2_30.lft_op_0 <X> T_2_30.lc_trk_g0_0
 (17 0)  (89 480)  (89 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (93 480)  (93 480)  routing T_2_30.wire_logic_cluster/lc_3/out <X> T_2_30.lc_trk_g0_3
 (22 0)  (94 480)  (94 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (99 480)  (99 480)  routing T_2_30.lc_trk_g3_0 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 480)  (100 480)  routing T_2_30.lc_trk_g3_0 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 480)  (101 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 480)  (103 480)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 480)  (104 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 480)  (106 480)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 480)  (108 480)  LC_0 Logic Functioning bit
 (37 0)  (109 480)  (109 480)  LC_0 Logic Functioning bit
 (38 0)  (110 480)  (110 480)  LC_0 Logic Functioning bit
 (39 0)  (111 480)  (111 480)  LC_0 Logic Functioning bit
 (41 0)  (113 480)  (113 480)  LC_0 Logic Functioning bit
 (43 0)  (115 480)  (115 480)  LC_0 Logic Functioning bit
 (45 0)  (117 480)  (117 480)  LC_0 Logic Functioning bit
 (15 1)  (87 481)  (87 481)  routing T_2_30.lft_op_0 <X> T_2_30.lc_trk_g0_0
 (17 1)  (89 481)  (89 481)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (28 1)  (100 481)  (100 481)  routing T_2_30.lc_trk_g2_0 <X> T_2_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 481)  (101 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 481)  (103 481)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 481)  (108 481)  LC_0 Logic Functioning bit
 (37 1)  (109 481)  (109 481)  LC_0 Logic Functioning bit
 (38 1)  (110 481)  (110 481)  LC_0 Logic Functioning bit
 (39 1)  (111 481)  (111 481)  LC_0 Logic Functioning bit
 (53 1)  (125 481)  (125 481)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 482)  (72 482)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (74 482)  (74 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 482)  (86 482)  routing T_2_30.lft_op_4 <X> T_2_30.lc_trk_g0_4
 (15 2)  (87 482)  (87 482)  routing T_2_30.lft_op_5 <X> T_2_30.lc_trk_g0_5
 (17 2)  (89 482)  (89 482)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 482)  (90 482)  routing T_2_30.lft_op_5 <X> T_2_30.lc_trk_g0_5
 (22 2)  (94 482)  (94 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 482)  (95 482)  routing T_2_30.sp4_v_b_23 <X> T_2_30.lc_trk_g0_7
 (24 2)  (96 482)  (96 482)  routing T_2_30.sp4_v_b_23 <X> T_2_30.lc_trk_g0_7
 (27 2)  (99 482)  (99 482)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 482)  (100 482)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 482)  (101 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 482)  (102 482)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 482)  (103 482)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 482)  (104 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 482)  (105 482)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 482)  (106 482)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 482)  (110 482)  LC_1 Logic Functioning bit
 (45 2)  (117 482)  (117 482)  LC_1 Logic Functioning bit
 (0 3)  (72 483)  (72 483)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (15 3)  (87 483)  (87 483)  routing T_2_30.lft_op_4 <X> T_2_30.lc_trk_g0_4
 (17 3)  (89 483)  (89 483)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (99 483)  (99 483)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 483)  (101 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 483)  (103 483)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 483)  (104 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (105 483)  (105 483)  routing T_2_30.lc_trk_g2_1 <X> T_2_30.input_2_1
 (51 3)  (123 483)  (123 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (88 484)  (88 484)  routing T_2_30.sp12_h_l_14 <X> T_2_30.lc_trk_g1_1
 (17 4)  (89 484)  (89 484)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (93 484)  (93 484)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g1_3
 (22 4)  (94 484)  (94 484)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 484)  (96 484)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g1_3
 (26 4)  (98 484)  (98 484)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 484)  (101 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 484)  (103 484)  routing T_2_30.lc_trk_g0_7 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 484)  (104 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (110 484)  (110 484)  LC_2 Logic Functioning bit
 (39 4)  (111 484)  (111 484)  LC_2 Logic Functioning bit
 (42 4)  (114 484)  (114 484)  LC_2 Logic Functioning bit
 (43 4)  (115 484)  (115 484)  LC_2 Logic Functioning bit
 (14 5)  (86 485)  (86 485)  routing T_2_30.top_op_0 <X> T_2_30.lc_trk_g1_0
 (15 5)  (87 485)  (87 485)  routing T_2_30.top_op_0 <X> T_2_30.lc_trk_g1_0
 (17 5)  (89 485)  (89 485)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (90 485)  (90 485)  routing T_2_30.sp12_h_l_14 <X> T_2_30.lc_trk_g1_1
 (26 5)  (98 485)  (98 485)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 485)  (100 485)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 485)  (101 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 485)  (103 485)  routing T_2_30.lc_trk_g0_7 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 485)  (104 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 485)  (106 485)  routing T_2_30.lc_trk_g1_1 <X> T_2_30.input_2_2
 (36 5)  (108 485)  (108 485)  LC_2 Logic Functioning bit
 (37 5)  (109 485)  (109 485)  LC_2 Logic Functioning bit
 (40 5)  (112 485)  (112 485)  LC_2 Logic Functioning bit
 (41 5)  (113 485)  (113 485)  LC_2 Logic Functioning bit
 (48 5)  (120 485)  (120 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (77 486)  (77 486)  routing T_2_30.sp4_v_t_38 <X> T_2_30.sp4_h_l_38
 (14 6)  (86 486)  (86 486)  routing T_2_30.wire_logic_cluster/lc_4/out <X> T_2_30.lc_trk_g1_4
 (21 6)  (93 486)  (93 486)  routing T_2_30.wire_logic_cluster/lc_7/out <X> T_2_30.lc_trk_g1_7
 (22 6)  (94 486)  (94 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 486)  (97 486)  routing T_2_30.lft_op_6 <X> T_2_30.lc_trk_g1_6
 (29 6)  (101 486)  (101 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 486)  (104 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 486)  (105 486)  routing T_2_30.lc_trk_g2_0 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 486)  (108 486)  LC_3 Logic Functioning bit
 (38 6)  (110 486)  (110 486)  LC_3 Logic Functioning bit
 (41 6)  (113 486)  (113 486)  LC_3 Logic Functioning bit
 (43 6)  (115 486)  (115 486)  LC_3 Logic Functioning bit
 (45 6)  (117 486)  (117 486)  LC_3 Logic Functioning bit
 (6 7)  (78 487)  (78 487)  routing T_2_30.sp4_v_t_38 <X> T_2_30.sp4_h_l_38
 (17 7)  (89 487)  (89 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 487)  (94 487)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (96 487)  (96 487)  routing T_2_30.lft_op_6 <X> T_2_30.lc_trk_g1_6
 (26 7)  (98 487)  (98 487)  routing T_2_30.lc_trk_g0_3 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 487)  (101 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (109 487)  (109 487)  LC_3 Logic Functioning bit
 (39 7)  (111 487)  (111 487)  LC_3 Logic Functioning bit
 (41 7)  (113 487)  (113 487)  LC_3 Logic Functioning bit
 (43 7)  (115 487)  (115 487)  LC_3 Logic Functioning bit
 (53 7)  (125 487)  (125 487)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (86 488)  (86 488)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g2_0
 (17 8)  (89 488)  (89 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 488)  (90 488)  routing T_2_30.wire_logic_cluster/lc_1/out <X> T_2_30.lc_trk_g2_1
 (26 8)  (98 488)  (98 488)  routing T_2_30.lc_trk_g0_4 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 488)  (99 488)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 488)  (100 488)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 488)  (101 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 488)  (102 488)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 488)  (103 488)  routing T_2_30.lc_trk_g1_4 <X> T_2_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 488)  (104 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 488)  (106 488)  routing T_2_30.lc_trk_g1_4 <X> T_2_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 488)  (108 488)  LC_4 Logic Functioning bit
 (38 8)  (110 488)  (110 488)  LC_4 Logic Functioning bit
 (45 8)  (117 488)  (117 488)  LC_4 Logic Functioning bit
 (10 9)  (82 489)  (82 489)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_b_7
 (14 9)  (86 489)  (86 489)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g2_0
 (16 9)  (88 489)  (88 489)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g2_0
 (17 9)  (89 489)  (89 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (29 9)  (101 489)  (101 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 489)  (108 489)  LC_4 Logic Functioning bit
 (37 9)  (109 489)  (109 489)  LC_4 Logic Functioning bit
 (38 9)  (110 489)  (110 489)  LC_4 Logic Functioning bit
 (39 9)  (111 489)  (111 489)  LC_4 Logic Functioning bit
 (40 9)  (112 489)  (112 489)  LC_4 Logic Functioning bit
 (42 9)  (114 489)  (114 489)  LC_4 Logic Functioning bit
 (27 10)  (99 490)  (99 490)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 490)  (100 490)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 490)  (101 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 490)  (102 490)  routing T_2_30.lc_trk_g3_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 490)  (103 490)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 490)  (104 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 490)  (105 490)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 490)  (106 490)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 490)  (112 490)  LC_5 Logic Functioning bit
 (22 11)  (94 491)  (94 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 491)  (97 491)  routing T_2_30.sp4_r_v_b_38 <X> T_2_30.lc_trk_g2_6
 (27 11)  (99 491)  (99 491)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 491)  (101 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 491)  (103 491)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 491)  (104 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (105 491)  (105 491)  routing T_2_30.lc_trk_g2_1 <X> T_2_30.input_2_5
 (39 11)  (111 491)  (111 491)  LC_5 Logic Functioning bit
 (40 11)  (112 491)  (112 491)  LC_5 Logic Functioning bit
 (14 12)  (86 492)  (86 492)  routing T_2_30.wire_logic_cluster/lc_0/out <X> T_2_30.lc_trk_g3_0
 (27 12)  (99 492)  (99 492)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 492)  (100 492)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 492)  (101 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 492)  (102 492)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 492)  (103 492)  routing T_2_30.lc_trk_g0_5 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 492)  (104 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 492)  (108 492)  LC_6 Logic Functioning bit
 (37 12)  (109 492)  (109 492)  LC_6 Logic Functioning bit
 (38 12)  (110 492)  (110 492)  LC_6 Logic Functioning bit
 (39 12)  (111 492)  (111 492)  LC_6 Logic Functioning bit
 (41 12)  (113 492)  (113 492)  LC_6 Logic Functioning bit
 (43 12)  (115 492)  (115 492)  LC_6 Logic Functioning bit
 (45 12)  (117 492)  (117 492)  LC_6 Logic Functioning bit
 (13 13)  (85 493)  (85 493)  routing T_2_30.sp4_v_t_43 <X> T_2_30.sp4_h_r_11
 (17 13)  (89 493)  (89 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (100 493)  (100 493)  routing T_2_30.lc_trk_g2_0 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 493)  (101 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 493)  (102 493)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 493)  (108 493)  LC_6 Logic Functioning bit
 (38 13)  (110 493)  (110 493)  LC_6 Logic Functioning bit
 (15 14)  (87 494)  (87 494)  routing T_2_30.sp4_v_t_32 <X> T_2_30.lc_trk_g3_5
 (16 14)  (88 494)  (88 494)  routing T_2_30.sp4_v_t_32 <X> T_2_30.lc_trk_g3_5
 (17 14)  (89 494)  (89 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (93 494)  (93 494)  routing T_2_30.sp4_v_t_26 <X> T_2_30.lc_trk_g3_7
 (22 14)  (94 494)  (94 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (95 494)  (95 494)  routing T_2_30.sp4_v_t_26 <X> T_2_30.lc_trk_g3_7
 (25 14)  (97 494)  (97 494)  routing T_2_30.wire_logic_cluster/lc_6/out <X> T_2_30.lc_trk_g3_6
 (26 14)  (98 494)  (98 494)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 494)  (99 494)  routing T_2_30.lc_trk_g1_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 494)  (101 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 494)  (102 494)  routing T_2_30.lc_trk_g1_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 494)  (104 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 494)  (106 494)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 494)  (108 494)  LC_7 Logic Functioning bit
 (37 14)  (109 494)  (109 494)  LC_7 Logic Functioning bit
 (38 14)  (110 494)  (110 494)  LC_7 Logic Functioning bit
 (39 14)  (111 494)  (111 494)  LC_7 Logic Functioning bit
 (41 14)  (113 494)  (113 494)  LC_7 Logic Functioning bit
 (43 14)  (115 494)  (115 494)  LC_7 Logic Functioning bit
 (45 14)  (117 494)  (117 494)  LC_7 Logic Functioning bit
 (16 15)  (88 495)  (88 495)  routing T_2_30.sp12_v_b_12 <X> T_2_30.lc_trk_g3_4
 (17 15)  (89 495)  (89 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (93 495)  (93 495)  routing T_2_30.sp4_v_t_26 <X> T_2_30.lc_trk_g3_7
 (22 15)  (94 495)  (94 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (99 495)  (99 495)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 495)  (100 495)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 495)  (101 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 495)  (102 495)  routing T_2_30.lc_trk_g1_7 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 495)  (103 495)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 495)  (108 495)  LC_7 Logic Functioning bit
 (38 15)  (110 495)  (110 495)  LC_7 Logic Functioning bit


LogicTile_3_30

 (5 0)  (131 480)  (131 480)  routing T_3_30.sp4_v_b_6 <X> T_3_30.sp4_h_r_0
 (6 0)  (132 480)  (132 480)  routing T_3_30.sp4_h_r_7 <X> T_3_30.sp4_v_b_0
 (8 0)  (134 480)  (134 480)  routing T_3_30.sp4_v_b_1 <X> T_3_30.sp4_h_r_1
 (9 0)  (135 480)  (135 480)  routing T_3_30.sp4_v_b_1 <X> T_3_30.sp4_h_r_1
 (17 0)  (143 480)  (143 480)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (144 480)  (144 480)  routing T_3_30.wire_logic_cluster/lc_1/out <X> T_3_30.lc_trk_g0_1
 (27 0)  (153 480)  (153 480)  routing T_3_30.lc_trk_g1_0 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 480)  (155 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 480)  (157 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 480)  (158 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 480)  (159 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 480)  (160 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 480)  (162 480)  LC_0 Logic Functioning bit
 (38 0)  (164 480)  (164 480)  LC_0 Logic Functioning bit
 (45 0)  (171 480)  (171 480)  LC_0 Logic Functioning bit
 (46 0)  (172 480)  (172 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (130 481)  (130 481)  routing T_3_30.sp4_v_b_6 <X> T_3_30.sp4_h_r_0
 (6 1)  (132 481)  (132 481)  routing T_3_30.sp4_v_b_6 <X> T_3_30.sp4_h_r_0
 (15 1)  (141 481)  (141 481)  routing T_3_30.sp4_v_t_5 <X> T_3_30.lc_trk_g0_0
 (16 1)  (142 481)  (142 481)  routing T_3_30.sp4_v_t_5 <X> T_3_30.lc_trk_g0_0
 (17 1)  (143 481)  (143 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (28 1)  (154 481)  (154 481)  routing T_3_30.lc_trk_g2_0 <X> T_3_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 481)  (155 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 481)  (157 481)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 481)  (162 481)  LC_0 Logic Functioning bit
 (37 1)  (163 481)  (163 481)  LC_0 Logic Functioning bit
 (38 1)  (164 481)  (164 481)  LC_0 Logic Functioning bit
 (39 1)  (165 481)  (165 481)  LC_0 Logic Functioning bit
 (41 1)  (167 481)  (167 481)  LC_0 Logic Functioning bit
 (43 1)  (169 481)  (169 481)  LC_0 Logic Functioning bit
 (0 2)  (126 482)  (126 482)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (2 2)  (128 482)  (128 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 482)  (130 482)  routing T_3_30.sp4_h_r_6 <X> T_3_30.sp4_v_t_37
 (6 2)  (132 482)  (132 482)  routing T_3_30.sp4_h_r_6 <X> T_3_30.sp4_v_t_37
 (29 2)  (155 482)  (155 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 482)  (158 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 482)  (159 482)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 482)  (160 482)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 482)  (162 482)  LC_1 Logic Functioning bit
 (38 2)  (164 482)  (164 482)  LC_1 Logic Functioning bit
 (39 2)  (165 482)  (165 482)  LC_1 Logic Functioning bit
 (41 2)  (167 482)  (167 482)  LC_1 Logic Functioning bit
 (43 2)  (169 482)  (169 482)  LC_1 Logic Functioning bit
 (45 2)  (171 482)  (171 482)  LC_1 Logic Functioning bit
 (0 3)  (126 483)  (126 483)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (5 3)  (131 483)  (131 483)  routing T_3_30.sp4_h_r_6 <X> T_3_30.sp4_v_t_37
 (29 3)  (155 483)  (155 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 483)  (158 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (159 483)  (159 483)  routing T_3_30.lc_trk_g2_3 <X> T_3_30.input_2_1
 (35 3)  (161 483)  (161 483)  routing T_3_30.lc_trk_g2_3 <X> T_3_30.input_2_1
 (37 3)  (163 483)  (163 483)  LC_1 Logic Functioning bit
 (39 3)  (165 483)  (165 483)  LC_1 Logic Functioning bit
 (42 3)  (168 483)  (168 483)  LC_1 Logic Functioning bit
 (52 3)  (178 483)  (178 483)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (140 484)  (140 484)  routing T_3_30.wire_logic_cluster/lc_0/out <X> T_3_30.lc_trk_g1_0
 (28 4)  (154 484)  (154 484)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 484)  (155 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 484)  (156 484)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 484)  (158 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 484)  (159 484)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 484)  (160 484)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 484)  (162 484)  LC_2 Logic Functioning bit
 (37 4)  (163 484)  (163 484)  LC_2 Logic Functioning bit
 (38 4)  (164 484)  (164 484)  LC_2 Logic Functioning bit
 (39 4)  (165 484)  (165 484)  LC_2 Logic Functioning bit
 (41 4)  (167 484)  (167 484)  LC_2 Logic Functioning bit
 (43 4)  (169 484)  (169 484)  LC_2 Logic Functioning bit
 (45 4)  (171 484)  (171 484)  LC_2 Logic Functioning bit
 (47 4)  (173 484)  (173 484)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (143 485)  (143 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (154 485)  (154 485)  routing T_3_30.lc_trk_g2_0 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 485)  (155 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 485)  (156 485)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 485)  (157 485)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 485)  (162 485)  LC_2 Logic Functioning bit
 (38 5)  (164 485)  (164 485)  LC_2 Logic Functioning bit
 (46 5)  (172 485)  (172 485)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (141 486)  (141 486)  routing T_3_30.sp4_h_r_5 <X> T_3_30.lc_trk_g1_5
 (16 6)  (142 486)  (142 486)  routing T_3_30.sp4_h_r_5 <X> T_3_30.lc_trk_g1_5
 (17 6)  (143 486)  (143 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (151 486)  (151 486)  routing T_3_30.sp4_v_b_6 <X> T_3_30.lc_trk_g1_6
 (18 7)  (144 487)  (144 487)  routing T_3_30.sp4_h_r_5 <X> T_3_30.lc_trk_g1_5
 (22 7)  (148 487)  (148 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (149 487)  (149 487)  routing T_3_30.sp4_v_b_6 <X> T_3_30.lc_trk_g1_6
 (22 8)  (148 488)  (148 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (10 9)  (136 489)  (136 489)  routing T_3_30.sp4_h_r_2 <X> T_3_30.sp4_v_b_7
 (12 9)  (138 489)  (138 489)  routing T_3_30.sp4_h_r_8 <X> T_3_30.sp4_v_b_8
 (14 9)  (140 489)  (140 489)  routing T_3_30.sp4_r_v_b_32 <X> T_3_30.lc_trk_g2_0
 (17 9)  (143 489)  (143 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (147 489)  (147 489)  routing T_3_30.sp4_r_v_b_35 <X> T_3_30.lc_trk_g2_3
 (17 10)  (143 490)  (143 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 490)  (144 490)  routing T_3_30.wire_logic_cluster/lc_5/out <X> T_3_30.lc_trk_g2_5
 (21 10)  (147 490)  (147 490)  routing T_3_30.rgt_op_7 <X> T_3_30.lc_trk_g2_7
 (22 10)  (148 490)  (148 490)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 490)  (150 490)  routing T_3_30.rgt_op_7 <X> T_3_30.lc_trk_g2_7
 (25 10)  (151 490)  (151 490)  routing T_3_30.sp4_h_r_46 <X> T_3_30.lc_trk_g2_6
 (26 10)  (152 490)  (152 490)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 490)  (154 490)  routing T_3_30.lc_trk_g2_0 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 490)  (155 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 490)  (157 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 490)  (158 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 490)  (159 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 490)  (162 490)  LC_5 Logic Functioning bit
 (38 10)  (164 490)  (164 490)  LC_5 Logic Functioning bit
 (45 10)  (171 490)  (171 490)  LC_5 Logic Functioning bit
 (46 10)  (172 490)  (172 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (177 490)  (177 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (148 491)  (148 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (149 491)  (149 491)  routing T_3_30.sp4_h_r_46 <X> T_3_30.lc_trk_g2_6
 (24 11)  (150 491)  (150 491)  routing T_3_30.sp4_h_r_46 <X> T_3_30.lc_trk_g2_6
 (25 11)  (151 491)  (151 491)  routing T_3_30.sp4_h_r_46 <X> T_3_30.lc_trk_g2_6
 (28 11)  (154 491)  (154 491)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 491)  (155 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 491)  (157 491)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 491)  (162 491)  LC_5 Logic Functioning bit
 (37 11)  (163 491)  (163 491)  LC_5 Logic Functioning bit
 (38 11)  (164 491)  (164 491)  LC_5 Logic Functioning bit
 (39 11)  (165 491)  (165 491)  LC_5 Logic Functioning bit
 (40 11)  (166 491)  (166 491)  LC_5 Logic Functioning bit
 (42 11)  (168 491)  (168 491)  LC_5 Logic Functioning bit
 (5 12)  (131 492)  (131 492)  routing T_3_30.sp4_v_b_3 <X> T_3_30.sp4_h_r_9
 (6 12)  (132 492)  (132 492)  routing T_3_30.sp4_h_r_4 <X> T_3_30.sp4_v_b_9
 (8 12)  (134 492)  (134 492)  routing T_3_30.sp4_v_b_4 <X> T_3_30.sp4_h_r_10
 (9 12)  (135 492)  (135 492)  routing T_3_30.sp4_v_b_4 <X> T_3_30.sp4_h_r_10
 (10 12)  (136 492)  (136 492)  routing T_3_30.sp4_v_b_4 <X> T_3_30.sp4_h_r_10
 (15 12)  (141 492)  (141 492)  routing T_3_30.rgt_op_1 <X> T_3_30.lc_trk_g3_1
 (17 12)  (143 492)  (143 492)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 492)  (144 492)  routing T_3_30.rgt_op_1 <X> T_3_30.lc_trk_g3_1
 (25 12)  (151 492)  (151 492)  routing T_3_30.wire_logic_cluster/lc_2/out <X> T_3_30.lc_trk_g3_2
 (4 13)  (130 493)  (130 493)  routing T_3_30.sp4_v_b_3 <X> T_3_30.sp4_h_r_9
 (6 13)  (132 493)  (132 493)  routing T_3_30.sp4_v_b_3 <X> T_3_30.sp4_h_r_9
 (22 13)  (148 493)  (148 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (140 494)  (140 494)  routing T_3_30.sp12_v_t_3 <X> T_3_30.lc_trk_g3_4
 (17 14)  (143 494)  (143 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (152 494)  (152 494)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 494)  (153 494)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 494)  (154 494)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 494)  (155 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 494)  (156 494)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 494)  (157 494)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 494)  (158 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 494)  (160 494)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 494)  (161 494)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.input_2_7
 (36 14)  (162 494)  (162 494)  LC_7 Logic Functioning bit
 (38 14)  (164 494)  (164 494)  LC_7 Logic Functioning bit
 (41 14)  (167 494)  (167 494)  LC_7 Logic Functioning bit
 (14 15)  (140 495)  (140 495)  routing T_3_30.sp12_v_t_3 <X> T_3_30.lc_trk_g3_4
 (15 15)  (141 495)  (141 495)  routing T_3_30.sp12_v_t_3 <X> T_3_30.lc_trk_g3_4
 (17 15)  (143 495)  (143 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (144 495)  (144 495)  routing T_3_30.sp4_r_v_b_45 <X> T_3_30.lc_trk_g3_5
 (22 15)  (148 495)  (148 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (153 495)  (153 495)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 495)  (154 495)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 495)  (155 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (158 495)  (158 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (160 495)  (160 495)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.input_2_7
 (35 15)  (161 495)  (161 495)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.input_2_7
 (36 15)  (162 495)  (162 495)  LC_7 Logic Functioning bit
 (37 15)  (163 495)  (163 495)  LC_7 Logic Functioning bit
 (39 15)  (165 495)  (165 495)  LC_7 Logic Functioning bit
 (40 15)  (166 495)  (166 495)  LC_7 Logic Functioning bit
 (43 15)  (169 495)  (169 495)  LC_7 Logic Functioning bit


LogicTile_4_30

 (17 0)  (197 480)  (197 480)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (198 480)  (198 480)  routing T_4_30.wire_logic_cluster/lc_1/out <X> T_4_30.lc_trk_g0_1
 (26 0)  (206 480)  (206 480)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 480)  (207 480)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 480)  (208 480)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 480)  (209 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 480)  (210 480)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 480)  (212 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 480)  (214 480)  routing T_4_30.lc_trk_g1_0 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 480)  (216 480)  LC_0 Logic Functioning bit
 (37 0)  (217 480)  (217 480)  LC_0 Logic Functioning bit
 (38 0)  (218 480)  (218 480)  LC_0 Logic Functioning bit
 (39 0)  (219 480)  (219 480)  LC_0 Logic Functioning bit
 (41 0)  (221 480)  (221 480)  LC_0 Logic Functioning bit
 (43 0)  (223 480)  (223 480)  LC_0 Logic Functioning bit
 (45 0)  (225 480)  (225 480)  LC_0 Logic Functioning bit
 (47 0)  (227 480)  (227 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (194 481)  (194 481)  routing T_4_30.sp4_r_v_b_35 <X> T_4_30.lc_trk_g0_0
 (17 1)  (197 481)  (197 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (206 481)  (206 481)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 481)  (208 481)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 481)  (209 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (217 481)  (217 481)  LC_0 Logic Functioning bit
 (39 1)  (219 481)  (219 481)  LC_0 Logic Functioning bit
 (48 1)  (228 481)  (228 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 482)  (180 482)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (2 2)  (182 482)  (182 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (195 482)  (195 482)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g0_5
 (16 2)  (196 482)  (196 482)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g0_5
 (17 2)  (197 482)  (197 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (198 482)  (198 482)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g0_5
 (29 2)  (209 482)  (209 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (35 2)  (215 482)  (215 482)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.input_2_1
 (36 2)  (216 482)  (216 482)  LC_1 Logic Functioning bit
 (38 2)  (218 482)  (218 482)  LC_1 Logic Functioning bit
 (41 2)  (221 482)  (221 482)  LC_1 Logic Functioning bit
 (43 2)  (223 482)  (223 482)  LC_1 Logic Functioning bit
 (45 2)  (225 482)  (225 482)  LC_1 Logic Functioning bit
 (0 3)  (180 483)  (180 483)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (14 3)  (194 483)  (194 483)  routing T_4_30.sp12_h_r_20 <X> T_4_30.lc_trk_g0_4
 (16 3)  (196 483)  (196 483)  routing T_4_30.sp12_h_r_20 <X> T_4_30.lc_trk_g0_4
 (17 3)  (197 483)  (197 483)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (198 483)  (198 483)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g0_5
 (29 3)  (209 483)  (209 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 483)  (212 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (213 483)  (213 483)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.input_2_1
 (34 3)  (214 483)  (214 483)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.input_2_1
 (36 3)  (216 483)  (216 483)  LC_1 Logic Functioning bit
 (39 3)  (219 483)  (219 483)  LC_1 Logic Functioning bit
 (40 3)  (220 483)  (220 483)  LC_1 Logic Functioning bit
 (43 3)  (223 483)  (223 483)  LC_1 Logic Functioning bit
 (47 3)  (227 483)  (227 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (183 484)  (183 484)  routing T_4_30.sp12_v_t_23 <X> T_4_30.sp12_h_r_0
 (14 4)  (194 484)  (194 484)  routing T_4_30.wire_logic_cluster/lc_0/out <X> T_4_30.lc_trk_g1_0
 (15 4)  (195 484)  (195 484)  routing T_4_30.sp4_h_r_9 <X> T_4_30.lc_trk_g1_1
 (16 4)  (196 484)  (196 484)  routing T_4_30.sp4_h_r_9 <X> T_4_30.lc_trk_g1_1
 (17 4)  (197 484)  (197 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (198 484)  (198 484)  routing T_4_30.sp4_h_r_9 <X> T_4_30.lc_trk_g1_1
 (22 4)  (202 484)  (202 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 484)  (203 484)  routing T_4_30.sp4_v_b_19 <X> T_4_30.lc_trk_g1_3
 (24 4)  (204 484)  (204 484)  routing T_4_30.sp4_v_b_19 <X> T_4_30.lc_trk_g1_3
 (28 4)  (208 484)  (208 484)  routing T_4_30.lc_trk_g2_1 <X> T_4_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 484)  (209 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 484)  (211 484)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 484)  (212 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 484)  (213 484)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 484)  (214 484)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 484)  (217 484)  LC_2 Logic Functioning bit
 (39 4)  (219 484)  (219 484)  LC_2 Logic Functioning bit
 (41 4)  (221 484)  (221 484)  LC_2 Logic Functioning bit
 (43 4)  (223 484)  (223 484)  LC_2 Logic Functioning bit
 (48 4)  (228 484)  (228 484)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (233 484)  (233 484)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (197 485)  (197 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (211 485)  (211 485)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 485)  (217 485)  LC_2 Logic Functioning bit
 (39 5)  (219 485)  (219 485)  LC_2 Logic Functioning bit
 (41 5)  (221 485)  (221 485)  LC_2 Logic Functioning bit
 (43 5)  (223 485)  (223 485)  LC_2 Logic Functioning bit
 (16 6)  (196 486)  (196 486)  routing T_4_30.sp12_h_r_13 <X> T_4_30.lc_trk_g1_5
 (17 6)  (197 486)  (197 486)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (201 486)  (201 486)  routing T_4_30.wire_logic_cluster/lc_7/out <X> T_4_30.lc_trk_g1_7
 (22 6)  (202 486)  (202 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (205 486)  (205 486)  routing T_4_30.wire_logic_cluster/lc_6/out <X> T_4_30.lc_trk_g1_6
 (26 6)  (206 486)  (206 486)  routing T_4_30.lc_trk_g0_5 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 486)  (207 486)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 486)  (208 486)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 486)  (209 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 486)  (211 486)  routing T_4_30.lc_trk_g0_4 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 486)  (212 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (218 486)  (218 486)  LC_3 Logic Functioning bit
 (39 6)  (219 486)  (219 486)  LC_3 Logic Functioning bit
 (42 6)  (222 486)  (222 486)  LC_3 Logic Functioning bit
 (43 6)  (223 486)  (223 486)  LC_3 Logic Functioning bit
 (50 6)  (230 486)  (230 486)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (202 487)  (202 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (209 487)  (209 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 487)  (216 487)  LC_3 Logic Functioning bit
 (37 7)  (217 487)  (217 487)  LC_3 Logic Functioning bit
 (40 7)  (220 487)  (220 487)  LC_3 Logic Functioning bit
 (41 7)  (221 487)  (221 487)  LC_3 Logic Functioning bit
 (3 8)  (183 488)  (183 488)  routing T_4_30.sp12_h_r_1 <X> T_4_30.sp12_v_b_1
 (5 8)  (185 488)  (185 488)  routing T_4_30.sp4_v_t_43 <X> T_4_30.sp4_h_r_6
 (15 8)  (195 488)  (195 488)  routing T_4_30.tnr_op_1 <X> T_4_30.lc_trk_g2_1
 (17 8)  (197 488)  (197 488)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (206 488)  (206 488)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 488)  (209 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 488)  (212 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 488)  (213 488)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 488)  (214 488)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 488)  (218 488)  LC_4 Logic Functioning bit
 (39 8)  (219 488)  (219 488)  LC_4 Logic Functioning bit
 (42 8)  (222 488)  (222 488)  LC_4 Logic Functioning bit
 (43 8)  (223 488)  (223 488)  LC_4 Logic Functioning bit
 (50 8)  (230 488)  (230 488)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (183 489)  (183 489)  routing T_4_30.sp12_h_r_1 <X> T_4_30.sp12_v_b_1
 (12 9)  (192 489)  (192 489)  routing T_4_30.sp4_h_r_8 <X> T_4_30.sp4_v_b_8
 (15 9)  (195 489)  (195 489)  routing T_4_30.sp4_v_t_29 <X> T_4_30.lc_trk_g2_0
 (16 9)  (196 489)  (196 489)  routing T_4_30.sp4_v_t_29 <X> T_4_30.lc_trk_g2_0
 (17 9)  (197 489)  (197 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (19 9)  (199 489)  (199 489)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (27 9)  (207 489)  (207 489)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 489)  (209 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 489)  (211 489)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (216 489)  (216 489)  LC_4 Logic Functioning bit
 (37 9)  (217 489)  (217 489)  LC_4 Logic Functioning bit
 (40 9)  (220 489)  (220 489)  LC_4 Logic Functioning bit
 (41 9)  (221 489)  (221 489)  LC_4 Logic Functioning bit
 (52 9)  (232 489)  (232 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (205 490)  (205 490)  routing T_4_30.sp4_v_b_30 <X> T_4_30.lc_trk_g2_6
 (26 10)  (206 490)  (206 490)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 490)  (207 490)  routing T_4_30.lc_trk_g1_3 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 490)  (209 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 490)  (211 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 490)  (212 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 490)  (213 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 490)  (214 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 490)  (216 490)  LC_5 Logic Functioning bit
 (37 10)  (217 490)  (217 490)  LC_5 Logic Functioning bit
 (38 10)  (218 490)  (218 490)  LC_5 Logic Functioning bit
 (39 10)  (219 490)  (219 490)  LC_5 Logic Functioning bit
 (41 10)  (221 490)  (221 490)  LC_5 Logic Functioning bit
 (43 10)  (223 490)  (223 490)  LC_5 Logic Functioning bit
 (45 10)  (225 490)  (225 490)  LC_5 Logic Functioning bit
 (47 10)  (227 490)  (227 490)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (202 491)  (202 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (203 491)  (203 491)  routing T_4_30.sp4_v_b_30 <X> T_4_30.lc_trk_g2_6
 (27 11)  (207 491)  (207 491)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 491)  (208 491)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 491)  (209 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 491)  (210 491)  routing T_4_30.lc_trk_g1_3 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (36 11)  (216 491)  (216 491)  LC_5 Logic Functioning bit
 (38 11)  (218 491)  (218 491)  LC_5 Logic Functioning bit
 (52 11)  (232 491)  (232 491)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (184 492)  (184 492)  routing T_4_30.sp4_h_l_38 <X> T_4_30.sp4_v_b_9
 (6 12)  (186 492)  (186 492)  routing T_4_30.sp4_h_l_38 <X> T_4_30.sp4_v_b_9
 (17 12)  (197 492)  (197 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (207 492)  (207 492)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 492)  (208 492)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 492)  (209 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 492)  (210 492)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 492)  (211 492)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 492)  (212 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 492)  (214 492)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 492)  (216 492)  LC_6 Logic Functioning bit
 (37 12)  (217 492)  (217 492)  LC_6 Logic Functioning bit
 (38 12)  (218 492)  (218 492)  LC_6 Logic Functioning bit
 (39 12)  (219 492)  (219 492)  LC_6 Logic Functioning bit
 (41 12)  (221 492)  (221 492)  LC_6 Logic Functioning bit
 (43 12)  (223 492)  (223 492)  LC_6 Logic Functioning bit
 (45 12)  (225 492)  (225 492)  LC_6 Logic Functioning bit
 (52 12)  (232 492)  (232 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (185 493)  (185 493)  routing T_4_30.sp4_h_l_38 <X> T_4_30.sp4_v_b_9
 (22 13)  (202 493)  (202 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 493)  (203 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (24 13)  (204 493)  (204 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (25 13)  (205 493)  (205 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (27 13)  (207 493)  (207 493)  routing T_4_30.lc_trk_g1_1 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 493)  (209 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 493)  (211 493)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 493)  (217 493)  LC_6 Logic Functioning bit
 (39 13)  (219 493)  (219 493)  LC_6 Logic Functioning bit
 (11 14)  (191 494)  (191 494)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (13 14)  (193 494)  (193 494)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (14 14)  (194 494)  (194 494)  routing T_4_30.sp12_v_t_3 <X> T_4_30.lc_trk_g3_4
 (17 14)  (197 494)  (197 494)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 494)  (198 494)  routing T_4_30.wire_logic_cluster/lc_5/out <X> T_4_30.lc_trk_g3_5
 (26 14)  (206 494)  (206 494)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 494)  (208 494)  routing T_4_30.lc_trk_g2_0 <X> T_4_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 494)  (209 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 494)  (211 494)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 494)  (212 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 494)  (214 494)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 494)  (216 494)  LC_7 Logic Functioning bit
 (37 14)  (217 494)  (217 494)  LC_7 Logic Functioning bit
 (38 14)  (218 494)  (218 494)  LC_7 Logic Functioning bit
 (39 14)  (219 494)  (219 494)  LC_7 Logic Functioning bit
 (41 14)  (221 494)  (221 494)  LC_7 Logic Functioning bit
 (43 14)  (223 494)  (223 494)  LC_7 Logic Functioning bit
 (45 14)  (225 494)  (225 494)  LC_7 Logic Functioning bit
 (51 14)  (231 494)  (231 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (233 494)  (233 494)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (11 15)  (191 495)  (191 495)  routing T_4_30.sp4_h_r_11 <X> T_4_30.sp4_h_l_46
 (12 15)  (192 495)  (192 495)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (14 15)  (194 495)  (194 495)  routing T_4_30.sp12_v_t_3 <X> T_4_30.lc_trk_g3_4
 (15 15)  (195 495)  (195 495)  routing T_4_30.sp12_v_t_3 <X> T_4_30.lc_trk_g3_4
 (17 15)  (197 495)  (197 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (202 495)  (202 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (203 495)  (203 495)  routing T_4_30.sp4_h_r_30 <X> T_4_30.lc_trk_g3_6
 (24 15)  (204 495)  (204 495)  routing T_4_30.sp4_h_r_30 <X> T_4_30.lc_trk_g3_6
 (25 15)  (205 495)  (205 495)  routing T_4_30.sp4_h_r_30 <X> T_4_30.lc_trk_g3_6
 (27 15)  (207 495)  (207 495)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 495)  (208 495)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 495)  (209 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 495)  (211 495)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 495)  (216 495)  LC_7 Logic Functioning bit
 (38 15)  (218 495)  (218 495)  LC_7 Logic Functioning bit


LogicTile_5_30

 (3 0)  (237 480)  (237 480)  routing T_5_30.sp12_h_r_0 <X> T_5_30.sp12_v_b_0
 (13 0)  (247 480)  (247 480)  routing T_5_30.sp4_v_t_39 <X> T_5_30.sp4_v_b_2
 (14 0)  (248 480)  (248 480)  routing T_5_30.wire_logic_cluster/lc_0/out <X> T_5_30.lc_trk_g0_0
 (15 0)  (249 480)  (249 480)  routing T_5_30.sp4_h_r_9 <X> T_5_30.lc_trk_g0_1
 (16 0)  (250 480)  (250 480)  routing T_5_30.sp4_h_r_9 <X> T_5_30.lc_trk_g0_1
 (17 0)  (251 480)  (251 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (252 480)  (252 480)  routing T_5_30.sp4_h_r_9 <X> T_5_30.lc_trk_g0_1
 (26 0)  (260 480)  (260 480)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 480)  (261 480)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 480)  (262 480)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 480)  (263 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 480)  (265 480)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 480)  (267 480)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 480)  (268 480)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 480)  (270 480)  LC_0 Logic Functioning bit
 (37 0)  (271 480)  (271 480)  LC_0 Logic Functioning bit
 (39 0)  (273 480)  (273 480)  LC_0 Logic Functioning bit
 (43 0)  (277 480)  (277 480)  LC_0 Logic Functioning bit
 (45 0)  (279 480)  (279 480)  LC_0 Logic Functioning bit
 (3 1)  (237 481)  (237 481)  routing T_5_30.sp12_h_r_0 <X> T_5_30.sp12_v_b_0
 (17 1)  (251 481)  (251 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (256 481)  (256 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (257 481)  (257 481)  routing T_5_30.sp4_h_r_2 <X> T_5_30.lc_trk_g0_2
 (24 1)  (258 481)  (258 481)  routing T_5_30.sp4_h_r_2 <X> T_5_30.lc_trk_g0_2
 (25 1)  (259 481)  (259 481)  routing T_5_30.sp4_h_r_2 <X> T_5_30.lc_trk_g0_2
 (26 1)  (260 481)  (260 481)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 481)  (262 481)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 481)  (263 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 481)  (264 481)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 481)  (265 481)  routing T_5_30.lc_trk_g3_6 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 481)  (266 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 481)  (270 481)  LC_0 Logic Functioning bit
 (37 1)  (271 481)  (271 481)  LC_0 Logic Functioning bit
 (42 1)  (276 481)  (276 481)  LC_0 Logic Functioning bit
 (43 1)  (277 481)  (277 481)  LC_0 Logic Functioning bit
 (51 1)  (285 481)  (285 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 482)  (234 482)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (2 2)  (236 482)  (236 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (238 482)  (238 482)  routing T_5_30.sp4_h_r_0 <X> T_5_30.sp4_v_t_37
 (11 2)  (245 482)  (245 482)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_v_t_39
 (13 2)  (247 482)  (247 482)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_v_t_39
 (28 2)  (262 482)  (262 482)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 482)  (263 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 482)  (264 482)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 482)  (266 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 482)  (267 482)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 482)  (268 482)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 482)  (270 482)  LC_1 Logic Functioning bit
 (37 2)  (271 482)  (271 482)  LC_1 Logic Functioning bit
 (38 2)  (272 482)  (272 482)  LC_1 Logic Functioning bit
 (45 2)  (279 482)  (279 482)  LC_1 Logic Functioning bit
 (0 3)  (234 483)  (234 483)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (5 3)  (239 483)  (239 483)  routing T_5_30.sp4_h_r_0 <X> T_5_30.sp4_v_t_37
 (12 3)  (246 483)  (246 483)  routing T_5_30.sp4_h_r_8 <X> T_5_30.sp4_v_t_39
 (22 3)  (256 483)  (256 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (257 483)  (257 483)  routing T_5_30.sp4_h_r_6 <X> T_5_30.lc_trk_g0_6
 (24 3)  (258 483)  (258 483)  routing T_5_30.sp4_h_r_6 <X> T_5_30.lc_trk_g0_6
 (25 3)  (259 483)  (259 483)  routing T_5_30.sp4_h_r_6 <X> T_5_30.lc_trk_g0_6
 (28 3)  (262 483)  (262 483)  routing T_5_30.lc_trk_g2_1 <X> T_5_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 483)  (263 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 483)  (264 483)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 483)  (266 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 483)  (267 483)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_1
 (34 3)  (268 483)  (268 483)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_1
 (35 3)  (269 483)  (269 483)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_1
 (36 3)  (270 483)  (270 483)  LC_1 Logic Functioning bit
 (37 3)  (271 483)  (271 483)  LC_1 Logic Functioning bit
 (38 3)  (272 483)  (272 483)  LC_1 Logic Functioning bit
 (39 3)  (273 483)  (273 483)  LC_1 Logic Functioning bit
 (40 3)  (274 483)  (274 483)  LC_1 Logic Functioning bit
 (48 3)  (282 483)  (282 483)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (249 484)  (249 484)  routing T_5_30.top_op_1 <X> T_5_30.lc_trk_g1_1
 (17 4)  (251 484)  (251 484)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (255 484)  (255 484)  routing T_5_30.wire_logic_cluster/lc_3/out <X> T_5_30.lc_trk_g1_3
 (22 4)  (256 484)  (256 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (12 5)  (246 485)  (246 485)  routing T_5_30.sp4_h_r_5 <X> T_5_30.sp4_v_b_5
 (18 5)  (252 485)  (252 485)  routing T_5_30.top_op_1 <X> T_5_30.lc_trk_g1_1
 (29 6)  (263 486)  (263 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 486)  (264 486)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 486)  (266 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 486)  (268 486)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 486)  (270 486)  LC_3 Logic Functioning bit
 (37 6)  (271 486)  (271 486)  LC_3 Logic Functioning bit
 (38 6)  (272 486)  (272 486)  LC_3 Logic Functioning bit
 (39 6)  (273 486)  (273 486)  LC_3 Logic Functioning bit
 (41 6)  (275 486)  (275 486)  LC_3 Logic Functioning bit
 (43 6)  (277 486)  (277 486)  LC_3 Logic Functioning bit
 (45 6)  (279 486)  (279 486)  LC_3 Logic Functioning bit
 (46 6)  (280 486)  (280 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (263 487)  (263 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 487)  (264 487)  routing T_5_30.lc_trk_g0_6 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 487)  (265 487)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 487)  (271 487)  LC_3 Logic Functioning bit
 (39 7)  (273 487)  (273 487)  LC_3 Logic Functioning bit
 (53 7)  (287 487)  (287 487)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (237 488)  (237 488)  routing T_5_30.sp12_h_r_1 <X> T_5_30.sp12_v_b_1
 (6 8)  (240 488)  (240 488)  routing T_5_30.sp4_h_r_1 <X> T_5_30.sp4_v_b_6
 (8 8)  (242 488)  (242 488)  routing T_5_30.sp4_v_b_1 <X> T_5_30.sp4_h_r_7
 (9 8)  (243 488)  (243 488)  routing T_5_30.sp4_v_b_1 <X> T_5_30.sp4_h_r_7
 (10 8)  (244 488)  (244 488)  routing T_5_30.sp4_v_b_1 <X> T_5_30.sp4_h_r_7
 (11 8)  (245 488)  (245 488)  routing T_5_30.sp4_h_r_3 <X> T_5_30.sp4_v_b_8
 (15 8)  (249 488)  (249 488)  routing T_5_30.sp4_h_r_41 <X> T_5_30.lc_trk_g2_1
 (16 8)  (250 488)  (250 488)  routing T_5_30.sp4_h_r_41 <X> T_5_30.lc_trk_g2_1
 (17 8)  (251 488)  (251 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 488)  (252 488)  routing T_5_30.sp4_h_r_41 <X> T_5_30.lc_trk_g2_1
 (25 8)  (259 488)  (259 488)  routing T_5_30.sp4_h_r_34 <X> T_5_30.lc_trk_g2_2
 (27 8)  (261 488)  (261 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 488)  (262 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 488)  (263 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 488)  (264 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 488)  (265 488)  routing T_5_30.lc_trk_g2_7 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 488)  (266 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 488)  (267 488)  routing T_5_30.lc_trk_g2_7 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 488)  (270 488)  LC_4 Logic Functioning bit
 (38 8)  (272 488)  (272 488)  LC_4 Logic Functioning bit
 (41 8)  (275 488)  (275 488)  LC_4 Logic Functioning bit
 (3 9)  (237 489)  (237 489)  routing T_5_30.sp12_h_r_1 <X> T_5_30.sp12_v_b_1
 (4 9)  (238 489)  (238 489)  routing T_5_30.sp4_v_t_36 <X> T_5_30.sp4_h_r_6
 (9 9)  (243 489)  (243 489)  routing T_5_30.sp4_v_t_42 <X> T_5_30.sp4_v_b_7
 (14 9)  (248 489)  (248 489)  routing T_5_30.sp4_h_r_24 <X> T_5_30.lc_trk_g2_0
 (15 9)  (249 489)  (249 489)  routing T_5_30.sp4_h_r_24 <X> T_5_30.lc_trk_g2_0
 (16 9)  (250 489)  (250 489)  routing T_5_30.sp4_h_r_24 <X> T_5_30.lc_trk_g2_0
 (17 9)  (251 489)  (251 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (252 489)  (252 489)  routing T_5_30.sp4_h_r_41 <X> T_5_30.lc_trk_g2_1
 (22 9)  (256 489)  (256 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 489)  (257 489)  routing T_5_30.sp4_h_r_34 <X> T_5_30.lc_trk_g2_2
 (24 9)  (258 489)  (258 489)  routing T_5_30.sp4_h_r_34 <X> T_5_30.lc_trk_g2_2
 (26 9)  (260 489)  (260 489)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 489)  (262 489)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 489)  (263 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 489)  (265 489)  routing T_5_30.lc_trk_g2_7 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 489)  (266 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 489)  (267 489)  routing T_5_30.lc_trk_g2_0 <X> T_5_30.input_2_4
 (36 9)  (270 489)  (270 489)  LC_4 Logic Functioning bit
 (37 9)  (271 489)  (271 489)  LC_4 Logic Functioning bit
 (39 9)  (273 489)  (273 489)  LC_4 Logic Functioning bit
 (40 9)  (274 489)  (274 489)  LC_4 Logic Functioning bit
 (43 9)  (277 489)  (277 489)  LC_4 Logic Functioning bit
 (17 10)  (251 490)  (251 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 490)  (252 490)  routing T_5_30.wire_logic_cluster/lc_5/out <X> T_5_30.lc_trk_g2_5
 (22 10)  (256 490)  (256 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (260 490)  (260 490)  routing T_5_30.lc_trk_g2_5 <X> T_5_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 490)  (263 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 490)  (265 490)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 490)  (266 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 490)  (267 490)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 490)  (270 490)  LC_5 Logic Functioning bit
 (38 10)  (272 490)  (272 490)  LC_5 Logic Functioning bit
 (41 10)  (275 490)  (275 490)  LC_5 Logic Functioning bit
 (43 10)  (277 490)  (277 490)  LC_5 Logic Functioning bit
 (45 10)  (279 490)  (279 490)  LC_5 Logic Functioning bit
 (10 11)  (244 491)  (244 491)  routing T_5_30.sp4_h_l_39 <X> T_5_30.sp4_v_t_42
 (19 11)  (253 491)  (253 491)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (256 491)  (256 491)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (258 491)  (258 491)  routing T_5_30.tnr_op_6 <X> T_5_30.lc_trk_g2_6
 (28 11)  (262 491)  (262 491)  routing T_5_30.lc_trk_g2_5 <X> T_5_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 491)  (263 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 491)  (264 491)  routing T_5_30.lc_trk_g0_2 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 491)  (265 491)  routing T_5_30.lc_trk_g2_6 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 491)  (266 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (267 491)  (267 491)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_5
 (34 11)  (268 491)  (268 491)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_5
 (35 11)  (269 491)  (269 491)  routing T_5_30.lc_trk_g3_2 <X> T_5_30.input_2_5
 (37 11)  (271 491)  (271 491)  LC_5 Logic Functioning bit
 (39 11)  (273 491)  (273 491)  LC_5 Logic Functioning bit
 (41 11)  (275 491)  (275 491)  LC_5 Logic Functioning bit
 (42 11)  (276 491)  (276 491)  LC_5 Logic Functioning bit
 (48 11)  (282 491)  (282 491)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (251 492)  (251 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 492)  (252 492)  routing T_5_30.wire_logic_cluster/lc_1/out <X> T_5_30.lc_trk_g3_1
 (26 12)  (260 492)  (260 492)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 492)  (261 492)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 492)  (262 492)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 492)  (263 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 492)  (265 492)  routing T_5_30.lc_trk_g2_5 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 492)  (266 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 492)  (267 492)  routing T_5_30.lc_trk_g2_5 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 492)  (269 492)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (38 12)  (272 492)  (272 492)  LC_6 Logic Functioning bit
 (39 12)  (273 492)  (273 492)  LC_6 Logic Functioning bit
 (42 12)  (276 492)  (276 492)  LC_6 Logic Functioning bit
 (43 12)  (277 492)  (277 492)  LC_6 Logic Functioning bit
 (13 13)  (247 493)  (247 493)  routing T_5_30.sp4_v_t_43 <X> T_5_30.sp4_h_r_11
 (17 13)  (251 493)  (251 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (256 493)  (256 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 493)  (257 493)  routing T_5_30.sp4_v_b_42 <X> T_5_30.lc_trk_g3_2
 (24 13)  (258 493)  (258 493)  routing T_5_30.sp4_v_b_42 <X> T_5_30.lc_trk_g3_2
 (27 13)  (261 493)  (261 493)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 493)  (262 493)  routing T_5_30.lc_trk_g3_5 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 493)  (263 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 493)  (266 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (267 493)  (267 493)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (34 13)  (268 493)  (268 493)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (35 13)  (269 493)  (269 493)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.input_2_6
 (36 13)  (270 493)  (270 493)  LC_6 Logic Functioning bit
 (37 13)  (271 493)  (271 493)  LC_6 Logic Functioning bit
 (40 13)  (274 493)  (274 493)  LC_6 Logic Functioning bit
 (41 13)  (275 493)  (275 493)  LC_6 Logic Functioning bit
 (48 13)  (282 493)  (282 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (249 494)  (249 494)  routing T_5_30.rgt_op_5 <X> T_5_30.lc_trk_g3_5
 (17 14)  (251 494)  (251 494)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 494)  (252 494)  routing T_5_30.rgt_op_5 <X> T_5_30.lc_trk_g3_5
 (22 14)  (256 494)  (256 494)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (258 494)  (258 494)  routing T_5_30.tnr_op_7 <X> T_5_30.lc_trk_g3_7
 (25 14)  (259 494)  (259 494)  routing T_5_30.sp4_h_r_46 <X> T_5_30.lc_trk_g3_6
 (27 14)  (261 494)  (261 494)  routing T_5_30.lc_trk_g1_1 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 494)  (263 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 494)  (266 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 494)  (267 494)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 494)  (268 494)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 494)  (270 494)  LC_7 Logic Functioning bit
 (39 14)  (273 494)  (273 494)  LC_7 Logic Functioning bit
 (41 14)  (275 494)  (275 494)  LC_7 Logic Functioning bit
 (42 14)  (276 494)  (276 494)  LC_7 Logic Functioning bit
 (50 14)  (284 494)  (284 494)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (248 495)  (248 495)  routing T_5_30.sp4_r_v_b_44 <X> T_5_30.lc_trk_g3_4
 (17 15)  (251 495)  (251 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (256 495)  (256 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 495)  (257 495)  routing T_5_30.sp4_h_r_46 <X> T_5_30.lc_trk_g3_6
 (24 15)  (258 495)  (258 495)  routing T_5_30.sp4_h_r_46 <X> T_5_30.lc_trk_g3_6
 (25 15)  (259 495)  (259 495)  routing T_5_30.sp4_h_r_46 <X> T_5_30.lc_trk_g3_6
 (36 15)  (270 495)  (270 495)  LC_7 Logic Functioning bit
 (39 15)  (273 495)  (273 495)  LC_7 Logic Functioning bit
 (41 15)  (275 495)  (275 495)  LC_7 Logic Functioning bit
 (42 15)  (276 495)  (276 495)  LC_7 Logic Functioning bit
 (51 15)  (285 495)  (285 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_30

 (11 0)  (299 480)  (299 480)  routing T_6_30.sp4_h_r_9 <X> T_6_30.sp4_v_b_2
 (14 0)  (302 480)  (302 480)  routing T_6_30.bnr_op_0 <X> T_6_30.lc_trk_g0_0
 (15 0)  (303 480)  (303 480)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (16 0)  (304 480)  (304 480)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (17 0)  (305 480)  (305 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (306 480)  (306 480)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (21 0)  (309 480)  (309 480)  routing T_6_30.wire_logic_cluster/lc_3/out <X> T_6_30.lc_trk_g0_3
 (22 0)  (310 480)  (310 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (315 480)  (315 480)  routing T_6_30.lc_trk_g1_0 <X> T_6_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 480)  (317 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 480)  (319 480)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 480)  (320 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 480)  (322 480)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 480)  (323 480)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.input_2_0
 (38 0)  (326 480)  (326 480)  LC_0 Logic Functioning bit
 (39 0)  (327 480)  (327 480)  LC_0 Logic Functioning bit
 (42 0)  (330 480)  (330 480)  LC_0 Logic Functioning bit
 (43 0)  (331 480)  (331 480)  LC_0 Logic Functioning bit
 (48 0)  (336 480)  (336 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (296 481)  (296 481)  routing T_6_30.sp4_h_r_1 <X> T_6_30.sp4_v_b_1
 (14 1)  (302 481)  (302 481)  routing T_6_30.bnr_op_0 <X> T_6_30.lc_trk_g0_0
 (17 1)  (305 481)  (305 481)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (306 481)  (306 481)  routing T_6_30.sp4_h_l_4 <X> T_6_30.lc_trk_g0_1
 (22 1)  (310 481)  (310 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (317 481)  (317 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 481)  (320 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (321 481)  (321 481)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.input_2_0
 (35 1)  (323 481)  (323 481)  routing T_6_30.lc_trk_g2_6 <X> T_6_30.input_2_0
 (36 1)  (324 481)  (324 481)  LC_0 Logic Functioning bit
 (37 1)  (325 481)  (325 481)  LC_0 Logic Functioning bit
 (40 1)  (328 481)  (328 481)  LC_0 Logic Functioning bit
 (41 1)  (329 481)  (329 481)  LC_0 Logic Functioning bit
 (0 2)  (288 482)  (288 482)  routing T_6_30.glb_netwk_3 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (2 2)  (290 482)  (290 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (303 482)  (303 482)  routing T_6_30.lft_op_5 <X> T_6_30.lc_trk_g0_5
 (17 2)  (305 482)  (305 482)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 482)  (306 482)  routing T_6_30.lft_op_5 <X> T_6_30.lc_trk_g0_5
 (28 2)  (316 482)  (316 482)  routing T_6_30.lc_trk_g2_4 <X> T_6_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 482)  (317 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 482)  (318 482)  routing T_6_30.lc_trk_g2_4 <X> T_6_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 482)  (320 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 482)  (322 482)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 482)  (324 482)  LC_1 Logic Functioning bit
 (39 2)  (327 482)  (327 482)  LC_1 Logic Functioning bit
 (41 2)  (329 482)  (329 482)  LC_1 Logic Functioning bit
 (42 2)  (330 482)  (330 482)  LC_1 Logic Functioning bit
 (50 2)  (338 482)  (338 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 483)  (288 483)  routing T_6_30.glb_netwk_3 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (3 3)  (291 483)  (291 483)  routing T_6_30.sp12_v_b_0 <X> T_6_30.sp12_h_l_23
 (11 3)  (299 483)  (299 483)  routing T_6_30.sp4_h_r_2 <X> T_6_30.sp4_h_l_39
 (16 3)  (304 483)  (304 483)  routing T_6_30.sp12_h_r_12 <X> T_6_30.lc_trk_g0_4
 (17 3)  (305 483)  (305 483)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (310 483)  (310 483)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (312 483)  (312 483)  routing T_6_30.top_op_6 <X> T_6_30.lc_trk_g0_6
 (25 3)  (313 483)  (313 483)  routing T_6_30.top_op_6 <X> T_6_30.lc_trk_g0_6
 (31 3)  (319 483)  (319 483)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 483)  (324 483)  LC_1 Logic Functioning bit
 (39 3)  (327 483)  (327 483)  LC_1 Logic Functioning bit
 (41 3)  (329 483)  (329 483)  LC_1 Logic Functioning bit
 (42 3)  (330 483)  (330 483)  LC_1 Logic Functioning bit
 (4 4)  (292 484)  (292 484)  routing T_6_30.sp4_v_t_38 <X> T_6_30.sp4_v_b_3
 (14 4)  (302 484)  (302 484)  routing T_6_30.lft_op_0 <X> T_6_30.lc_trk_g1_0
 (21 4)  (309 484)  (309 484)  routing T_6_30.sp4_h_r_11 <X> T_6_30.lc_trk_g1_3
 (22 4)  (310 484)  (310 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 484)  (311 484)  routing T_6_30.sp4_h_r_11 <X> T_6_30.lc_trk_g1_3
 (24 4)  (312 484)  (312 484)  routing T_6_30.sp4_h_r_11 <X> T_6_30.lc_trk_g1_3
 (28 4)  (316 484)  (316 484)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 484)  (317 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 484)  (318 484)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 484)  (319 484)  routing T_6_30.lc_trk_g0_5 <X> T_6_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 484)  (320 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (326 484)  (326 484)  LC_2 Logic Functioning bit
 (39 4)  (327 484)  (327 484)  LC_2 Logic Functioning bit
 (42 4)  (330 484)  (330 484)  LC_2 Logic Functioning bit
 (43 4)  (331 484)  (331 484)  LC_2 Logic Functioning bit
 (50 4)  (338 484)  (338 484)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (299 485)  (299 485)  routing T_6_30.sp4_h_l_40 <X> T_6_30.sp4_h_r_5
 (15 5)  (303 485)  (303 485)  routing T_6_30.lft_op_0 <X> T_6_30.lc_trk_g1_0
 (17 5)  (305 485)  (305 485)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (314 485)  (314 485)  routing T_6_30.lc_trk_g2_2 <X> T_6_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 485)  (316 485)  routing T_6_30.lc_trk_g2_2 <X> T_6_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 485)  (317 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 485)  (318 485)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 485)  (324 485)  LC_2 Logic Functioning bit
 (37 5)  (325 485)  (325 485)  LC_2 Logic Functioning bit
 (40 5)  (328 485)  (328 485)  LC_2 Logic Functioning bit
 (41 5)  (329 485)  (329 485)  LC_2 Logic Functioning bit
 (8 6)  (296 486)  (296 486)  routing T_6_30.sp4_h_r_8 <X> T_6_30.sp4_h_l_41
 (10 6)  (298 486)  (298 486)  routing T_6_30.sp4_h_r_8 <X> T_6_30.sp4_h_l_41
 (14 6)  (302 486)  (302 486)  routing T_6_30.wire_logic_cluster/lc_4/out <X> T_6_30.lc_trk_g1_4
 (17 6)  (305 486)  (305 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 486)  (306 486)  routing T_6_30.wire_logic_cluster/lc_5/out <X> T_6_30.lc_trk_g1_5
 (22 6)  (310 486)  (310 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (311 486)  (311 486)  routing T_6_30.sp4_h_r_7 <X> T_6_30.lc_trk_g1_7
 (24 6)  (312 486)  (312 486)  routing T_6_30.sp4_h_r_7 <X> T_6_30.lc_trk_g1_7
 (29 6)  (317 486)  (317 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 486)  (319 486)  routing T_6_30.lc_trk_g0_6 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 486)  (320 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 486)  (324 486)  LC_3 Logic Functioning bit
 (38 6)  (326 486)  (326 486)  LC_3 Logic Functioning bit
 (41 6)  (329 486)  (329 486)  LC_3 Logic Functioning bit
 (42 6)  (330 486)  (330 486)  LC_3 Logic Functioning bit
 (43 6)  (331 486)  (331 486)  LC_3 Logic Functioning bit
 (45 6)  (333 486)  (333 486)  LC_3 Logic Functioning bit
 (17 7)  (305 487)  (305 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (309 487)  (309 487)  routing T_6_30.sp4_h_r_7 <X> T_6_30.lc_trk_g1_7
 (22 7)  (310 487)  (310 487)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 487)  (312 487)  routing T_6_30.top_op_6 <X> T_6_30.lc_trk_g1_6
 (25 7)  (313 487)  (313 487)  routing T_6_30.top_op_6 <X> T_6_30.lc_trk_g1_6
 (26 7)  (314 487)  (314 487)  routing T_6_30.lc_trk_g0_3 <X> T_6_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 487)  (317 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 487)  (318 487)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 487)  (319 487)  routing T_6_30.lc_trk_g0_6 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 487)  (320 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (325 487)  (325 487)  LC_3 Logic Functioning bit
 (39 7)  (327 487)  (327 487)  LC_3 Logic Functioning bit
 (42 7)  (330 487)  (330 487)  LC_3 Logic Functioning bit
 (48 7)  (336 487)  (336 487)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (339 487)  (339 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (310 488)  (310 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 488)  (311 488)  routing T_6_30.sp4_h_r_27 <X> T_6_30.lc_trk_g2_3
 (24 8)  (312 488)  (312 488)  routing T_6_30.sp4_h_r_27 <X> T_6_30.lc_trk_g2_3
 (27 8)  (315 488)  (315 488)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 488)  (317 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 488)  (318 488)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 488)  (319 488)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 488)  (320 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 488)  (322 488)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 488)  (323 488)  routing T_6_30.lc_trk_g0_4 <X> T_6_30.input_2_4
 (36 8)  (324 488)  (324 488)  LC_4 Logic Functioning bit
 (37 8)  (325 488)  (325 488)  LC_4 Logic Functioning bit
 (38 8)  (326 488)  (326 488)  LC_4 Logic Functioning bit
 (42 8)  (330 488)  (330 488)  LC_4 Logic Functioning bit
 (45 8)  (333 488)  (333 488)  LC_4 Logic Functioning bit
 (4 9)  (292 489)  (292 489)  routing T_6_30.sp4_h_l_47 <X> T_6_30.sp4_h_r_6
 (6 9)  (294 489)  (294 489)  routing T_6_30.sp4_h_l_47 <X> T_6_30.sp4_h_r_6
 (10 9)  (298 489)  (298 489)  routing T_6_30.sp4_h_r_2 <X> T_6_30.sp4_v_b_7
 (14 9)  (302 489)  (302 489)  routing T_6_30.sp4_h_r_24 <X> T_6_30.lc_trk_g2_0
 (15 9)  (303 489)  (303 489)  routing T_6_30.sp4_h_r_24 <X> T_6_30.lc_trk_g2_0
 (16 9)  (304 489)  (304 489)  routing T_6_30.sp4_h_r_24 <X> T_6_30.lc_trk_g2_0
 (17 9)  (305 489)  (305 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (309 489)  (309 489)  routing T_6_30.sp4_h_r_27 <X> T_6_30.lc_trk_g2_3
 (22 9)  (310 489)  (310 489)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (312 489)  (312 489)  routing T_6_30.tnl_op_2 <X> T_6_30.lc_trk_g2_2
 (25 9)  (313 489)  (313 489)  routing T_6_30.tnl_op_2 <X> T_6_30.lc_trk_g2_2
 (26 9)  (314 489)  (314 489)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 489)  (317 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 489)  (318 489)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 489)  (320 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (324 489)  (324 489)  LC_4 Logic Functioning bit
 (37 9)  (325 489)  (325 489)  LC_4 Logic Functioning bit
 (38 9)  (326 489)  (326 489)  LC_4 Logic Functioning bit
 (39 9)  (327 489)  (327 489)  LC_4 Logic Functioning bit
 (47 9)  (335 489)  (335 489)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (336 489)  (336 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (291 490)  (291 490)  routing T_6_30.sp12_h_r_1 <X> T_6_30.sp12_h_l_22
 (22 10)  (310 490)  (310 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (311 490)  (311 490)  routing T_6_30.sp4_h_r_31 <X> T_6_30.lc_trk_g2_7
 (24 10)  (312 490)  (312 490)  routing T_6_30.sp4_h_r_31 <X> T_6_30.lc_trk_g2_7
 (25 10)  (313 490)  (313 490)  routing T_6_30.sp4_v_b_38 <X> T_6_30.lc_trk_g2_6
 (26 10)  (314 490)  (314 490)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 490)  (317 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 490)  (319 490)  routing T_6_30.lc_trk_g1_5 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 490)  (320 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 490)  (322 490)  routing T_6_30.lc_trk_g1_5 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 490)  (324 490)  LC_5 Logic Functioning bit
 (37 10)  (325 490)  (325 490)  LC_5 Logic Functioning bit
 (38 10)  (326 490)  (326 490)  LC_5 Logic Functioning bit
 (42 10)  (330 490)  (330 490)  LC_5 Logic Functioning bit
 (45 10)  (333 490)  (333 490)  LC_5 Logic Functioning bit
 (52 10)  (340 490)  (340 490)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (291 491)  (291 491)  routing T_6_30.sp12_h_r_1 <X> T_6_30.sp12_h_l_22
 (4 11)  (292 491)  (292 491)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_h_l_43
 (6 11)  (294 491)  (294 491)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_h_l_43
 (14 11)  (302 491)  (302 491)  routing T_6_30.tnl_op_4 <X> T_6_30.lc_trk_g2_4
 (15 11)  (303 491)  (303 491)  routing T_6_30.tnl_op_4 <X> T_6_30.lc_trk_g2_4
 (17 11)  (305 491)  (305 491)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (309 491)  (309 491)  routing T_6_30.sp4_h_r_31 <X> T_6_30.lc_trk_g2_7
 (22 11)  (310 491)  (310 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 491)  (311 491)  routing T_6_30.sp4_v_b_38 <X> T_6_30.lc_trk_g2_6
 (25 11)  (313 491)  (313 491)  routing T_6_30.sp4_v_b_38 <X> T_6_30.lc_trk_g2_6
 (26 11)  (314 491)  (314 491)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 491)  (315 491)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 491)  (317 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 491)  (318 491)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 491)  (320 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (321 491)  (321 491)  routing T_6_30.lc_trk_g2_3 <X> T_6_30.input_2_5
 (35 11)  (323 491)  (323 491)  routing T_6_30.lc_trk_g2_3 <X> T_6_30.input_2_5
 (36 11)  (324 491)  (324 491)  LC_5 Logic Functioning bit
 (37 11)  (325 491)  (325 491)  LC_5 Logic Functioning bit
 (38 11)  (326 491)  (326 491)  LC_5 Logic Functioning bit
 (39 11)  (327 491)  (327 491)  LC_5 Logic Functioning bit
 (51 11)  (339 491)  (339 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (309 492)  (309 492)  routing T_6_30.sp4_v_t_14 <X> T_6_30.lc_trk_g3_3
 (22 12)  (310 492)  (310 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (311 492)  (311 492)  routing T_6_30.sp4_v_t_14 <X> T_6_30.lc_trk_g3_3
 (27 12)  (315 492)  (315 492)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 492)  (317 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 492)  (318 492)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 492)  (319 492)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 492)  (320 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 492)  (321 492)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 492)  (322 492)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 492)  (324 492)  LC_6 Logic Functioning bit
 (37 12)  (325 492)  (325 492)  LC_6 Logic Functioning bit
 (38 12)  (326 492)  (326 492)  LC_6 Logic Functioning bit
 (45 12)  (333 492)  (333 492)  LC_6 Logic Functioning bit
 (53 12)  (341 492)  (341 492)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (28 13)  (316 493)  (316 493)  routing T_6_30.lc_trk_g2_0 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 493)  (317 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 493)  (318 493)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 493)  (319 493)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 493)  (320 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (323 493)  (323 493)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.input_2_6
 (36 13)  (324 493)  (324 493)  LC_6 Logic Functioning bit
 (37 13)  (325 493)  (325 493)  LC_6 Logic Functioning bit
 (38 13)  (326 493)  (326 493)  LC_6 Logic Functioning bit
 (39 13)  (327 493)  (327 493)  LC_6 Logic Functioning bit
 (40 13)  (328 493)  (328 493)  LC_6 Logic Functioning bit
 (51 13)  (339 493)  (339 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (313 494)  (313 494)  routing T_6_30.wire_logic_cluster/lc_6/out <X> T_6_30.lc_trk_g3_6
 (26 14)  (314 494)  (314 494)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 494)  (315 494)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 494)  (317 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 494)  (318 494)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 494)  (320 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 494)  (321 494)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 494)  (322 494)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_7/in_3
 (38 14)  (326 494)  (326 494)  LC_7 Logic Functioning bit
 (39 14)  (327 494)  (327 494)  LC_7 Logic Functioning bit
 (42 14)  (330 494)  (330 494)  LC_7 Logic Functioning bit
 (43 14)  (331 494)  (331 494)  LC_7 Logic Functioning bit
 (8 15)  (296 495)  (296 495)  routing T_6_30.sp4_h_r_4 <X> T_6_30.sp4_v_t_47
 (9 15)  (297 495)  (297 495)  routing T_6_30.sp4_h_r_4 <X> T_6_30.sp4_v_t_47
 (10 15)  (298 495)  (298 495)  routing T_6_30.sp4_h_r_4 <X> T_6_30.sp4_v_t_47
 (22 15)  (310 495)  (310 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (315 495)  (315 495)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 495)  (317 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 495)  (318 495)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 495)  (319 495)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 495)  (320 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 495)  (322 495)  routing T_6_30.lc_trk_g1_0 <X> T_6_30.input_2_7
 (36 15)  (324 495)  (324 495)  LC_7 Logic Functioning bit
 (37 15)  (325 495)  (325 495)  LC_7 Logic Functioning bit
 (40 15)  (328 495)  (328 495)  LC_7 Logic Functioning bit
 (41 15)  (329 495)  (329 495)  LC_7 Logic Functioning bit
 (51 15)  (339 495)  (339 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_30

 (3 0)  (345 480)  (345 480)  routing T_7_30.sp12_h_r_0 <X> T_7_30.sp12_v_b_0
 (22 0)  (364 480)  (364 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 480)  (365 480)  routing T_7_30.sp4_h_r_3 <X> T_7_30.lc_trk_g0_3
 (24 0)  (366 480)  (366 480)  routing T_7_30.sp4_h_r_3 <X> T_7_30.lc_trk_g0_3
 (26 0)  (368 480)  (368 480)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 480)  (369 480)  routing T_7_30.lc_trk_g1_0 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 480)  (371 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 480)  (374 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 480)  (375 480)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 480)  (376 480)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 480)  (378 480)  LC_0 Logic Functioning bit
 (38 0)  (380 480)  (380 480)  LC_0 Logic Functioning bit
 (41 0)  (383 480)  (383 480)  LC_0 Logic Functioning bit
 (42 0)  (384 480)  (384 480)  LC_0 Logic Functioning bit
 (43 0)  (385 480)  (385 480)  LC_0 Logic Functioning bit
 (45 0)  (387 480)  (387 480)  LC_0 Logic Functioning bit
 (48 0)  (390 480)  (390 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (345 481)  (345 481)  routing T_7_30.sp12_h_r_0 <X> T_7_30.sp12_v_b_0
 (9 1)  (351 481)  (351 481)  routing T_7_30.sp4_v_t_36 <X> T_7_30.sp4_v_b_1
 (15 1)  (357 481)  (357 481)  routing T_7_30.sp4_v_t_5 <X> T_7_30.lc_trk_g0_0
 (16 1)  (358 481)  (358 481)  routing T_7_30.sp4_v_t_5 <X> T_7_30.lc_trk_g0_0
 (17 1)  (359 481)  (359 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (363 481)  (363 481)  routing T_7_30.sp4_h_r_3 <X> T_7_30.lc_trk_g0_3
 (22 1)  (364 481)  (364 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 481)  (365 481)  routing T_7_30.sp4_h_r_2 <X> T_7_30.lc_trk_g0_2
 (24 1)  (366 481)  (366 481)  routing T_7_30.sp4_h_r_2 <X> T_7_30.lc_trk_g0_2
 (25 1)  (367 481)  (367 481)  routing T_7_30.sp4_h_r_2 <X> T_7_30.lc_trk_g0_2
 (26 1)  (368 481)  (368 481)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 481)  (370 481)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 481)  (371 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 481)  (373 481)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 481)  (374 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 481)  (375 481)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_0
 (35 1)  (377 481)  (377 481)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_0
 (36 1)  (378 481)  (378 481)  LC_0 Logic Functioning bit
 (38 1)  (380 481)  (380 481)  LC_0 Logic Functioning bit
 (43 1)  (385 481)  (385 481)  LC_0 Logic Functioning bit
 (47 1)  (389 481)  (389 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (342 482)  (342 482)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (2 2)  (344 482)  (344 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (353 482)  (353 482)  routing T_7_30.sp4_h_l_44 <X> T_7_30.sp4_v_t_39
 (14 2)  (356 482)  (356 482)  routing T_7_30.sp4_h_l_1 <X> T_7_30.lc_trk_g0_4
 (22 2)  (364 482)  (364 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 482)  (365 482)  routing T_7_30.sp4_h_r_7 <X> T_7_30.lc_trk_g0_7
 (24 2)  (366 482)  (366 482)  routing T_7_30.sp4_h_r_7 <X> T_7_30.lc_trk_g0_7
 (25 2)  (367 482)  (367 482)  routing T_7_30.sp4_h_r_14 <X> T_7_30.lc_trk_g0_6
 (27 2)  (369 482)  (369 482)  routing T_7_30.lc_trk_g3_3 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 482)  (370 482)  routing T_7_30.lc_trk_g3_3 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 482)  (371 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 482)  (374 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 482)  (375 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 482)  (376 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 482)  (378 482)  LC_1 Logic Functioning bit
 (37 2)  (379 482)  (379 482)  LC_1 Logic Functioning bit
 (38 2)  (380 482)  (380 482)  LC_1 Logic Functioning bit
 (39 2)  (381 482)  (381 482)  LC_1 Logic Functioning bit
 (41 2)  (383 482)  (383 482)  LC_1 Logic Functioning bit
 (43 2)  (385 482)  (385 482)  LC_1 Logic Functioning bit
 (45 2)  (387 482)  (387 482)  LC_1 Logic Functioning bit
 (53 2)  (395 482)  (395 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 483)  (342 483)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (11 3)  (353 483)  (353 483)  routing T_7_30.sp4_h_r_2 <X> T_7_30.sp4_h_l_39
 (15 3)  (357 483)  (357 483)  routing T_7_30.sp4_h_l_1 <X> T_7_30.lc_trk_g0_4
 (16 3)  (358 483)  (358 483)  routing T_7_30.sp4_h_l_1 <X> T_7_30.lc_trk_g0_4
 (17 3)  (359 483)  (359 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (363 483)  (363 483)  routing T_7_30.sp4_h_r_7 <X> T_7_30.lc_trk_g0_7
 (22 3)  (364 483)  (364 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 483)  (365 483)  routing T_7_30.sp4_h_r_14 <X> T_7_30.lc_trk_g0_6
 (24 3)  (366 483)  (366 483)  routing T_7_30.sp4_h_r_14 <X> T_7_30.lc_trk_g0_6
 (26 3)  (368 483)  (368 483)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 483)  (369 483)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 483)  (371 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 483)  (372 483)  routing T_7_30.lc_trk_g3_3 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 483)  (378 483)  LC_1 Logic Functioning bit
 (38 3)  (380 483)  (380 483)  LC_1 Logic Functioning bit
 (53 3)  (395 483)  (395 483)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 4)  (351 484)  (351 484)  routing T_7_30.sp4_v_t_41 <X> T_7_30.sp4_h_r_4
 (14 4)  (356 484)  (356 484)  routing T_7_30.wire_logic_cluster/lc_0/out <X> T_7_30.lc_trk_g1_0
 (16 4)  (358 484)  (358 484)  routing T_7_30.sp4_v_b_9 <X> T_7_30.lc_trk_g1_1
 (17 4)  (359 484)  (359 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (360 484)  (360 484)  routing T_7_30.sp4_v_b_9 <X> T_7_30.lc_trk_g1_1
 (21 4)  (363 484)  (363 484)  routing T_7_30.sp4_h_r_11 <X> T_7_30.lc_trk_g1_3
 (22 4)  (364 484)  (364 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 484)  (365 484)  routing T_7_30.sp4_h_r_11 <X> T_7_30.lc_trk_g1_3
 (24 4)  (366 484)  (366 484)  routing T_7_30.sp4_h_r_11 <X> T_7_30.lc_trk_g1_3
 (26 4)  (368 484)  (368 484)  routing T_7_30.lc_trk_g0_4 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 484)  (371 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 484)  (373 484)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 484)  (374 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 484)  (375 484)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 484)  (380 484)  LC_2 Logic Functioning bit
 (39 4)  (381 484)  (381 484)  LC_2 Logic Functioning bit
 (42 4)  (384 484)  (384 484)  LC_2 Logic Functioning bit
 (43 4)  (385 484)  (385 484)  LC_2 Logic Functioning bit
 (46 4)  (388 484)  (388 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (351 485)  (351 485)  routing T_7_30.sp4_v_t_45 <X> T_7_30.sp4_v_b_4
 (10 5)  (352 485)  (352 485)  routing T_7_30.sp4_v_t_45 <X> T_7_30.sp4_v_b_4
 (17 5)  (359 485)  (359 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (360 485)  (360 485)  routing T_7_30.sp4_v_b_9 <X> T_7_30.lc_trk_g1_1
 (22 5)  (364 485)  (364 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 485)  (367 485)  routing T_7_30.sp4_r_v_b_26 <X> T_7_30.lc_trk_g1_2
 (29 5)  (371 485)  (371 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 485)  (372 485)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 485)  (373 485)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 485)  (374 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (378 485)  (378 485)  LC_2 Logic Functioning bit
 (37 5)  (379 485)  (379 485)  LC_2 Logic Functioning bit
 (40 5)  (382 485)  (382 485)  LC_2 Logic Functioning bit
 (41 5)  (383 485)  (383 485)  LC_2 Logic Functioning bit
 (17 6)  (359 486)  (359 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 486)  (360 486)  routing T_7_30.wire_logic_cluster/lc_5/out <X> T_7_30.lc_trk_g1_5
 (26 6)  (368 486)  (368 486)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 486)  (369 486)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 486)  (371 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 486)  (374 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 486)  (378 486)  LC_3 Logic Functioning bit
 (37 6)  (379 486)  (379 486)  LC_3 Logic Functioning bit
 (38 6)  (380 486)  (380 486)  LC_3 Logic Functioning bit
 (39 6)  (381 486)  (381 486)  LC_3 Logic Functioning bit
 (48 6)  (390 486)  (390 486)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (356 487)  (356 487)  routing T_7_30.top_op_4 <X> T_7_30.lc_trk_g1_4
 (15 7)  (357 487)  (357 487)  routing T_7_30.top_op_4 <X> T_7_30.lc_trk_g1_4
 (17 7)  (359 487)  (359 487)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (369 487)  (369 487)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 487)  (371 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 487)  (372 487)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 487)  (373 487)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.wire_logic_cluster/lc_3/in_3
 (40 7)  (382 487)  (382 487)  LC_3 Logic Functioning bit
 (41 7)  (383 487)  (383 487)  LC_3 Logic Functioning bit
 (42 7)  (384 487)  (384 487)  LC_3 Logic Functioning bit
 (43 7)  (385 487)  (385 487)  LC_3 Logic Functioning bit
 (14 8)  (356 488)  (356 488)  routing T_7_30.sp4_v_t_21 <X> T_7_30.lc_trk_g2_0
 (26 8)  (368 488)  (368 488)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 488)  (369 488)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 488)  (370 488)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 488)  (371 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 488)  (374 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 488)  (375 488)  routing T_7_30.lc_trk_g3_0 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 488)  (376 488)  routing T_7_30.lc_trk_g3_0 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 488)  (377 488)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.input_2_4
 (36 8)  (378 488)  (378 488)  LC_4 Logic Functioning bit
 (37 8)  (379 488)  (379 488)  LC_4 Logic Functioning bit
 (38 8)  (380 488)  (380 488)  LC_4 Logic Functioning bit
 (42 8)  (384 488)  (384 488)  LC_4 Logic Functioning bit
 (45 8)  (387 488)  (387 488)  LC_4 Logic Functioning bit
 (8 9)  (350 489)  (350 489)  routing T_7_30.sp4_h_l_36 <X> T_7_30.sp4_v_b_7
 (9 9)  (351 489)  (351 489)  routing T_7_30.sp4_h_l_36 <X> T_7_30.sp4_v_b_7
 (10 9)  (352 489)  (352 489)  routing T_7_30.sp4_h_l_36 <X> T_7_30.sp4_v_b_7
 (14 9)  (356 489)  (356 489)  routing T_7_30.sp4_v_t_21 <X> T_7_30.lc_trk_g2_0
 (16 9)  (358 489)  (358 489)  routing T_7_30.sp4_v_t_21 <X> T_7_30.lc_trk_g2_0
 (17 9)  (359 489)  (359 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (364 489)  (364 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (367 489)  (367 489)  routing T_7_30.sp4_r_v_b_34 <X> T_7_30.lc_trk_g2_2
 (26 9)  (368 489)  (368 489)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 489)  (370 489)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 489)  (371 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 489)  (372 489)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 489)  (374 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (377 489)  (377 489)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.input_2_4
 (36 9)  (378 489)  (378 489)  LC_4 Logic Functioning bit
 (37 9)  (379 489)  (379 489)  LC_4 Logic Functioning bit
 (38 9)  (380 489)  (380 489)  LC_4 Logic Functioning bit
 (39 9)  (381 489)  (381 489)  LC_4 Logic Functioning bit
 (48 9)  (390 489)  (390 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (393 489)  (393 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (350 490)  (350 490)  routing T_7_30.sp4_h_r_11 <X> T_7_30.sp4_h_l_42
 (10 10)  (352 490)  (352 490)  routing T_7_30.sp4_h_r_11 <X> T_7_30.sp4_h_l_42
 (13 10)  (355 490)  (355 490)  routing T_7_30.sp4_h_r_8 <X> T_7_30.sp4_v_t_45
 (22 10)  (364 490)  (364 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (365 490)  (365 490)  routing T_7_30.sp4_h_r_31 <X> T_7_30.lc_trk_g2_7
 (24 10)  (366 490)  (366 490)  routing T_7_30.sp4_h_r_31 <X> T_7_30.lc_trk_g2_7
 (28 10)  (370 490)  (370 490)  routing T_7_30.lc_trk_g2_0 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 490)  (371 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 490)  (373 490)  routing T_7_30.lc_trk_g1_5 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 490)  (374 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 490)  (376 490)  routing T_7_30.lc_trk_g1_5 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 490)  (378 490)  LC_5 Logic Functioning bit
 (37 10)  (379 490)  (379 490)  LC_5 Logic Functioning bit
 (38 10)  (380 490)  (380 490)  LC_5 Logic Functioning bit
 (39 10)  (381 490)  (381 490)  LC_5 Logic Functioning bit
 (41 10)  (383 490)  (383 490)  LC_5 Logic Functioning bit
 (43 10)  (385 490)  (385 490)  LC_5 Logic Functioning bit
 (45 10)  (387 490)  (387 490)  LC_5 Logic Functioning bit
 (47 10)  (389 490)  (389 490)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (395 490)  (395 490)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (346 491)  (346 491)  routing T_7_30.sp4_h_r_10 <X> T_7_30.sp4_h_l_43
 (6 11)  (348 491)  (348 491)  routing T_7_30.sp4_h_r_10 <X> T_7_30.sp4_h_l_43
 (12 11)  (354 491)  (354 491)  routing T_7_30.sp4_h_r_8 <X> T_7_30.sp4_v_t_45
 (13 11)  (355 491)  (355 491)  routing T_7_30.sp4_v_b_3 <X> T_7_30.sp4_h_l_45
 (21 11)  (363 491)  (363 491)  routing T_7_30.sp4_h_r_31 <X> T_7_30.lc_trk_g2_7
 (22 11)  (364 491)  (364 491)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 491)  (366 491)  routing T_7_30.tnl_op_6 <X> T_7_30.lc_trk_g2_6
 (25 11)  (367 491)  (367 491)  routing T_7_30.tnl_op_6 <X> T_7_30.lc_trk_g2_6
 (26 11)  (368 491)  (368 491)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 491)  (369 491)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 491)  (371 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 491)  (378 491)  LC_5 Logic Functioning bit
 (38 11)  (380 491)  (380 491)  LC_5 Logic Functioning bit
 (14 12)  (356 492)  (356 492)  routing T_7_30.sp4_v_b_24 <X> T_7_30.lc_trk_g3_0
 (17 12)  (359 492)  (359 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 492)  (360 492)  routing T_7_30.wire_logic_cluster/lc_1/out <X> T_7_30.lc_trk_g3_1
 (21 12)  (363 492)  (363 492)  routing T_7_30.sp4_h_r_35 <X> T_7_30.lc_trk_g3_3
 (22 12)  (364 492)  (364 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 492)  (365 492)  routing T_7_30.sp4_h_r_35 <X> T_7_30.lc_trk_g3_3
 (24 12)  (366 492)  (366 492)  routing T_7_30.sp4_h_r_35 <X> T_7_30.lc_trk_g3_3
 (25 12)  (367 492)  (367 492)  routing T_7_30.sp4_v_b_26 <X> T_7_30.lc_trk_g3_2
 (26 12)  (368 492)  (368 492)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 492)  (370 492)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 492)  (373 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 492)  (375 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 492)  (376 492)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 492)  (378 492)  LC_6 Logic Functioning bit
 (37 12)  (379 492)  (379 492)  LC_6 Logic Functioning bit
 (38 12)  (380 492)  (380 492)  LC_6 Logic Functioning bit
 (42 12)  (384 492)  (384 492)  LC_6 Logic Functioning bit
 (45 12)  (387 492)  (387 492)  LC_6 Logic Functioning bit
 (6 13)  (348 493)  (348 493)  routing T_7_30.sp4_h_l_44 <X> T_7_30.sp4_h_r_9
 (16 13)  (358 493)  (358 493)  routing T_7_30.sp4_v_b_24 <X> T_7_30.lc_trk_g3_0
 (17 13)  (359 493)  (359 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (364 493)  (364 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (365 493)  (365 493)  routing T_7_30.sp4_v_b_26 <X> T_7_30.lc_trk_g3_2
 (26 13)  (368 493)  (368 493)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 493)  (370 493)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 493)  (371 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 493)  (372 493)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 493)  (373 493)  routing T_7_30.lc_trk_g3_6 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 493)  (374 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (376 493)  (376 493)  routing T_7_30.lc_trk_g1_1 <X> T_7_30.input_2_6
 (36 13)  (378 493)  (378 493)  LC_6 Logic Functioning bit
 (37 13)  (379 493)  (379 493)  LC_6 Logic Functioning bit
 (38 13)  (380 493)  (380 493)  LC_6 Logic Functioning bit
 (39 13)  (381 493)  (381 493)  LC_6 Logic Functioning bit
 (48 13)  (390 493)  (390 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (393 493)  (393 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (367 494)  (367 494)  routing T_7_30.wire_logic_cluster/lc_6/out <X> T_7_30.lc_trk_g3_6
 (26 14)  (368 494)  (368 494)  routing T_7_30.lc_trk_g0_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 494)  (369 494)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 494)  (371 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 494)  (374 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 494)  (378 494)  LC_7 Logic Functioning bit
 (37 14)  (379 494)  (379 494)  LC_7 Logic Functioning bit
 (38 14)  (380 494)  (380 494)  LC_7 Logic Functioning bit
 (39 14)  (381 494)  (381 494)  LC_7 Logic Functioning bit
 (51 14)  (393 494)  (393 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (351 495)  (351 495)  routing T_7_30.sp4_v_b_2 <X> T_7_30.sp4_v_t_47
 (10 15)  (352 495)  (352 495)  routing T_7_30.sp4_v_b_2 <X> T_7_30.sp4_v_t_47
 (22 15)  (364 495)  (364 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (368 495)  (368 495)  routing T_7_30.lc_trk_g0_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 495)  (371 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 495)  (372 495)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 495)  (373 495)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (40 15)  (382 495)  (382 495)  LC_7 Logic Functioning bit
 (41 15)  (383 495)  (383 495)  LC_7 Logic Functioning bit
 (42 15)  (384 495)  (384 495)  LC_7 Logic Functioning bit
 (43 15)  (385 495)  (385 495)  LC_7 Logic Functioning bit


RAM_Tile_8_30

 (6 3)  (402 483)  (402 483)  routing T_8_30.sp4_h_r_0 <X> T_8_30.sp4_h_l_37
 (11 4)  (407 484)  (407 484)  routing T_8_30.sp4_v_t_39 <X> T_8_30.sp4_v_b_5
 (12 5)  (408 485)  (408 485)  routing T_8_30.sp4_v_t_39 <X> T_8_30.sp4_v_b_5
 (4 7)  (400 487)  (400 487)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_h_l_38
 (6 7)  (402 487)  (402 487)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_h_l_38
 (11 7)  (407 487)  (407 487)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_h_l_40
 (13 7)  (409 487)  (409 487)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_h_l_40
 (4 8)  (400 488)  (400 488)  routing T_8_30.sp4_h_l_43 <X> T_8_30.sp4_v_b_6
 (5 9)  (401 489)  (401 489)  routing T_8_30.sp4_h_l_43 <X> T_8_30.sp4_v_b_6
 (9 10)  (405 490)  (405 490)  routing T_8_30.sp4_v_b_7 <X> T_8_30.sp4_h_l_42
 (12 10)  (408 490)  (408 490)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_h_l_45
 (13 11)  (409 491)  (409 491)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_h_l_45
 (4 15)  (400 495)  (400 495)  routing T_8_30.sp4_h_r_1 <X> T_8_30.sp4_h_l_44
 (6 15)  (402 495)  (402 495)  routing T_8_30.sp4_h_r_1 <X> T_8_30.sp4_h_l_44


LogicTile_9_30

 (14 0)  (452 480)  (452 480)  routing T_9_30.wire_logic_cluster/lc_0/out <X> T_9_30.lc_trk_g0_0
 (21 0)  (459 480)  (459 480)  routing T_9_30.wire_logic_cluster/lc_3/out <X> T_9_30.lc_trk_g0_3
 (22 0)  (460 480)  (460 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (464 480)  (464 480)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 480)  (465 480)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 480)  (471 480)  routing T_9_30.lc_trk_g2_1 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (37 0)  (475 480)  (475 480)  LC_0 Logic Functioning bit
 (39 0)  (477 480)  (477 480)  LC_0 Logic Functioning bit
 (43 0)  (481 480)  (481 480)  LC_0 Logic Functioning bit
 (45 0)  (483 480)  (483 480)  LC_0 Logic Functioning bit
 (47 0)  (485 480)  (485 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (455 481)  (455 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (457 481)  (457 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (464 481)  (464 481)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 481)  (466 481)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 481)  (467 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 481)  (468 481)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 481)  (470 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 481)  (474 481)  LC_0 Logic Functioning bit
 (37 1)  (475 481)  (475 481)  LC_0 Logic Functioning bit
 (42 1)  (480 481)  (480 481)  LC_0 Logic Functioning bit
 (43 1)  (481 481)  (481 481)  LC_0 Logic Functioning bit
 (47 1)  (485 481)  (485 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 482)  (438 482)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (2 2)  (440 482)  (440 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (443 482)  (443 482)  routing T_9_30.sp4_v_t_43 <X> T_9_30.sp4_h_l_37
 (9 2)  (447 482)  (447 482)  routing T_9_30.sp4_h_r_10 <X> T_9_30.sp4_h_l_36
 (10 2)  (448 482)  (448 482)  routing T_9_30.sp4_h_r_10 <X> T_9_30.sp4_h_l_36
 (12 2)  (450 482)  (450 482)  routing T_9_30.sp4_h_r_11 <X> T_9_30.sp4_h_l_39
 (17 2)  (455 482)  (455 482)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 482)  (456 482)  routing T_9_30.wire_logic_cluster/lc_5/out <X> T_9_30.lc_trk_g0_5
 (28 2)  (466 482)  (466 482)  routing T_9_30.lc_trk_g2_0 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 482)  (467 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 482)  (469 482)  routing T_9_30.lc_trk_g0_4 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 482)  (474 482)  LC_1 Logic Functioning bit
 (38 2)  (476 482)  (476 482)  LC_1 Logic Functioning bit
 (45 2)  (483 482)  (483 482)  LC_1 Logic Functioning bit
 (0 3)  (438 483)  (438 483)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (4 3)  (442 483)  (442 483)  routing T_9_30.sp4_v_t_43 <X> T_9_30.sp4_h_l_37
 (6 3)  (444 483)  (444 483)  routing T_9_30.sp4_v_t_43 <X> T_9_30.sp4_h_l_37
 (13 3)  (451 483)  (451 483)  routing T_9_30.sp4_h_r_11 <X> T_9_30.sp4_h_l_39
 (15 3)  (453 483)  (453 483)  routing T_9_30.sp4_v_t_9 <X> T_9_30.lc_trk_g0_4
 (16 3)  (454 483)  (454 483)  routing T_9_30.sp4_v_t_9 <X> T_9_30.lc_trk_g0_4
 (17 3)  (455 483)  (455 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (28 3)  (466 483)  (466 483)  routing T_9_30.lc_trk_g2_1 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 483)  (467 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 483)  (474 483)  LC_1 Logic Functioning bit
 (37 3)  (475 483)  (475 483)  LC_1 Logic Functioning bit
 (38 3)  (476 483)  (476 483)  LC_1 Logic Functioning bit
 (39 3)  (477 483)  (477 483)  LC_1 Logic Functioning bit
 (40 3)  (478 483)  (478 483)  LC_1 Logic Functioning bit
 (42 3)  (480 483)  (480 483)  LC_1 Logic Functioning bit
 (47 3)  (485 483)  (485 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (464 484)  (464 484)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 484)  (471 484)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 484)  (472 484)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 484)  (473 484)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.input_2_2
 (36 4)  (474 484)  (474 484)  LC_2 Logic Functioning bit
 (37 4)  (475 484)  (475 484)  LC_2 Logic Functioning bit
 (38 4)  (476 484)  (476 484)  LC_2 Logic Functioning bit
 (42 4)  (480 484)  (480 484)  LC_2 Logic Functioning bit
 (45 4)  (483 484)  (483 484)  LC_2 Logic Functioning bit
 (22 5)  (460 485)  (460 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 485)  (461 485)  routing T_9_30.sp4_v_b_18 <X> T_9_30.lc_trk_g1_2
 (24 5)  (462 485)  (462 485)  routing T_9_30.sp4_v_b_18 <X> T_9_30.lc_trk_g1_2
 (26 5)  (464 485)  (464 485)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 485)  (466 485)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 485)  (467 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 485)  (469 485)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 485)  (470 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (471 485)  (471 485)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.input_2_2
 (36 5)  (474 485)  (474 485)  LC_2 Logic Functioning bit
 (37 5)  (475 485)  (475 485)  LC_2 Logic Functioning bit
 (38 5)  (476 485)  (476 485)  LC_2 Logic Functioning bit
 (39 5)  (477 485)  (477 485)  LC_2 Logic Functioning bit
 (47 5)  (485 485)  (485 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (446 486)  (446 486)  routing T_9_30.sp4_h_r_4 <X> T_9_30.sp4_h_l_41
 (14 6)  (452 486)  (452 486)  routing T_9_30.wire_logic_cluster/lc_4/out <X> T_9_30.lc_trk_g1_4
 (21 6)  (459 486)  (459 486)  routing T_9_30.wire_logic_cluster/lc_7/out <X> T_9_30.lc_trk_g1_7
 (22 6)  (460 486)  (460 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 486)  (463 486)  routing T_9_30.sp4_h_r_14 <X> T_9_30.lc_trk_g1_6
 (27 6)  (465 486)  (465 486)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 486)  (466 486)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 486)  (467 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 486)  (469 486)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 486)  (470 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 486)  (471 486)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 486)  (474 486)  LC_3 Logic Functioning bit
 (37 6)  (475 486)  (475 486)  LC_3 Logic Functioning bit
 (43 6)  (481 486)  (481 486)  LC_3 Logic Functioning bit
 (45 6)  (483 486)  (483 486)  LC_3 Logic Functioning bit
 (48 6)  (486 486)  (486 486)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (441 487)  (441 487)  routing T_9_30.sp12_h_l_23 <X> T_9_30.sp12_v_t_23
 (6 7)  (444 487)  (444 487)  routing T_9_30.sp4_h_r_3 <X> T_9_30.sp4_h_l_38
 (11 7)  (449 487)  (449 487)  routing T_9_30.sp4_h_r_5 <X> T_9_30.sp4_h_l_40
 (17 7)  (455 487)  (455 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 487)  (460 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (461 487)  (461 487)  routing T_9_30.sp4_h_r_14 <X> T_9_30.lc_trk_g1_6
 (24 7)  (462 487)  (462 487)  routing T_9_30.sp4_h_r_14 <X> T_9_30.lc_trk_g1_6
 (26 7)  (464 487)  (464 487)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 487)  (465 487)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 487)  (467 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 487)  (469 487)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 487)  (470 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 487)  (473 487)  routing T_9_30.lc_trk_g0_3 <X> T_9_30.input_2_3
 (36 7)  (474 487)  (474 487)  LC_3 Logic Functioning bit
 (37 7)  (475 487)  (475 487)  LC_3 Logic Functioning bit
 (41 7)  (479 487)  (479 487)  LC_3 Logic Functioning bit
 (42 7)  (480 487)  (480 487)  LC_3 Logic Functioning bit
 (43 7)  (481 487)  (481 487)  LC_3 Logic Functioning bit
 (17 8)  (455 488)  (455 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 488)  (456 488)  routing T_9_30.wire_logic_cluster/lc_1/out <X> T_9_30.lc_trk_g2_1
 (27 8)  (465 488)  (465 488)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 488)  (467 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 488)  (468 488)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 488)  (469 488)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 488)  (471 488)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 488)  (472 488)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 488)  (474 488)  LC_4 Logic Functioning bit
 (38 8)  (476 488)  (476 488)  LC_4 Logic Functioning bit
 (45 8)  (483 488)  (483 488)  LC_4 Logic Functioning bit
 (47 8)  (485 488)  (485 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (452 489)  (452 489)  routing T_9_30.sp4_r_v_b_32 <X> T_9_30.lc_trk_g2_0
 (17 9)  (455 489)  (455 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (466 489)  (466 489)  routing T_9_30.lc_trk_g2_0 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 489)  (469 489)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 489)  (474 489)  LC_4 Logic Functioning bit
 (37 9)  (475 489)  (475 489)  LC_4 Logic Functioning bit
 (38 9)  (476 489)  (476 489)  LC_4 Logic Functioning bit
 (39 9)  (477 489)  (477 489)  LC_4 Logic Functioning bit
 (41 9)  (479 489)  (479 489)  LC_4 Logic Functioning bit
 (43 9)  (481 489)  (481 489)  LC_4 Logic Functioning bit
 (51 9)  (489 489)  (489 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (463 490)  (463 490)  routing T_9_30.sp4_v_b_38 <X> T_9_30.lc_trk_g2_6
 (28 10)  (466 490)  (466 490)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 490)  (467 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 490)  (468 490)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 490)  (471 490)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 490)  (472 490)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 490)  (473 490)  routing T_9_30.lc_trk_g0_5 <X> T_9_30.input_2_5
 (36 10)  (474 490)  (474 490)  LC_5 Logic Functioning bit
 (37 10)  (475 490)  (475 490)  LC_5 Logic Functioning bit
 (39 10)  (477 490)  (477 490)  LC_5 Logic Functioning bit
 (43 10)  (481 490)  (481 490)  LC_5 Logic Functioning bit
 (45 10)  (483 490)  (483 490)  LC_5 Logic Functioning bit
 (46 10)  (484 490)  (484 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (452 491)  (452 491)  routing T_9_30.sp4_r_v_b_36 <X> T_9_30.lc_trk_g2_4
 (17 11)  (455 491)  (455 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (460 491)  (460 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 491)  (461 491)  routing T_9_30.sp4_v_b_38 <X> T_9_30.lc_trk_g2_6
 (25 11)  (463 491)  (463 491)  routing T_9_30.sp4_v_b_38 <X> T_9_30.lc_trk_g2_6
 (26 11)  (464 491)  (464 491)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 491)  (465 491)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 491)  (467 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 491)  (468 491)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 491)  (469 491)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 491)  (470 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 491)  (474 491)  LC_5 Logic Functioning bit
 (37 11)  (475 491)  (475 491)  LC_5 Logic Functioning bit
 (42 11)  (480 491)  (480 491)  LC_5 Logic Functioning bit
 (43 11)  (481 491)  (481 491)  LC_5 Logic Functioning bit
 (15 12)  (453 492)  (453 492)  routing T_9_30.sp4_h_r_33 <X> T_9_30.lc_trk_g3_1
 (16 12)  (454 492)  (454 492)  routing T_9_30.sp4_h_r_33 <X> T_9_30.lc_trk_g3_1
 (17 12)  (455 492)  (455 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 492)  (456 492)  routing T_9_30.sp4_h_r_33 <X> T_9_30.lc_trk_g3_1
 (22 12)  (460 492)  (460 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (463 492)  (463 492)  routing T_9_30.wire_logic_cluster/lc_2/out <X> T_9_30.lc_trk_g3_2
 (27 12)  (465 492)  (465 492)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 492)  (466 492)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 492)  (467 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 492)  (468 492)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 492)  (469 492)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 492)  (470 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 492)  (471 492)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 492)  (472 492)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 492)  (474 492)  LC_6 Logic Functioning bit
 (37 12)  (475 492)  (475 492)  LC_6 Logic Functioning bit
 (38 12)  (476 492)  (476 492)  LC_6 Logic Functioning bit
 (39 12)  (477 492)  (477 492)  LC_6 Logic Functioning bit
 (41 12)  (479 492)  (479 492)  LC_6 Logic Functioning bit
 (43 12)  (481 492)  (481 492)  LC_6 Logic Functioning bit
 (45 12)  (483 492)  (483 492)  LC_6 Logic Functioning bit
 (47 12)  (485 492)  (485 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (13 13)  (451 493)  (451 493)  routing T_9_30.sp4_v_t_43 <X> T_9_30.sp4_h_r_11
 (22 13)  (460 493)  (460 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (466 493)  (466 493)  routing T_9_30.lc_trk_g2_0 <X> T_9_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 493)  (467 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 493)  (469 493)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 493)  (474 493)  LC_6 Logic Functioning bit
 (38 13)  (476 493)  (476 493)  LC_6 Logic Functioning bit
 (5 14)  (443 494)  (443 494)  routing T_9_30.sp4_v_t_38 <X> T_9_30.sp4_h_l_44
 (25 14)  (463 494)  (463 494)  routing T_9_30.wire_logic_cluster/lc_6/out <X> T_9_30.lc_trk_g3_6
 (28 14)  (466 494)  (466 494)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 494)  (468 494)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 494)  (469 494)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 494)  (472 494)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 494)  (473 494)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.input_2_7
 (36 14)  (474 494)  (474 494)  LC_7 Logic Functioning bit
 (37 14)  (475 494)  (475 494)  LC_7 Logic Functioning bit
 (38 14)  (476 494)  (476 494)  LC_7 Logic Functioning bit
 (42 14)  (480 494)  (480 494)  LC_7 Logic Functioning bit
 (45 14)  (483 494)  (483 494)  LC_7 Logic Functioning bit
 (52 14)  (490 494)  (490 494)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (442 495)  (442 495)  routing T_9_30.sp4_v_t_38 <X> T_9_30.sp4_h_l_44
 (6 15)  (444 495)  (444 495)  routing T_9_30.sp4_v_t_38 <X> T_9_30.sp4_h_l_44
 (12 15)  (450 495)  (450 495)  routing T_9_30.sp4_h_l_46 <X> T_9_30.sp4_v_t_46
 (14 15)  (452 495)  (452 495)  routing T_9_30.sp4_h_l_17 <X> T_9_30.lc_trk_g3_4
 (15 15)  (453 495)  (453 495)  routing T_9_30.sp4_h_l_17 <X> T_9_30.lc_trk_g3_4
 (16 15)  (454 495)  (454 495)  routing T_9_30.sp4_h_l_17 <X> T_9_30.lc_trk_g3_4
 (17 15)  (455 495)  (455 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (460 495)  (460 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 495)  (464 495)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 495)  (465 495)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 495)  (467 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 495)  (468 495)  routing T_9_30.lc_trk_g2_6 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 495)  (469 495)  routing T_9_30.lc_trk_g1_7 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 495)  (470 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 495)  (472 495)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.input_2_7
 (35 15)  (473 495)  (473 495)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.input_2_7
 (36 15)  (474 495)  (474 495)  LC_7 Logic Functioning bit
 (37 15)  (475 495)  (475 495)  LC_7 Logic Functioning bit
 (38 15)  (476 495)  (476 495)  LC_7 Logic Functioning bit
 (39 15)  (477 495)  (477 495)  LC_7 Logic Functioning bit
 (47 15)  (485 495)  (485 495)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (491 495)  (491 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_30

 (8 0)  (500 480)  (500 480)  routing T_10_30.sp4_h_l_40 <X> T_10_30.sp4_h_r_1
 (10 0)  (502 480)  (502 480)  routing T_10_30.sp4_h_l_40 <X> T_10_30.sp4_h_r_1
 (14 0)  (506 480)  (506 480)  routing T_10_30.wire_logic_cluster/lc_0/out <X> T_10_30.lc_trk_g0_0
 (21 0)  (513 480)  (513 480)  routing T_10_30.wire_logic_cluster/lc_3/out <X> T_10_30.lc_trk_g0_3
 (22 0)  (514 480)  (514 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 480)  (518 480)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 480)  (521 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 480)  (522 480)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 480)  (523 480)  routing T_10_30.lc_trk_g1_4 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 480)  (524 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 480)  (526 480)  routing T_10_30.lc_trk_g1_4 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 480)  (528 480)  LC_0 Logic Functioning bit
 (37 0)  (529 480)  (529 480)  LC_0 Logic Functioning bit
 (39 0)  (531 480)  (531 480)  LC_0 Logic Functioning bit
 (43 0)  (535 480)  (535 480)  LC_0 Logic Functioning bit
 (45 0)  (537 480)  (537 480)  LC_0 Logic Functioning bit
 (46 0)  (538 480)  (538 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (540 480)  (540 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (545 480)  (545 480)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (13 1)  (505 481)  (505 481)  routing T_10_30.sp4_v_t_44 <X> T_10_30.sp4_h_r_2
 (17 1)  (509 481)  (509 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 481)  (518 481)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 481)  (519 481)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 481)  (520 481)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 481)  (521 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 481)  (522 481)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 481)  (524 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 481)  (528 481)  LC_0 Logic Functioning bit
 (37 1)  (529 481)  (529 481)  LC_0 Logic Functioning bit
 (42 1)  (534 481)  (534 481)  LC_0 Logic Functioning bit
 (43 1)  (535 481)  (535 481)  LC_0 Logic Functioning bit
 (0 2)  (492 482)  (492 482)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 482)  (504 482)  routing T_10_30.sp4_v_t_39 <X> T_10_30.sp4_h_l_39
 (14 2)  (506 482)  (506 482)  routing T_10_30.wire_logic_cluster/lc_4/out <X> T_10_30.lc_trk_g0_4
 (17 2)  (509 482)  (509 482)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 482)  (510 482)  routing T_10_30.wire_logic_cluster/lc_5/out <X> T_10_30.lc_trk_g0_5
 (22 2)  (514 482)  (514 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (521 482)  (521 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 482)  (522 482)  routing T_10_30.lc_trk_g0_4 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 482)  (524 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 482)  (525 482)  routing T_10_30.lc_trk_g2_0 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 482)  (529 482)  LC_1 Logic Functioning bit
 (39 2)  (531 482)  (531 482)  LC_1 Logic Functioning bit
 (41 2)  (533 482)  (533 482)  LC_1 Logic Functioning bit
 (43 2)  (535 482)  (535 482)  LC_1 Logic Functioning bit
 (51 2)  (543 482)  (543 482)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (492 483)  (492 483)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (11 3)  (503 483)  (503 483)  routing T_10_30.sp4_v_t_39 <X> T_10_30.sp4_h_l_39
 (17 3)  (509 483)  (509 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 483)  (513 483)  routing T_10_30.sp4_r_v_b_31 <X> T_10_30.lc_trk_g0_7
 (37 3)  (529 483)  (529 483)  LC_1 Logic Functioning bit
 (39 3)  (531 483)  (531 483)  LC_1 Logic Functioning bit
 (41 3)  (533 483)  (533 483)  LC_1 Logic Functioning bit
 (43 3)  (535 483)  (535 483)  LC_1 Logic Functioning bit
 (51 3)  (543 483)  (543 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (514 484)  (514 484)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 484)  (516 484)  routing T_10_30.top_op_3 <X> T_10_30.lc_trk_g1_3
 (29 4)  (521 484)  (521 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 484)  (523 484)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 484)  (525 484)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 484)  (529 484)  LC_2 Logic Functioning bit
 (39 4)  (531 484)  (531 484)  LC_2 Logic Functioning bit
 (41 4)  (533 484)  (533 484)  LC_2 Logic Functioning bit
 (43 4)  (535 484)  (535 484)  LC_2 Logic Functioning bit
 (21 5)  (513 485)  (513 485)  routing T_10_30.top_op_3 <X> T_10_30.lc_trk_g1_3
 (30 5)  (522 485)  (522 485)  routing T_10_30.lc_trk_g0_3 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 485)  (523 485)  routing T_10_30.lc_trk_g2_7 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 485)  (529 485)  LC_2 Logic Functioning bit
 (39 5)  (531 485)  (531 485)  LC_2 Logic Functioning bit
 (41 5)  (533 485)  (533 485)  LC_2 Logic Functioning bit
 (43 5)  (535 485)  (535 485)  LC_2 Logic Functioning bit
 (5 6)  (497 486)  (497 486)  routing T_10_30.sp4_v_t_44 <X> T_10_30.sp4_h_l_38
 (10 6)  (502 486)  (502 486)  routing T_10_30.sp4_v_b_11 <X> T_10_30.sp4_h_l_41
 (11 6)  (503 486)  (503 486)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_v_t_40
 (13 6)  (505 486)  (505 486)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_v_t_40
 (14 6)  (506 486)  (506 486)  routing T_10_30.sp4_v_b_4 <X> T_10_30.lc_trk_g1_4
 (21 6)  (513 486)  (513 486)  routing T_10_30.wire_logic_cluster/lc_7/out <X> T_10_30.lc_trk_g1_7
 (22 6)  (514 486)  (514 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 486)  (518 486)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 486)  (519 486)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 486)  (520 486)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 486)  (521 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 486)  (523 486)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 486)  (524 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 486)  (525 486)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 486)  (526 486)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 486)  (528 486)  LC_3 Logic Functioning bit
 (38 6)  (530 486)  (530 486)  LC_3 Logic Functioning bit
 (41 6)  (533 486)  (533 486)  LC_3 Logic Functioning bit
 (42 6)  (534 486)  (534 486)  LC_3 Logic Functioning bit
 (43 6)  (535 486)  (535 486)  LC_3 Logic Functioning bit
 (45 6)  (537 486)  (537 486)  LC_3 Logic Functioning bit
 (48 6)  (540 486)  (540 486)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (496 487)  (496 487)  routing T_10_30.sp4_v_t_44 <X> T_10_30.sp4_h_l_38
 (6 7)  (498 487)  (498 487)  routing T_10_30.sp4_v_t_44 <X> T_10_30.sp4_h_l_38
 (16 7)  (508 487)  (508 487)  routing T_10_30.sp4_v_b_4 <X> T_10_30.lc_trk_g1_4
 (17 7)  (509 487)  (509 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (514 487)  (514 487)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (515 487)  (515 487)  routing T_10_30.sp12_h_r_14 <X> T_10_30.lc_trk_g1_6
 (26 7)  (518 487)  (518 487)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 487)  (521 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 487)  (522 487)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 487)  (523 487)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 487)  (524 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (525 487)  (525 487)  routing T_10_30.lc_trk_g3_0 <X> T_10_30.input_2_3
 (34 7)  (526 487)  (526 487)  routing T_10_30.lc_trk_g3_0 <X> T_10_30.input_2_3
 (36 7)  (528 487)  (528 487)  LC_3 Logic Functioning bit
 (38 7)  (530 487)  (530 487)  LC_3 Logic Functioning bit
 (43 7)  (535 487)  (535 487)  LC_3 Logic Functioning bit
 (53 7)  (545 487)  (545 487)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (506 488)  (506 488)  routing T_10_30.rgt_op_0 <X> T_10_30.lc_trk_g2_0
 (21 8)  (513 488)  (513 488)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g2_3
 (22 8)  (514 488)  (514 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 488)  (515 488)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g2_3
 (25 8)  (517 488)  (517 488)  routing T_10_30.rgt_op_2 <X> T_10_30.lc_trk_g2_2
 (26 8)  (518 488)  (518 488)  routing T_10_30.lc_trk_g0_4 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 488)  (519 488)  routing T_10_30.lc_trk_g1_6 <X> T_10_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 488)  (521 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 488)  (522 488)  routing T_10_30.lc_trk_g1_6 <X> T_10_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 488)  (523 488)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 488)  (524 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 488)  (527 488)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.input_2_4
 (36 8)  (528 488)  (528 488)  LC_4 Logic Functioning bit
 (38 8)  (530 488)  (530 488)  LC_4 Logic Functioning bit
 (41 8)  (533 488)  (533 488)  LC_4 Logic Functioning bit
 (43 8)  (535 488)  (535 488)  LC_4 Logic Functioning bit
 (45 8)  (537 488)  (537 488)  LC_4 Logic Functioning bit
 (15 9)  (507 489)  (507 489)  routing T_10_30.rgt_op_0 <X> T_10_30.lc_trk_g2_0
 (17 9)  (509 489)  (509 489)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 489)  (514 489)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 489)  (516 489)  routing T_10_30.rgt_op_2 <X> T_10_30.lc_trk_g2_2
 (29 9)  (521 489)  (521 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 489)  (522 489)  routing T_10_30.lc_trk_g1_6 <X> T_10_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 489)  (523 489)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 489)  (524 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (525 489)  (525 489)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.input_2_4
 (34 9)  (526 489)  (526 489)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.input_2_4
 (35 9)  (527 489)  (527 489)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.input_2_4
 (37 9)  (529 489)  (529 489)  LC_4 Logic Functioning bit
 (39 9)  (531 489)  (531 489)  LC_4 Logic Functioning bit
 (41 9)  (533 489)  (533 489)  LC_4 Logic Functioning bit
 (42 9)  (534 489)  (534 489)  LC_4 Logic Functioning bit
 (48 9)  (540 489)  (540 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (502 490)  (502 490)  routing T_10_30.sp4_v_b_2 <X> T_10_30.sp4_h_l_42
 (12 10)  (504 490)  (504 490)  routing T_10_30.sp4_v_t_45 <X> T_10_30.sp4_h_l_45
 (22 10)  (514 490)  (514 490)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 490)  (516 490)  routing T_10_30.tnl_op_7 <X> T_10_30.lc_trk_g2_7
 (26 10)  (518 490)  (518 490)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 490)  (519 490)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 490)  (520 490)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 490)  (521 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 490)  (522 490)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 490)  (524 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 490)  (526 490)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 490)  (527 490)  routing T_10_30.lc_trk_g0_5 <X> T_10_30.input_2_5
 (36 10)  (528 490)  (528 490)  LC_5 Logic Functioning bit
 (37 10)  (529 490)  (529 490)  LC_5 Logic Functioning bit
 (39 10)  (531 490)  (531 490)  LC_5 Logic Functioning bit
 (43 10)  (535 490)  (535 490)  LC_5 Logic Functioning bit
 (45 10)  (537 490)  (537 490)  LC_5 Logic Functioning bit
 (48 10)  (540 490)  (540 490)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (543 490)  (543 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (495 491)  (495 491)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_l_22
 (11 11)  (503 491)  (503 491)  routing T_10_30.sp4_v_t_45 <X> T_10_30.sp4_h_l_45
 (21 11)  (513 491)  (513 491)  routing T_10_30.tnl_op_7 <X> T_10_30.lc_trk_g2_7
 (26 11)  (518 491)  (518 491)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 491)  (521 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 491)  (522 491)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 491)  (523 491)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 491)  (524 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 491)  (528 491)  LC_5 Logic Functioning bit
 (37 11)  (529 491)  (529 491)  LC_5 Logic Functioning bit
 (42 11)  (534 491)  (534 491)  LC_5 Logic Functioning bit
 (43 11)  (535 491)  (535 491)  LC_5 Logic Functioning bit
 (47 11)  (539 491)  (539 491)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (513 492)  (513 492)  routing T_10_30.wire_logic_cluster/lc_3/out <X> T_10_30.lc_trk_g3_3
 (22 12)  (514 492)  (514 492)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (518 492)  (518 492)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 492)  (521 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 492)  (522 492)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 492)  (523 492)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 492)  (525 492)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 492)  (526 492)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 492)  (528 492)  LC_6 Logic Functioning bit
 (37 12)  (529 492)  (529 492)  LC_6 Logic Functioning bit
 (38 12)  (530 492)  (530 492)  LC_6 Logic Functioning bit
 (42 12)  (534 492)  (534 492)  LC_6 Logic Functioning bit
 (45 12)  (537 492)  (537 492)  LC_6 Logic Functioning bit
 (52 12)  (544 492)  (544 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (509 493)  (509 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (518 493)  (518 493)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 493)  (519 493)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 493)  (520 493)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 493)  (521 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 493)  (522 493)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 493)  (523 493)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 493)  (524 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (525 493)  (525 493)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.input_2_6
 (35 13)  (527 493)  (527 493)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.input_2_6
 (36 13)  (528 493)  (528 493)  LC_6 Logic Functioning bit
 (37 13)  (529 493)  (529 493)  LC_6 Logic Functioning bit
 (38 13)  (530 493)  (530 493)  LC_6 Logic Functioning bit
 (39 13)  (531 493)  (531 493)  LC_6 Logic Functioning bit
 (51 13)  (543 493)  (543 493)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (502 494)  (502 494)  routing T_10_30.sp4_v_b_5 <X> T_10_30.sp4_h_l_47
 (11 14)  (503 494)  (503 494)  routing T_10_30.sp4_h_l_43 <X> T_10_30.sp4_v_t_46
 (22 14)  (514 494)  (514 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 494)  (517 494)  routing T_10_30.wire_logic_cluster/lc_6/out <X> T_10_30.lc_trk_g3_6
 (27 14)  (519 494)  (519 494)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 494)  (521 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 494)  (523 494)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 494)  (524 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 494)  (526 494)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 494)  (528 494)  LC_7 Logic Functioning bit
 (37 14)  (529 494)  (529 494)  LC_7 Logic Functioning bit
 (38 14)  (530 494)  (530 494)  LC_7 Logic Functioning bit
 (39 14)  (531 494)  (531 494)  LC_7 Logic Functioning bit
 (41 14)  (533 494)  (533 494)  LC_7 Logic Functioning bit
 (43 14)  (535 494)  (535 494)  LC_7 Logic Functioning bit
 (45 14)  (537 494)  (537 494)  LC_7 Logic Functioning bit
 (22 15)  (514 495)  (514 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 495)  (518 495)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 495)  (520 495)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 495)  (521 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 495)  (522 495)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 495)  (523 495)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 495)  (528 495)  LC_7 Logic Functioning bit
 (38 15)  (530 495)  (530 495)  LC_7 Logic Functioning bit
 (51 15)  (543 495)  (543 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_30

 (21 0)  (567 480)  (567 480)  routing T_11_30.wire_logic_cluster/lc_3/out <X> T_11_30.lc_trk_g0_3
 (22 0)  (568 480)  (568 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (575 480)  (575 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 480)  (576 480)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 480)  (578 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 480)  (580 480)  routing T_11_30.lc_trk_g1_0 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 480)  (581 480)  routing T_11_30.lc_trk_g0_4 <X> T_11_30.input_2_0
 (36 0)  (582 480)  (582 480)  LC_0 Logic Functioning bit
 (37 0)  (583 480)  (583 480)  LC_0 Logic Functioning bit
 (38 0)  (584 480)  (584 480)  LC_0 Logic Functioning bit
 (42 0)  (588 480)  (588 480)  LC_0 Logic Functioning bit
 (45 0)  (591 480)  (591 480)  LC_0 Logic Functioning bit
 (14 1)  (560 481)  (560 481)  routing T_11_30.sp4_r_v_b_35 <X> T_11_30.lc_trk_g0_0
 (17 1)  (563 481)  (563 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (572 481)  (572 481)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 481)  (573 481)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 481)  (574 481)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 481)  (575 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 481)  (576 481)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 481)  (578 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 481)  (582 481)  LC_0 Logic Functioning bit
 (37 1)  (583 481)  (583 481)  LC_0 Logic Functioning bit
 (38 1)  (584 481)  (584 481)  LC_0 Logic Functioning bit
 (39 1)  (585 481)  (585 481)  LC_0 Logic Functioning bit
 (51 1)  (597 481)  (597 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 482)  (546 482)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (2 2)  (548 482)  (548 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 482)  (560 482)  routing T_11_30.sp12_h_l_3 <X> T_11_30.lc_trk_g0_4
 (22 2)  (568 482)  (568 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 482)  (569 482)  routing T_11_30.sp4_v_b_23 <X> T_11_30.lc_trk_g0_7
 (24 2)  (570 482)  (570 482)  routing T_11_30.sp4_v_b_23 <X> T_11_30.lc_trk_g0_7
 (26 2)  (572 482)  (572 482)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 482)  (573 482)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 482)  (574 482)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 482)  (575 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 482)  (578 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 482)  (579 482)  routing T_11_30.lc_trk_g3_1 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 482)  (580 482)  routing T_11_30.lc_trk_g3_1 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 482)  (581 482)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.input_2_1
 (36 2)  (582 482)  (582 482)  LC_1 Logic Functioning bit
 (37 2)  (583 482)  (583 482)  LC_1 Logic Functioning bit
 (38 2)  (584 482)  (584 482)  LC_1 Logic Functioning bit
 (42 2)  (588 482)  (588 482)  LC_1 Logic Functioning bit
 (45 2)  (591 482)  (591 482)  LC_1 Logic Functioning bit
 (0 3)  (546 483)  (546 483)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (3 3)  (549 483)  (549 483)  routing T_11_30.sp12_v_b_0 <X> T_11_30.sp12_h_l_23
 (14 3)  (560 483)  (560 483)  routing T_11_30.sp12_h_l_3 <X> T_11_30.lc_trk_g0_4
 (15 3)  (561 483)  (561 483)  routing T_11_30.sp12_h_l_3 <X> T_11_30.lc_trk_g0_4
 (17 3)  (563 483)  (563 483)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (572 483)  (572 483)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 483)  (575 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 483)  (576 483)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 483)  (578 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 483)  (579 483)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.input_2_1
 (35 3)  (581 483)  (581 483)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.input_2_1
 (36 3)  (582 483)  (582 483)  LC_1 Logic Functioning bit
 (37 3)  (583 483)  (583 483)  LC_1 Logic Functioning bit
 (38 3)  (584 483)  (584 483)  LC_1 Logic Functioning bit
 (39 3)  (585 483)  (585 483)  LC_1 Logic Functioning bit
 (47 3)  (593 483)  (593 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 483)  (597 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (558 484)  (558 484)  routing T_11_30.sp4_v_b_5 <X> T_11_30.sp4_h_r_5
 (14 4)  (560 484)  (560 484)  routing T_11_30.wire_logic_cluster/lc_0/out <X> T_11_30.lc_trk_g1_0
 (25 4)  (571 484)  (571 484)  routing T_11_30.wire_logic_cluster/lc_2/out <X> T_11_30.lc_trk_g1_2
 (28 4)  (574 484)  (574 484)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 484)  (575 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 484)  (576 484)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 484)  (578 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 484)  (580 484)  routing T_11_30.lc_trk_g1_2 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 484)  (582 484)  LC_2 Logic Functioning bit
 (37 4)  (583 484)  (583 484)  LC_2 Logic Functioning bit
 (38 4)  (584 484)  (584 484)  LC_2 Logic Functioning bit
 (39 4)  (585 484)  (585 484)  LC_2 Logic Functioning bit
 (41 4)  (587 484)  (587 484)  LC_2 Logic Functioning bit
 (43 4)  (589 484)  (589 484)  LC_2 Logic Functioning bit
 (45 4)  (591 484)  (591 484)  LC_2 Logic Functioning bit
 (11 5)  (557 485)  (557 485)  routing T_11_30.sp4_v_b_5 <X> T_11_30.sp4_h_r_5
 (17 5)  (563 485)  (563 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 485)  (568 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (575 485)  (575 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 485)  (577 485)  routing T_11_30.lc_trk_g1_2 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 485)  (582 485)  LC_2 Logic Functioning bit
 (38 5)  (584 485)  (584 485)  LC_2 Logic Functioning bit
 (47 5)  (593 485)  (593 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (560 486)  (560 486)  routing T_11_30.wire_logic_cluster/lc_4/out <X> T_11_30.lc_trk_g1_4
 (15 6)  (561 486)  (561 486)  routing T_11_30.sp4_v_b_21 <X> T_11_30.lc_trk_g1_5
 (16 6)  (562 486)  (562 486)  routing T_11_30.sp4_v_b_21 <X> T_11_30.lc_trk_g1_5
 (17 6)  (563 486)  (563 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (568 486)  (568 486)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 486)  (569 486)  routing T_11_30.sp12_h_l_12 <X> T_11_30.lc_trk_g1_7
 (26 6)  (572 486)  (572 486)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 486)  (573 486)  routing T_11_30.lc_trk_g1_7 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 486)  (575 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 486)  (576 486)  routing T_11_30.lc_trk_g1_7 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 486)  (578 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 486)  (579 486)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 486)  (580 486)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 486)  (582 486)  LC_3 Logic Functioning bit
 (37 6)  (583 486)  (583 486)  LC_3 Logic Functioning bit
 (43 6)  (589 486)  (589 486)  LC_3 Logic Functioning bit
 (45 6)  (591 486)  (591 486)  LC_3 Logic Functioning bit
 (47 6)  (593 486)  (593 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (594 486)  (594 486)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (550 487)  (550 487)  routing T_11_30.sp4_v_b_10 <X> T_11_30.sp4_h_l_38
 (17 7)  (563 487)  (563 487)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 487)  (572 487)  routing T_11_30.lc_trk_g0_7 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 487)  (575 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 487)  (576 487)  routing T_11_30.lc_trk_g1_7 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 487)  (577 487)  routing T_11_30.lc_trk_g3_3 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 487)  (578 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 487)  (581 487)  routing T_11_30.lc_trk_g0_3 <X> T_11_30.input_2_3
 (36 7)  (582 487)  (582 487)  LC_3 Logic Functioning bit
 (37 7)  (583 487)  (583 487)  LC_3 Logic Functioning bit
 (41 7)  (587 487)  (587 487)  LC_3 Logic Functioning bit
 (42 7)  (588 487)  (588 487)  LC_3 Logic Functioning bit
 (43 7)  (589 487)  (589 487)  LC_3 Logic Functioning bit
 (17 8)  (563 488)  (563 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (568 488)  (568 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (573 488)  (573 488)  routing T_11_30.lc_trk_g3_0 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 488)  (574 488)  routing T_11_30.lc_trk_g3_0 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 488)  (575 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 488)  (577 488)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 488)  (578 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 488)  (580 488)  routing T_11_30.lc_trk_g1_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 488)  (582 488)  LC_4 Logic Functioning bit
 (37 8)  (583 488)  (583 488)  LC_4 Logic Functioning bit
 (38 8)  (584 488)  (584 488)  LC_4 Logic Functioning bit
 (39 8)  (585 488)  (585 488)  LC_4 Logic Functioning bit
 (41 8)  (587 488)  (587 488)  LC_4 Logic Functioning bit
 (43 8)  (589 488)  (589 488)  LC_4 Logic Functioning bit
 (45 8)  (591 488)  (591 488)  LC_4 Logic Functioning bit
 (52 8)  (598 488)  (598 488)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (561 489)  (561 489)  routing T_11_30.sp4_v_t_29 <X> T_11_30.lc_trk_g2_0
 (16 9)  (562 489)  (562 489)  routing T_11_30.sp4_v_t_29 <X> T_11_30.lc_trk_g2_0
 (17 9)  (563 489)  (563 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (567 489)  (567 489)  routing T_11_30.sp4_r_v_b_35 <X> T_11_30.lc_trk_g2_3
 (29 9)  (575 489)  (575 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 489)  (582 489)  LC_4 Logic Functioning bit
 (38 9)  (584 489)  (584 489)  LC_4 Logic Functioning bit
 (51 9)  (597 489)  (597 489)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (563 490)  (563 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (567 490)  (567 490)  routing T_11_30.bnl_op_7 <X> T_11_30.lc_trk_g2_7
 (22 10)  (568 490)  (568 490)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (29 10)  (575 490)  (575 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 490)  (577 490)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 490)  (578 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 490)  (579 490)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 490)  (580 490)  routing T_11_30.lc_trk_g3_5 <X> T_11_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 490)  (582 490)  LC_5 Logic Functioning bit
 (37 10)  (583 490)  (583 490)  LC_5 Logic Functioning bit
 (38 10)  (584 490)  (584 490)  LC_5 Logic Functioning bit
 (39 10)  (585 490)  (585 490)  LC_5 Logic Functioning bit
 (41 10)  (587 490)  (587 490)  LC_5 Logic Functioning bit
 (43 10)  (589 490)  (589 490)  LC_5 Logic Functioning bit
 (45 10)  (591 490)  (591 490)  LC_5 Logic Functioning bit
 (21 11)  (567 491)  (567 491)  routing T_11_30.bnl_op_7 <X> T_11_30.lc_trk_g2_7
 (28 11)  (574 491)  (574 491)  routing T_11_30.lc_trk_g2_1 <X> T_11_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 491)  (575 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 491)  (583 491)  LC_5 Logic Functioning bit
 (39 11)  (585 491)  (585 491)  LC_5 Logic Functioning bit
 (51 11)  (597 491)  (597 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (563 492)  (563 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 492)  (564 492)  routing T_11_30.wire_logic_cluster/lc_1/out <X> T_11_30.lc_trk_g3_1
 (21 12)  (567 492)  (567 492)  routing T_11_30.sp4_v_t_14 <X> T_11_30.lc_trk_g3_3
 (22 12)  (568 492)  (568 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 492)  (569 492)  routing T_11_30.sp4_v_t_14 <X> T_11_30.lc_trk_g3_3
 (31 12)  (577 492)  (577 492)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 492)  (578 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 492)  (579 492)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 492)  (580 492)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 492)  (582 492)  LC_6 Logic Functioning bit
 (38 12)  (584 492)  (584 492)  LC_6 Logic Functioning bit
 (39 12)  (585 492)  (585 492)  LC_6 Logic Functioning bit
 (43 12)  (589 492)  (589 492)  LC_6 Logic Functioning bit
 (45 12)  (591 492)  (591 492)  LC_6 Logic Functioning bit
 (51 12)  (597 492)  (597 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (560 493)  (560 493)  routing T_11_30.sp4_h_r_24 <X> T_11_30.lc_trk_g3_0
 (15 13)  (561 493)  (561 493)  routing T_11_30.sp4_h_r_24 <X> T_11_30.lc_trk_g3_0
 (16 13)  (562 493)  (562 493)  routing T_11_30.sp4_h_r_24 <X> T_11_30.lc_trk_g3_0
 (17 13)  (563 493)  (563 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (28 13)  (574 493)  (574 493)  routing T_11_30.lc_trk_g2_0 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 493)  (575 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 493)  (577 493)  routing T_11_30.lc_trk_g3_6 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 493)  (578 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (583 493)  (583 493)  LC_6 Logic Functioning bit
 (38 13)  (584 493)  (584 493)  LC_6 Logic Functioning bit
 (39 13)  (585 493)  (585 493)  LC_6 Logic Functioning bit
 (42 13)  (588 493)  (588 493)  LC_6 Logic Functioning bit
 (47 13)  (593 493)  (593 493)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (558 494)  (558 494)  routing T_11_30.sp4_v_b_11 <X> T_11_30.sp4_h_l_46
 (17 14)  (563 494)  (563 494)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 494)  (564 494)  routing T_11_30.wire_logic_cluster/lc_5/out <X> T_11_30.lc_trk_g3_5
 (21 14)  (567 494)  (567 494)  routing T_11_30.wire_logic_cluster/lc_7/out <X> T_11_30.lc_trk_g3_7
 (22 14)  (568 494)  (568 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 494)  (571 494)  routing T_11_30.wire_logic_cluster/lc_6/out <X> T_11_30.lc_trk_g3_6
 (27 14)  (573 494)  (573 494)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 494)  (575 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 494)  (576 494)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 494)  (577 494)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 494)  (578 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 494)  (579 494)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 494)  (580 494)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 494)  (582 494)  LC_7 Logic Functioning bit
 (37 14)  (583 494)  (583 494)  LC_7 Logic Functioning bit
 (38 14)  (584 494)  (584 494)  LC_7 Logic Functioning bit
 (39 14)  (585 494)  (585 494)  LC_7 Logic Functioning bit
 (41 14)  (587 494)  (587 494)  LC_7 Logic Functioning bit
 (43 14)  (589 494)  (589 494)  LC_7 Logic Functioning bit
 (45 14)  (591 494)  (591 494)  LC_7 Logic Functioning bit
 (22 15)  (568 495)  (568 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 495)  (572 495)  routing T_11_30.lc_trk_g2_3 <X> T_11_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 495)  (574 495)  routing T_11_30.lc_trk_g2_3 <X> T_11_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 495)  (575 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 495)  (577 495)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 495)  (582 495)  LC_7 Logic Functioning bit
 (38 15)  (584 495)  (584 495)  LC_7 Logic Functioning bit
 (53 15)  (599 495)  (599 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_30

 (26 0)  (626 480)  (626 480)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 480)  (627 480)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 480)  (629 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 480)  (630 480)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 480)  (631 480)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 480)  (632 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 480)  (633 480)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 480)  (636 480)  LC_0 Logic Functioning bit
 (37 0)  (637 480)  (637 480)  LC_0 Logic Functioning bit
 (38 0)  (638 480)  (638 480)  LC_0 Logic Functioning bit
 (43 0)  (643 480)  (643 480)  LC_0 Logic Functioning bit
 (22 1)  (622 481)  (622 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (626 481)  (626 481)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 481)  (627 481)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 481)  (628 481)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 481)  (629 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 481)  (630 481)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 481)  (631 481)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 481)  (632 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 481)  (635 481)  routing T_12_30.lc_trk_g0_2 <X> T_12_30.input_2_0
 (36 1)  (636 481)  (636 481)  LC_0 Logic Functioning bit
 (37 1)  (637 481)  (637 481)  LC_0 Logic Functioning bit
 (38 1)  (638 481)  (638 481)  LC_0 Logic Functioning bit
 (39 1)  (639 481)  (639 481)  LC_0 Logic Functioning bit
 (41 1)  (641 481)  (641 481)  LC_0 Logic Functioning bit
 (43 1)  (643 481)  (643 481)  LC_0 Logic Functioning bit
 (0 2)  (600 482)  (600 482)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (2 2)  (602 482)  (602 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (605 482)  (605 482)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_h_l_37
 (25 2)  (625 482)  (625 482)  routing T_12_30.bnr_op_6 <X> T_12_30.lc_trk_g0_6
 (26 2)  (626 482)  (626 482)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 482)  (629 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 482)  (631 482)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 482)  (632 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 482)  (633 482)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 482)  (634 482)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 482)  (635 482)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.input_2_1
 (36 2)  (636 482)  (636 482)  LC_1 Logic Functioning bit
 (37 2)  (637 482)  (637 482)  LC_1 Logic Functioning bit
 (38 2)  (638 482)  (638 482)  LC_1 Logic Functioning bit
 (0 3)  (600 483)  (600 483)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (6 3)  (606 483)  (606 483)  routing T_12_30.sp4_v_t_37 <X> T_12_30.sp4_h_l_37
 (15 3)  (615 483)  (615 483)  routing T_12_30.sp4_v_t_9 <X> T_12_30.lc_trk_g0_4
 (16 3)  (616 483)  (616 483)  routing T_12_30.sp4_v_t_9 <X> T_12_30.lc_trk_g0_4
 (17 3)  (617 483)  (617 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (622 483)  (622 483)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 483)  (625 483)  routing T_12_30.bnr_op_6 <X> T_12_30.lc_trk_g0_6
 (26 3)  (626 483)  (626 483)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 483)  (628 483)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 483)  (629 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 483)  (630 483)  routing T_12_30.lc_trk_g0_2 <X> T_12_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 483)  (631 483)  routing T_12_30.lc_trk_g3_7 <X> T_12_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 483)  (632 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 483)  (634 483)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.input_2_1
 (35 3)  (635 483)  (635 483)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.input_2_1
 (37 3)  (637 483)  (637 483)  LC_1 Logic Functioning bit
 (39 3)  (639 483)  (639 483)  LC_1 Logic Functioning bit
 (40 3)  (640 483)  (640 483)  LC_1 Logic Functioning bit
 (42 3)  (642 483)  (642 483)  LC_1 Logic Functioning bit
 (14 4)  (614 484)  (614 484)  routing T_12_30.wire_logic_cluster/lc_0/out <X> T_12_30.lc_trk_g1_0
 (27 4)  (627 484)  (627 484)  routing T_12_30.lc_trk_g1_0 <X> T_12_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 484)  (629 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 484)  (631 484)  routing T_12_30.lc_trk_g1_4 <X> T_12_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 484)  (632 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 484)  (634 484)  routing T_12_30.lc_trk_g1_4 <X> T_12_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 484)  (637 484)  LC_2 Logic Functioning bit
 (39 4)  (639 484)  (639 484)  LC_2 Logic Functioning bit
 (40 4)  (640 484)  (640 484)  LC_2 Logic Functioning bit
 (41 4)  (641 484)  (641 484)  LC_2 Logic Functioning bit
 (50 4)  (650 484)  (650 484)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (617 485)  (617 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (37 5)  (637 485)  (637 485)  LC_2 Logic Functioning bit
 (39 5)  (639 485)  (639 485)  LC_2 Logic Functioning bit
 (40 5)  (640 485)  (640 485)  LC_2 Logic Functioning bit
 (41 5)  (641 485)  (641 485)  LC_2 Logic Functioning bit
 (51 5)  (651 485)  (651 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (605 486)  (605 486)  routing T_12_30.sp4_v_t_44 <X> T_12_30.sp4_h_l_38
 (25 6)  (625 486)  (625 486)  routing T_12_30.sp4_h_l_11 <X> T_12_30.lc_trk_g1_6
 (26 6)  (626 486)  (626 486)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 486)  (629 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 486)  (630 486)  routing T_12_30.lc_trk_g0_6 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 486)  (632 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 486)  (633 486)  routing T_12_30.lc_trk_g2_0 <X> T_12_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 486)  (636 486)  LC_3 Logic Functioning bit
 (37 6)  (637 486)  (637 486)  LC_3 Logic Functioning bit
 (38 6)  (638 486)  (638 486)  LC_3 Logic Functioning bit
 (39 6)  (639 486)  (639 486)  LC_3 Logic Functioning bit
 (47 6)  (647 486)  (647 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (604 487)  (604 487)  routing T_12_30.sp4_v_t_44 <X> T_12_30.sp4_h_l_38
 (6 7)  (606 487)  (606 487)  routing T_12_30.sp4_v_t_44 <X> T_12_30.sp4_h_l_38
 (11 7)  (611 487)  (611 487)  routing T_12_30.sp4_h_r_5 <X> T_12_30.sp4_h_l_40
 (14 7)  (614 487)  (614 487)  routing T_12_30.sp4_r_v_b_28 <X> T_12_30.lc_trk_g1_4
 (17 7)  (617 487)  (617 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (622 487)  (622 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 487)  (623 487)  routing T_12_30.sp4_h_l_11 <X> T_12_30.lc_trk_g1_6
 (24 7)  (624 487)  (624 487)  routing T_12_30.sp4_h_l_11 <X> T_12_30.lc_trk_g1_6
 (25 7)  (625 487)  (625 487)  routing T_12_30.sp4_h_l_11 <X> T_12_30.lc_trk_g1_6
 (27 7)  (627 487)  (627 487)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 487)  (628 487)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 487)  (629 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 487)  (630 487)  routing T_12_30.lc_trk_g0_6 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 487)  (640 487)  LC_3 Logic Functioning bit
 (41 7)  (641 487)  (641 487)  LC_3 Logic Functioning bit
 (42 7)  (642 487)  (642 487)  LC_3 Logic Functioning bit
 (43 7)  (643 487)  (643 487)  LC_3 Logic Functioning bit
 (51 7)  (651 487)  (651 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (614 488)  (614 488)  routing T_12_30.sp4_h_r_40 <X> T_12_30.lc_trk_g2_0
 (26 8)  (626 488)  (626 488)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 488)  (627 488)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 488)  (628 488)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 488)  (629 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 488)  (631 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 488)  (632 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 488)  (633 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 488)  (634 488)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 488)  (635 488)  routing T_12_30.lc_trk_g0_4 <X> T_12_30.input_2_4
 (36 8)  (636 488)  (636 488)  LC_4 Logic Functioning bit
 (37 8)  (637 488)  (637 488)  LC_4 Logic Functioning bit
 (38 8)  (638 488)  (638 488)  LC_4 Logic Functioning bit
 (42 8)  (642 488)  (642 488)  LC_4 Logic Functioning bit
 (45 8)  (645 488)  (645 488)  LC_4 Logic Functioning bit
 (14 9)  (614 489)  (614 489)  routing T_12_30.sp4_h_r_40 <X> T_12_30.lc_trk_g2_0
 (15 9)  (615 489)  (615 489)  routing T_12_30.sp4_h_r_40 <X> T_12_30.lc_trk_g2_0
 (16 9)  (616 489)  (616 489)  routing T_12_30.sp4_h_r_40 <X> T_12_30.lc_trk_g2_0
 (17 9)  (617 489)  (617 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (627 489)  (627 489)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 489)  (628 489)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 489)  (629 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 489)  (630 489)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 489)  (632 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 489)  (636 489)  LC_4 Logic Functioning bit
 (37 9)  (637 489)  (637 489)  LC_4 Logic Functioning bit
 (38 9)  (638 489)  (638 489)  LC_4 Logic Functioning bit
 (39 9)  (639 489)  (639 489)  LC_4 Logic Functioning bit
 (48 9)  (648 489)  (648 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (609 490)  (609 490)  routing T_12_30.sp4_v_b_7 <X> T_12_30.sp4_h_l_42
 (22 10)  (622 490)  (622 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 13)  (622 493)  (622 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (614 494)  (614 494)  routing T_12_30.wire_logic_cluster/lc_4/out <X> T_12_30.lc_trk_g3_4
 (16 14)  (616 494)  (616 494)  routing T_12_30.sp4_v_t_16 <X> T_12_30.lc_trk_g3_5
 (17 14)  (617 494)  (617 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 494)  (618 494)  routing T_12_30.sp4_v_t_16 <X> T_12_30.lc_trk_g3_5
 (22 14)  (622 494)  (622 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (17 15)  (617 495)  (617 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_13_30

 (26 0)  (680 480)  (680 480)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 480)  (682 480)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 480)  (683 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 480)  (684 480)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 480)  (686 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 480)  (688 480)  routing T_13_30.lc_trk_g1_0 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 480)  (690 480)  LC_0 Logic Functioning bit
 (37 0)  (691 480)  (691 480)  LC_0 Logic Functioning bit
 (38 0)  (692 480)  (692 480)  LC_0 Logic Functioning bit
 (39 0)  (693 480)  (693 480)  LC_0 Logic Functioning bit
 (41 0)  (695 480)  (695 480)  LC_0 Logic Functioning bit
 (43 0)  (697 480)  (697 480)  LC_0 Logic Functioning bit
 (45 0)  (699 480)  (699 480)  LC_0 Logic Functioning bit
 (46 0)  (700 480)  (700 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (680 481)  (680 481)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 481)  (681 481)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 481)  (682 481)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 481)  (683 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 481)  (690 481)  LC_0 Logic Functioning bit
 (38 1)  (692 481)  (692 481)  LC_0 Logic Functioning bit
 (0 2)  (654 482)  (654 482)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (2 2)  (656 482)  (656 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 483)  (654 483)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (4 3)  (658 483)  (658 483)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_h_l_37
 (14 4)  (668 484)  (668 484)  routing T_13_30.wire_logic_cluster/lc_0/out <X> T_13_30.lc_trk_g1_0
 (26 4)  (680 484)  (680 484)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 484)  (681 484)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 484)  (682 484)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 484)  (683 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 484)  (686 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 484)  (688 484)  routing T_13_30.lc_trk_g1_0 <X> T_13_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 484)  (690 484)  LC_2 Logic Functioning bit
 (38 4)  (692 484)  (692 484)  LC_2 Logic Functioning bit
 (45 4)  (699 484)  (699 484)  LC_2 Logic Functioning bit
 (51 4)  (705 484)  (705 484)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (671 485)  (671 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 485)  (680 485)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 485)  (681 485)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 485)  (682 485)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 485)  (683 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 485)  (684 485)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 485)  (690 485)  LC_2 Logic Functioning bit
 (37 5)  (691 485)  (691 485)  LC_2 Logic Functioning bit
 (38 5)  (692 485)  (692 485)  LC_2 Logic Functioning bit
 (39 5)  (693 485)  (693 485)  LC_2 Logic Functioning bit
 (41 5)  (695 485)  (695 485)  LC_2 Logic Functioning bit
 (43 5)  (697 485)  (697 485)  LC_2 Logic Functioning bit
 (5 6)  (659 486)  (659 486)  routing T_13_30.sp4_v_b_3 <X> T_13_30.sp4_h_l_38
 (9 6)  (663 486)  (663 486)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_h_l_41
 (15 10)  (669 490)  (669 490)  routing T_13_30.sp4_h_l_16 <X> T_13_30.lc_trk_g2_5
 (16 10)  (670 490)  (670 490)  routing T_13_30.sp4_h_l_16 <X> T_13_30.lc_trk_g2_5
 (17 10)  (671 490)  (671 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (675 490)  (675 490)  routing T_13_30.sp4_h_r_39 <X> T_13_30.lc_trk_g2_7
 (22 10)  (676 490)  (676 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 490)  (677 490)  routing T_13_30.sp4_h_r_39 <X> T_13_30.lc_trk_g2_7
 (24 10)  (678 490)  (678 490)  routing T_13_30.sp4_h_r_39 <X> T_13_30.lc_trk_g2_7
 (18 11)  (672 491)  (672 491)  routing T_13_30.sp4_h_l_16 <X> T_13_30.lc_trk_g2_5
 (25 12)  (679 492)  (679 492)  routing T_13_30.wire_logic_cluster/lc_2/out <X> T_13_30.lc_trk_g3_2
 (26 12)  (680 492)  (680 492)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 492)  (682 492)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 492)  (683 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 492)  (684 492)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 492)  (685 492)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 492)  (686 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 492)  (687 492)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 492)  (688 492)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 492)  (690 492)  LC_6 Logic Functioning bit
 (37 12)  (691 492)  (691 492)  LC_6 Logic Functioning bit
 (38 12)  (692 492)  (692 492)  LC_6 Logic Functioning bit
 (39 12)  (693 492)  (693 492)  LC_6 Logic Functioning bit
 (41 12)  (695 492)  (695 492)  LC_6 Logic Functioning bit
 (43 12)  (697 492)  (697 492)  LC_6 Logic Functioning bit
 (45 12)  (699 492)  (699 492)  LC_6 Logic Functioning bit
 (22 13)  (676 493)  (676 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 493)  (680 493)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 493)  (681 493)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 493)  (682 493)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 493)  (683 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 493)  (684 493)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 493)  (685 493)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 493)  (690 493)  LC_6 Logic Functioning bit
 (38 13)  (692 493)  (692 493)  LC_6 Logic Functioning bit
 (52 13)  (706 493)  (706 493)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (675 494)  (675 494)  routing T_13_30.sp4_v_t_18 <X> T_13_30.lc_trk_g3_7
 (22 14)  (676 494)  (676 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 494)  (677 494)  routing T_13_30.sp4_v_t_18 <X> T_13_30.lc_trk_g3_7
 (25 14)  (679 494)  (679 494)  routing T_13_30.wire_logic_cluster/lc_6/out <X> T_13_30.lc_trk_g3_6
 (22 15)  (676 495)  (676 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_30

 (8 1)  (716 481)  (716 481)  routing T_14_30.sp4_h_l_36 <X> T_14_30.sp4_v_b_1
 (9 1)  (717 481)  (717 481)  routing T_14_30.sp4_h_l_36 <X> T_14_30.sp4_v_b_1


LogicTile_15_30

 (12 14)  (774 494)  (774 494)  routing T_15_30.sp4_v_b_11 <X> T_15_30.sp4_h_l_46


LogicTile_1_29

 (14 0)  (32 464)  (32 464)  routing T_1_29.wire_logic_cluster/lc_0/out <X> T_1_29.lc_trk_g0_0
 (22 0)  (40 464)  (40 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (47 464)  (47 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 464)  (49 464)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 464)  (50 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 464)  (51 464)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 464)  (54 464)  LC_0 Logic Functioning bit
 (38 0)  (56 464)  (56 464)  LC_0 Logic Functioning bit
 (41 0)  (59 464)  (59 464)  LC_0 Logic Functioning bit
 (43 0)  (61 464)  (61 464)  LC_0 Logic Functioning bit
 (45 0)  (63 464)  (63 464)  LC_0 Logic Functioning bit
 (47 0)  (65 464)  (65 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (35 465)  (35 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (47 465)  (47 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 465)  (48 465)  routing T_1_29.lc_trk_g0_3 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 465)  (54 465)  LC_0 Logic Functioning bit
 (38 1)  (56 465)  (56 465)  LC_0 Logic Functioning bit
 (40 1)  (58 465)  (58 465)  LC_0 Logic Functioning bit
 (42 1)  (60 465)  (60 465)  LC_0 Logic Functioning bit
 (47 1)  (65 465)  (65 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (18 466)  (18 466)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (2 2)  (20 466)  (20 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (35 466)  (35 466)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (36 466)  (36 466)  routing T_1_29.wire_logic_cluster/lc_5/out <X> T_1_29.lc_trk_g0_5
 (22 2)  (40 466)  (40 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (18 467)  (18 467)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (15 3)  (33 467)  (33 467)  routing T_1_29.sp4_v_t_9 <X> T_1_29.lc_trk_g0_4
 (16 3)  (34 467)  (34 467)  routing T_1_29.sp4_v_t_9 <X> T_1_29.lc_trk_g0_4
 (17 3)  (35 467)  (35 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (39 467)  (39 467)  routing T_1_29.sp4_r_v_b_31 <X> T_1_29.lc_trk_g0_7
 (15 4)  (33 468)  (33 468)  routing T_1_29.sp4_h_r_9 <X> T_1_29.lc_trk_g1_1
 (16 4)  (34 468)  (34 468)  routing T_1_29.sp4_h_r_9 <X> T_1_29.lc_trk_g1_1
 (17 4)  (35 468)  (35 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (36 468)  (36 468)  routing T_1_29.sp4_h_r_9 <X> T_1_29.lc_trk_g1_1
 (28 4)  (46 468)  (46 468)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 468)  (47 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 468)  (50 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 468)  (51 468)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 468)  (54 468)  LC_2 Logic Functioning bit
 (38 4)  (56 468)  (56 468)  LC_2 Logic Functioning bit
 (41 4)  (59 468)  (59 468)  LC_2 Logic Functioning bit
 (43 4)  (61 468)  (61 468)  LC_2 Logic Functioning bit
 (45 4)  (63 468)  (63 468)  LC_2 Logic Functioning bit
 (26 5)  (44 469)  (44 469)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 469)  (46 469)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 469)  (47 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 469)  (49 469)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 469)  (50 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (52 469)  (52 469)  routing T_1_29.lc_trk_g1_1 <X> T_1_29.input_2_2
 (37 5)  (55 469)  (55 469)  LC_2 Logic Functioning bit
 (39 5)  (57 469)  (57 469)  LC_2 Logic Functioning bit
 (41 5)  (59 469)  (59 469)  LC_2 Logic Functioning bit
 (42 5)  (60 469)  (60 469)  LC_2 Logic Functioning bit
 (26 6)  (44 470)  (44 470)  routing T_1_29.lc_trk_g3_4 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 470)  (46 470)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 470)  (47 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 470)  (48 470)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 470)  (50 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 470)  (51 470)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 470)  (52 470)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 470)  (54 470)  LC_3 Logic Functioning bit
 (37 6)  (55 470)  (55 470)  LC_3 Logic Functioning bit
 (39 6)  (57 470)  (57 470)  LC_3 Logic Functioning bit
 (41 6)  (59 470)  (59 470)  LC_3 Logic Functioning bit
 (43 6)  (61 470)  (61 470)  LC_3 Logic Functioning bit
 (27 7)  (45 471)  (45 471)  routing T_1_29.lc_trk_g3_4 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 471)  (46 471)  routing T_1_29.lc_trk_g3_4 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 471)  (47 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 471)  (48 471)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 471)  (50 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 471)  (51 471)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.input_2_3
 (34 7)  (52 471)  (52 471)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.input_2_3
 (35 7)  (53 471)  (53 471)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.input_2_3
 (36 7)  (54 471)  (54 471)  LC_3 Logic Functioning bit
 (37 7)  (55 471)  (55 471)  LC_3 Logic Functioning bit
 (39 7)  (57 471)  (57 471)  LC_3 Logic Functioning bit
 (15 8)  (33 472)  (33 472)  routing T_1_29.rgt_op_1 <X> T_1_29.lc_trk_g2_1
 (17 8)  (35 472)  (35 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 472)  (36 472)  routing T_1_29.rgt_op_1 <X> T_1_29.lc_trk_g2_1
 (21 8)  (39 472)  (39 472)  routing T_1_29.sp4_v_t_22 <X> T_1_29.lc_trk_g2_3
 (22 8)  (40 472)  (40 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (41 472)  (41 472)  routing T_1_29.sp4_v_t_22 <X> T_1_29.lc_trk_g2_3
 (25 8)  (43 472)  (43 472)  routing T_1_29.wire_logic_cluster/lc_2/out <X> T_1_29.lc_trk_g2_2
 (27 8)  (45 472)  (45 472)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 472)  (46 472)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 472)  (47 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 472)  (49 472)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 472)  (50 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 472)  (51 472)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 472)  (52 472)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 472)  (53 472)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.input_2_4
 (36 8)  (54 472)  (54 472)  LC_4 Logic Functioning bit
 (38 8)  (56 472)  (56 472)  LC_4 Logic Functioning bit
 (41 8)  (59 472)  (59 472)  LC_4 Logic Functioning bit
 (21 9)  (39 473)  (39 473)  routing T_1_29.sp4_v_t_22 <X> T_1_29.lc_trk_g2_3
 (22 9)  (40 473)  (40 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (45 473)  (45 473)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 473)  (46 473)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 473)  (47 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 473)  (49 473)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 473)  (50 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (51 473)  (51 473)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.input_2_4
 (35 9)  (53 473)  (53 473)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.input_2_4
 (36 9)  (54 473)  (54 473)  LC_4 Logic Functioning bit
 (37 9)  (55 473)  (55 473)  LC_4 Logic Functioning bit
 (39 9)  (57 473)  (57 473)  LC_4 Logic Functioning bit
 (40 9)  (58 473)  (58 473)  LC_4 Logic Functioning bit
 (43 9)  (61 473)  (61 473)  LC_4 Logic Functioning bit
 (17 10)  (35 474)  (35 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (44 474)  (44 474)  routing T_1_29.lc_trk_g0_7 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 474)  (45 474)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 474)  (46 474)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 474)  (47 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 474)  (48 474)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 474)  (49 474)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 474)  (50 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (53 474)  (53 474)  routing T_1_29.lc_trk_g0_5 <X> T_1_29.input_2_5
 (37 10)  (55 474)  (55 474)  LC_5 Logic Functioning bit
 (42 10)  (60 474)  (60 474)  LC_5 Logic Functioning bit
 (45 10)  (63 474)  (63 474)  LC_5 Logic Functioning bit
 (18 11)  (36 475)  (36 475)  routing T_1_29.sp4_r_v_b_37 <X> T_1_29.lc_trk_g2_5
 (22 11)  (40 475)  (40 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 475)  (43 475)  routing T_1_29.sp4_r_v_b_38 <X> T_1_29.lc_trk_g2_6
 (26 11)  (44 475)  (44 475)  routing T_1_29.lc_trk_g0_7 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 475)  (47 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 475)  (50 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (55 475)  (55 475)  LC_5 Logic Functioning bit
 (38 11)  (56 475)  (56 475)  LC_5 Logic Functioning bit
 (42 11)  (60 475)  (60 475)  LC_5 Logic Functioning bit
 (53 11)  (71 475)  (71 475)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (33 476)  (33 476)  routing T_1_29.sp4_v_t_28 <X> T_1_29.lc_trk_g3_1
 (16 12)  (34 476)  (34 476)  routing T_1_29.sp4_v_t_28 <X> T_1_29.lc_trk_g3_1
 (17 12)  (35 476)  (35 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (43 476)  (43 476)  routing T_1_29.wire_logic_cluster/lc_2/out <X> T_1_29.lc_trk_g3_2
 (17 13)  (35 477)  (35 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (40 477)  (40 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (33 478)  (33 478)  routing T_1_29.tnr_op_5 <X> T_1_29.lc_trk_g3_5
 (17 14)  (35 478)  (35 478)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (43 478)  (43 478)  routing T_1_29.sp4_v_b_30 <X> T_1_29.lc_trk_g3_6
 (14 15)  (32 479)  (32 479)  routing T_1_29.sp4_r_v_b_44 <X> T_1_29.lc_trk_g3_4
 (17 15)  (35 479)  (35 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (40 479)  (40 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (41 479)  (41 479)  routing T_1_29.sp4_v_b_30 <X> T_1_29.lc_trk_g3_6


LogicTile_2_29

 (14 0)  (86 464)  (86 464)  routing T_2_29.wire_logic_cluster/lc_0/out <X> T_2_29.lc_trk_g0_0
 (15 0)  (87 464)  (87 464)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (16 0)  (88 464)  (88 464)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (17 0)  (89 464)  (89 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 464)  (90 464)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (21 0)  (93 464)  (93 464)  routing T_2_29.lft_op_3 <X> T_2_29.lc_trk_g0_3
 (22 0)  (94 464)  (94 464)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 464)  (96 464)  routing T_2_29.lft_op_3 <X> T_2_29.lc_trk_g0_3
 (29 0)  (101 464)  (101 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 464)  (104 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 464)  (105 464)  routing T_2_29.lc_trk_g2_1 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 464)  (107 464)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.input_2_0
 (36 0)  (108 464)  (108 464)  LC_0 Logic Functioning bit
 (38 0)  (110 464)  (110 464)  LC_0 Logic Functioning bit
 (39 0)  (111 464)  (111 464)  LC_0 Logic Functioning bit
 (41 0)  (113 464)  (113 464)  LC_0 Logic Functioning bit
 (43 0)  (115 464)  (115 464)  LC_0 Logic Functioning bit
 (45 0)  (117 464)  (117 464)  LC_0 Logic Functioning bit
 (48 0)  (120 464)  (120 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (89 465)  (89 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (90 465)  (90 465)  routing T_2_29.sp4_h_l_4 <X> T_2_29.lc_trk_g0_1
 (22 1)  (94 465)  (94 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (101 465)  (101 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 465)  (104 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (106 465)  (106 465)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.input_2_0
 (37 1)  (109 465)  (109 465)  LC_0 Logic Functioning bit
 (39 1)  (111 465)  (111 465)  LC_0 Logic Functioning bit
 (42 1)  (114 465)  (114 465)  LC_0 Logic Functioning bit
 (0 2)  (72 466)  (72 466)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 466)  (86 466)  routing T_2_29.sp4_h_l_1 <X> T_2_29.lc_trk_g0_4
 (25 2)  (97 466)  (97 466)  routing T_2_29.wire_logic_cluster/lc_6/out <X> T_2_29.lc_trk_g0_6
 (29 2)  (101 466)  (101 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 466)  (104 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 466)  (106 466)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 466)  (108 466)  LC_1 Logic Functioning bit
 (37 2)  (109 466)  (109 466)  LC_1 Logic Functioning bit
 (38 2)  (110 466)  (110 466)  LC_1 Logic Functioning bit
 (39 2)  (111 466)  (111 466)  LC_1 Logic Functioning bit
 (41 2)  (113 466)  (113 466)  LC_1 Logic Functioning bit
 (43 2)  (115 466)  (115 466)  LC_1 Logic Functioning bit
 (45 2)  (117 466)  (117 466)  LC_1 Logic Functioning bit
 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (15 3)  (87 467)  (87 467)  routing T_2_29.sp4_h_l_1 <X> T_2_29.lc_trk_g0_4
 (16 3)  (88 467)  (88 467)  routing T_2_29.sp4_h_l_1 <X> T_2_29.lc_trk_g0_4
 (17 3)  (89 467)  (89 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (94 467)  (94 467)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (99 467)  (99 467)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 467)  (100 467)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 467)  (101 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 467)  (102 467)  routing T_2_29.lc_trk_g0_2 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 467)  (108 467)  LC_1 Logic Functioning bit
 (38 3)  (110 467)  (110 467)  LC_1 Logic Functioning bit
 (52 3)  (124 467)  (124 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (125 467)  (125 467)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (89 468)  (89 468)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 468)  (90 468)  routing T_2_29.wire_logic_cluster/lc_1/out <X> T_2_29.lc_trk_g1_1
 (21 4)  (93 468)  (93 468)  routing T_2_29.bnr_op_3 <X> T_2_29.lc_trk_g1_3
 (22 4)  (94 468)  (94 468)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (97 468)  (97 468)  routing T_2_29.sp4_h_r_10 <X> T_2_29.lc_trk_g1_2
 (26 4)  (98 468)  (98 468)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 468)  (99 468)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 468)  (100 468)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 468)  (101 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 468)  (102 468)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 468)  (104 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 468)  (105 468)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 468)  (106 468)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 468)  (108 468)  LC_2 Logic Functioning bit
 (38 4)  (110 468)  (110 468)  LC_2 Logic Functioning bit
 (43 4)  (115 468)  (115 468)  LC_2 Logic Functioning bit
 (21 5)  (93 469)  (93 469)  routing T_2_29.bnr_op_3 <X> T_2_29.lc_trk_g1_3
 (22 5)  (94 469)  (94 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 469)  (95 469)  routing T_2_29.sp4_h_r_10 <X> T_2_29.lc_trk_g1_2
 (24 5)  (96 469)  (96 469)  routing T_2_29.sp4_h_r_10 <X> T_2_29.lc_trk_g1_2
 (26 5)  (98 469)  (98 469)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 469)  (99 469)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 469)  (100 469)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 469)  (101 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 469)  (103 469)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 469)  (104 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 469)  (105 469)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.input_2_2
 (34 5)  (106 469)  (106 469)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.input_2_2
 (35 5)  (107 469)  (107 469)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.input_2_2
 (37 5)  (109 469)  (109 469)  LC_2 Logic Functioning bit
 (38 5)  (110 469)  (110 469)  LC_2 Logic Functioning bit
 (39 5)  (111 469)  (111 469)  LC_2 Logic Functioning bit
 (41 5)  (113 469)  (113 469)  LC_2 Logic Functioning bit
 (42 5)  (114 469)  (114 469)  LC_2 Logic Functioning bit
 (52 5)  (124 469)  (124 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (89 470)  (89 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (90 471)  (90 471)  routing T_2_29.sp4_r_v_b_29 <X> T_2_29.lc_trk_g1_5
 (3 8)  (75 472)  (75 472)  routing T_2_29.sp12_h_r_1 <X> T_2_29.sp12_v_b_1
 (16 8)  (88 472)  (88 472)  routing T_2_29.sp4_v_t_12 <X> T_2_29.lc_trk_g2_1
 (17 8)  (89 472)  (89 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (90 472)  (90 472)  routing T_2_29.sp4_v_t_12 <X> T_2_29.lc_trk_g2_1
 (21 8)  (93 472)  (93 472)  routing T_2_29.sp4_v_t_22 <X> T_2_29.lc_trk_g2_3
 (22 8)  (94 472)  (94 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (95 472)  (95 472)  routing T_2_29.sp4_v_t_22 <X> T_2_29.lc_trk_g2_3
 (27 8)  (99 472)  (99 472)  routing T_2_29.lc_trk_g1_2 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 472)  (101 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 472)  (103 472)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 472)  (104 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 472)  (105 472)  routing T_2_29.lc_trk_g2_5 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 472)  (108 472)  LC_4 Logic Functioning bit
 (38 8)  (110 472)  (110 472)  LC_4 Logic Functioning bit
 (41 8)  (113 472)  (113 472)  LC_4 Logic Functioning bit
 (3 9)  (75 473)  (75 473)  routing T_2_29.sp12_h_r_1 <X> T_2_29.sp12_v_b_1
 (5 9)  (77 473)  (77 473)  routing T_2_29.sp4_h_r_6 <X> T_2_29.sp4_v_b_6
 (21 9)  (93 473)  (93 473)  routing T_2_29.sp4_v_t_22 <X> T_2_29.lc_trk_g2_3
 (27 9)  (99 473)  (99 473)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 473)  (100 473)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 473)  (101 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 473)  (102 473)  routing T_2_29.lc_trk_g1_2 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 473)  (104 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (105 473)  (105 473)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.input_2_4
 (34 9)  (106 473)  (106 473)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.input_2_4
 (35 9)  (107 473)  (107 473)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.input_2_4
 (36 9)  (108 473)  (108 473)  LC_4 Logic Functioning bit
 (37 9)  (109 473)  (109 473)  LC_4 Logic Functioning bit
 (39 9)  (111 473)  (111 473)  LC_4 Logic Functioning bit
 (40 9)  (112 473)  (112 473)  LC_4 Logic Functioning bit
 (43 9)  (115 473)  (115 473)  LC_4 Logic Functioning bit
 (48 9)  (120 473)  (120 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (89 474)  (89 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (98 474)  (98 474)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 474)  (99 474)  routing T_2_29.lc_trk_g1_3 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 474)  (101 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 474)  (103 474)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 474)  (104 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 474)  (108 474)  LC_5 Logic Functioning bit
 (37 10)  (109 474)  (109 474)  LC_5 Logic Functioning bit
 (43 10)  (115 474)  (115 474)  LC_5 Logic Functioning bit
 (52 10)  (124 474)  (124 474)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (98 475)  (98 475)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 475)  (99 475)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 475)  (100 475)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 475)  (101 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 475)  (102 475)  routing T_2_29.lc_trk_g1_3 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 475)  (104 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (107 475)  (107 475)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.input_2_5
 (36 11)  (108 475)  (108 475)  LC_5 Logic Functioning bit
 (37 11)  (109 475)  (109 475)  LC_5 Logic Functioning bit
 (38 11)  (110 475)  (110 475)  LC_5 Logic Functioning bit
 (41 11)  (113 475)  (113 475)  LC_5 Logic Functioning bit
 (42 11)  (114 475)  (114 475)  LC_5 Logic Functioning bit
 (17 12)  (89 476)  (89 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (94 476)  (94 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (98 476)  (98 476)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 476)  (101 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 476)  (104 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 476)  (105 476)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 476)  (107 476)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.input_2_6
 (36 12)  (108 476)  (108 476)  LC_6 Logic Functioning bit
 (38 12)  (110 476)  (110 476)  LC_6 Logic Functioning bit
 (39 12)  (111 476)  (111 476)  LC_6 Logic Functioning bit
 (41 12)  (113 476)  (113 476)  LC_6 Logic Functioning bit
 (43 12)  (115 476)  (115 476)  LC_6 Logic Functioning bit
 (45 12)  (117 476)  (117 476)  LC_6 Logic Functioning bit
 (51 12)  (123 476)  (123 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (87 477)  (87 477)  routing T_2_29.sp4_v_t_29 <X> T_2_29.lc_trk_g3_0
 (16 13)  (88 477)  (88 477)  routing T_2_29.sp4_v_t_29 <X> T_2_29.lc_trk_g3_0
 (17 13)  (89 477)  (89 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (94 477)  (94 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (98 477)  (98 477)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 477)  (101 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 477)  (103 477)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 477)  (104 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (106 477)  (106 477)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.input_2_6
 (37 13)  (109 477)  (109 477)  LC_6 Logic Functioning bit
 (39 13)  (111 477)  (111 477)  LC_6 Logic Functioning bit
 (42 13)  (114 477)  (114 477)  LC_6 Logic Functioning bit
 (14 14)  (86 478)  (86 478)  routing T_2_29.sp4_v_t_17 <X> T_2_29.lc_trk_g3_4
 (22 14)  (94 478)  (94 478)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (96 478)  (96 478)  routing T_2_29.tnr_op_7 <X> T_2_29.lc_trk_g3_7
 (25 14)  (97 478)  (97 478)  routing T_2_29.sp4_v_b_38 <X> T_2_29.lc_trk_g3_6
 (16 15)  (88 479)  (88 479)  routing T_2_29.sp4_v_t_17 <X> T_2_29.lc_trk_g3_4
 (17 15)  (89 479)  (89 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (94 479)  (94 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (95 479)  (95 479)  routing T_2_29.sp4_v_b_38 <X> T_2_29.lc_trk_g3_6
 (25 15)  (97 479)  (97 479)  routing T_2_29.sp4_v_b_38 <X> T_2_29.lc_trk_g3_6


LogicTile_3_29

 (4 0)  (130 464)  (130 464)  routing T_3_29.sp4_v_t_37 <X> T_3_29.sp4_v_b_0
 (14 0)  (140 464)  (140 464)  routing T_3_29.sp4_h_r_8 <X> T_3_29.lc_trk_g0_0
 (21 0)  (147 464)  (147 464)  routing T_3_29.sp4_h_r_19 <X> T_3_29.lc_trk_g0_3
 (22 0)  (148 464)  (148 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (149 464)  (149 464)  routing T_3_29.sp4_h_r_19 <X> T_3_29.lc_trk_g0_3
 (24 0)  (150 464)  (150 464)  routing T_3_29.sp4_h_r_19 <X> T_3_29.lc_trk_g0_3
 (27 0)  (153 464)  (153 464)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 464)  (154 464)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 464)  (155 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 464)  (158 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 464)  (159 464)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 464)  (162 464)  LC_0 Logic Functioning bit
 (37 0)  (163 464)  (163 464)  LC_0 Logic Functioning bit
 (38 0)  (164 464)  (164 464)  LC_0 Logic Functioning bit
 (41 0)  (167 464)  (167 464)  LC_0 Logic Functioning bit
 (43 0)  (169 464)  (169 464)  LC_0 Logic Functioning bit
 (15 1)  (141 465)  (141 465)  routing T_3_29.sp4_h_r_8 <X> T_3_29.lc_trk_g0_0
 (16 1)  (142 465)  (142 465)  routing T_3_29.sp4_h_r_8 <X> T_3_29.lc_trk_g0_0
 (17 1)  (143 465)  (143 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (147 465)  (147 465)  routing T_3_29.sp4_h_r_19 <X> T_3_29.lc_trk_g0_3
 (27 1)  (153 465)  (153 465)  routing T_3_29.lc_trk_g1_1 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 465)  (155 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 465)  (156 465)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 465)  (158 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (159 465)  (159 465)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_0
 (34 1)  (160 465)  (160 465)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_0
 (36 1)  (162 465)  (162 465)  LC_0 Logic Functioning bit
 (39 1)  (165 465)  (165 465)  LC_0 Logic Functioning bit
 (40 1)  (166 465)  (166 465)  LC_0 Logic Functioning bit
 (48 1)  (174 465)  (174 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 466)  (126 466)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (128 466)  (128 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 466)  (140 466)  routing T_3_29.wire_logic_cluster/lc_4/out <X> T_3_29.lc_trk_g0_4
 (25 2)  (151 466)  (151 466)  routing T_3_29.sp4_h_r_14 <X> T_3_29.lc_trk_g0_6
 (29 2)  (155 466)  (155 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 466)  (156 466)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 466)  (157 466)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 466)  (158 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 466)  (159 466)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 466)  (161 466)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.input_2_1
 (36 2)  (162 466)  (162 466)  LC_1 Logic Functioning bit
 (38 2)  (164 466)  (164 466)  LC_1 Logic Functioning bit
 (41 2)  (167 466)  (167 466)  LC_1 Logic Functioning bit
 (43 2)  (169 466)  (169 466)  LC_1 Logic Functioning bit
 (45 2)  (171 466)  (171 466)  LC_1 Logic Functioning bit
 (48 2)  (174 466)  (174 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (126 467)  (126 467)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (17 3)  (143 467)  (143 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (148 467)  (148 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (149 467)  (149 467)  routing T_3_29.sp4_h_r_14 <X> T_3_29.lc_trk_g0_6
 (24 3)  (150 467)  (150 467)  routing T_3_29.sp4_h_r_14 <X> T_3_29.lc_trk_g0_6
 (28 3)  (154 467)  (154 467)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 467)  (155 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 467)  (156 467)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (158 467)  (158 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (160 467)  (160 467)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.input_2_1
 (37 3)  (163 467)  (163 467)  LC_1 Logic Functioning bit
 (39 3)  (165 467)  (165 467)  LC_1 Logic Functioning bit
 (41 3)  (167 467)  (167 467)  LC_1 Logic Functioning bit
 (42 3)  (168 467)  (168 467)  LC_1 Logic Functioning bit
 (8 4)  (134 468)  (134 468)  routing T_3_29.sp4_h_l_45 <X> T_3_29.sp4_h_r_4
 (10 4)  (136 468)  (136 468)  routing T_3_29.sp4_h_l_45 <X> T_3_29.sp4_h_r_4
 (15 4)  (141 468)  (141 468)  routing T_3_29.sp4_v_b_17 <X> T_3_29.lc_trk_g1_1
 (16 4)  (142 468)  (142 468)  routing T_3_29.sp4_v_b_17 <X> T_3_29.lc_trk_g1_1
 (17 4)  (143 468)  (143 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (148 468)  (148 468)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 468)  (150 468)  routing T_3_29.bot_op_3 <X> T_3_29.lc_trk_g1_3
 (27 4)  (153 468)  (153 468)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 468)  (155 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 468)  (156 468)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 468)  (158 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 468)  (159 468)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 468)  (160 468)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 468)  (161 468)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.input_2_2
 (36 4)  (162 468)  (162 468)  LC_2 Logic Functioning bit
 (38 4)  (164 468)  (164 468)  LC_2 Logic Functioning bit
 (39 4)  (165 468)  (165 468)  LC_2 Logic Functioning bit
 (41 4)  (167 468)  (167 468)  LC_2 Logic Functioning bit
 (43 4)  (169 468)  (169 468)  LC_2 Logic Functioning bit
 (45 4)  (171 468)  (171 468)  LC_2 Logic Functioning bit
 (52 4)  (178 468)  (178 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (10 5)  (136 469)  (136 469)  routing T_3_29.sp4_h_r_11 <X> T_3_29.sp4_v_b_4
 (26 5)  (152 469)  (152 469)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 469)  (154 469)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 469)  (155 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 469)  (158 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (159 469)  (159 469)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.input_2_2
 (37 5)  (163 469)  (163 469)  LC_2 Logic Functioning bit
 (39 5)  (165 469)  (165 469)  LC_2 Logic Functioning bit
 (42 5)  (168 469)  (168 469)  LC_2 Logic Functioning bit
 (4 6)  (130 470)  (130 470)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_38
 (6 6)  (132 470)  (132 470)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_38
 (21 6)  (147 470)  (147 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (22 6)  (148 470)  (148 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (149 470)  (149 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (24 6)  (150 470)  (150 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (26 6)  (152 470)  (152 470)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 470)  (154 470)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 470)  (155 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 470)  (156 470)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 470)  (158 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 470)  (159 470)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 470)  (160 470)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 470)  (161 470)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.input_2_3
 (36 6)  (162 470)  (162 470)  LC_3 Logic Functioning bit
 (37 6)  (163 470)  (163 470)  LC_3 Logic Functioning bit
 (38 6)  (164 470)  (164 470)  LC_3 Logic Functioning bit
 (42 6)  (168 470)  (168 470)  LC_3 Logic Functioning bit
 (45 6)  (171 470)  (171 470)  LC_3 Logic Functioning bit
 (47 6)  (173 470)  (173 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (174 470)  (174 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (131 471)  (131 471)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_38
 (14 7)  (140 471)  (140 471)  routing T_3_29.sp4_r_v_b_28 <X> T_3_29.lc_trk_g1_4
 (17 7)  (143 471)  (143 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (148 471)  (148 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (151 471)  (151 471)  routing T_3_29.sp4_r_v_b_30 <X> T_3_29.lc_trk_g1_6
 (27 7)  (153 471)  (153 471)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 471)  (155 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 471)  (157 471)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 471)  (158 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (160 471)  (160 471)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.input_2_3
 (35 7)  (161 471)  (161 471)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.input_2_3
 (36 7)  (162 471)  (162 471)  LC_3 Logic Functioning bit
 (37 7)  (163 471)  (163 471)  LC_3 Logic Functioning bit
 (38 7)  (164 471)  (164 471)  LC_3 Logic Functioning bit
 (39 7)  (165 471)  (165 471)  LC_3 Logic Functioning bit
 (9 8)  (135 472)  (135 472)  routing T_3_29.sp4_v_t_42 <X> T_3_29.sp4_h_r_7
 (17 8)  (143 472)  (143 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 472)  (144 472)  routing T_3_29.wire_logic_cluster/lc_1/out <X> T_3_29.lc_trk_g2_1
 (22 8)  (148 472)  (148 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (151 472)  (151 472)  routing T_3_29.wire_logic_cluster/lc_2/out <X> T_3_29.lc_trk_g2_2
 (26 8)  (152 472)  (152 472)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 472)  (153 472)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 472)  (154 472)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 472)  (155 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 472)  (156 472)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 472)  (157 472)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 472)  (158 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 472)  (160 472)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 472)  (161 472)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.input_2_4
 (36 8)  (162 472)  (162 472)  LC_4 Logic Functioning bit
 (38 8)  (164 472)  (164 472)  LC_4 Logic Functioning bit
 (41 8)  (167 472)  (167 472)  LC_4 Logic Functioning bit
 (43 8)  (169 472)  (169 472)  LC_4 Logic Functioning bit
 (45 8)  (171 472)  (171 472)  LC_4 Logic Functioning bit
 (51 8)  (177 472)  (177 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (10 9)  (136 473)  (136 473)  routing T_3_29.sp4_h_r_2 <X> T_3_29.sp4_v_b_7
 (22 9)  (148 473)  (148 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (155 473)  (155 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 473)  (156 473)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 473)  (158 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (159 473)  (159 473)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.input_2_4
 (37 9)  (163 473)  (163 473)  LC_4 Logic Functioning bit
 (39 9)  (165 473)  (165 473)  LC_4 Logic Functioning bit
 (41 9)  (167 473)  (167 473)  LC_4 Logic Functioning bit
 (42 9)  (168 473)  (168 473)  LC_4 Logic Functioning bit
 (48 9)  (174 473)  (174 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (143 474)  (143 474)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (144 474)  (144 474)  routing T_3_29.bnl_op_5 <X> T_3_29.lc_trk_g2_5
 (29 10)  (155 474)  (155 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 474)  (156 474)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 474)  (158 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 474)  (160 474)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 474)  (161 474)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.input_2_5
 (38 10)  (164 474)  (164 474)  LC_5 Logic Functioning bit
 (39 10)  (165 474)  (165 474)  LC_5 Logic Functioning bit
 (42 10)  (168 474)  (168 474)  LC_5 Logic Functioning bit
 (43 10)  (169 474)  (169 474)  LC_5 Logic Functioning bit
 (51 10)  (177 474)  (177 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (140 475)  (140 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (15 11)  (141 475)  (141 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (16 11)  (142 475)  (142 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (17 11)  (143 475)  (143 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (144 475)  (144 475)  routing T_3_29.bnl_op_5 <X> T_3_29.lc_trk_g2_5
 (28 11)  (154 475)  (154 475)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 475)  (155 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 475)  (157 475)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 475)  (158 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (159 475)  (159 475)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.input_2_5
 (36 11)  (162 475)  (162 475)  LC_5 Logic Functioning bit
 (37 11)  (163 475)  (163 475)  LC_5 Logic Functioning bit
 (40 11)  (166 475)  (166 475)  LC_5 Logic Functioning bit
 (41 11)  (167 475)  (167 475)  LC_5 Logic Functioning bit
 (14 12)  (140 476)  (140 476)  routing T_3_29.sp4_h_l_21 <X> T_3_29.lc_trk_g3_0
 (16 12)  (142 476)  (142 476)  routing T_3_29.sp12_v_t_6 <X> T_3_29.lc_trk_g3_1
 (17 12)  (143 476)  (143 476)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (147 476)  (147 476)  routing T_3_29.wire_logic_cluster/lc_3/out <X> T_3_29.lc_trk_g3_3
 (22 12)  (148 476)  (148 476)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (151 476)  (151 476)  routing T_3_29.sp4_h_r_34 <X> T_3_29.lc_trk_g3_2
 (32 12)  (158 476)  (158 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (164 476)  (164 476)  LC_6 Logic Functioning bit
 (39 12)  (165 476)  (165 476)  LC_6 Logic Functioning bit
 (42 12)  (168 476)  (168 476)  LC_6 Logic Functioning bit
 (43 12)  (169 476)  (169 476)  LC_6 Logic Functioning bit
 (50 12)  (176 476)  (176 476)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (131 477)  (131 477)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_b_9
 (8 13)  (134 477)  (134 477)  routing T_3_29.sp4_h_r_10 <X> T_3_29.sp4_v_b_10
 (15 13)  (141 477)  (141 477)  routing T_3_29.sp4_h_l_21 <X> T_3_29.lc_trk_g3_0
 (16 13)  (142 477)  (142 477)  routing T_3_29.sp4_h_l_21 <X> T_3_29.lc_trk_g3_0
 (17 13)  (143 477)  (143 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (148 477)  (148 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 477)  (149 477)  routing T_3_29.sp4_h_r_34 <X> T_3_29.lc_trk_g3_2
 (24 13)  (150 477)  (150 477)  routing T_3_29.sp4_h_r_34 <X> T_3_29.lc_trk_g3_2
 (31 13)  (157 477)  (157 477)  routing T_3_29.lc_trk_g0_3 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (38 13)  (164 477)  (164 477)  LC_6 Logic Functioning bit
 (39 13)  (165 477)  (165 477)  LC_6 Logic Functioning bit
 (42 13)  (168 477)  (168 477)  LC_6 Logic Functioning bit
 (43 13)  (169 477)  (169 477)  LC_6 Logic Functioning bit
 (29 14)  (155 478)  (155 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 478)  (157 478)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 478)  (158 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 478)  (160 478)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (38 14)  (164 478)  (164 478)  LC_7 Logic Functioning bit
 (39 14)  (165 478)  (165 478)  LC_7 Logic Functioning bit
 (42 14)  (168 478)  (168 478)  LC_7 Logic Functioning bit
 (43 14)  (169 478)  (169 478)  LC_7 Logic Functioning bit
 (50 14)  (176 478)  (176 478)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (148 479)  (148 479)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (149 479)  (149 479)  routing T_3_29.sp12_v_b_14 <X> T_3_29.lc_trk_g3_6
 (26 15)  (152 479)  (152 479)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 479)  (154 479)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 479)  (155 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 479)  (157 479)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 479)  (162 479)  LC_7 Logic Functioning bit
 (37 15)  (163 479)  (163 479)  LC_7 Logic Functioning bit
 (40 15)  (166 479)  (166 479)  LC_7 Logic Functioning bit
 (41 15)  (167 479)  (167 479)  LC_7 Logic Functioning bit


LogicTile_4_29

 (22 0)  (202 464)  (202 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (203 464)  (203 464)  routing T_4_29.sp4_v_b_19 <X> T_4_29.lc_trk_g0_3
 (24 0)  (204 464)  (204 464)  routing T_4_29.sp4_v_b_19 <X> T_4_29.lc_trk_g0_3
 (25 0)  (205 464)  (205 464)  routing T_4_29.sp4_h_r_10 <X> T_4_29.lc_trk_g0_2
 (27 0)  (207 464)  (207 464)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 464)  (209 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 464)  (210 464)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 464)  (212 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 464)  (213 464)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 464)  (214 464)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 464)  (215 464)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_0
 (36 0)  (216 464)  (216 464)  LC_0 Logic Functioning bit
 (39 0)  (219 464)  (219 464)  LC_0 Logic Functioning bit
 (43 0)  (223 464)  (223 464)  LC_0 Logic Functioning bit
 (22 1)  (202 465)  (202 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (203 465)  (203 465)  routing T_4_29.sp4_h_r_10 <X> T_4_29.lc_trk_g0_2
 (24 1)  (204 465)  (204 465)  routing T_4_29.sp4_h_r_10 <X> T_4_29.lc_trk_g0_2
 (26 1)  (206 465)  (206 465)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 465)  (207 465)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 465)  (208 465)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 465)  (209 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 465)  (212 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 465)  (213 465)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.input_2_0
 (36 1)  (216 465)  (216 465)  LC_0 Logic Functioning bit
 (37 1)  (217 465)  (217 465)  LC_0 Logic Functioning bit
 (39 1)  (219 465)  (219 465)  LC_0 Logic Functioning bit
 (42 1)  (222 465)  (222 465)  LC_0 Logic Functioning bit
 (43 1)  (223 465)  (223 465)  LC_0 Logic Functioning bit
 (51 1)  (231 465)  (231 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 466)  (180 466)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (2 2)  (182 466)  (182 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 466)  (194 466)  routing T_4_29.wire_logic_cluster/lc_4/out <X> T_4_29.lc_trk_g0_4
 (16 2)  (196 466)  (196 466)  routing T_4_29.sp4_v_b_13 <X> T_4_29.lc_trk_g0_5
 (17 2)  (197 466)  (197 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 466)  (198 466)  routing T_4_29.sp4_v_b_13 <X> T_4_29.lc_trk_g0_5
 (22 2)  (202 466)  (202 466)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (204 466)  (204 466)  routing T_4_29.bot_op_7 <X> T_4_29.lc_trk_g0_7
 (26 2)  (206 466)  (206 466)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 466)  (207 466)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 466)  (208 466)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 466)  (209 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 466)  (210 466)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 466)  (212 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 466)  (213 466)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 466)  (214 466)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 466)  (216 466)  LC_1 Logic Functioning bit
 (37 2)  (217 466)  (217 466)  LC_1 Logic Functioning bit
 (38 2)  (218 466)  (218 466)  LC_1 Logic Functioning bit
 (39 2)  (219 466)  (219 466)  LC_1 Logic Functioning bit
 (41 2)  (221 466)  (221 466)  LC_1 Logic Functioning bit
 (43 2)  (223 466)  (223 466)  LC_1 Logic Functioning bit
 (45 2)  (225 466)  (225 466)  LC_1 Logic Functioning bit
 (0 3)  (180 467)  (180 467)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (17 3)  (197 467)  (197 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (198 467)  (198 467)  routing T_4_29.sp4_v_b_13 <X> T_4_29.lc_trk_g0_5
 (22 3)  (202 467)  (202 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (205 467)  (205 467)  routing T_4_29.sp4_r_v_b_30 <X> T_4_29.lc_trk_g0_6
 (26 3)  (206 467)  (206 467)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 467)  (209 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 467)  (210 467)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (37 3)  (217 467)  (217 467)  LC_1 Logic Functioning bit
 (39 3)  (219 467)  (219 467)  LC_1 Logic Functioning bit
 (48 3)  (228 467)  (228 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (201 468)  (201 468)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g1_3
 (22 4)  (202 468)  (202 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 468)  (203 468)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g1_3
 (24 4)  (204 468)  (204 468)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g1_3
 (25 4)  (205 468)  (205 468)  routing T_4_29.wire_logic_cluster/lc_2/out <X> T_4_29.lc_trk_g1_2
 (26 4)  (206 468)  (206 468)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 468)  (208 468)  routing T_4_29.lc_trk_g2_1 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 468)  (209 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 468)  (212 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 468)  (214 468)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 468)  (216 468)  LC_2 Logic Functioning bit
 (37 4)  (217 468)  (217 468)  LC_2 Logic Functioning bit
 (38 4)  (218 468)  (218 468)  LC_2 Logic Functioning bit
 (42 4)  (222 468)  (222 468)  LC_2 Logic Functioning bit
 (45 4)  (225 468)  (225 468)  LC_2 Logic Functioning bit
 (52 4)  (232 468)  (232 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (201 469)  (201 469)  routing T_4_29.sp4_h_r_19 <X> T_4_29.lc_trk_g1_3
 (22 5)  (202 469)  (202 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (206 469)  (206 469)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 469)  (209 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 469)  (211 469)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 469)  (212 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (215 469)  (215 469)  routing T_4_29.lc_trk_g0_2 <X> T_4_29.input_2_2
 (36 5)  (216 469)  (216 469)  LC_2 Logic Functioning bit
 (37 5)  (217 469)  (217 469)  LC_2 Logic Functioning bit
 (38 5)  (218 469)  (218 469)  LC_2 Logic Functioning bit
 (39 5)  (219 469)  (219 469)  LC_2 Logic Functioning bit
 (51 5)  (231 469)  (231 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (232 469)  (232 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (184 470)  (184 470)  routing T_4_29.sp4_h_r_9 <X> T_4_29.sp4_v_t_38
 (6 6)  (186 470)  (186 470)  routing T_4_29.sp4_h_r_9 <X> T_4_29.sp4_v_t_38
 (14 6)  (194 470)  (194 470)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (19 6)  (199 470)  (199 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (201 470)  (201 470)  routing T_4_29.lft_op_7 <X> T_4_29.lc_trk_g1_7
 (22 6)  (202 470)  (202 470)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (204 470)  (204 470)  routing T_4_29.lft_op_7 <X> T_4_29.lc_trk_g1_7
 (29 6)  (209 470)  (209 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 470)  (210 470)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 470)  (211 470)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 470)  (212 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 470)  (213 470)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 470)  (214 470)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 470)  (216 470)  LC_3 Logic Functioning bit
 (37 6)  (217 470)  (217 470)  LC_3 Logic Functioning bit
 (39 6)  (219 470)  (219 470)  LC_3 Logic Functioning bit
 (43 6)  (223 470)  (223 470)  LC_3 Logic Functioning bit
 (45 6)  (225 470)  (225 470)  LC_3 Logic Functioning bit
 (5 7)  (185 471)  (185 471)  routing T_4_29.sp4_h_r_9 <X> T_4_29.sp4_v_t_38
 (8 7)  (188 471)  (188 471)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_41
 (9 7)  (189 471)  (189 471)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_41
 (15 7)  (195 471)  (195 471)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (16 7)  (196 471)  (196 471)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (17 7)  (197 471)  (197 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (208 471)  (208 471)  routing T_4_29.lc_trk_g2_1 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 471)  (209 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 471)  (210 471)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 471)  (212 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (213 471)  (213 471)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.input_2_3
 (35 7)  (215 471)  (215 471)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.input_2_3
 (36 7)  (216 471)  (216 471)  LC_3 Logic Functioning bit
 (37 7)  (217 471)  (217 471)  LC_3 Logic Functioning bit
 (42 7)  (222 471)  (222 471)  LC_3 Logic Functioning bit
 (43 7)  (223 471)  (223 471)  LC_3 Logic Functioning bit
 (48 7)  (228 471)  (228 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (195 472)  (195 472)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g2_1
 (16 8)  (196 472)  (196 472)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g2_1
 (17 8)  (197 472)  (197 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 472)  (198 472)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g2_1
 (21 8)  (201 472)  (201 472)  routing T_4_29.wire_logic_cluster/lc_3/out <X> T_4_29.lc_trk_g2_3
 (22 8)  (202 472)  (202 472)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (206 472)  (206 472)  routing T_4_29.lc_trk_g0_4 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 472)  (209 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 472)  (212 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 472)  (213 472)  routing T_4_29.lc_trk_g2_1 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 472)  (215 472)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.input_2_4
 (36 8)  (216 472)  (216 472)  LC_4 Logic Functioning bit
 (38 8)  (218 472)  (218 472)  LC_4 Logic Functioning bit
 (41 8)  (221 472)  (221 472)  LC_4 Logic Functioning bit
 (43 8)  (223 472)  (223 472)  LC_4 Logic Functioning bit
 (45 8)  (225 472)  (225 472)  LC_4 Logic Functioning bit
 (9 9)  (189 473)  (189 473)  routing T_4_29.sp4_v_t_46 <X> T_4_29.sp4_v_b_7
 (10 9)  (190 473)  (190 473)  routing T_4_29.sp4_v_t_46 <X> T_4_29.sp4_v_b_7
 (18 9)  (198 473)  (198 473)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g2_1
 (29 9)  (209 473)  (209 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 473)  (210 473)  routing T_4_29.lc_trk_g0_3 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 473)  (212 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (215 473)  (215 473)  routing T_4_29.lc_trk_g0_6 <X> T_4_29.input_2_4
 (37 9)  (217 473)  (217 473)  LC_4 Logic Functioning bit
 (39 9)  (219 473)  (219 473)  LC_4 Logic Functioning bit
 (41 9)  (221 473)  (221 473)  LC_4 Logic Functioning bit
 (42 9)  (222 473)  (222 473)  LC_4 Logic Functioning bit
 (46 9)  (226 473)  (226 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (231 473)  (231 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (191 474)  (191 474)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_v_t_45
 (13 10)  (193 474)  (193 474)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_v_t_45
 (22 10)  (202 474)  (202 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (206 474)  (206 474)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 474)  (207 474)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 474)  (208 474)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 474)  (209 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 474)  (211 474)  routing T_4_29.lc_trk_g0_4 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 474)  (212 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 474)  (216 474)  LC_5 Logic Functioning bit
 (37 10)  (217 474)  (217 474)  LC_5 Logic Functioning bit
 (38 10)  (218 474)  (218 474)  LC_5 Logic Functioning bit
 (39 10)  (219 474)  (219 474)  LC_5 Logic Functioning bit
 (12 11)  (192 475)  (192 475)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_v_t_45
 (15 11)  (195 475)  (195 475)  routing T_4_29.tnr_op_4 <X> T_4_29.lc_trk_g2_4
 (17 11)  (197 475)  (197 475)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (206 475)  (206 475)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 475)  (208 475)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 475)  (209 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 475)  (210 475)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (40 11)  (220 475)  (220 475)  LC_5 Logic Functioning bit
 (41 11)  (221 475)  (221 475)  LC_5 Logic Functioning bit
 (42 11)  (222 475)  (222 475)  LC_5 Logic Functioning bit
 (43 11)  (223 475)  (223 475)  LC_5 Logic Functioning bit
 (51 11)  (231 475)  (231 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (184 476)  (184 476)  routing T_4_29.sp4_v_t_44 <X> T_4_29.sp4_v_b_9
 (17 12)  (197 476)  (197 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 476)  (198 476)  routing T_4_29.wire_logic_cluster/lc_1/out <X> T_4_29.lc_trk_g3_1
 (21 12)  (201 476)  (201 476)  routing T_4_29.wire_logic_cluster/lc_3/out <X> T_4_29.lc_trk_g3_3
 (22 12)  (202 476)  (202 476)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (205 476)  (205 476)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (27 12)  (207 476)  (207 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 476)  (208 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 476)  (209 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 476)  (210 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 476)  (211 476)  routing T_4_29.lc_trk_g0_5 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 476)  (212 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 476)  (216 476)  LC_6 Logic Functioning bit
 (39 12)  (219 476)  (219 476)  LC_6 Logic Functioning bit
 (41 12)  (221 476)  (221 476)  LC_6 Logic Functioning bit
 (42 12)  (222 476)  (222 476)  LC_6 Logic Functioning bit
 (50 12)  (230 476)  (230 476)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (190 477)  (190 477)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_b_10
 (17 13)  (197 477)  (197 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (202 477)  (202 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (203 477)  (203 477)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (24 13)  (204 477)  (204 477)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (25 13)  (205 477)  (205 477)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (30 13)  (210 477)  (210 477)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 477)  (216 477)  LC_6 Logic Functioning bit
 (39 13)  (219 477)  (219 477)  LC_6 Logic Functioning bit
 (41 13)  (221 477)  (221 477)  LC_6 Logic Functioning bit
 (42 13)  (222 477)  (222 477)  LC_6 Logic Functioning bit
 (17 14)  (197 478)  (197 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (201 478)  (201 478)  routing T_4_29.sp12_v_b_7 <X> T_4_29.lc_trk_g3_7
 (22 14)  (202 478)  (202 478)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (204 478)  (204 478)  routing T_4_29.sp12_v_b_7 <X> T_4_29.lc_trk_g3_7
 (27 14)  (207 478)  (207 478)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 478)  (209 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 478)  (210 478)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 478)  (212 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 478)  (214 478)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 478)  (218 478)  LC_7 Logic Functioning bit
 (39 14)  (219 478)  (219 478)  LC_7 Logic Functioning bit
 (42 14)  (222 478)  (222 478)  LC_7 Logic Functioning bit
 (43 14)  (223 478)  (223 478)  LC_7 Logic Functioning bit
 (50 14)  (230 478)  (230 478)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (201 479)  (201 479)  routing T_4_29.sp12_v_b_7 <X> T_4_29.lc_trk_g3_7
 (22 15)  (202 479)  (202 479)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (203 479)  (203 479)  routing T_4_29.sp12_v_b_14 <X> T_4_29.lc_trk_g3_6
 (26 15)  (206 479)  (206 479)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 479)  (207 479)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 479)  (208 479)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 479)  (209 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 479)  (210 479)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 479)  (211 479)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 479)  (216 479)  LC_7 Logic Functioning bit
 (37 15)  (217 479)  (217 479)  LC_7 Logic Functioning bit
 (40 15)  (220 479)  (220 479)  LC_7 Logic Functioning bit
 (41 15)  (221 479)  (221 479)  LC_7 Logic Functioning bit


LogicTile_5_29

 (21 0)  (255 464)  (255 464)  routing T_5_29.wire_logic_cluster/lc_3/out <X> T_5_29.lc_trk_g0_3
 (22 0)  (256 464)  (256 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (263 464)  (263 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 464)  (264 464)  routing T_5_29.lc_trk_g0_7 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 464)  (266 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (269 464)  (269 464)  routing T_5_29.lc_trk_g0_4 <X> T_5_29.input_2_0
 (38 0)  (272 464)  (272 464)  LC_0 Logic Functioning bit
 (39 0)  (273 464)  (273 464)  LC_0 Logic Functioning bit
 (42 0)  (276 464)  (276 464)  LC_0 Logic Functioning bit
 (43 0)  (277 464)  (277 464)  LC_0 Logic Functioning bit
 (15 1)  (249 465)  (249 465)  routing T_5_29.bot_op_0 <X> T_5_29.lc_trk_g0_0
 (17 1)  (251 465)  (251 465)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (256 465)  (256 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (257 465)  (257 465)  routing T_5_29.sp12_h_l_17 <X> T_5_29.lc_trk_g0_2
 (25 1)  (259 465)  (259 465)  routing T_5_29.sp12_h_l_17 <X> T_5_29.lc_trk_g0_2
 (29 1)  (263 465)  (263 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 465)  (264 465)  routing T_5_29.lc_trk_g0_7 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 465)  (265 465)  routing T_5_29.lc_trk_g0_3 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 465)  (266 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (270 465)  (270 465)  LC_0 Logic Functioning bit
 (37 1)  (271 465)  (271 465)  LC_0 Logic Functioning bit
 (40 1)  (274 465)  (274 465)  LC_0 Logic Functioning bit
 (41 1)  (275 465)  (275 465)  LC_0 Logic Functioning bit
 (9 2)  (243 466)  (243 466)  routing T_5_29.sp4_v_b_1 <X> T_5_29.sp4_h_l_36
 (21 2)  (255 466)  (255 466)  routing T_5_29.lft_op_7 <X> T_5_29.lc_trk_g0_7
 (22 2)  (256 466)  (256 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (258 466)  (258 466)  routing T_5_29.lft_op_7 <X> T_5_29.lc_trk_g0_7
 (26 2)  (260 466)  (260 466)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 466)  (261 466)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 466)  (263 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 466)  (264 466)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 466)  (267 466)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 466)  (270 466)  LC_1 Logic Functioning bit
 (37 2)  (271 466)  (271 466)  LC_1 Logic Functioning bit
 (38 2)  (272 466)  (272 466)  LC_1 Logic Functioning bit
 (39 2)  (273 466)  (273 466)  LC_1 Logic Functioning bit
 (42 2)  (276 466)  (276 466)  LC_1 Logic Functioning bit
 (43 2)  (277 466)  (277 466)  LC_1 Logic Functioning bit
 (48 2)  (282 466)  (282 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (284 466)  (284 466)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (249 467)  (249 467)  routing T_5_29.sp4_v_t_9 <X> T_5_29.lc_trk_g0_4
 (16 3)  (250 467)  (250 467)  routing T_5_29.sp4_v_t_9 <X> T_5_29.lc_trk_g0_4
 (17 3)  (251 467)  (251 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (256 467)  (256 467)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (257 467)  (257 467)  routing T_5_29.sp12_h_r_14 <X> T_5_29.lc_trk_g0_6
 (27 3)  (261 467)  (261 467)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 467)  (262 467)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 467)  (263 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 467)  (264 467)  routing T_5_29.lc_trk_g1_7 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 467)  (265 467)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 467)  (270 467)  LC_1 Logic Functioning bit
 (37 3)  (271 467)  (271 467)  LC_1 Logic Functioning bit
 (40 3)  (274 467)  (274 467)  LC_1 Logic Functioning bit
 (41 3)  (275 467)  (275 467)  LC_1 Logic Functioning bit
 (42 3)  (276 467)  (276 467)  LC_1 Logic Functioning bit
 (43 3)  (277 467)  (277 467)  LC_1 Logic Functioning bit
 (14 4)  (248 468)  (248 468)  routing T_5_29.sp4_h_r_8 <X> T_5_29.lc_trk_g1_0
 (22 4)  (256 468)  (256 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (257 468)  (257 468)  routing T_5_29.sp4_v_b_19 <X> T_5_29.lc_trk_g1_3
 (24 4)  (258 468)  (258 468)  routing T_5_29.sp4_v_b_19 <X> T_5_29.lc_trk_g1_3
 (28 4)  (262 468)  (262 468)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 468)  (263 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 468)  (265 468)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 468)  (268 468)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 468)  (272 468)  LC_2 Logic Functioning bit
 (39 4)  (273 468)  (273 468)  LC_2 Logic Functioning bit
 (42 4)  (276 468)  (276 468)  LC_2 Logic Functioning bit
 (43 4)  (277 468)  (277 468)  LC_2 Logic Functioning bit
 (15 5)  (249 469)  (249 469)  routing T_5_29.sp4_h_r_8 <X> T_5_29.lc_trk_g1_0
 (16 5)  (250 469)  (250 469)  routing T_5_29.sp4_h_r_8 <X> T_5_29.lc_trk_g1_0
 (17 5)  (251 469)  (251 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (256 469)  (256 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 469)  (257 469)  routing T_5_29.sp4_h_r_2 <X> T_5_29.lc_trk_g1_2
 (24 5)  (258 469)  (258 469)  routing T_5_29.sp4_h_r_2 <X> T_5_29.lc_trk_g1_2
 (25 5)  (259 469)  (259 469)  routing T_5_29.sp4_h_r_2 <X> T_5_29.lc_trk_g1_2
 (26 5)  (260 469)  (260 469)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 469)  (261 469)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 469)  (263 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 469)  (264 469)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 469)  (266 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (269 469)  (269 469)  routing T_5_29.lc_trk_g0_2 <X> T_5_29.input_2_2
 (36 5)  (270 469)  (270 469)  LC_2 Logic Functioning bit
 (37 5)  (271 469)  (271 469)  LC_2 Logic Functioning bit
 (40 5)  (274 469)  (274 469)  LC_2 Logic Functioning bit
 (41 5)  (275 469)  (275 469)  LC_2 Logic Functioning bit
 (9 6)  (243 470)  (243 470)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_h_l_41
 (14 6)  (248 470)  (248 470)  routing T_5_29.bnr_op_4 <X> T_5_29.lc_trk_g1_4
 (21 6)  (255 470)  (255 470)  routing T_5_29.sp4_v_b_7 <X> T_5_29.lc_trk_g1_7
 (22 6)  (256 470)  (256 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (257 470)  (257 470)  routing T_5_29.sp4_v_b_7 <X> T_5_29.lc_trk_g1_7
 (26 6)  (260 470)  (260 470)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 470)  (262 470)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 470)  (263 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 470)  (264 470)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 470)  (265 470)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 470)  (266 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (272 470)  (272 470)  LC_3 Logic Functioning bit
 (39 6)  (273 470)  (273 470)  LC_3 Logic Functioning bit
 (42 6)  (276 470)  (276 470)  LC_3 Logic Functioning bit
 (43 6)  (277 470)  (277 470)  LC_3 Logic Functioning bit
 (50 6)  (284 470)  (284 470)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (248 471)  (248 471)  routing T_5_29.bnr_op_4 <X> T_5_29.lc_trk_g1_4
 (17 7)  (251 471)  (251 471)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (28 7)  (262 471)  (262 471)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 471)  (264 471)  routing T_5_29.lc_trk_g2_6 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 471)  (265 471)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 471)  (270 471)  LC_3 Logic Functioning bit
 (37 7)  (271 471)  (271 471)  LC_3 Logic Functioning bit
 (40 7)  (274 471)  (274 471)  LC_3 Logic Functioning bit
 (41 7)  (275 471)  (275 471)  LC_3 Logic Functioning bit
 (11 8)  (245 472)  (245 472)  routing T_5_29.sp4_v_t_37 <X> T_5_29.sp4_v_b_8
 (13 8)  (247 472)  (247 472)  routing T_5_29.sp4_v_t_37 <X> T_5_29.sp4_v_b_8
 (21 8)  (255 472)  (255 472)  routing T_5_29.rgt_op_3 <X> T_5_29.lc_trk_g2_3
 (22 8)  (256 472)  (256 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 472)  (258 472)  routing T_5_29.rgt_op_3 <X> T_5_29.lc_trk_g2_3
 (26 8)  (260 472)  (260 472)  routing T_5_29.lc_trk_g2_4 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 472)  (261 472)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 472)  (263 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 472)  (266 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 472)  (268 472)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 472)  (272 472)  LC_4 Logic Functioning bit
 (39 8)  (273 472)  (273 472)  LC_4 Logic Functioning bit
 (42 8)  (276 472)  (276 472)  LC_4 Logic Functioning bit
 (43 8)  (277 472)  (277 472)  LC_4 Logic Functioning bit
 (14 9)  (248 473)  (248 473)  routing T_5_29.sp4_h_r_24 <X> T_5_29.lc_trk_g2_0
 (15 9)  (249 473)  (249 473)  routing T_5_29.sp4_h_r_24 <X> T_5_29.lc_trk_g2_0
 (16 9)  (250 473)  (250 473)  routing T_5_29.sp4_h_r_24 <X> T_5_29.lc_trk_g2_0
 (17 9)  (251 473)  (251 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (256 473)  (256 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (259 473)  (259 473)  routing T_5_29.sp4_r_v_b_34 <X> T_5_29.lc_trk_g2_2
 (28 9)  (262 473)  (262 473)  routing T_5_29.lc_trk_g2_4 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 473)  (263 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 473)  (264 473)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 473)  (266 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (269 473)  (269 473)  routing T_5_29.lc_trk_g0_2 <X> T_5_29.input_2_4
 (36 9)  (270 473)  (270 473)  LC_4 Logic Functioning bit
 (37 9)  (271 473)  (271 473)  LC_4 Logic Functioning bit
 (40 9)  (274 473)  (274 473)  LC_4 Logic Functioning bit
 (41 9)  (275 473)  (275 473)  LC_4 Logic Functioning bit
 (9 10)  (243 474)  (243 474)  routing T_5_29.sp4_h_r_4 <X> T_5_29.sp4_h_l_42
 (10 10)  (244 474)  (244 474)  routing T_5_29.sp4_h_r_4 <X> T_5_29.sp4_h_l_42
 (12 10)  (246 474)  (246 474)  routing T_5_29.sp4_v_t_45 <X> T_5_29.sp4_h_l_45
 (16 10)  (250 474)  (250 474)  routing T_5_29.sp12_v_t_10 <X> T_5_29.lc_trk_g2_5
 (17 10)  (251 474)  (251 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (28 10)  (262 474)  (262 474)  routing T_5_29.lc_trk_g2_0 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 474)  (263 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 474)  (266 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 474)  (267 474)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 474)  (268 474)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 474)  (270 474)  LC_5 Logic Functioning bit
 (37 10)  (271 474)  (271 474)  LC_5 Logic Functioning bit
 (38 10)  (272 474)  (272 474)  LC_5 Logic Functioning bit
 (39 10)  (273 474)  (273 474)  LC_5 Logic Functioning bit
 (8 11)  (242 475)  (242 475)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_v_t_42
 (10 11)  (244 475)  (244 475)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_v_t_42
 (11 11)  (245 475)  (245 475)  routing T_5_29.sp4_v_t_45 <X> T_5_29.sp4_h_l_45
 (17 11)  (251 475)  (251 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (256 475)  (256 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 475)  (259 475)  routing T_5_29.sp4_r_v_b_38 <X> T_5_29.lc_trk_g2_6
 (26 11)  (260 475)  (260 475)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 475)  (261 475)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 475)  (262 475)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 475)  (263 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (40 11)  (274 475)  (274 475)  LC_5 Logic Functioning bit
 (41 11)  (275 475)  (275 475)  LC_5 Logic Functioning bit
 (42 11)  (276 475)  (276 475)  LC_5 Logic Functioning bit
 (43 11)  (277 475)  (277 475)  LC_5 Logic Functioning bit
 (48 11)  (282 475)  (282 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (242 476)  (242 476)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_h_r_10
 (9 12)  (243 476)  (243 476)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_h_r_10
 (10 12)  (244 476)  (244 476)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_h_r_10
 (15 12)  (249 476)  (249 476)  routing T_5_29.rgt_op_1 <X> T_5_29.lc_trk_g3_1
 (17 12)  (251 476)  (251 476)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 476)  (252 476)  routing T_5_29.rgt_op_1 <X> T_5_29.lc_trk_g3_1
 (22 13)  (256 477)  (256 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (9 14)  (243 478)  (243 478)  routing T_5_29.sp4_h_r_7 <X> T_5_29.sp4_h_l_47
 (10 14)  (244 478)  (244 478)  routing T_5_29.sp4_h_r_7 <X> T_5_29.sp4_h_l_47
 (14 14)  (248 478)  (248 478)  routing T_5_29.wire_logic_cluster/lc_4/out <X> T_5_29.lc_trk_g3_4
 (4 15)  (238 479)  (238 479)  routing T_5_29.sp4_v_b_4 <X> T_5_29.sp4_h_l_44
 (17 15)  (251 479)  (251 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_6_29

 (14 0)  (302 464)  (302 464)  routing T_6_29.sp4_v_b_0 <X> T_6_29.lc_trk_g0_0
 (15 0)  (303 464)  (303 464)  routing T_6_29.sp4_h_r_1 <X> T_6_29.lc_trk_g0_1
 (16 0)  (304 464)  (304 464)  routing T_6_29.sp4_h_r_1 <X> T_6_29.lc_trk_g0_1
 (17 0)  (305 464)  (305 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (309 464)  (309 464)  routing T_6_29.wire_logic_cluster/lc_3/out <X> T_6_29.lc_trk_g0_3
 (22 0)  (310 464)  (310 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (315 464)  (315 464)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 464)  (316 464)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 464)  (317 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 464)  (318 464)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 464)  (319 464)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 464)  (320 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 464)  (321 464)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 464)  (322 464)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 464)  (326 464)  LC_0 Logic Functioning bit
 (39 0)  (327 464)  (327 464)  LC_0 Logic Functioning bit
 (42 0)  (330 464)  (330 464)  LC_0 Logic Functioning bit
 (43 0)  (331 464)  (331 464)  LC_0 Logic Functioning bit
 (10 1)  (298 465)  (298 465)  routing T_6_29.sp4_h_r_8 <X> T_6_29.sp4_v_b_1
 (16 1)  (304 465)  (304 465)  routing T_6_29.sp4_v_b_0 <X> T_6_29.lc_trk_g0_0
 (17 1)  (305 465)  (305 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (306 465)  (306 465)  routing T_6_29.sp4_h_r_1 <X> T_6_29.lc_trk_g0_1
 (29 1)  (317 465)  (317 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 465)  (318 465)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 465)  (320 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 465)  (321 465)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.input_2_0
 (35 1)  (323 465)  (323 465)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.input_2_0
 (36 1)  (324 465)  (324 465)  LC_0 Logic Functioning bit
 (37 1)  (325 465)  (325 465)  LC_0 Logic Functioning bit
 (40 1)  (328 465)  (328 465)  LC_0 Logic Functioning bit
 (41 1)  (329 465)  (329 465)  LC_0 Logic Functioning bit
 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 466)  (302 466)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g0_4
 (27 2)  (315 466)  (315 466)  routing T_6_29.lc_trk_g1_1 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 466)  (317 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 466)  (321 466)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 466)  (322 466)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 466)  (326 466)  LC_1 Logic Functioning bit
 (39 2)  (327 466)  (327 466)  LC_1 Logic Functioning bit
 (42 2)  (330 466)  (330 466)  LC_1 Logic Functioning bit
 (43 2)  (331 466)  (331 466)  LC_1 Logic Functioning bit
 (50 2)  (338 466)  (338 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (11 3)  (299 467)  (299 467)  routing T_6_29.sp4_h_r_2 <X> T_6_29.sp4_h_l_39
 (14 3)  (302 467)  (302 467)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g0_4
 (15 3)  (303 467)  (303 467)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g0_4
 (16 3)  (304 467)  (304 467)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g0_4
 (17 3)  (305 467)  (305 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (317 467)  (317 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 467)  (324 467)  LC_1 Logic Functioning bit
 (37 3)  (325 467)  (325 467)  LC_1 Logic Functioning bit
 (40 3)  (328 467)  (328 467)  LC_1 Logic Functioning bit
 (41 3)  (329 467)  (329 467)  LC_1 Logic Functioning bit
 (9 4)  (297 468)  (297 468)  routing T_6_29.sp4_v_t_41 <X> T_6_29.sp4_h_r_4
 (11 4)  (299 468)  (299 468)  routing T_6_29.sp4_v_t_39 <X> T_6_29.sp4_v_b_5
 (15 4)  (303 468)  (303 468)  routing T_6_29.sp4_h_r_9 <X> T_6_29.lc_trk_g1_1
 (16 4)  (304 468)  (304 468)  routing T_6_29.sp4_h_r_9 <X> T_6_29.lc_trk_g1_1
 (17 4)  (305 468)  (305 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 468)  (306 468)  routing T_6_29.sp4_h_r_9 <X> T_6_29.lc_trk_g1_1
 (21 4)  (309 468)  (309 468)  routing T_6_29.sp4_h_r_19 <X> T_6_29.lc_trk_g1_3
 (22 4)  (310 468)  (310 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 468)  (311 468)  routing T_6_29.sp4_h_r_19 <X> T_6_29.lc_trk_g1_3
 (24 4)  (312 468)  (312 468)  routing T_6_29.sp4_h_r_19 <X> T_6_29.lc_trk_g1_3
 (26 4)  (314 468)  (314 468)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 468)  (315 468)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 468)  (316 468)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 468)  (317 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 468)  (320 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 468)  (322 468)  routing T_6_29.lc_trk_g1_0 <X> T_6_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 468)  (326 468)  LC_2 Logic Functioning bit
 (39 4)  (327 468)  (327 468)  LC_2 Logic Functioning bit
 (42 4)  (330 468)  (330 468)  LC_2 Logic Functioning bit
 (43 4)  (331 468)  (331 468)  LC_2 Logic Functioning bit
 (50 4)  (338 468)  (338 468)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (296 469)  (296 469)  routing T_6_29.sp4_v_t_36 <X> T_6_29.sp4_v_b_4
 (10 5)  (298 469)  (298 469)  routing T_6_29.sp4_v_t_36 <X> T_6_29.sp4_v_b_4
 (12 5)  (300 469)  (300 469)  routing T_6_29.sp4_v_t_39 <X> T_6_29.sp4_v_b_5
 (16 5)  (304 469)  (304 469)  routing T_6_29.sp12_h_r_8 <X> T_6_29.lc_trk_g1_0
 (17 5)  (305 469)  (305 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (309 469)  (309 469)  routing T_6_29.sp4_h_r_19 <X> T_6_29.lc_trk_g1_3
 (29 5)  (317 469)  (317 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 469)  (318 469)  routing T_6_29.lc_trk_g3_2 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 469)  (324 469)  LC_2 Logic Functioning bit
 (37 5)  (325 469)  (325 469)  LC_2 Logic Functioning bit
 (40 5)  (328 469)  (328 469)  LC_2 Logic Functioning bit
 (41 5)  (329 469)  (329 469)  LC_2 Logic Functioning bit
 (48 5)  (336 469)  (336 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (293 470)  (293 470)  routing T_6_29.sp4_h_r_0 <X> T_6_29.sp4_h_l_38
 (17 6)  (305 470)  (305 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 470)  (306 470)  routing T_6_29.wire_logic_cluster/lc_5/out <X> T_6_29.lc_trk_g1_5
 (21 6)  (309 470)  (309 470)  routing T_6_29.sp4_h_l_10 <X> T_6_29.lc_trk_g1_7
 (22 6)  (310 470)  (310 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (311 470)  (311 470)  routing T_6_29.sp4_h_l_10 <X> T_6_29.lc_trk_g1_7
 (24 6)  (312 470)  (312 470)  routing T_6_29.sp4_h_l_10 <X> T_6_29.lc_trk_g1_7
 (25 6)  (313 470)  (313 470)  routing T_6_29.wire_logic_cluster/lc_6/out <X> T_6_29.lc_trk_g1_6
 (26 6)  (314 470)  (314 470)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 470)  (315 470)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 470)  (317 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 470)  (318 470)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 470)  (319 470)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 470)  (320 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 470)  (321 470)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 470)  (322 470)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 470)  (324 470)  LC_3 Logic Functioning bit
 (37 6)  (325 470)  (325 470)  LC_3 Logic Functioning bit
 (39 6)  (327 470)  (327 470)  LC_3 Logic Functioning bit
 (43 6)  (331 470)  (331 470)  LC_3 Logic Functioning bit
 (45 6)  (333 470)  (333 470)  LC_3 Logic Functioning bit
 (46 6)  (334 470)  (334 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (336 470)  (336 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (292 471)  (292 471)  routing T_6_29.sp4_h_r_0 <X> T_6_29.sp4_h_l_38
 (14 7)  (302 471)  (302 471)  routing T_6_29.sp4_h_r_4 <X> T_6_29.lc_trk_g1_4
 (15 7)  (303 471)  (303 471)  routing T_6_29.sp4_h_r_4 <X> T_6_29.lc_trk_g1_4
 (16 7)  (304 471)  (304 471)  routing T_6_29.sp4_h_r_4 <X> T_6_29.lc_trk_g1_4
 (17 7)  (305 471)  (305 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (309 471)  (309 471)  routing T_6_29.sp4_h_l_10 <X> T_6_29.lc_trk_g1_7
 (22 7)  (310 471)  (310 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (315 471)  (315 471)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 471)  (317 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 471)  (318 471)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 471)  (319 471)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 471)  (320 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 471)  (323 471)  routing T_6_29.lc_trk_g0_3 <X> T_6_29.input_2_3
 (36 7)  (324 471)  (324 471)  LC_3 Logic Functioning bit
 (37 7)  (325 471)  (325 471)  LC_3 Logic Functioning bit
 (42 7)  (330 471)  (330 471)  LC_3 Logic Functioning bit
 (43 7)  (331 471)  (331 471)  LC_3 Logic Functioning bit
 (22 8)  (310 472)  (310 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 472)  (311 472)  routing T_6_29.sp4_h_r_27 <X> T_6_29.lc_trk_g2_3
 (24 8)  (312 472)  (312 472)  routing T_6_29.sp4_h_r_27 <X> T_6_29.lc_trk_g2_3
 (28 8)  (316 472)  (316 472)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 472)  (317 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 472)  (318 472)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 472)  (319 472)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 472)  (320 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 472)  (322 472)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 472)  (324 472)  LC_4 Logic Functioning bit
 (38 8)  (326 472)  (326 472)  LC_4 Logic Functioning bit
 (41 8)  (329 472)  (329 472)  LC_4 Logic Functioning bit
 (17 9)  (305 473)  (305 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (309 473)  (309 473)  routing T_6_29.sp4_h_r_27 <X> T_6_29.lc_trk_g2_3
 (22 9)  (310 473)  (310 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (311 473)  (311 473)  routing T_6_29.sp12_v_b_18 <X> T_6_29.lc_trk_g2_2
 (25 9)  (313 473)  (313 473)  routing T_6_29.sp12_v_b_18 <X> T_6_29.lc_trk_g2_2
 (27 9)  (315 473)  (315 473)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 473)  (316 473)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 473)  (317 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 473)  (318 473)  routing T_6_29.lc_trk_g2_7 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 473)  (319 473)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 473)  (320 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (321 473)  (321 473)  routing T_6_29.lc_trk_g2_0 <X> T_6_29.input_2_4
 (36 9)  (324 473)  (324 473)  LC_4 Logic Functioning bit
 (37 9)  (325 473)  (325 473)  LC_4 Logic Functioning bit
 (38 9)  (326 473)  (326 473)  LC_4 Logic Functioning bit
 (41 9)  (329 473)  (329 473)  LC_4 Logic Functioning bit
 (42 9)  (330 473)  (330 473)  LC_4 Logic Functioning bit
 (51 9)  (339 473)  (339 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (310 474)  (310 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (314 474)  (314 474)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 474)  (315 474)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 474)  (317 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 474)  (318 474)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 474)  (319 474)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 474)  (320 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 474)  (322 474)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 474)  (324 474)  LC_5 Logic Functioning bit
 (37 10)  (325 474)  (325 474)  LC_5 Logic Functioning bit
 (38 10)  (326 474)  (326 474)  LC_5 Logic Functioning bit
 (42 10)  (330 474)  (330 474)  LC_5 Logic Functioning bit
 (45 10)  (333 474)  (333 474)  LC_5 Logic Functioning bit
 (46 10)  (334 474)  (334 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (294 475)  (294 475)  routing T_6_29.sp4_h_r_6 <X> T_6_29.sp4_h_l_43
 (19 11)  (307 475)  (307 475)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (27 11)  (315 475)  (315 475)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 475)  (317 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 475)  (318 475)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 475)  (320 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (321 475)  (321 475)  routing T_6_29.lc_trk_g2_3 <X> T_6_29.input_2_5
 (35 11)  (323 475)  (323 475)  routing T_6_29.lc_trk_g2_3 <X> T_6_29.input_2_5
 (36 11)  (324 475)  (324 475)  LC_5 Logic Functioning bit
 (37 11)  (325 475)  (325 475)  LC_5 Logic Functioning bit
 (38 11)  (326 475)  (326 475)  LC_5 Logic Functioning bit
 (39 11)  (327 475)  (327 475)  LC_5 Logic Functioning bit
 (17 12)  (305 476)  (305 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (314 476)  (314 476)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 476)  (315 476)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 476)  (317 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 476)  (318 476)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 476)  (319 476)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 476)  (320 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 476)  (322 476)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 476)  (324 476)  LC_6 Logic Functioning bit
 (37 12)  (325 476)  (325 476)  LC_6 Logic Functioning bit
 (38 12)  (326 476)  (326 476)  LC_6 Logic Functioning bit
 (42 12)  (330 476)  (330 476)  LC_6 Logic Functioning bit
 (45 12)  (333 476)  (333 476)  LC_6 Logic Functioning bit
 (52 12)  (340 476)  (340 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (310 477)  (310 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (314 477)  (314 477)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 477)  (315 477)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 477)  (317 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 477)  (319 477)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 477)  (320 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (322 477)  (322 477)  routing T_6_29.lc_trk_g1_3 <X> T_6_29.input_2_6
 (35 13)  (323 477)  (323 477)  routing T_6_29.lc_trk_g1_3 <X> T_6_29.input_2_6
 (36 13)  (324 477)  (324 477)  LC_6 Logic Functioning bit
 (37 13)  (325 477)  (325 477)  LC_6 Logic Functioning bit
 (38 13)  (326 477)  (326 477)  LC_6 Logic Functioning bit
 (39 13)  (327 477)  (327 477)  LC_6 Logic Functioning bit
 (47 13)  (335 477)  (335 477)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (296 478)  (296 478)  routing T_6_29.sp4_h_r_10 <X> T_6_29.sp4_h_l_47
 (22 14)  (310 478)  (310 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (313 478)  (313 478)  routing T_6_29.bnl_op_6 <X> T_6_29.lc_trk_g3_6
 (15 15)  (303 479)  (303 479)  routing T_6_29.sp4_v_t_33 <X> T_6_29.lc_trk_g3_4
 (16 15)  (304 479)  (304 479)  routing T_6_29.sp4_v_t_33 <X> T_6_29.lc_trk_g3_4
 (17 15)  (305 479)  (305 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (310 479)  (310 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (313 479)  (313 479)  routing T_6_29.bnl_op_6 <X> T_6_29.lc_trk_g3_6


LogicTile_7_29

 (22 0)  (364 464)  (364 464)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 464)  (366 464)  routing T_7_29.bot_op_3 <X> T_7_29.lc_trk_g0_3
 (28 0)  (370 464)  (370 464)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 464)  (372 464)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 464)  (375 464)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 464)  (376 464)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 464)  (378 464)  LC_0 Logic Functioning bit
 (37 0)  (379 464)  (379 464)  LC_0 Logic Functioning bit
 (39 0)  (381 464)  (381 464)  LC_0 Logic Functioning bit
 (43 0)  (385 464)  (385 464)  LC_0 Logic Functioning bit
 (45 0)  (387 464)  (387 464)  LC_0 Logic Functioning bit
 (16 1)  (358 465)  (358 465)  routing T_7_29.sp12_h_r_8 <X> T_7_29.lc_trk_g0_0
 (17 1)  (359 465)  (359 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (368 465)  (368 465)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 465)  (370 465)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 465)  (371 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 465)  (373 465)  routing T_7_29.lc_trk_g3_2 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 465)  (374 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (375 465)  (375 465)  routing T_7_29.lc_trk_g2_0 <X> T_7_29.input_2_0
 (36 1)  (378 465)  (378 465)  LC_0 Logic Functioning bit
 (37 1)  (379 465)  (379 465)  LC_0 Logic Functioning bit
 (42 1)  (384 465)  (384 465)  LC_0 Logic Functioning bit
 (43 1)  (385 465)  (385 465)  LC_0 Logic Functioning bit
 (48 1)  (390 465)  (390 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (395 465)  (395 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 466)  (342 466)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (352 466)  (352 466)  routing T_7_29.sp4_v_b_8 <X> T_7_29.sp4_h_l_36
 (26 2)  (368 466)  (368 466)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 466)  (370 466)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 466)  (371 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 466)  (374 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 466)  (375 466)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 466)  (376 466)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 466)  (377 466)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.input_2_1
 (36 2)  (378 466)  (378 466)  LC_1 Logic Functioning bit
 (37 2)  (379 466)  (379 466)  LC_1 Logic Functioning bit
 (38 2)  (380 466)  (380 466)  LC_1 Logic Functioning bit
 (42 2)  (384 466)  (384 466)  LC_1 Logic Functioning bit
 (45 2)  (387 466)  (387 466)  LC_1 Logic Functioning bit
 (46 2)  (388 466)  (388 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (6 3)  (348 467)  (348 467)  routing T_7_29.sp4_h_r_0 <X> T_7_29.sp4_h_l_37
 (8 3)  (350 467)  (350 467)  routing T_7_29.sp4_h_r_1 <X> T_7_29.sp4_v_t_36
 (9 3)  (351 467)  (351 467)  routing T_7_29.sp4_h_r_1 <X> T_7_29.sp4_v_t_36
 (11 3)  (353 467)  (353 467)  routing T_7_29.sp4_h_r_6 <X> T_7_29.sp4_h_l_39
 (13 3)  (355 467)  (355 467)  routing T_7_29.sp4_h_r_6 <X> T_7_29.sp4_h_l_39
 (14 3)  (356 467)  (356 467)  routing T_7_29.top_op_4 <X> T_7_29.lc_trk_g0_4
 (15 3)  (357 467)  (357 467)  routing T_7_29.top_op_4 <X> T_7_29.lc_trk_g0_4
 (17 3)  (359 467)  (359 467)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (370 467)  (370 467)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 467)  (371 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 467)  (372 467)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 467)  (374 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (375 467)  (375 467)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.input_2_1
 (34 3)  (376 467)  (376 467)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.input_2_1
 (36 3)  (378 467)  (378 467)  LC_1 Logic Functioning bit
 (37 3)  (379 467)  (379 467)  LC_1 Logic Functioning bit
 (38 3)  (380 467)  (380 467)  LC_1 Logic Functioning bit
 (39 3)  (381 467)  (381 467)  LC_1 Logic Functioning bit
 (51 3)  (393 467)  (393 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (353 468)  (353 468)  routing T_7_29.sp4_v_t_39 <X> T_7_29.sp4_v_b_5
 (22 4)  (364 468)  (364 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 468)  (365 468)  routing T_7_29.sp4_h_r_3 <X> T_7_29.lc_trk_g1_3
 (24 4)  (366 468)  (366 468)  routing T_7_29.sp4_h_r_3 <X> T_7_29.lc_trk_g1_3
 (26 4)  (368 468)  (368 468)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 468)  (371 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (8 5)  (350 469)  (350 469)  routing T_7_29.sp4_v_t_36 <X> T_7_29.sp4_v_b_4
 (10 5)  (352 469)  (352 469)  routing T_7_29.sp4_v_t_36 <X> T_7_29.sp4_v_b_4
 (12 5)  (354 469)  (354 469)  routing T_7_29.sp4_v_t_39 <X> T_7_29.sp4_v_b_5
 (14 5)  (356 469)  (356 469)  routing T_7_29.top_op_0 <X> T_7_29.lc_trk_g1_0
 (15 5)  (357 469)  (357 469)  routing T_7_29.top_op_0 <X> T_7_29.lc_trk_g1_0
 (17 5)  (359 469)  (359 469)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (363 469)  (363 469)  routing T_7_29.sp4_h_r_3 <X> T_7_29.lc_trk_g1_3
 (22 5)  (364 469)  (364 469)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 469)  (366 469)  routing T_7_29.bot_op_2 <X> T_7_29.lc_trk_g1_2
 (26 5)  (368 469)  (368 469)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 469)  (369 469)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 469)  (371 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 469)  (372 469)  routing T_7_29.lc_trk_g0_3 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 469)  (378 469)  LC_2 Logic Functioning bit
 (37 5)  (379 469)  (379 469)  LC_2 Logic Functioning bit
 (38 5)  (380 469)  (380 469)  LC_2 Logic Functioning bit
 (39 5)  (381 469)  (381 469)  LC_2 Logic Functioning bit
 (40 5)  (382 469)  (382 469)  LC_2 Logic Functioning bit
 (41 5)  (383 469)  (383 469)  LC_2 Logic Functioning bit
 (42 5)  (384 469)  (384 469)  LC_2 Logic Functioning bit
 (43 5)  (385 469)  (385 469)  LC_2 Logic Functioning bit
 (17 6)  (359 470)  (359 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 470)  (360 470)  routing T_7_29.wire_logic_cluster/lc_5/out <X> T_7_29.lc_trk_g1_5
 (21 6)  (363 470)  (363 470)  routing T_7_29.wire_logic_cluster/lc_7/out <X> T_7_29.lc_trk_g1_7
 (22 6)  (364 470)  (364 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (368 470)  (368 470)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 470)  (369 470)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 470)  (371 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 470)  (372 470)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 470)  (373 470)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 470)  (374 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (380 470)  (380 470)  LC_3 Logic Functioning bit
 (39 6)  (381 470)  (381 470)  LC_3 Logic Functioning bit
 (42 6)  (384 470)  (384 470)  LC_3 Logic Functioning bit
 (43 6)  (385 470)  (385 470)  LC_3 Logic Functioning bit
 (50 6)  (392 470)  (392 470)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (350 471)  (350 471)  routing T_7_29.sp4_h_l_41 <X> T_7_29.sp4_v_t_41
 (22 7)  (364 471)  (364 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (368 471)  (368 471)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 471)  (369 471)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 471)  (370 471)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 471)  (371 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 471)  (378 471)  LC_3 Logic Functioning bit
 (37 7)  (379 471)  (379 471)  LC_3 Logic Functioning bit
 (40 7)  (382 471)  (382 471)  LC_3 Logic Functioning bit
 (41 7)  (383 471)  (383 471)  LC_3 Logic Functioning bit
 (8 8)  (350 472)  (350 472)  routing T_7_29.sp4_h_l_42 <X> T_7_29.sp4_h_r_7
 (14 8)  (356 472)  (356 472)  routing T_7_29.wire_logic_cluster/lc_0/out <X> T_7_29.lc_trk_g2_0
 (15 8)  (357 472)  (357 472)  routing T_7_29.tnl_op_1 <X> T_7_29.lc_trk_g2_1
 (17 8)  (359 472)  (359 472)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (32 8)  (374 472)  (374 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 472)  (375 472)  routing T_7_29.lc_trk_g2_1 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 472)  (378 472)  LC_4 Logic Functioning bit
 (39 8)  (381 472)  (381 472)  LC_4 Logic Functioning bit
 (41 8)  (383 472)  (383 472)  LC_4 Logic Functioning bit
 (42 8)  (384 472)  (384 472)  LC_4 Logic Functioning bit
 (50 8)  (392 472)  (392 472)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (352 473)  (352 473)  routing T_7_29.sp4_h_r_2 <X> T_7_29.sp4_v_b_7
 (17 9)  (359 473)  (359 473)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (360 473)  (360 473)  routing T_7_29.tnl_op_1 <X> T_7_29.lc_trk_g2_1
 (22 9)  (364 473)  (364 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (367 473)  (367 473)  routing T_7_29.sp4_r_v_b_34 <X> T_7_29.lc_trk_g2_2
 (29 9)  (371 473)  (371 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 473)  (379 473)  LC_4 Logic Functioning bit
 (38 9)  (380 473)  (380 473)  LC_4 Logic Functioning bit
 (40 9)  (382 473)  (382 473)  LC_4 Logic Functioning bit
 (43 9)  (385 473)  (385 473)  LC_4 Logic Functioning bit
 (46 9)  (388 473)  (388 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (347 474)  (347 474)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_h_l_43
 (17 10)  (359 474)  (359 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (363 474)  (363 474)  routing T_7_29.wire_logic_cluster/lc_7/out <X> T_7_29.lc_trk_g2_7
 (22 10)  (364 474)  (364 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (368 474)  (368 474)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 474)  (370 474)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 474)  (371 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 474)  (373 474)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 474)  (374 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 474)  (376 474)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 474)  (377 474)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.input_2_5
 (36 10)  (378 474)  (378 474)  LC_5 Logic Functioning bit
 (37 10)  (379 474)  (379 474)  LC_5 Logic Functioning bit
 (38 10)  (380 474)  (380 474)  LC_5 Logic Functioning bit
 (42 10)  (384 474)  (384 474)  LC_5 Logic Functioning bit
 (45 10)  (387 474)  (387 474)  LC_5 Logic Functioning bit
 (51 10)  (393 474)  (393 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (346 475)  (346 475)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_h_l_43
 (13 11)  (355 475)  (355 475)  routing T_7_29.sp4_v_b_3 <X> T_7_29.sp4_h_l_45
 (18 11)  (360 475)  (360 475)  routing T_7_29.sp4_r_v_b_37 <X> T_7_29.lc_trk_g2_5
 (28 11)  (370 475)  (370 475)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 475)  (371 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 475)  (372 475)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 475)  (374 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (376 475)  (376 475)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.input_2_5
 (35 11)  (377 475)  (377 475)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.input_2_5
 (36 11)  (378 475)  (378 475)  LC_5 Logic Functioning bit
 (37 11)  (379 475)  (379 475)  LC_5 Logic Functioning bit
 (38 11)  (380 475)  (380 475)  LC_5 Logic Functioning bit
 (39 11)  (381 475)  (381 475)  LC_5 Logic Functioning bit
 (51 11)  (393 475)  (393 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (10 12)  (352 476)  (352 476)  routing T_7_29.sp4_v_t_40 <X> T_7_29.sp4_h_r_10
 (17 12)  (359 476)  (359 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 476)  (360 476)  routing T_7_29.wire_logic_cluster/lc_1/out <X> T_7_29.lc_trk_g3_1
 (27 12)  (369 476)  (369 476)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 476)  (371 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 476)  (374 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 476)  (376 476)  routing T_7_29.lc_trk_g1_0 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 476)  (378 476)  LC_6 Logic Functioning bit
 (37 12)  (379 476)  (379 476)  LC_6 Logic Functioning bit
 (38 12)  (380 476)  (380 476)  LC_6 Logic Functioning bit
 (39 12)  (381 476)  (381 476)  LC_6 Logic Functioning bit
 (22 13)  (364 477)  (364 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 477)  (367 477)  routing T_7_29.sp4_r_v_b_42 <X> T_7_29.lc_trk_g3_2
 (26 13)  (368 477)  (368 477)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 477)  (369 477)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 477)  (371 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 477)  (372 477)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (40 13)  (382 477)  (382 477)  LC_6 Logic Functioning bit
 (41 13)  (383 477)  (383 477)  LC_6 Logic Functioning bit
 (42 13)  (384 477)  (384 477)  LC_6 Logic Functioning bit
 (43 13)  (385 477)  (385 477)  LC_6 Logic Functioning bit
 (8 14)  (350 478)  (350 478)  routing T_7_29.sp4_v_t_47 <X> T_7_29.sp4_h_l_47
 (9 14)  (351 478)  (351 478)  routing T_7_29.sp4_v_t_47 <X> T_7_29.sp4_h_l_47
 (12 14)  (354 478)  (354 478)  routing T_7_29.sp4_v_t_46 <X> T_7_29.sp4_h_l_46
 (22 14)  (364 478)  (364 478)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (365 478)  (365 478)  routing T_7_29.sp12_v_t_12 <X> T_7_29.lc_trk_g3_7
 (26 14)  (368 478)  (368 478)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 478)  (369 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 478)  (370 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 478)  (371 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 478)  (372 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 478)  (374 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 478)  (375 478)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 478)  (377 478)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.input_2_7
 (36 14)  (378 478)  (378 478)  LC_7 Logic Functioning bit
 (38 14)  (380 478)  (380 478)  LC_7 Logic Functioning bit
 (41 14)  (383 478)  (383 478)  LC_7 Logic Functioning bit
 (43 14)  (385 478)  (385 478)  LC_7 Logic Functioning bit
 (45 14)  (387 478)  (387 478)  LC_7 Logic Functioning bit
 (11 15)  (353 479)  (353 479)  routing T_7_29.sp4_v_t_46 <X> T_7_29.sp4_h_l_46
 (17 15)  (359 479)  (359 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (364 479)  (364 479)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (366 479)  (366 479)  routing T_7_29.tnl_op_6 <X> T_7_29.lc_trk_g3_6
 (25 15)  (367 479)  (367 479)  routing T_7_29.tnl_op_6 <X> T_7_29.lc_trk_g3_6
 (26 15)  (368 479)  (368 479)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 479)  (370 479)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 479)  (371 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 479)  (372 479)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 479)  (373 479)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 479)  (374 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (375 479)  (375 479)  routing T_7_29.lc_trk_g2_5 <X> T_7_29.input_2_7
 (37 15)  (379 479)  (379 479)  LC_7 Logic Functioning bit
 (39 15)  (381 479)  (381 479)  LC_7 Logic Functioning bit
 (41 15)  (383 479)  (383 479)  LC_7 Logic Functioning bit
 (42 15)  (384 479)  (384 479)  LC_7 Logic Functioning bit
 (46 15)  (388 479)  (388 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (393 479)  (393 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_29

 (11 0)  (407 464)  (407 464)  routing T_8_29.sp4_h_l_45 <X> T_8_29.sp4_v_b_2
 (13 0)  (409 464)  (409 464)  routing T_8_29.sp4_h_l_45 <X> T_8_29.sp4_v_b_2
 (12 1)  (408 465)  (408 465)  routing T_8_29.sp4_h_l_45 <X> T_8_29.sp4_v_b_2
 (5 6)  (401 470)  (401 470)  routing T_8_29.sp4_v_t_38 <X> T_8_29.sp4_h_l_38
 (9 6)  (405 470)  (405 470)  routing T_8_29.sp4_v_b_4 <X> T_8_29.sp4_h_l_41
 (12 6)  (408 470)  (408 470)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_h_l_40
 (6 7)  (402 471)  (402 471)  routing T_8_29.sp4_v_t_38 <X> T_8_29.sp4_h_l_38
 (13 7)  (409 471)  (409 471)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_h_l_40
 (6 8)  (402 472)  (402 472)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_b_6
 (11 8)  (407 472)  (407 472)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_b_8
 (8 13)  (404 477)  (404 477)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_b_10
 (9 14)  (405 478)  (405 478)  routing T_8_29.sp4_h_r_7 <X> T_8_29.sp4_h_l_47
 (10 14)  (406 478)  (406 478)  routing T_8_29.sp4_h_r_7 <X> T_8_29.sp4_h_l_47
 (6 15)  (402 479)  (402 479)  routing T_8_29.sp4_h_r_9 <X> T_8_29.sp4_h_l_44


LogicTile_9_29

 (14 0)  (452 464)  (452 464)  routing T_9_29.sp4_h_r_8 <X> T_9_29.lc_trk_g0_0
 (21 0)  (459 464)  (459 464)  routing T_9_29.sp4_v_b_3 <X> T_9_29.lc_trk_g0_3
 (22 0)  (460 464)  (460 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (461 464)  (461 464)  routing T_9_29.sp4_v_b_3 <X> T_9_29.lc_trk_g0_3
 (26 0)  (464 464)  (464 464)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 464)  (465 464)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 464)  (466 464)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 464)  (469 464)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 464)  (471 464)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 464)  (472 464)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 464)  (473 464)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.input_2_0
 (36 0)  (474 464)  (474 464)  LC_0 Logic Functioning bit
 (37 0)  (475 464)  (475 464)  LC_0 Logic Functioning bit
 (38 0)  (476 464)  (476 464)  LC_0 Logic Functioning bit
 (41 0)  (479 464)  (479 464)  LC_0 Logic Functioning bit
 (43 0)  (481 464)  (481 464)  LC_0 Logic Functioning bit
 (52 0)  (490 464)  (490 464)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (453 465)  (453 465)  routing T_9_29.sp4_h_r_8 <X> T_9_29.lc_trk_g0_0
 (16 1)  (454 465)  (454 465)  routing T_9_29.sp4_h_r_8 <X> T_9_29.lc_trk_g0_0
 (17 1)  (455 465)  (455 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (464 465)  (464 465)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 465)  (466 465)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 465)  (467 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 465)  (468 465)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 465)  (469 465)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 465)  (470 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 465)  (472 465)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.input_2_0
 (35 1)  (473 465)  (473 465)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.input_2_0
 (36 1)  (474 465)  (474 465)  LC_0 Logic Functioning bit
 (39 1)  (477 465)  (477 465)  LC_0 Logic Functioning bit
 (40 1)  (478 465)  (478 465)  LC_0 Logic Functioning bit
 (0 2)  (438 466)  (438 466)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (460 466)  (460 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (11 3)  (449 467)  (449 467)  routing T_9_29.sp4_h_r_6 <X> T_9_29.sp4_h_l_39
 (13 3)  (451 467)  (451 467)  routing T_9_29.sp4_h_r_6 <X> T_9_29.sp4_h_l_39
 (21 3)  (459 467)  (459 467)  routing T_9_29.sp4_r_v_b_31 <X> T_9_29.lc_trk_g0_7
 (21 4)  (459 468)  (459 468)  routing T_9_29.wire_logic_cluster/lc_3/out <X> T_9_29.lc_trk_g1_3
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 468)  (471 468)  routing T_9_29.lc_trk_g2_1 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (37 4)  (475 468)  (475 468)  LC_2 Logic Functioning bit
 (39 4)  (477 468)  (477 468)  LC_2 Logic Functioning bit
 (43 4)  (481 468)  (481 468)  LC_2 Logic Functioning bit
 (45 4)  (483 468)  (483 468)  LC_2 Logic Functioning bit
 (3 5)  (441 469)  (441 469)  routing T_9_29.sp12_h_l_23 <X> T_9_29.sp12_h_r_0
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 469)  (462 469)  routing T_9_29.top_op_2 <X> T_9_29.lc_trk_g1_2
 (25 5)  (463 469)  (463 469)  routing T_9_29.top_op_2 <X> T_9_29.lc_trk_g1_2
 (27 5)  (465 469)  (465 469)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 469)  (466 469)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 469)  (468 469)  routing T_9_29.lc_trk_g0_3 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 469)  (470 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 469)  (471 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.input_2_2
 (35 5)  (473 469)  (473 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.input_2_2
 (36 5)  (474 469)  (474 469)  LC_2 Logic Functioning bit
 (37 5)  (475 469)  (475 469)  LC_2 Logic Functioning bit
 (42 5)  (480 469)  (480 469)  LC_2 Logic Functioning bit
 (43 5)  (481 469)  (481 469)  LC_2 Logic Functioning bit
 (4 6)  (442 470)  (442 470)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_v_t_38
 (8 6)  (446 470)  (446 470)  routing T_9_29.sp4_h_r_4 <X> T_9_29.sp4_h_l_41
 (14 6)  (452 470)  (452 470)  routing T_9_29.wire_logic_cluster/lc_4/out <X> T_9_29.lc_trk_g1_4
 (17 6)  (455 470)  (455 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 470)  (456 470)  routing T_9_29.wire_logic_cluster/lc_5/out <X> T_9_29.lc_trk_g1_5
 (21 6)  (459 470)  (459 470)  routing T_9_29.sp4_v_b_7 <X> T_9_29.lc_trk_g1_7
 (22 6)  (460 470)  (460 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (461 470)  (461 470)  routing T_9_29.sp4_v_b_7 <X> T_9_29.lc_trk_g1_7
 (27 6)  (465 470)  (465 470)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 470)  (466 470)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 470)  (472 470)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 470)  (473 470)  routing T_9_29.lc_trk_g0_7 <X> T_9_29.input_2_3
 (36 6)  (474 470)  (474 470)  LC_3 Logic Functioning bit
 (37 6)  (475 470)  (475 470)  LC_3 Logic Functioning bit
 (38 6)  (476 470)  (476 470)  LC_3 Logic Functioning bit
 (42 6)  (480 470)  (480 470)  LC_3 Logic Functioning bit
 (45 6)  (483 470)  (483 470)  LC_3 Logic Functioning bit
 (46 6)  (484 470)  (484 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (485 470)  (485 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (486 470)  (486 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (464 471)  (464 471)  routing T_9_29.lc_trk_g0_3 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 471)  (467 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 471)  (469 471)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 471)  (470 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (473 471)  (473 471)  routing T_9_29.lc_trk_g0_7 <X> T_9_29.input_2_3
 (36 7)  (474 471)  (474 471)  LC_3 Logic Functioning bit
 (37 7)  (475 471)  (475 471)  LC_3 Logic Functioning bit
 (38 7)  (476 471)  (476 471)  LC_3 Logic Functioning bit
 (39 7)  (477 471)  (477 471)  LC_3 Logic Functioning bit
 (8 8)  (446 472)  (446 472)  routing T_9_29.sp4_h_l_46 <X> T_9_29.sp4_h_r_7
 (10 8)  (448 472)  (448 472)  routing T_9_29.sp4_h_l_46 <X> T_9_29.sp4_h_r_7
 (14 8)  (452 472)  (452 472)  routing T_9_29.sp4_v_t_21 <X> T_9_29.lc_trk_g2_0
 (15 8)  (453 472)  (453 472)  routing T_9_29.sp4_h_r_33 <X> T_9_29.lc_trk_g2_1
 (16 8)  (454 472)  (454 472)  routing T_9_29.sp4_h_r_33 <X> T_9_29.lc_trk_g2_1
 (17 8)  (455 472)  (455 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 472)  (456 472)  routing T_9_29.sp4_h_r_33 <X> T_9_29.lc_trk_g2_1
 (25 8)  (463 472)  (463 472)  routing T_9_29.wire_logic_cluster/lc_2/out <X> T_9_29.lc_trk_g2_2
 (29 8)  (467 472)  (467 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 472)  (469 472)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 472)  (472 472)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 472)  (474 472)  LC_4 Logic Functioning bit
 (37 8)  (475 472)  (475 472)  LC_4 Logic Functioning bit
 (38 8)  (476 472)  (476 472)  LC_4 Logic Functioning bit
 (42 8)  (480 472)  (480 472)  LC_4 Logic Functioning bit
 (45 8)  (483 472)  (483 472)  LC_4 Logic Functioning bit
 (14 9)  (452 473)  (452 473)  routing T_9_29.sp4_v_t_21 <X> T_9_29.lc_trk_g2_0
 (16 9)  (454 473)  (454 473)  routing T_9_29.sp4_v_t_21 <X> T_9_29.lc_trk_g2_0
 (17 9)  (455 473)  (455 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (460 473)  (460 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 473)  (465 473)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 473)  (466 473)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 473)  (467 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 473)  (468 473)  routing T_9_29.lc_trk_g0_3 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 473)  (470 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 473)  (471 473)  routing T_9_29.lc_trk_g2_0 <X> T_9_29.input_2_4
 (36 9)  (474 473)  (474 473)  LC_4 Logic Functioning bit
 (37 9)  (475 473)  (475 473)  LC_4 Logic Functioning bit
 (38 9)  (476 473)  (476 473)  LC_4 Logic Functioning bit
 (39 9)  (477 473)  (477 473)  LC_4 Logic Functioning bit
 (48 9)  (486 473)  (486 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (442 474)  (442 474)  routing T_9_29.sp4_v_b_10 <X> T_9_29.sp4_v_t_43
 (6 10)  (444 474)  (444 474)  routing T_9_29.sp4_v_b_10 <X> T_9_29.sp4_v_t_43
 (10 10)  (448 474)  (448 474)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_h_l_42
 (12 10)  (450 474)  (450 474)  routing T_9_29.sp4_v_t_39 <X> T_9_29.sp4_h_l_45
 (14 10)  (452 474)  (452 474)  routing T_9_29.rgt_op_4 <X> T_9_29.lc_trk_g2_4
 (17 10)  (455 474)  (455 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (459 474)  (459 474)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (22 10)  (460 474)  (460 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 474)  (461 474)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (24 10)  (462 474)  (462 474)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (26 10)  (464 474)  (464 474)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 474)  (465 474)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 474)  (466 474)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 474)  (467 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 474)  (468 474)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 474)  (469 474)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 474)  (472 474)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 474)  (474 474)  LC_5 Logic Functioning bit
 (37 10)  (475 474)  (475 474)  LC_5 Logic Functioning bit
 (38 10)  (476 474)  (476 474)  LC_5 Logic Functioning bit
 (39 10)  (477 474)  (477 474)  LC_5 Logic Functioning bit
 (41 10)  (479 474)  (479 474)  LC_5 Logic Functioning bit
 (43 10)  (481 474)  (481 474)  LC_5 Logic Functioning bit
 (45 10)  (483 474)  (483 474)  LC_5 Logic Functioning bit
 (51 10)  (489 474)  (489 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (442 475)  (442 475)  routing T_9_29.sp4_v_b_1 <X> T_9_29.sp4_h_l_43
 (11 11)  (449 475)  (449 475)  routing T_9_29.sp4_v_t_39 <X> T_9_29.sp4_h_l_45
 (13 11)  (451 475)  (451 475)  routing T_9_29.sp4_v_t_39 <X> T_9_29.sp4_h_l_45
 (15 11)  (453 475)  (453 475)  routing T_9_29.rgt_op_4 <X> T_9_29.lc_trk_g2_4
 (17 11)  (455 475)  (455 475)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (456 475)  (456 475)  routing T_9_29.sp4_r_v_b_37 <X> T_9_29.lc_trk_g2_5
 (21 11)  (459 475)  (459 475)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (22 11)  (460 475)  (460 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 475)  (461 475)  routing T_9_29.sp4_v_b_46 <X> T_9_29.lc_trk_g2_6
 (24 11)  (462 475)  (462 475)  routing T_9_29.sp4_v_b_46 <X> T_9_29.lc_trk_g2_6
 (28 11)  (466 475)  (466 475)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 475)  (467 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 475)  (468 475)  routing T_9_29.lc_trk_g3_7 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 475)  (474 475)  LC_5 Logic Functioning bit
 (38 11)  (476 475)  (476 475)  LC_5 Logic Functioning bit
 (8 12)  (446 476)  (446 476)  routing T_9_29.sp4_h_l_47 <X> T_9_29.sp4_h_r_10
 (12 12)  (450 476)  (450 476)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_h_r_11
 (15 12)  (453 476)  (453 476)  routing T_9_29.sp4_h_r_41 <X> T_9_29.lc_trk_g3_1
 (16 12)  (454 476)  (454 476)  routing T_9_29.sp4_h_r_41 <X> T_9_29.lc_trk_g3_1
 (17 12)  (455 476)  (455 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 476)  (456 476)  routing T_9_29.sp4_h_r_41 <X> T_9_29.lc_trk_g3_1
 (25 12)  (463 476)  (463 476)  routing T_9_29.wire_logic_cluster/lc_2/out <X> T_9_29.lc_trk_g3_2
 (26 12)  (464 476)  (464 476)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 476)  (465 476)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 476)  (466 476)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 476)  (467 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 476)  (470 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 476)  (472 476)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 476)  (476 476)  LC_6 Logic Functioning bit
 (39 12)  (477 476)  (477 476)  LC_6 Logic Functioning bit
 (42 12)  (480 476)  (480 476)  LC_6 Logic Functioning bit
 (43 12)  (481 476)  (481 476)  LC_6 Logic Functioning bit
 (51 12)  (489 476)  (489 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (449 477)  (449 477)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_h_r_11
 (18 13)  (456 477)  (456 477)  routing T_9_29.sp4_h_r_41 <X> T_9_29.lc_trk_g3_1
 (22 13)  (460 477)  (460 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (465 477)  (465 477)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 477)  (466 477)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 477)  (467 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 477)  (468 477)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 477)  (469 477)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 477)  (470 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (472 477)  (472 477)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.input_2_6
 (35 13)  (473 477)  (473 477)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.input_2_6
 (36 13)  (474 477)  (474 477)  LC_6 Logic Functioning bit
 (37 13)  (475 477)  (475 477)  LC_6 Logic Functioning bit
 (40 13)  (478 477)  (478 477)  LC_6 Logic Functioning bit
 (41 13)  (479 477)  (479 477)  LC_6 Logic Functioning bit
 (15 14)  (453 478)  (453 478)  routing T_9_29.tnr_op_5 <X> T_9_29.lc_trk_g3_5
 (17 14)  (455 478)  (455 478)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (460 478)  (460 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 478)  (461 478)  routing T_9_29.sp4_h_r_31 <X> T_9_29.lc_trk_g3_7
 (24 14)  (462 478)  (462 478)  routing T_9_29.sp4_h_r_31 <X> T_9_29.lc_trk_g3_7
 (26 14)  (464 478)  (464 478)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 478)  (467 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 478)  (469 478)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 478)  (470 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 478)  (471 478)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.wire_logic_cluster/lc_7/in_3
 (38 14)  (476 478)  (476 478)  LC_7 Logic Functioning bit
 (39 14)  (477 478)  (477 478)  LC_7 Logic Functioning bit
 (42 14)  (480 478)  (480 478)  LC_7 Logic Functioning bit
 (43 14)  (481 478)  (481 478)  LC_7 Logic Functioning bit
 (48 14)  (486 478)  (486 478)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (488 478)  (488 478)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (444 479)  (444 479)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_h_l_44
 (21 15)  (459 479)  (459 479)  routing T_9_29.sp4_h_r_31 <X> T_9_29.lc_trk_g3_7
 (22 15)  (460 479)  (460 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 479)  (463 479)  routing T_9_29.sp4_r_v_b_46 <X> T_9_29.lc_trk_g3_6
 (26 15)  (464 479)  (464 479)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 479)  (466 479)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 479)  (467 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 479)  (474 479)  LC_7 Logic Functioning bit
 (37 15)  (475 479)  (475 479)  LC_7 Logic Functioning bit
 (40 15)  (478 479)  (478 479)  LC_7 Logic Functioning bit
 (41 15)  (479 479)  (479 479)  LC_7 Logic Functioning bit
 (51 15)  (489 479)  (489 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_29

 (10 0)  (502 464)  (502 464)  routing T_10_29.sp4_v_t_45 <X> T_10_29.sp4_h_r_1
 (14 0)  (506 464)  (506 464)  routing T_10_29.wire_logic_cluster/lc_0/out <X> T_10_29.lc_trk_g0_0
 (15 0)  (507 464)  (507 464)  routing T_10_29.sp4_h_r_1 <X> T_10_29.lc_trk_g0_1
 (16 0)  (508 464)  (508 464)  routing T_10_29.sp4_h_r_1 <X> T_10_29.lc_trk_g0_1
 (17 0)  (509 464)  (509 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (521 464)  (521 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 464)  (522 464)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 464)  (523 464)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 464)  (524 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 464)  (525 464)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 464)  (528 464)  LC_0 Logic Functioning bit
 (37 0)  (529 464)  (529 464)  LC_0 Logic Functioning bit
 (39 0)  (531 464)  (531 464)  LC_0 Logic Functioning bit
 (43 0)  (535 464)  (535 464)  LC_0 Logic Functioning bit
 (45 0)  (537 464)  (537 464)  LC_0 Logic Functioning bit
 (17 1)  (509 465)  (509 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 465)  (510 465)  routing T_10_29.sp4_h_r_1 <X> T_10_29.lc_trk_g0_1
 (22 1)  (514 465)  (514 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 465)  (517 465)  routing T_10_29.sp4_r_v_b_33 <X> T_10_29.lc_trk_g0_2
 (26 1)  (518 465)  (518 465)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 465)  (521 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 465)  (522 465)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 465)  (524 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 465)  (528 465)  LC_0 Logic Functioning bit
 (37 1)  (529 465)  (529 465)  LC_0 Logic Functioning bit
 (42 1)  (534 465)  (534 465)  LC_0 Logic Functioning bit
 (43 1)  (535 465)  (535 465)  LC_0 Logic Functioning bit
 (51 1)  (543 465)  (543 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 466)  (492 466)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (497 466)  (497 466)  routing T_10_29.sp4_v_b_0 <X> T_10_29.sp4_h_l_37
 (8 2)  (500 466)  (500 466)  routing T_10_29.sp4_v_t_42 <X> T_10_29.sp4_h_l_36
 (9 2)  (501 466)  (501 466)  routing T_10_29.sp4_v_t_42 <X> T_10_29.sp4_h_l_36
 (10 2)  (502 466)  (502 466)  routing T_10_29.sp4_v_t_42 <X> T_10_29.sp4_h_l_36
 (12 2)  (504 466)  (504 466)  routing T_10_29.sp4_v_t_39 <X> T_10_29.sp4_h_l_39
 (17 2)  (509 466)  (509 466)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 466)  (510 466)  routing T_10_29.bnr_op_5 <X> T_10_29.lc_trk_g0_5
 (21 2)  (513 466)  (513 466)  routing T_10_29.sp4_h_l_10 <X> T_10_29.lc_trk_g0_7
 (22 2)  (514 466)  (514 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 466)  (515 466)  routing T_10_29.sp4_h_l_10 <X> T_10_29.lc_trk_g0_7
 (24 2)  (516 466)  (516 466)  routing T_10_29.sp4_h_l_10 <X> T_10_29.lc_trk_g0_7
 (26 2)  (518 466)  (518 466)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 466)  (521 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (37 2)  (529 466)  (529 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (42 2)  (534 466)  (534 466)  LC_1 Logic Functioning bit
 (45 2)  (537 466)  (537 466)  LC_1 Logic Functioning bit
 (48 2)  (540 466)  (540 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (492 467)  (492 467)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (9 3)  (501 467)  (501 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36
 (10 3)  (502 467)  (502 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36
 (11 3)  (503 467)  (503 467)  routing T_10_29.sp4_v_t_39 <X> T_10_29.sp4_h_l_39
 (18 3)  (510 467)  (510 467)  routing T_10_29.bnr_op_5 <X> T_10_29.lc_trk_g0_5
 (21 3)  (513 467)  (513 467)  routing T_10_29.sp4_h_l_10 <X> T_10_29.lc_trk_g0_7
 (26 3)  (518 467)  (518 467)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 467)  (521 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 467)  (522 467)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 467)  (524 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 467)  (528 467)  LC_1 Logic Functioning bit
 (37 3)  (529 467)  (529 467)  LC_1 Logic Functioning bit
 (38 3)  (530 467)  (530 467)  LC_1 Logic Functioning bit
 (39 3)  (531 467)  (531 467)  LC_1 Logic Functioning bit
 (47 3)  (539 467)  (539 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (506 468)  (506 468)  routing T_10_29.wire_logic_cluster/lc_0/out <X> T_10_29.lc_trk_g1_0
 (27 4)  (519 468)  (519 468)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 468)  (521 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 468)  (522 468)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 468)  (523 468)  routing T_10_29.lc_trk_g0_5 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 468)  (524 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (527 468)  (527 468)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.input_2_2
 (38 4)  (530 468)  (530 468)  LC_2 Logic Functioning bit
 (39 4)  (531 468)  (531 468)  LC_2 Logic Functioning bit
 (42 4)  (534 468)  (534 468)  LC_2 Logic Functioning bit
 (43 4)  (535 468)  (535 468)  LC_2 Logic Functioning bit
 (4 5)  (496 469)  (496 469)  routing T_10_29.sp4_v_t_47 <X> T_10_29.sp4_h_r_3
 (5 5)  (497 469)  (497 469)  routing T_10_29.sp4_h_r_3 <X> T_10_29.sp4_v_b_3
 (10 5)  (502 469)  (502 469)  routing T_10_29.sp4_h_r_11 <X> T_10_29.sp4_v_b_4
 (17 5)  (509 469)  (509 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 469)  (514 469)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 469)  (516 469)  routing T_10_29.top_op_2 <X> T_10_29.lc_trk_g1_2
 (25 5)  (517 469)  (517 469)  routing T_10_29.top_op_2 <X> T_10_29.lc_trk_g1_2
 (27 5)  (519 469)  (519 469)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 469)  (520 469)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 469)  (521 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 469)  (524 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 469)  (525 469)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.input_2_2
 (34 5)  (526 469)  (526 469)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.input_2_2
 (36 5)  (528 469)  (528 469)  LC_2 Logic Functioning bit
 (37 5)  (529 469)  (529 469)  LC_2 Logic Functioning bit
 (40 5)  (532 469)  (532 469)  LC_2 Logic Functioning bit
 (41 5)  (533 469)  (533 469)  LC_2 Logic Functioning bit
 (14 6)  (506 470)  (506 470)  routing T_10_29.lft_op_4 <X> T_10_29.lc_trk_g1_4
 (17 6)  (509 470)  (509 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 470)  (510 470)  routing T_10_29.wire_logic_cluster/lc_5/out <X> T_10_29.lc_trk_g1_5
 (21 6)  (513 470)  (513 470)  routing T_10_29.sp4_h_l_2 <X> T_10_29.lc_trk_g1_7
 (22 6)  (514 470)  (514 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (515 470)  (515 470)  routing T_10_29.sp4_h_l_2 <X> T_10_29.lc_trk_g1_7
 (24 6)  (516 470)  (516 470)  routing T_10_29.sp4_h_l_2 <X> T_10_29.lc_trk_g1_7
 (25 6)  (517 470)  (517 470)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g1_6
 (27 6)  (519 470)  (519 470)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 470)  (521 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 470)  (522 470)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 470)  (523 470)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 470)  (524 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 470)  (525 470)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 470)  (530 470)  LC_3 Logic Functioning bit
 (39 6)  (531 470)  (531 470)  LC_3 Logic Functioning bit
 (42 6)  (534 470)  (534 470)  LC_3 Logic Functioning bit
 (43 6)  (535 470)  (535 470)  LC_3 Logic Functioning bit
 (50 6)  (542 470)  (542 470)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (507 471)  (507 471)  routing T_10_29.lft_op_4 <X> T_10_29.lc_trk_g1_4
 (17 7)  (509 471)  (509 471)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (514 471)  (514 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 471)  (515 471)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g1_6
 (24 7)  (516 471)  (516 471)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g1_6
 (27 7)  (519 471)  (519 471)  routing T_10_29.lc_trk_g1_0 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 471)  (521 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 471)  (523 471)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 471)  (528 471)  LC_3 Logic Functioning bit
 (37 7)  (529 471)  (529 471)  LC_3 Logic Functioning bit
 (40 7)  (532 471)  (532 471)  LC_3 Logic Functioning bit
 (41 7)  (533 471)  (533 471)  LC_3 Logic Functioning bit
 (47 7)  (539 471)  (539 471)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (498 472)  (498 472)  routing T_10_29.sp4_v_t_38 <X> T_10_29.sp4_v_b_6
 (8 8)  (500 472)  (500 472)  routing T_10_29.sp4_h_l_42 <X> T_10_29.sp4_h_r_7
 (13 8)  (505 472)  (505 472)  routing T_10_29.sp4_h_l_45 <X> T_10_29.sp4_v_b_8
 (22 8)  (514 472)  (514 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 472)  (515 472)  routing T_10_29.sp4_v_t_30 <X> T_10_29.lc_trk_g2_3
 (24 8)  (516 472)  (516 472)  routing T_10_29.sp4_v_t_30 <X> T_10_29.lc_trk_g2_3
 (26 8)  (518 472)  (518 472)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 472)  (519 472)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 472)  (522 472)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (39 8)  (531 472)  (531 472)  LC_4 Logic Functioning bit
 (42 8)  (534 472)  (534 472)  LC_4 Logic Functioning bit
 (43 8)  (535 472)  (535 472)  LC_4 Logic Functioning bit
 (48 8)  (540 472)  (540 472)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (5 9)  (497 473)  (497 473)  routing T_10_29.sp4_v_t_38 <X> T_10_29.sp4_v_b_6
 (9 9)  (501 473)  (501 473)  routing T_10_29.sp4_v_t_42 <X> T_10_29.sp4_v_b_7
 (12 9)  (504 473)  (504 473)  routing T_10_29.sp4_h_l_45 <X> T_10_29.sp4_v_b_8
 (26 9)  (518 473)  (518 473)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 473)  (519 473)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 473)  (522 473)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 473)  (523 473)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 473)  (524 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 473)  (525 473)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_4
 (34 9)  (526 473)  (526 473)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_4
 (35 9)  (527 473)  (527 473)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_4
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (37 9)  (529 473)  (529 473)  LC_4 Logic Functioning bit
 (40 9)  (532 473)  (532 473)  LC_4 Logic Functioning bit
 (41 9)  (533 473)  (533 473)  LC_4 Logic Functioning bit
 (15 10)  (507 474)  (507 474)  routing T_10_29.tnr_op_5 <X> T_10_29.lc_trk_g2_5
 (17 10)  (509 474)  (509 474)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (517 474)  (517 474)  routing T_10_29.wire_logic_cluster/lc_6/out <X> T_10_29.lc_trk_g2_6
 (26 10)  (518 474)  (518 474)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 474)  (521 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 474)  (523 474)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 474)  (524 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 474)  (526 474)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 474)  (527 474)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.input_2_5
 (36 10)  (528 474)  (528 474)  LC_5 Logic Functioning bit
 (37 10)  (529 474)  (529 474)  LC_5 Logic Functioning bit
 (38 10)  (530 474)  (530 474)  LC_5 Logic Functioning bit
 (45 10)  (537 474)  (537 474)  LC_5 Logic Functioning bit
 (46 10)  (538 474)  (538 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (543 474)  (543 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (496 475)  (496 475)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_h_l_43
 (11 11)  (503 475)  (503 475)  routing T_10_29.sp4_h_r_0 <X> T_10_29.sp4_h_l_45
 (13 11)  (505 475)  (505 475)  routing T_10_29.sp4_h_r_0 <X> T_10_29.sp4_h_l_45
 (22 11)  (514 475)  (514 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (519 475)  (519 475)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 475)  (520 475)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 475)  (521 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 475)  (522 475)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 475)  (524 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 475)  (527 475)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.input_2_5
 (36 11)  (528 475)  (528 475)  LC_5 Logic Functioning bit
 (37 11)  (529 475)  (529 475)  LC_5 Logic Functioning bit
 (38 11)  (530 475)  (530 475)  LC_5 Logic Functioning bit
 (39 11)  (531 475)  (531 475)  LC_5 Logic Functioning bit
 (40 11)  (532 475)  (532 475)  LC_5 Logic Functioning bit
 (17 12)  (509 476)  (509 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 476)  (510 476)  routing T_10_29.wire_logic_cluster/lc_1/out <X> T_10_29.lc_trk_g3_1
 (22 12)  (514 476)  (514 476)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 476)  (516 476)  routing T_10_29.tnl_op_3 <X> T_10_29.lc_trk_g3_3
 (26 12)  (518 476)  (518 476)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 476)  (519 476)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 476)  (520 476)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 476)  (521 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 476)  (523 476)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 476)  (524 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 476)  (528 476)  LC_6 Logic Functioning bit
 (38 12)  (530 476)  (530 476)  LC_6 Logic Functioning bit
 (41 12)  (533 476)  (533 476)  LC_6 Logic Functioning bit
 (43 12)  (535 476)  (535 476)  LC_6 Logic Functioning bit
 (45 12)  (537 476)  (537 476)  LC_6 Logic Functioning bit
 (52 12)  (544 476)  (544 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (503 477)  (503 477)  routing T_10_29.sp4_h_l_38 <X> T_10_29.sp4_h_r_11
 (13 13)  (505 477)  (505 477)  routing T_10_29.sp4_h_l_38 <X> T_10_29.sp4_h_r_11
 (14 13)  (506 477)  (506 477)  routing T_10_29.sp4_r_v_b_40 <X> T_10_29.lc_trk_g3_0
 (17 13)  (509 477)  (509 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (513 477)  (513 477)  routing T_10_29.tnl_op_3 <X> T_10_29.lc_trk_g3_3
 (26 13)  (518 477)  (518 477)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 477)  (520 477)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 477)  (521 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 477)  (523 477)  routing T_10_29.lc_trk_g0_7 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 477)  (524 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 477)  (527 477)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.input_2_6
 (37 13)  (529 477)  (529 477)  LC_6 Logic Functioning bit
 (39 13)  (531 477)  (531 477)  LC_6 Logic Functioning bit
 (41 13)  (533 477)  (533 477)  LC_6 Logic Functioning bit
 (42 13)  (534 477)  (534 477)  LC_6 Logic Functioning bit
 (48 13)  (540 477)  (540 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (497 478)  (497 478)  routing T_10_29.sp4_v_b_9 <X> T_10_29.sp4_h_l_44
 (9 14)  (501 478)  (501 478)  routing T_10_29.sp4_h_r_7 <X> T_10_29.sp4_h_l_47
 (10 14)  (502 478)  (502 478)  routing T_10_29.sp4_h_r_7 <X> T_10_29.sp4_h_l_47
 (15 14)  (507 478)  (507 478)  routing T_10_29.tnl_op_5 <X> T_10_29.lc_trk_g3_5
 (17 14)  (509 478)  (509 478)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (513 478)  (513 478)  routing T_10_29.wire_logic_cluster/lc_7/out <X> T_10_29.lc_trk_g3_7
 (22 14)  (514 478)  (514 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (517 478)  (517 478)  routing T_10_29.sp4_v_b_38 <X> T_10_29.lc_trk_g3_6
 (31 14)  (523 478)  (523 478)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 478)  (524 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 478)  (525 478)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 478)  (526 478)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 478)  (527 478)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.input_2_7
 (36 14)  (528 478)  (528 478)  LC_7 Logic Functioning bit
 (38 14)  (530 478)  (530 478)  LC_7 Logic Functioning bit
 (39 14)  (531 478)  (531 478)  LC_7 Logic Functioning bit
 (43 14)  (535 478)  (535 478)  LC_7 Logic Functioning bit
 (45 14)  (537 478)  (537 478)  LC_7 Logic Functioning bit
 (14 15)  (506 479)  (506 479)  routing T_10_29.sp4_h_l_17 <X> T_10_29.lc_trk_g3_4
 (15 15)  (507 479)  (507 479)  routing T_10_29.sp4_h_l_17 <X> T_10_29.lc_trk_g3_4
 (16 15)  (508 479)  (508 479)  routing T_10_29.sp4_h_l_17 <X> T_10_29.lc_trk_g3_4
 (17 15)  (509 479)  (509 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (510 479)  (510 479)  routing T_10_29.tnl_op_5 <X> T_10_29.lc_trk_g3_5
 (22 15)  (514 479)  (514 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 479)  (515 479)  routing T_10_29.sp4_v_b_38 <X> T_10_29.lc_trk_g3_6
 (25 15)  (517 479)  (517 479)  routing T_10_29.sp4_v_b_38 <X> T_10_29.lc_trk_g3_6
 (26 15)  (518 479)  (518 479)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 479)  (520 479)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 479)  (521 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 479)  (523 479)  routing T_10_29.lc_trk_g3_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 479)  (524 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 479)  (525 479)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.input_2_7
 (34 15)  (526 479)  (526 479)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.input_2_7
 (35 15)  (527 479)  (527 479)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.input_2_7
 (37 15)  (529 479)  (529 479)  LC_7 Logic Functioning bit
 (38 15)  (530 479)  (530 479)  LC_7 Logic Functioning bit
 (39 15)  (531 479)  (531 479)  LC_7 Logic Functioning bit
 (42 15)  (534 479)  (534 479)  LC_7 Logic Functioning bit
 (48 15)  (540 479)  (540 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_29

 (5 0)  (551 464)  (551 464)  routing T_11_29.sp4_v_t_37 <X> T_11_29.sp4_h_r_0
 (11 0)  (557 464)  (557 464)  routing T_11_29.sp4_h_l_45 <X> T_11_29.sp4_v_b_2
 (13 0)  (559 464)  (559 464)  routing T_11_29.sp4_h_l_45 <X> T_11_29.sp4_v_b_2
 (15 0)  (561 464)  (561 464)  routing T_11_29.top_op_1 <X> T_11_29.lc_trk_g0_1
 (17 0)  (563 464)  (563 464)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (574 464)  (574 464)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 464)  (575 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 464)  (576 464)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 464)  (577 464)  routing T_11_29.lc_trk_g0_5 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 464)  (578 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 464)  (582 464)  LC_0 Logic Functioning bit
 (37 0)  (583 464)  (583 464)  LC_0 Logic Functioning bit
 (38 0)  (584 464)  (584 464)  LC_0 Logic Functioning bit
 (39 0)  (585 464)  (585 464)  LC_0 Logic Functioning bit
 (12 1)  (558 465)  (558 465)  routing T_11_29.sp4_h_l_45 <X> T_11_29.sp4_v_b_2
 (18 1)  (564 465)  (564 465)  routing T_11_29.top_op_1 <X> T_11_29.lc_trk_g0_1
 (27 1)  (573 465)  (573 465)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 465)  (574 465)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 465)  (575 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (40 1)  (586 465)  (586 465)  LC_0 Logic Functioning bit
 (41 1)  (587 465)  (587 465)  LC_0 Logic Functioning bit
 (42 1)  (588 465)  (588 465)  LC_0 Logic Functioning bit
 (43 1)  (589 465)  (589 465)  LC_0 Logic Functioning bit
 (47 1)  (593 465)  (593 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 466)  (546 466)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (554 466)  (554 466)  routing T_11_29.sp4_v_t_42 <X> T_11_29.sp4_h_l_36
 (9 2)  (555 466)  (555 466)  routing T_11_29.sp4_v_t_42 <X> T_11_29.sp4_h_l_36
 (10 2)  (556 466)  (556 466)  routing T_11_29.sp4_v_t_42 <X> T_11_29.sp4_h_l_36
 (12 2)  (558 466)  (558 466)  routing T_11_29.sp4_v_t_39 <X> T_11_29.sp4_h_l_39
 (17 2)  (563 466)  (563 466)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 466)  (564 466)  routing T_11_29.bnr_op_5 <X> T_11_29.lc_trk_g0_5
 (28 2)  (574 466)  (574 466)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 466)  (575 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 466)  (578 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 466)  (579 466)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 466)  (580 466)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 466)  (582 466)  LC_1 Logic Functioning bit
 (37 2)  (583 466)  (583 466)  LC_1 Logic Functioning bit
 (38 2)  (584 466)  (584 466)  LC_1 Logic Functioning bit
 (45 2)  (591 466)  (591 466)  LC_1 Logic Functioning bit
 (0 3)  (546 467)  (546 467)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (4 3)  (550 467)  (550 467)  routing T_11_29.sp4_v_b_7 <X> T_11_29.sp4_h_l_37
 (11 3)  (557 467)  (557 467)  routing T_11_29.sp4_v_t_39 <X> T_11_29.sp4_h_l_39
 (18 3)  (564 467)  (564 467)  routing T_11_29.bnr_op_5 <X> T_11_29.lc_trk_g0_5
 (26 3)  (572 467)  (572 467)  routing T_11_29.lc_trk_g2_3 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 467)  (574 467)  routing T_11_29.lc_trk_g2_3 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 467)  (575 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 467)  (576 467)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 467)  (578 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 467)  (579 467)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.input_2_1
 (34 3)  (580 467)  (580 467)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.input_2_1
 (35 3)  (581 467)  (581 467)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.input_2_1
 (36 3)  (582 467)  (582 467)  LC_1 Logic Functioning bit
 (37 3)  (583 467)  (583 467)  LC_1 Logic Functioning bit
 (38 3)  (584 467)  (584 467)  LC_1 Logic Functioning bit
 (39 3)  (585 467)  (585 467)  LC_1 Logic Functioning bit
 (40 3)  (586 467)  (586 467)  LC_1 Logic Functioning bit
 (48 3)  (594 467)  (594 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (551 468)  (551 468)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_3
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 468)  (577 468)  routing T_11_29.lc_trk_g2_7 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 468)  (579 468)  routing T_11_29.lc_trk_g2_7 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 468)  (582 468)  LC_2 Logic Functioning bit
 (37 4)  (583 468)  (583 468)  LC_2 Logic Functioning bit
 (38 4)  (584 468)  (584 468)  LC_2 Logic Functioning bit
 (39 4)  (585 468)  (585 468)  LC_2 Logic Functioning bit
 (6 5)  (552 469)  (552 469)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_3
 (14 5)  (560 469)  (560 469)  routing T_11_29.sp4_h_r_0 <X> T_11_29.lc_trk_g1_0
 (15 5)  (561 469)  (561 469)  routing T_11_29.sp4_h_r_0 <X> T_11_29.lc_trk_g1_0
 (16 5)  (562 469)  (562 469)  routing T_11_29.sp4_h_r_0 <X> T_11_29.lc_trk_g1_0
 (17 5)  (563 469)  (563 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (573 469)  (573 469)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 469)  (574 469)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 469)  (575 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 469)  (577 469)  routing T_11_29.lc_trk_g2_7 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 469)  (586 469)  LC_2 Logic Functioning bit
 (41 5)  (587 469)  (587 469)  LC_2 Logic Functioning bit
 (42 5)  (588 469)  (588 469)  LC_2 Logic Functioning bit
 (43 5)  (589 469)  (589 469)  LC_2 Logic Functioning bit
 (51 5)  (597 469)  (597 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 470)  (560 470)  routing T_11_29.wire_logic_cluster/lc_4/out <X> T_11_29.lc_trk_g1_4
 (15 6)  (561 470)  (561 470)  routing T_11_29.sp4_v_b_21 <X> T_11_29.lc_trk_g1_5
 (16 6)  (562 470)  (562 470)  routing T_11_29.sp4_v_b_21 <X> T_11_29.lc_trk_g1_5
 (17 6)  (563 470)  (563 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 7)  (563 471)  (563 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (561 472)  (561 472)  routing T_11_29.sp4_v_t_28 <X> T_11_29.lc_trk_g2_1
 (16 8)  (562 472)  (562 472)  routing T_11_29.sp4_v_t_28 <X> T_11_29.lc_trk_g2_1
 (17 8)  (563 472)  (563 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (567 472)  (567 472)  routing T_11_29.sp4_h_r_35 <X> T_11_29.lc_trk_g2_3
 (22 8)  (568 472)  (568 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 472)  (569 472)  routing T_11_29.sp4_h_r_35 <X> T_11_29.lc_trk_g2_3
 (24 8)  (570 472)  (570 472)  routing T_11_29.sp4_h_r_35 <X> T_11_29.lc_trk_g2_3
 (25 8)  (571 472)  (571 472)  routing T_11_29.sp4_v_t_23 <X> T_11_29.lc_trk_g2_2
 (27 8)  (573 472)  (573 472)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 472)  (574 472)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 472)  (575 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 472)  (577 472)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 472)  (578 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 472)  (580 472)  routing T_11_29.lc_trk_g1_4 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 472)  (581 472)  routing T_11_29.lc_trk_g2_4 <X> T_11_29.input_2_4
 (36 8)  (582 472)  (582 472)  LC_4 Logic Functioning bit
 (37 8)  (583 472)  (583 472)  LC_4 Logic Functioning bit
 (38 8)  (584 472)  (584 472)  LC_4 Logic Functioning bit
 (42 8)  (588 472)  (588 472)  LC_4 Logic Functioning bit
 (45 8)  (591 472)  (591 472)  LC_4 Logic Functioning bit
 (48 8)  (594 472)  (594 472)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (599 472)  (599 472)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (550 473)  (550 473)  routing T_11_29.sp4_h_l_47 <X> T_11_29.sp4_h_r_6
 (6 9)  (552 473)  (552 473)  routing T_11_29.sp4_h_l_47 <X> T_11_29.sp4_h_r_6
 (22 9)  (568 473)  (568 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 473)  (569 473)  routing T_11_29.sp4_v_t_23 <X> T_11_29.lc_trk_g2_2
 (25 9)  (571 473)  (571 473)  routing T_11_29.sp4_v_t_23 <X> T_11_29.lc_trk_g2_2
 (26 9)  (572 473)  (572 473)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 473)  (574 473)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 473)  (575 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 473)  (576 473)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 473)  (578 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 473)  (579 473)  routing T_11_29.lc_trk_g2_4 <X> T_11_29.input_2_4
 (36 9)  (582 473)  (582 473)  LC_4 Logic Functioning bit
 (37 9)  (583 473)  (583 473)  LC_4 Logic Functioning bit
 (38 9)  (584 473)  (584 473)  LC_4 Logic Functioning bit
 (39 9)  (585 473)  (585 473)  LC_4 Logic Functioning bit
 (48 9)  (594 473)  (594 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (552 474)  (552 474)  routing T_11_29.sp4_h_l_36 <X> T_11_29.sp4_v_t_43
 (15 10)  (561 474)  (561 474)  routing T_11_29.rgt_op_5 <X> T_11_29.lc_trk_g2_5
 (17 10)  (563 474)  (563 474)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 474)  (564 474)  routing T_11_29.rgt_op_5 <X> T_11_29.lc_trk_g2_5
 (22 10)  (568 474)  (568 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 474)  (569 474)  routing T_11_29.sp4_h_r_31 <X> T_11_29.lc_trk_g2_7
 (24 10)  (570 474)  (570 474)  routing T_11_29.sp4_h_r_31 <X> T_11_29.lc_trk_g2_7
 (28 10)  (574 474)  (574 474)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 474)  (575 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 474)  (577 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 474)  (578 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 474)  (579 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 474)  (580 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 474)  (582 474)  LC_5 Logic Functioning bit
 (37 10)  (583 474)  (583 474)  LC_5 Logic Functioning bit
 (38 10)  (584 474)  (584 474)  LC_5 Logic Functioning bit
 (42 10)  (588 474)  (588 474)  LC_5 Logic Functioning bit
 (45 10)  (591 474)  (591 474)  LC_5 Logic Functioning bit
 (46 10)  (592 474)  (592 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (550 475)  (550 475)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_h_l_43
 (6 11)  (552 475)  (552 475)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_h_l_43
 (8 11)  (554 475)  (554 475)  routing T_11_29.sp4_v_b_4 <X> T_11_29.sp4_v_t_42
 (10 11)  (556 475)  (556 475)  routing T_11_29.sp4_v_b_4 <X> T_11_29.sp4_v_t_42
 (17 11)  (563 475)  (563 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (567 475)  (567 475)  routing T_11_29.sp4_h_r_31 <X> T_11_29.lc_trk_g2_7
 (26 11)  (572 475)  (572 475)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 475)  (573 475)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 475)  (574 475)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 475)  (575 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 475)  (576 475)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 475)  (578 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 475)  (580 475)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.input_2_5
 (36 11)  (582 475)  (582 475)  LC_5 Logic Functioning bit
 (37 11)  (583 475)  (583 475)  LC_5 Logic Functioning bit
 (38 11)  (584 475)  (584 475)  LC_5 Logic Functioning bit
 (39 11)  (585 475)  (585 475)  LC_5 Logic Functioning bit
 (48 11)  (594 475)  (594 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (597 475)  (597 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (560 476)  (560 476)  routing T_11_29.rgt_op_0 <X> T_11_29.lc_trk_g3_0
 (17 12)  (563 476)  (563 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 476)  (564 476)  routing T_11_29.wire_logic_cluster/lc_1/out <X> T_11_29.lc_trk_g3_1
 (21 12)  (567 476)  (567 476)  routing T_11_29.rgt_op_3 <X> T_11_29.lc_trk_g3_3
 (22 12)  (568 476)  (568 476)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 476)  (570 476)  routing T_11_29.rgt_op_3 <X> T_11_29.lc_trk_g3_3
 (25 12)  (571 476)  (571 476)  routing T_11_29.sp4_h_r_34 <X> T_11_29.lc_trk_g3_2
 (26 12)  (572 476)  (572 476)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 476)  (573 476)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 476)  (574 476)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 476)  (575 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 476)  (576 476)  routing T_11_29.lc_trk_g3_4 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 476)  (577 476)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 476)  (578 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 476)  (579 476)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 476)  (580 476)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 476)  (582 476)  LC_6 Logic Functioning bit
 (37 12)  (583 476)  (583 476)  LC_6 Logic Functioning bit
 (38 12)  (584 476)  (584 476)  LC_6 Logic Functioning bit
 (39 12)  (585 476)  (585 476)  LC_6 Logic Functioning bit
 (41 12)  (587 476)  (587 476)  LC_6 Logic Functioning bit
 (43 12)  (589 476)  (589 476)  LC_6 Logic Functioning bit
 (45 12)  (591 476)  (591 476)  LC_6 Logic Functioning bit
 (15 13)  (561 477)  (561 477)  routing T_11_29.rgt_op_0 <X> T_11_29.lc_trk_g3_0
 (17 13)  (563 477)  (563 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (568 477)  (568 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 477)  (569 477)  routing T_11_29.sp4_h_r_34 <X> T_11_29.lc_trk_g3_2
 (24 13)  (570 477)  (570 477)  routing T_11_29.sp4_h_r_34 <X> T_11_29.lc_trk_g3_2
 (26 13)  (572 477)  (572 477)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 477)  (573 477)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 477)  (574 477)  routing T_11_29.lc_trk_g3_7 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 477)  (575 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 477)  (577 477)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 477)  (582 477)  LC_6 Logic Functioning bit
 (38 13)  (584 477)  (584 477)  LC_6 Logic Functioning bit
 (47 13)  (593 477)  (593 477)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (599 477)  (599 477)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (551 478)  (551 478)  routing T_11_29.sp4_v_t_44 <X> T_11_29.sp4_h_l_44
 (17 14)  (563 478)  (563 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 478)  (564 478)  routing T_11_29.wire_logic_cluster/lc_5/out <X> T_11_29.lc_trk_g3_5
 (22 14)  (568 478)  (568 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (571 478)  (571 478)  routing T_11_29.wire_logic_cluster/lc_6/out <X> T_11_29.lc_trk_g3_6
 (27 14)  (573 478)  (573 478)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 478)  (575 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 478)  (576 478)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 478)  (578 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 478)  (579 478)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 478)  (580 478)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 478)  (584 478)  LC_7 Logic Functioning bit
 (39 14)  (585 478)  (585 478)  LC_7 Logic Functioning bit
 (42 14)  (588 478)  (588 478)  LC_7 Logic Functioning bit
 (43 14)  (589 478)  (589 478)  LC_7 Logic Functioning bit
 (52 14)  (598 478)  (598 478)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (552 479)  (552 479)  routing T_11_29.sp4_v_t_44 <X> T_11_29.sp4_h_l_44
 (14 15)  (560 479)  (560 479)  routing T_11_29.sp4_r_v_b_44 <X> T_11_29.lc_trk_g3_4
 (17 15)  (563 479)  (563 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (567 479)  (567 479)  routing T_11_29.sp4_r_v_b_47 <X> T_11_29.lc_trk_g3_7
 (22 15)  (568 479)  (568 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (574 479)  (574 479)  routing T_11_29.lc_trk_g2_1 <X> T_11_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 479)  (575 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 479)  (577 479)  routing T_11_29.lc_trk_g3_3 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 479)  (578 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 479)  (579 479)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.input_2_7
 (34 15)  (580 479)  (580 479)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.input_2_7
 (36 15)  (582 479)  (582 479)  LC_7 Logic Functioning bit
 (37 15)  (583 479)  (583 479)  LC_7 Logic Functioning bit
 (40 15)  (586 479)  (586 479)  LC_7 Logic Functioning bit
 (41 15)  (587 479)  (587 479)  LC_7 Logic Functioning bit


LogicTile_12_29

 (17 0)  (617 464)  (617 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (626 464)  (626 464)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 464)  (629 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 464)  (631 464)  routing T_12_29.lc_trk_g0_7 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 464)  (632 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 464)  (636 464)  LC_0 Logic Functioning bit
 (37 0)  (637 464)  (637 464)  LC_0 Logic Functioning bit
 (39 0)  (639 464)  (639 464)  LC_0 Logic Functioning bit
 (43 0)  (643 464)  (643 464)  LC_0 Logic Functioning bit
 (45 0)  (645 464)  (645 464)  LC_0 Logic Functioning bit
 (48 0)  (648 464)  (648 464)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (608 465)  (608 465)  routing T_12_29.sp4_v_t_47 <X> T_12_29.sp4_v_b_1
 (10 1)  (610 465)  (610 465)  routing T_12_29.sp4_v_t_47 <X> T_12_29.sp4_v_b_1
 (15 1)  (615 465)  (615 465)  routing T_12_29.bot_op_0 <X> T_12_29.lc_trk_g0_0
 (17 1)  (617 465)  (617 465)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (622 465)  (622 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 465)  (625 465)  routing T_12_29.sp4_r_v_b_33 <X> T_12_29.lc_trk_g0_2
 (27 1)  (627 465)  (627 465)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 465)  (628 465)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 465)  (629 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 465)  (631 465)  routing T_12_29.lc_trk_g0_7 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 465)  (632 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 465)  (635 465)  routing T_12_29.lc_trk_g0_2 <X> T_12_29.input_2_0
 (36 1)  (636 465)  (636 465)  LC_0 Logic Functioning bit
 (37 1)  (637 465)  (637 465)  LC_0 Logic Functioning bit
 (42 1)  (642 465)  (642 465)  LC_0 Logic Functioning bit
 (43 1)  (643 465)  (643 465)  LC_0 Logic Functioning bit
 (53 1)  (653 465)  (653 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 466)  (600 466)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (609 466)  (609 466)  routing T_12_29.sp4_v_b_1 <X> T_12_29.sp4_h_l_36
 (14 2)  (614 466)  (614 466)  routing T_12_29.wire_logic_cluster/lc_4/out <X> T_12_29.lc_trk_g0_4
 (21 2)  (621 466)  (621 466)  routing T_12_29.sp12_h_l_4 <X> T_12_29.lc_trk_g0_7
 (22 2)  (622 466)  (622 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (624 466)  (624 466)  routing T_12_29.sp12_h_l_4 <X> T_12_29.lc_trk_g0_7
 (0 3)  (600 467)  (600 467)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (17 3)  (617 467)  (617 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 467)  (621 467)  routing T_12_29.sp12_h_l_4 <X> T_12_29.lc_trk_g0_7
 (11 4)  (611 468)  (611 468)  routing T_12_29.sp4_h_l_46 <X> T_12_29.sp4_v_b_5
 (13 4)  (613 468)  (613 468)  routing T_12_29.sp4_h_l_46 <X> T_12_29.sp4_v_b_5
 (21 4)  (621 468)  (621 468)  routing T_12_29.sp4_h_r_19 <X> T_12_29.lc_trk_g1_3
 (22 4)  (622 468)  (622 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 468)  (623 468)  routing T_12_29.sp4_h_r_19 <X> T_12_29.lc_trk_g1_3
 (24 4)  (624 468)  (624 468)  routing T_12_29.sp4_h_r_19 <X> T_12_29.lc_trk_g1_3
 (27 4)  (627 468)  (627 468)  routing T_12_29.lc_trk_g3_0 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 468)  (628 468)  routing T_12_29.lc_trk_g3_0 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 468)  (629 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 468)  (632 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 468)  (633 468)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 468)  (634 468)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 468)  (636 468)  LC_2 Logic Functioning bit
 (38 4)  (638 468)  (638 468)  LC_2 Logic Functioning bit
 (41 4)  (641 468)  (641 468)  LC_2 Logic Functioning bit
 (42 4)  (642 468)  (642 468)  LC_2 Logic Functioning bit
 (43 4)  (643 468)  (643 468)  LC_2 Logic Functioning bit
 (45 4)  (645 468)  (645 468)  LC_2 Logic Functioning bit
 (12 5)  (612 469)  (612 469)  routing T_12_29.sp4_h_l_46 <X> T_12_29.sp4_v_b_5
 (21 5)  (621 469)  (621 469)  routing T_12_29.sp4_h_r_19 <X> T_12_29.lc_trk_g1_3
 (26 5)  (626 469)  (626 469)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 469)  (628 469)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 469)  (629 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 469)  (631 469)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 469)  (632 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 469)  (634 469)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.input_2_2
 (35 5)  (635 469)  (635 469)  routing T_12_29.lc_trk_g1_3 <X> T_12_29.input_2_2
 (37 5)  (637 469)  (637 469)  LC_2 Logic Functioning bit
 (39 5)  (639 469)  (639 469)  LC_2 Logic Functioning bit
 (42 5)  (642 469)  (642 469)  LC_2 Logic Functioning bit
 (51 5)  (651 469)  (651 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (652 469)  (652 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (605 470)  (605 470)  routing T_12_29.sp4_v_t_38 <X> T_12_29.sp4_h_l_38
 (8 6)  (608 470)  (608 470)  routing T_12_29.sp4_v_t_41 <X> T_12_29.sp4_h_l_41
 (9 6)  (609 470)  (609 470)  routing T_12_29.sp4_v_t_41 <X> T_12_29.sp4_h_l_41
 (21 6)  (621 470)  (621 470)  routing T_12_29.wire_logic_cluster/lc_7/out <X> T_12_29.lc_trk_g1_7
 (22 6)  (622 470)  (622 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 470)  (626 470)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 470)  (628 470)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 470)  (629 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 470)  (631 470)  routing T_12_29.lc_trk_g0_4 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 470)  (632 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 470)  (636 470)  LC_3 Logic Functioning bit
 (37 6)  (637 470)  (637 470)  LC_3 Logic Functioning bit
 (38 6)  (638 470)  (638 470)  LC_3 Logic Functioning bit
 (39 6)  (639 470)  (639 470)  LC_3 Logic Functioning bit
 (6 7)  (606 471)  (606 471)  routing T_12_29.sp4_v_t_38 <X> T_12_29.sp4_h_l_38
 (14 7)  (614 471)  (614 471)  routing T_12_29.top_op_4 <X> T_12_29.lc_trk_g1_4
 (15 7)  (615 471)  (615 471)  routing T_12_29.top_op_4 <X> T_12_29.lc_trk_g1_4
 (17 7)  (617 471)  (617 471)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (626 471)  (626 471)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 471)  (628 471)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 471)  (629 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 471)  (630 471)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 471)  (640 471)  LC_3 Logic Functioning bit
 (41 7)  (641 471)  (641 471)  LC_3 Logic Functioning bit
 (42 7)  (642 471)  (642 471)  LC_3 Logic Functioning bit
 (43 7)  (643 471)  (643 471)  LC_3 Logic Functioning bit
 (14 8)  (614 472)  (614 472)  routing T_12_29.rgt_op_0 <X> T_12_29.lc_trk_g2_0
 (25 8)  (625 472)  (625 472)  routing T_12_29.wire_logic_cluster/lc_2/out <X> T_12_29.lc_trk_g2_2
 (26 8)  (626 472)  (626 472)  routing T_12_29.lc_trk_g0_4 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 472)  (627 472)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 472)  (628 472)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 472)  (629 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 472)  (630 472)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 472)  (632 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 472)  (633 472)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 472)  (634 472)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 472)  (635 472)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.input_2_4
 (36 8)  (636 472)  (636 472)  LC_4 Logic Functioning bit
 (38 8)  (638 472)  (638 472)  LC_4 Logic Functioning bit
 (41 8)  (641 472)  (641 472)  LC_4 Logic Functioning bit
 (43 8)  (643 472)  (643 472)  LC_4 Logic Functioning bit
 (45 8)  (645 472)  (645 472)  LC_4 Logic Functioning bit
 (46 8)  (646 472)  (646 472)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (652 472)  (652 472)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (615 473)  (615 473)  routing T_12_29.rgt_op_0 <X> T_12_29.lc_trk_g2_0
 (17 9)  (617 473)  (617 473)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 473)  (622 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (629 473)  (629 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 473)  (630 473)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 473)  (631 473)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 473)  (632 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 473)  (633 473)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.input_2_4
 (34 9)  (634 473)  (634 473)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.input_2_4
 (37 9)  (637 473)  (637 473)  LC_4 Logic Functioning bit
 (39 9)  (639 473)  (639 473)  LC_4 Logic Functioning bit
 (41 9)  (641 473)  (641 473)  LC_4 Logic Functioning bit
 (42 9)  (642 473)  (642 473)  LC_4 Logic Functioning bit
 (10 10)  (610 474)  (610 474)  routing T_12_29.sp4_v_b_2 <X> T_12_29.sp4_h_l_42
 (21 10)  (621 474)  (621 474)  routing T_12_29.rgt_op_7 <X> T_12_29.lc_trk_g2_7
 (22 10)  (622 474)  (622 474)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 474)  (624 474)  routing T_12_29.rgt_op_7 <X> T_12_29.lc_trk_g2_7
 (25 10)  (625 474)  (625 474)  routing T_12_29.rgt_op_6 <X> T_12_29.lc_trk_g2_6
 (26 10)  (626 474)  (626 474)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 474)  (628 474)  routing T_12_29.lc_trk_g2_0 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 474)  (629 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 474)  (631 474)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 474)  (632 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 474)  (633 474)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 474)  (636 474)  LC_5 Logic Functioning bit
 (37 10)  (637 474)  (637 474)  LC_5 Logic Functioning bit
 (38 10)  (638 474)  (638 474)  LC_5 Logic Functioning bit
 (39 10)  (639 474)  (639 474)  LC_5 Logic Functioning bit
 (51 10)  (651 474)  (651 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (622 475)  (622 475)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 475)  (624 475)  routing T_12_29.rgt_op_6 <X> T_12_29.lc_trk_g2_6
 (27 11)  (627 475)  (627 475)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 475)  (629 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 475)  (631 475)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 475)  (640 475)  LC_5 Logic Functioning bit
 (41 11)  (641 475)  (641 475)  LC_5 Logic Functioning bit
 (42 11)  (642 475)  (642 475)  LC_5 Logic Functioning bit
 (43 11)  (643 475)  (643 475)  LC_5 Logic Functioning bit
 (48 11)  (648 475)  (648 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (625 476)  (625 476)  routing T_12_29.sp4_v_t_23 <X> T_12_29.lc_trk_g3_2
 (15 13)  (615 477)  (615 477)  routing T_12_29.sp4_v_t_29 <X> T_12_29.lc_trk_g3_0
 (16 13)  (616 477)  (616 477)  routing T_12_29.sp4_v_t_29 <X> T_12_29.lc_trk_g3_0
 (17 13)  (617 477)  (617 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 477)  (622 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 477)  (623 477)  routing T_12_29.sp4_v_t_23 <X> T_12_29.lc_trk_g3_2
 (25 13)  (625 477)  (625 477)  routing T_12_29.sp4_v_t_23 <X> T_12_29.lc_trk_g3_2
 (16 14)  (616 478)  (616 478)  routing T_12_29.sp4_v_b_37 <X> T_12_29.lc_trk_g3_5
 (17 14)  (617 478)  (617 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 478)  (618 478)  routing T_12_29.sp4_v_b_37 <X> T_12_29.lc_trk_g3_5
 (25 14)  (625 478)  (625 478)  routing T_12_29.sp4_v_b_38 <X> T_12_29.lc_trk_g3_6
 (29 14)  (629 478)  (629 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 478)  (631 478)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 478)  (632 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 478)  (634 478)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 478)  (636 478)  LC_7 Logic Functioning bit
 (37 14)  (637 478)  (637 478)  LC_7 Logic Functioning bit
 (38 14)  (638 478)  (638 478)  LC_7 Logic Functioning bit
 (45 14)  (645 478)  (645 478)  LC_7 Logic Functioning bit
 (18 15)  (618 479)  (618 479)  routing T_12_29.sp4_v_b_37 <X> T_12_29.lc_trk_g3_5
 (22 15)  (622 479)  (622 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 479)  (623 479)  routing T_12_29.sp4_v_b_38 <X> T_12_29.lc_trk_g3_6
 (25 15)  (625 479)  (625 479)  routing T_12_29.sp4_v_b_38 <X> T_12_29.lc_trk_g3_6
 (27 15)  (627 479)  (627 479)  routing T_12_29.lc_trk_g3_0 <X> T_12_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 479)  (628 479)  routing T_12_29.lc_trk_g3_0 <X> T_12_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 479)  (629 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 479)  (631 479)  routing T_12_29.lc_trk_g1_7 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 479)  (632 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (636 479)  (636 479)  LC_7 Logic Functioning bit
 (37 15)  (637 479)  (637 479)  LC_7 Logic Functioning bit
 (38 15)  (638 479)  (638 479)  LC_7 Logic Functioning bit
 (39 15)  (639 479)  (639 479)  LC_7 Logic Functioning bit
 (41 15)  (641 479)  (641 479)  LC_7 Logic Functioning bit
 (48 15)  (648 479)  (648 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_29

 (14 0)  (668 464)  (668 464)  routing T_13_29.wire_logic_cluster/lc_0/out <X> T_13_29.lc_trk_g0_0
 (22 0)  (676 464)  (676 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (682 464)  (682 464)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 464)  (683 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 464)  (686 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 464)  (687 464)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 464)  (690 464)  LC_0 Logic Functioning bit
 (38 0)  (692 464)  (692 464)  LC_0 Logic Functioning bit
 (41 0)  (695 464)  (695 464)  LC_0 Logic Functioning bit
 (42 0)  (696 464)  (696 464)  LC_0 Logic Functioning bit
 (43 0)  (697 464)  (697 464)  LC_0 Logic Functioning bit
 (45 0)  (699 464)  (699 464)  LC_0 Logic Functioning bit
 (17 1)  (671 465)  (671 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 465)  (676 465)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 465)  (678 465)  routing T_13_29.top_op_2 <X> T_13_29.lc_trk_g0_2
 (25 1)  (679 465)  (679 465)  routing T_13_29.top_op_2 <X> T_13_29.lc_trk_g0_2
 (29 1)  (683 465)  (683 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 465)  (685 465)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 465)  (686 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 465)  (689 465)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.input_2_0
 (37 1)  (691 465)  (691 465)  LC_0 Logic Functioning bit
 (39 1)  (693 465)  (693 465)  LC_0 Logic Functioning bit
 (42 1)  (696 465)  (696 465)  LC_0 Logic Functioning bit
 (51 1)  (705 465)  (705 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 466)  (654 466)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 466)  (681 466)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 466)  (682 466)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 466)  (683 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 466)  (684 466)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 466)  (686 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 466)  (687 466)  routing T_13_29.lc_trk_g3_1 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 466)  (688 466)  routing T_13_29.lc_trk_g3_1 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 466)  (690 466)  LC_1 Logic Functioning bit
 (37 2)  (691 466)  (691 466)  LC_1 Logic Functioning bit
 (38 2)  (692 466)  (692 466)  LC_1 Logic Functioning bit
 (42 2)  (696 466)  (696 466)  LC_1 Logic Functioning bit
 (45 2)  (699 466)  (699 466)  LC_1 Logic Functioning bit
 (48 2)  (702 466)  (702 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (654 467)  (654 467)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (26 3)  (680 467)  (680 467)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 467)  (682 467)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 467)  (683 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 467)  (684 467)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 467)  (686 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 467)  (689 467)  routing T_13_29.lc_trk_g0_3 <X> T_13_29.input_2_1
 (36 3)  (690 467)  (690 467)  LC_1 Logic Functioning bit
 (37 3)  (691 467)  (691 467)  LC_1 Logic Functioning bit
 (38 3)  (692 467)  (692 467)  LC_1 Logic Functioning bit
 (39 3)  (693 467)  (693 467)  LC_1 Logic Functioning bit
 (47 3)  (701 467)  (701 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 4)  (670 468)  (670 468)  routing T_13_29.sp4_v_b_1 <X> T_13_29.lc_trk_g1_1
 (17 4)  (671 468)  (671 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (672 468)  (672 468)  routing T_13_29.sp4_v_b_1 <X> T_13_29.lc_trk_g1_1
 (21 4)  (675 468)  (675 468)  routing T_13_29.wire_logic_cluster/lc_3/out <X> T_13_29.lc_trk_g1_3
 (22 4)  (676 468)  (676 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 468)  (682 468)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 468)  (683 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 468)  (686 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 468)  (687 468)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 468)  (690 468)  LC_2 Logic Functioning bit
 (38 4)  (692 468)  (692 468)  LC_2 Logic Functioning bit
 (41 4)  (695 468)  (695 468)  LC_2 Logic Functioning bit
 (42 4)  (696 468)  (696 468)  LC_2 Logic Functioning bit
 (43 4)  (697 468)  (697 468)  LC_2 Logic Functioning bit
 (45 4)  (699 468)  (699 468)  LC_2 Logic Functioning bit
 (48 4)  (702 468)  (702 468)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (680 469)  (680 469)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 469)  (682 469)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 469)  (683 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 469)  (685 469)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 469)  (686 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 469)  (688 469)  routing T_13_29.lc_trk_g1_1 <X> T_13_29.input_2_2
 (37 5)  (691 469)  (691 469)  LC_2 Logic Functioning bit
 (39 5)  (693 469)  (693 469)  LC_2 Logic Functioning bit
 (42 5)  (696 469)  (696 469)  LC_2 Logic Functioning bit
 (48 5)  (702 469)  (702 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (659 470)  (659 470)  routing T_13_29.sp4_v_b_3 <X> T_13_29.sp4_h_l_38
 (10 6)  (664 470)  (664 470)  routing T_13_29.sp4_v_b_11 <X> T_13_29.sp4_h_l_41
 (14 6)  (668 470)  (668 470)  routing T_13_29.wire_logic_cluster/lc_4/out <X> T_13_29.lc_trk_g1_4
 (17 6)  (671 470)  (671 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 470)  (672 470)  routing T_13_29.wire_logic_cluster/lc_5/out <X> T_13_29.lc_trk_g1_5
 (26 6)  (680 470)  (680 470)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 470)  (681 470)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 470)  (683 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 470)  (686 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 470)  (687 470)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 470)  (688 470)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 470)  (690 470)  LC_3 Logic Functioning bit
 (38 6)  (692 470)  (692 470)  LC_3 Logic Functioning bit
 (45 6)  (699 470)  (699 470)  LC_3 Logic Functioning bit
 (17 7)  (671 471)  (671 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (682 471)  (682 471)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 471)  (683 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 471)  (684 471)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 471)  (685 471)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 471)  (690 471)  LC_3 Logic Functioning bit
 (37 7)  (691 471)  (691 471)  LC_3 Logic Functioning bit
 (38 7)  (692 471)  (692 471)  LC_3 Logic Functioning bit
 (39 7)  (693 471)  (693 471)  LC_3 Logic Functioning bit
 (41 7)  (695 471)  (695 471)  LC_3 Logic Functioning bit
 (43 7)  (697 471)  (697 471)  LC_3 Logic Functioning bit
 (51 7)  (705 471)  (705 471)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (670 472)  (670 472)  routing T_13_29.sp4_v_t_12 <X> T_13_29.lc_trk_g2_1
 (17 8)  (671 472)  (671 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 472)  (672 472)  routing T_13_29.sp4_v_t_12 <X> T_13_29.lc_trk_g2_1
 (21 8)  (675 472)  (675 472)  routing T_13_29.sp4_v_t_22 <X> T_13_29.lc_trk_g2_3
 (22 8)  (676 472)  (676 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 472)  (677 472)  routing T_13_29.sp4_v_t_22 <X> T_13_29.lc_trk_g2_3
 (25 8)  (679 472)  (679 472)  routing T_13_29.wire_logic_cluster/lc_2/out <X> T_13_29.lc_trk_g2_2
 (28 8)  (682 472)  (682 472)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 472)  (683 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 472)  (684 472)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 472)  (685 472)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 472)  (686 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 472)  (688 472)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 472)  (690 472)  LC_4 Logic Functioning bit
 (37 8)  (691 472)  (691 472)  LC_4 Logic Functioning bit
 (38 8)  (692 472)  (692 472)  LC_4 Logic Functioning bit
 (39 8)  (693 472)  (693 472)  LC_4 Logic Functioning bit
 (41 8)  (695 472)  (695 472)  LC_4 Logic Functioning bit
 (43 8)  (697 472)  (697 472)  LC_4 Logic Functioning bit
 (45 8)  (699 472)  (699 472)  LC_4 Logic Functioning bit
 (21 9)  (675 473)  (675 473)  routing T_13_29.sp4_v_t_22 <X> T_13_29.lc_trk_g2_3
 (22 9)  (676 473)  (676 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 473)  (680 473)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 473)  (681 473)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 473)  (683 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 473)  (691 473)  LC_4 Logic Functioning bit
 (39 9)  (693 473)  (693 473)  LC_4 Logic Functioning bit
 (51 9)  (705 473)  (705 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (659 474)  (659 474)  routing T_13_29.sp4_v_b_6 <X> T_13_29.sp4_h_l_43
 (17 10)  (671 474)  (671 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (675 474)  (675 474)  routing T_13_29.wire_logic_cluster/lc_7/out <X> T_13_29.lc_trk_g2_7
 (22 10)  (676 474)  (676 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 474)  (679 474)  routing T_13_29.wire_logic_cluster/lc_6/out <X> T_13_29.lc_trk_g2_6
 (26 10)  (680 474)  (680 474)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 474)  (685 474)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 474)  (686 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 474)  (688 474)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 474)  (689 474)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.input_2_5
 (36 10)  (690 474)  (690 474)  LC_5 Logic Functioning bit
 (38 10)  (692 474)  (692 474)  LC_5 Logic Functioning bit
 (39 10)  (693 474)  (693 474)  LC_5 Logic Functioning bit
 (43 10)  (697 474)  (697 474)  LC_5 Logic Functioning bit
 (45 10)  (699 474)  (699 474)  LC_5 Logic Functioning bit
 (17 11)  (671 475)  (671 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 475)  (672 475)  routing T_13_29.sp4_r_v_b_37 <X> T_13_29.lc_trk_g2_5
 (22 11)  (676 475)  (676 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 475)  (681 475)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 475)  (683 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 475)  (686 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 475)  (687 475)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.input_2_5
 (37 11)  (691 475)  (691 475)  LC_5 Logic Functioning bit
 (38 11)  (692 475)  (692 475)  LC_5 Logic Functioning bit
 (39 11)  (693 475)  (693 475)  LC_5 Logic Functioning bit
 (42 11)  (696 475)  (696 475)  LC_5 Logic Functioning bit
 (52 11)  (706 475)  (706 475)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (671 476)  (671 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 476)  (672 476)  routing T_13_29.wire_logic_cluster/lc_1/out <X> T_13_29.lc_trk_g3_1
 (22 12)  (676 476)  (676 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 476)  (677 476)  routing T_13_29.sp4_h_r_27 <X> T_13_29.lc_trk_g3_3
 (24 12)  (678 476)  (678 476)  routing T_13_29.sp4_h_r_27 <X> T_13_29.lc_trk_g3_3
 (26 12)  (680 476)  (680 476)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 476)  (682 476)  routing T_13_29.lc_trk_g2_1 <X> T_13_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 476)  (683 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 476)  (686 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 476)  (687 476)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 476)  (689 476)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.input_2_6
 (36 12)  (690 476)  (690 476)  LC_6 Logic Functioning bit
 (38 12)  (692 476)  (692 476)  LC_6 Logic Functioning bit
 (41 12)  (695 476)  (695 476)  LC_6 Logic Functioning bit
 (42 12)  (696 476)  (696 476)  LC_6 Logic Functioning bit
 (43 12)  (697 476)  (697 476)  LC_6 Logic Functioning bit
 (45 12)  (699 476)  (699 476)  LC_6 Logic Functioning bit
 (21 13)  (675 477)  (675 477)  routing T_13_29.sp4_h_r_27 <X> T_13_29.lc_trk_g3_3
 (26 13)  (680 477)  (680 477)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 477)  (682 477)  routing T_13_29.lc_trk_g2_6 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 477)  (683 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 477)  (685 477)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 477)  (686 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 477)  (688 477)  routing T_13_29.lc_trk_g1_5 <X> T_13_29.input_2_6
 (37 13)  (691 477)  (691 477)  LC_6 Logic Functioning bit
 (39 13)  (693 477)  (693 477)  LC_6 Logic Functioning bit
 (42 13)  (696 477)  (696 477)  LC_6 Logic Functioning bit
 (51 13)  (705 477)  (705 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (659 478)  (659 478)  routing T_13_29.sp4_v_b_9 <X> T_13_29.sp4_h_l_44
 (21 14)  (675 478)  (675 478)  routing T_13_29.sp4_v_t_18 <X> T_13_29.lc_trk_g3_7
 (22 14)  (676 478)  (676 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 478)  (677 478)  routing T_13_29.sp4_v_t_18 <X> T_13_29.lc_trk_g3_7
 (28 14)  (682 478)  (682 478)  routing T_13_29.lc_trk_g2_4 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 478)  (683 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 478)  (684 478)  routing T_13_29.lc_trk_g2_4 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 478)  (685 478)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 478)  (686 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 478)  (687 478)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 478)  (688 478)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 478)  (689 478)  routing T_13_29.lc_trk_g2_7 <X> T_13_29.input_2_7
 (36 14)  (690 478)  (690 478)  LC_7 Logic Functioning bit
 (37 14)  (691 478)  (691 478)  LC_7 Logic Functioning bit
 (43 14)  (697 478)  (697 478)  LC_7 Logic Functioning bit
 (45 14)  (699 478)  (699 478)  LC_7 Logic Functioning bit
 (51 14)  (705 478)  (705 478)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (680 479)  (680 479)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 479)  (682 479)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 479)  (683 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 479)  (685 479)  routing T_13_29.lc_trk_g3_7 <X> T_13_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 479)  (686 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 479)  (687 479)  routing T_13_29.lc_trk_g2_7 <X> T_13_29.input_2_7
 (35 15)  (689 479)  (689 479)  routing T_13_29.lc_trk_g2_7 <X> T_13_29.input_2_7
 (36 15)  (690 479)  (690 479)  LC_7 Logic Functioning bit
 (37 15)  (691 479)  (691 479)  LC_7 Logic Functioning bit
 (41 15)  (695 479)  (695 479)  LC_7 Logic Functioning bit
 (42 15)  (696 479)  (696 479)  LC_7 Logic Functioning bit
 (43 15)  (697 479)  (697 479)  LC_7 Logic Functioning bit
 (51 15)  (705 479)  (705 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_29

 (19 9)  (781 473)  (781 473)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_0_28

 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0
 (5 6)  (12 454)  (12 454)  routing T_0_28.logic_op_bnr_7 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_bnr_7 lc_trk_g0_7
 (7 10)  (10 458)  (10 458)  Enable bit of Mux _local_links/g1_mux_3 => logic_op_rgt_3 lc_trk_g1_3
 (8 10)  (9 458)  (9 458)  routing T_0_28.logic_op_rgt_3 <X> T_0_28.lc_trk_g1_3
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (8 11)  (9 459)  (9 459)  routing T_0_28.logic_op_rgt_3 <X> T_0_28.lc_trk_g1_3
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (12 0)  (30 448)  (30 448)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (11 1)  (29 449)  (29 449)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (13 1)  (31 449)  (31 449)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_h_r_2
 (16 1)  (34 449)  (34 449)  routing T_1_28.sp12_h_r_8 <X> T_1_28.lc_trk_g0_0
 (17 1)  (35 449)  (35 449)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (18 450)  (18 450)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (20 450)  (20 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (40 450)  (40 450)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 450)  (42 450)  routing T_1_28.bot_op_7 <X> T_1_28.lc_trk_g0_7
 (25 2)  (43 450)  (43 450)  routing T_1_28.sp4_h_l_11 <X> T_1_28.lc_trk_g0_6
 (0 3)  (18 451)  (18 451)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (22 3)  (40 451)  (40 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (41 451)  (41 451)  routing T_1_28.sp4_h_l_11 <X> T_1_28.lc_trk_g0_6
 (24 3)  (42 451)  (42 451)  routing T_1_28.sp4_h_l_11 <X> T_1_28.lc_trk_g0_6
 (25 3)  (43 451)  (43 451)  routing T_1_28.sp4_h_l_11 <X> T_1_28.lc_trk_g0_6
 (26 4)  (44 452)  (44 452)  routing T_1_28.lc_trk_g2_4 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 452)  (45 452)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 452)  (46 452)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 452)  (47 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 452)  (50 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 452)  (51 452)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 452)  (53 452)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.input_2_2
 (36 4)  (54 452)  (54 452)  LC_2 Logic Functioning bit
 (38 4)  (56 452)  (56 452)  LC_2 Logic Functioning bit
 (39 4)  (57 452)  (57 452)  LC_2 Logic Functioning bit
 (41 4)  (59 452)  (59 452)  LC_2 Logic Functioning bit
 (43 4)  (61 452)  (61 452)  LC_2 Logic Functioning bit
 (45 4)  (63 452)  (63 452)  LC_2 Logic Functioning bit
 (51 4)  (69 452)  (69 452)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (46 453)  (46 453)  routing T_1_28.lc_trk_g2_4 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 453)  (47 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 453)  (48 453)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 453)  (49 453)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 453)  (50 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (53 453)  (53 453)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.input_2_2
 (36 5)  (54 453)  (54 453)  LC_2 Logic Functioning bit
 (38 5)  (56 453)  (56 453)  LC_2 Logic Functioning bit
 (43 5)  (61 453)  (61 453)  LC_2 Logic Functioning bit
 (22 6)  (40 454)  (40 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (44 454)  (44 454)  routing T_1_28.lc_trk_g0_7 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (37 6)  (55 454)  (55 454)  LC_3 Logic Functioning bit
 (39 6)  (57 454)  (57 454)  LC_3 Logic Functioning bit
 (40 6)  (58 454)  (58 454)  LC_3 Logic Functioning bit
 (42 6)  (60 454)  (60 454)  LC_3 Logic Functioning bit
 (9 7)  (27 455)  (27 455)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_v_t_41
 (10 7)  (28 455)  (28 455)  routing T_1_28.sp4_v_b_8 <X> T_1_28.sp4_v_t_41
 (14 7)  (32 455)  (32 455)  routing T_1_28.top_op_4 <X> T_1_28.lc_trk_g1_4
 (15 7)  (33 455)  (33 455)  routing T_1_28.top_op_4 <X> T_1_28.lc_trk_g1_4
 (17 7)  (35 455)  (35 455)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (44 455)  (44 455)  routing T_1_28.lc_trk_g0_7 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 455)  (47 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 455)  (54 455)  LC_3 Logic Functioning bit
 (38 7)  (56 455)  (56 455)  LC_3 Logic Functioning bit
 (41 7)  (59 455)  (59 455)  LC_3 Logic Functioning bit
 (43 7)  (61 455)  (61 455)  LC_3 Logic Functioning bit
 (17 8)  (35 456)  (35 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (40 456)  (40 456)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (41 456)  (41 456)  routing T_1_28.sp12_v_b_19 <X> T_1_28.lc_trk_g2_3
 (18 9)  (36 457)  (36 457)  routing T_1_28.sp4_r_v_b_33 <X> T_1_28.lc_trk_g2_1
 (21 9)  (39 457)  (39 457)  routing T_1_28.sp12_v_b_19 <X> T_1_28.lc_trk_g2_3
 (26 10)  (44 458)  (44 458)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 458)  (47 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 458)  (49 458)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 458)  (50 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 458)  (52 458)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 458)  (54 458)  LC_5 Logic Functioning bit
 (38 10)  (56 458)  (56 458)  LC_5 Logic Functioning bit
 (41 10)  (59 458)  (59 458)  LC_5 Logic Functioning bit
 (42 10)  (60 458)  (60 458)  LC_5 Logic Functioning bit
 (43 10)  (61 458)  (61 458)  LC_5 Logic Functioning bit
 (15 11)  (33 459)  (33 459)  routing T_1_28.sp4_v_t_33 <X> T_1_28.lc_trk_g2_4
 (16 11)  (34 459)  (34 459)  routing T_1_28.sp4_v_t_33 <X> T_1_28.lc_trk_g2_4
 (17 11)  (35 459)  (35 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (45 459)  (45 459)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 459)  (47 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 459)  (49 459)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 459)  (50 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (51 459)  (51 459)  routing T_1_28.lc_trk_g2_1 <X> T_1_28.input_2_5
 (37 11)  (55 459)  (55 459)  LC_5 Logic Functioning bit
 (39 11)  (57 459)  (57 459)  LC_5 Logic Functioning bit
 (43 11)  (61 459)  (61 459)  LC_5 Logic Functioning bit
 (25 12)  (43 460)  (43 460)  routing T_1_28.wire_logic_cluster/lc_2/out <X> T_1_28.lc_trk_g3_2
 (22 13)  (40 461)  (40 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_2_28

 (17 0)  (89 448)  (89 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 448)  (90 448)  routing T_2_28.wire_logic_cluster/lc_1/out <X> T_2_28.lc_trk_g0_1
 (27 0)  (99 448)  (99 448)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 448)  (101 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 448)  (102 448)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 448)  (103 448)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 448)  (104 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 448)  (106 448)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 448)  (108 448)  LC_0 Logic Functioning bit
 (38 0)  (110 448)  (110 448)  LC_0 Logic Functioning bit
 (41 0)  (113 448)  (113 448)  LC_0 Logic Functioning bit
 (43 0)  (115 448)  (115 448)  LC_0 Logic Functioning bit
 (45 0)  (117 448)  (117 448)  LC_0 Logic Functioning bit
 (14 1)  (86 449)  (86 449)  routing T_2_28.sp4_h_r_0 <X> T_2_28.lc_trk_g0_0
 (15 1)  (87 449)  (87 449)  routing T_2_28.sp4_h_r_0 <X> T_2_28.lc_trk_g0_0
 (16 1)  (88 449)  (88 449)  routing T_2_28.sp4_h_r_0 <X> T_2_28.lc_trk_g0_0
 (17 1)  (89 449)  (89 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (28 1)  (100 449)  (100 449)  routing T_2_28.lc_trk_g2_0 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 449)  (101 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 449)  (103 449)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 449)  (108 449)  LC_0 Logic Functioning bit
 (38 1)  (110 449)  (110 449)  LC_0 Logic Functioning bit
 (40 1)  (112 449)  (112 449)  LC_0 Logic Functioning bit
 (42 1)  (114 449)  (114 449)  LC_0 Logic Functioning bit
 (52 1)  (124 449)  (124 449)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (72 450)  (72 450)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (74 450)  (74 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 450)  (87 450)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g0_5
 (16 2)  (88 450)  (88 450)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g0_5
 (17 2)  (89 450)  (89 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (90 450)  (90 450)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g0_5
 (21 2)  (93 450)  (93 450)  routing T_2_28.sp4_v_b_7 <X> T_2_28.lc_trk_g0_7
 (22 2)  (94 450)  (94 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (95 450)  (95 450)  routing T_2_28.sp4_v_b_7 <X> T_2_28.lc_trk_g0_7
 (27 2)  (99 450)  (99 450)  routing T_2_28.lc_trk_g1_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 450)  (101 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 450)  (103 450)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 450)  (104 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 450)  (105 450)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 450)  (108 450)  LC_1 Logic Functioning bit
 (37 2)  (109 450)  (109 450)  LC_1 Logic Functioning bit
 (39 2)  (111 450)  (111 450)  LC_1 Logic Functioning bit
 (43 2)  (115 450)  (115 450)  LC_1 Logic Functioning bit
 (45 2)  (117 450)  (117 450)  LC_1 Logic Functioning bit
 (46 2)  (118 450)  (118 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 451)  (72 451)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (14 3)  (86 451)  (86 451)  routing T_2_28.sp4_h_r_4 <X> T_2_28.lc_trk_g0_4
 (15 3)  (87 451)  (87 451)  routing T_2_28.sp4_h_r_4 <X> T_2_28.lc_trk_g0_4
 (16 3)  (88 451)  (88 451)  routing T_2_28.sp4_h_r_4 <X> T_2_28.lc_trk_g0_4
 (17 3)  (89 451)  (89 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (94 451)  (94 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (95 451)  (95 451)  routing T_2_28.sp12_h_l_21 <X> T_2_28.lc_trk_g0_6
 (25 3)  (97 451)  (97 451)  routing T_2_28.sp12_h_l_21 <X> T_2_28.lc_trk_g0_6
 (26 3)  (98 451)  (98 451)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 451)  (100 451)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 451)  (101 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 451)  (103 451)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 451)  (104 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (108 451)  (108 451)  LC_1 Logic Functioning bit
 (37 3)  (109 451)  (109 451)  LC_1 Logic Functioning bit
 (42 3)  (114 451)  (114 451)  LC_1 Logic Functioning bit
 (43 3)  (115 451)  (115 451)  LC_1 Logic Functioning bit
 (11 4)  (83 452)  (83 452)  routing T_2_28.sp4_h_r_0 <X> T_2_28.sp4_v_b_5
 (15 4)  (87 452)  (87 452)  routing T_2_28.sp4_h_r_1 <X> T_2_28.lc_trk_g1_1
 (16 4)  (88 452)  (88 452)  routing T_2_28.sp4_h_r_1 <X> T_2_28.lc_trk_g1_1
 (17 4)  (89 452)  (89 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (94 452)  (94 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 452)  (95 452)  routing T_2_28.sp4_v_b_19 <X> T_2_28.lc_trk_g1_3
 (24 4)  (96 452)  (96 452)  routing T_2_28.sp4_v_b_19 <X> T_2_28.lc_trk_g1_3
 (26 4)  (98 452)  (98 452)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 452)  (100 452)  routing T_2_28.lc_trk_g2_7 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 452)  (101 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 452)  (102 452)  routing T_2_28.lc_trk_g2_7 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 452)  (103 452)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 452)  (104 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 452)  (108 452)  LC_2 Logic Functioning bit
 (37 4)  (109 452)  (109 452)  LC_2 Logic Functioning bit
 (38 4)  (110 452)  (110 452)  LC_2 Logic Functioning bit
 (41 4)  (113 452)  (113 452)  LC_2 Logic Functioning bit
 (43 4)  (115 452)  (115 452)  LC_2 Logic Functioning bit
 (18 5)  (90 453)  (90 453)  routing T_2_28.sp4_h_r_1 <X> T_2_28.lc_trk_g1_1
 (26 5)  (98 453)  (98 453)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 453)  (99 453)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 453)  (101 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 453)  (102 453)  routing T_2_28.lc_trk_g2_7 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 453)  (103 453)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 453)  (104 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (106 453)  (106 453)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.input_2_2
 (35 5)  (107 453)  (107 453)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.input_2_2
 (36 5)  (108 453)  (108 453)  LC_2 Logic Functioning bit
 (40 5)  (112 453)  (112 453)  LC_2 Logic Functioning bit
 (42 5)  (114 453)  (114 453)  LC_2 Logic Functioning bit
 (4 6)  (76 454)  (76 454)  routing T_2_28.sp4_v_b_7 <X> T_2_28.sp4_v_t_38
 (6 6)  (78 454)  (78 454)  routing T_2_28.sp4_v_b_7 <X> T_2_28.sp4_v_t_38
 (15 6)  (87 454)  (87 454)  routing T_2_28.sp4_h_r_21 <X> T_2_28.lc_trk_g1_5
 (16 6)  (88 454)  (88 454)  routing T_2_28.sp4_h_r_21 <X> T_2_28.lc_trk_g1_5
 (17 6)  (89 454)  (89 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 454)  (90 454)  routing T_2_28.sp4_h_r_21 <X> T_2_28.lc_trk_g1_5
 (21 6)  (93 454)  (93 454)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g1_7
 (22 6)  (94 454)  (94 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (95 454)  (95 454)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g1_7
 (24 6)  (96 454)  (96 454)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g1_7
 (26 6)  (98 454)  (98 454)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 454)  (101 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 454)  (102 454)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 454)  (103 454)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 454)  (104 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 454)  (106 454)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 454)  (108 454)  LC_3 Logic Functioning bit
 (39 6)  (111 454)  (111 454)  LC_3 Logic Functioning bit
 (43 6)  (115 454)  (115 454)  LC_3 Logic Functioning bit
 (50 6)  (122 454)  (122 454)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (87 455)  (87 455)  routing T_2_28.sp4_v_t_9 <X> T_2_28.lc_trk_g1_4
 (16 7)  (88 455)  (88 455)  routing T_2_28.sp4_v_t_9 <X> T_2_28.lc_trk_g1_4
 (17 7)  (89 455)  (89 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (90 455)  (90 455)  routing T_2_28.sp4_h_r_21 <X> T_2_28.lc_trk_g1_5
 (22 7)  (94 455)  (94 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 455)  (95 455)  routing T_2_28.sp4_h_r_6 <X> T_2_28.lc_trk_g1_6
 (24 7)  (96 455)  (96 455)  routing T_2_28.sp4_h_r_6 <X> T_2_28.lc_trk_g1_6
 (25 7)  (97 455)  (97 455)  routing T_2_28.sp4_h_r_6 <X> T_2_28.lc_trk_g1_6
 (26 7)  (98 455)  (98 455)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 455)  (101 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 455)  (102 455)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 455)  (108 455)  LC_3 Logic Functioning bit
 (37 7)  (109 455)  (109 455)  LC_3 Logic Functioning bit
 (38 7)  (110 455)  (110 455)  LC_3 Logic Functioning bit
 (42 7)  (114 455)  (114 455)  LC_3 Logic Functioning bit
 (43 7)  (115 455)  (115 455)  LC_3 Logic Functioning bit
 (52 7)  (124 455)  (124 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 8)  (75 456)  (75 456)  routing T_2_28.sp12_h_r_1 <X> T_2_28.sp12_v_b_1
 (11 8)  (83 456)  (83 456)  routing T_2_28.sp4_v_t_37 <X> T_2_28.sp4_v_b_8
 (13 8)  (85 456)  (85 456)  routing T_2_28.sp4_v_t_37 <X> T_2_28.sp4_v_b_8
 (14 8)  (86 456)  (86 456)  routing T_2_28.wire_logic_cluster/lc_0/out <X> T_2_28.lc_trk_g2_0
 (22 8)  (94 456)  (94 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (3 9)  (75 457)  (75 457)  routing T_2_28.sp12_h_r_1 <X> T_2_28.sp12_v_b_1
 (17 9)  (89 457)  (89 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (14 10)  (86 458)  (86 458)  routing T_2_28.sp4_v_t_17 <X> T_2_28.lc_trk_g2_4
 (17 10)  (89 458)  (89 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (93 458)  (93 458)  routing T_2_28.sp4_v_t_18 <X> T_2_28.lc_trk_g2_7
 (22 10)  (94 458)  (94 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 458)  (95 458)  routing T_2_28.sp4_v_t_18 <X> T_2_28.lc_trk_g2_7
 (25 10)  (97 458)  (97 458)  routing T_2_28.sp4_v_b_38 <X> T_2_28.lc_trk_g2_6
 (26 10)  (98 458)  (98 458)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 458)  (99 458)  routing T_2_28.lc_trk_g1_1 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 458)  (101 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 458)  (103 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 458)  (104 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 458)  (105 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 458)  (106 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 458)  (108 458)  LC_5 Logic Functioning bit
 (37 10)  (109 458)  (109 458)  LC_5 Logic Functioning bit
 (38 10)  (110 458)  (110 458)  LC_5 Logic Functioning bit
 (45 10)  (117 458)  (117 458)  LC_5 Logic Functioning bit
 (46 10)  (118 458)  (118 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (16 11)  (88 459)  (88 459)  routing T_2_28.sp4_v_t_17 <X> T_2_28.lc_trk_g2_4
 (17 11)  (89 459)  (89 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (94 459)  (94 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (95 459)  (95 459)  routing T_2_28.sp4_v_b_38 <X> T_2_28.lc_trk_g2_6
 (25 11)  (97 459)  (97 459)  routing T_2_28.sp4_v_b_38 <X> T_2_28.lc_trk_g2_6
 (28 11)  (100 459)  (100 459)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 459)  (101 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 459)  (104 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (105 459)  (105 459)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.input_2_5
 (35 11)  (107 459)  (107 459)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.input_2_5
 (36 11)  (108 459)  (108 459)  LC_5 Logic Functioning bit
 (37 11)  (109 459)  (109 459)  LC_5 Logic Functioning bit
 (38 11)  (110 459)  (110 459)  LC_5 Logic Functioning bit
 (39 11)  (111 459)  (111 459)  LC_5 Logic Functioning bit
 (40 11)  (112 459)  (112 459)  LC_5 Logic Functioning bit
 (46 11)  (118 459)  (118 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (98 460)  (98 460)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 460)  (101 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 460)  (102 460)  routing T_2_28.lc_trk_g0_5 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 460)  (103 460)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 460)  (104 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 460)  (106 460)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 460)  (108 460)  LC_6 Logic Functioning bit
 (38 12)  (110 460)  (110 460)  LC_6 Logic Functioning bit
 (41 12)  (113 460)  (113 460)  LC_6 Logic Functioning bit
 (43 12)  (115 460)  (115 460)  LC_6 Logic Functioning bit
 (45 12)  (117 460)  (117 460)  LC_6 Logic Functioning bit
 (47 12)  (119 460)  (119 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (94 461)  (94 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (100 461)  (100 461)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 461)  (101 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 461)  (103 461)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 461)  (108 461)  LC_6 Logic Functioning bit
 (38 13)  (110 461)  (110 461)  LC_6 Logic Functioning bit
 (40 13)  (112 461)  (112 461)  LC_6 Logic Functioning bit
 (42 13)  (114 461)  (114 461)  LC_6 Logic Functioning bit
 (51 13)  (123 461)  (123 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (125 461)  (125 461)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (89 462)  (89 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 462)  (90 462)  routing T_2_28.wire_logic_cluster/lc_5/out <X> T_2_28.lc_trk_g3_5
 (29 14)  (101 462)  (101 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 462)  (103 462)  routing T_2_28.lc_trk_g0_4 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 462)  (104 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 462)  (108 462)  LC_7 Logic Functioning bit
 (37 14)  (109 462)  (109 462)  LC_7 Logic Functioning bit
 (38 14)  (110 462)  (110 462)  LC_7 Logic Functioning bit
 (39 14)  (111 462)  (111 462)  LC_7 Logic Functioning bit
 (26 15)  (98 463)  (98 463)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 463)  (99 463)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 463)  (100 463)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 463)  (101 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (40 15)  (112 463)  (112 463)  LC_7 Logic Functioning bit
 (41 15)  (113 463)  (113 463)  LC_7 Logic Functioning bit
 (42 15)  (114 463)  (114 463)  LC_7 Logic Functioning bit
 (43 15)  (115 463)  (115 463)  LC_7 Logic Functioning bit
 (53 15)  (125 463)  (125 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_3_28

 (11 0)  (137 448)  (137 448)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_v_b_2
 (14 0)  (140 448)  (140 448)  routing T_3_28.sp4_h_r_8 <X> T_3_28.lc_trk_g0_0
 (21 0)  (147 448)  (147 448)  routing T_3_28.sp4_v_b_11 <X> T_3_28.lc_trk_g0_3
 (22 0)  (148 448)  (148 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (149 448)  (149 448)  routing T_3_28.sp4_v_b_11 <X> T_3_28.lc_trk_g0_3
 (4 1)  (130 449)  (130 449)  routing T_3_28.sp4_v_t_42 <X> T_3_28.sp4_h_r_0
 (12 1)  (138 449)  (138 449)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_v_b_2
 (15 1)  (141 449)  (141 449)  routing T_3_28.sp4_h_r_8 <X> T_3_28.lc_trk_g0_0
 (16 1)  (142 449)  (142 449)  routing T_3_28.sp4_h_r_8 <X> T_3_28.lc_trk_g0_0
 (17 1)  (143 449)  (143 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (147 449)  (147 449)  routing T_3_28.sp4_v_b_11 <X> T_3_28.lc_trk_g0_3
 (0 2)  (126 450)  (126 450)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (128 450)  (128 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (147 450)  (147 450)  routing T_3_28.sp4_h_l_2 <X> T_3_28.lc_trk_g0_7
 (22 2)  (148 450)  (148 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 450)  (149 450)  routing T_3_28.sp4_h_l_2 <X> T_3_28.lc_trk_g0_7
 (24 2)  (150 450)  (150 450)  routing T_3_28.sp4_h_l_2 <X> T_3_28.lc_trk_g0_7
 (26 2)  (152 450)  (152 450)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 450)  (160 450)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 450)  (162 450)  LC_1 Logic Functioning bit
 (37 2)  (163 450)  (163 450)  LC_1 Logic Functioning bit
 (38 2)  (164 450)  (164 450)  LC_1 Logic Functioning bit
 (39 2)  (165 450)  (165 450)  LC_1 Logic Functioning bit
 (0 3)  (126 451)  (126 451)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (15 3)  (141 451)  (141 451)  routing T_3_28.sp4_v_t_9 <X> T_3_28.lc_trk_g0_4
 (16 3)  (142 451)  (142 451)  routing T_3_28.sp4_v_t_9 <X> T_3_28.lc_trk_g0_4
 (17 3)  (143 451)  (143 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (153 451)  (153 451)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 451)  (155 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 451)  (157 451)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (40 3)  (166 451)  (166 451)  LC_1 Logic Functioning bit
 (41 3)  (167 451)  (167 451)  LC_1 Logic Functioning bit
 (42 3)  (168 451)  (168 451)  LC_1 Logic Functioning bit
 (43 3)  (169 451)  (169 451)  LC_1 Logic Functioning bit
 (51 3)  (177 451)  (177 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (140 452)  (140 452)  routing T_3_28.lft_op_0 <X> T_3_28.lc_trk_g1_0
 (21 4)  (147 452)  (147 452)  routing T_3_28.wire_logic_cluster/lc_3/out <X> T_3_28.lc_trk_g1_3
 (22 4)  (148 452)  (148 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (152 452)  (152 452)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 452)  (154 452)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 452)  (155 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 452)  (156 452)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 452)  (157 452)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 452)  (158 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 452)  (159 452)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 452)  (160 452)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 452)  (161 452)  routing T_3_28.lc_trk_g0_4 <X> T_3_28.input_2_2
 (38 4)  (164 452)  (164 452)  LC_2 Logic Functioning bit
 (39 4)  (165 452)  (165 452)  LC_2 Logic Functioning bit
 (42 4)  (168 452)  (168 452)  LC_2 Logic Functioning bit
 (43 4)  (169 452)  (169 452)  LC_2 Logic Functioning bit
 (15 5)  (141 453)  (141 453)  routing T_3_28.lft_op_0 <X> T_3_28.lc_trk_g1_0
 (17 5)  (143 453)  (143 453)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (153 453)  (153 453)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 453)  (155 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 453)  (157 453)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 453)  (158 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (162 453)  (162 453)  LC_2 Logic Functioning bit
 (37 5)  (163 453)  (163 453)  LC_2 Logic Functioning bit
 (40 5)  (166 453)  (166 453)  LC_2 Logic Functioning bit
 (41 5)  (167 453)  (167 453)  LC_2 Logic Functioning bit
 (52 5)  (178 453)  (178 453)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (140 454)  (140 454)  routing T_3_28.sp4_v_t_1 <X> T_3_28.lc_trk_g1_4
 (15 6)  (141 454)  (141 454)  routing T_3_28.bot_op_5 <X> T_3_28.lc_trk_g1_5
 (17 6)  (143 454)  (143 454)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (153 454)  (153 454)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 454)  (154 454)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 454)  (155 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 454)  (158 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 454)  (160 454)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 454)  (162 454)  LC_3 Logic Functioning bit
 (37 6)  (163 454)  (163 454)  LC_3 Logic Functioning bit
 (38 6)  (164 454)  (164 454)  LC_3 Logic Functioning bit
 (42 6)  (168 454)  (168 454)  LC_3 Logic Functioning bit
 (45 6)  (171 454)  (171 454)  LC_3 Logic Functioning bit
 (14 7)  (140 455)  (140 455)  routing T_3_28.sp4_v_t_1 <X> T_3_28.lc_trk_g1_4
 (16 7)  (142 455)  (142 455)  routing T_3_28.sp4_v_t_1 <X> T_3_28.lc_trk_g1_4
 (17 7)  (143 455)  (143 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (152 455)  (152 455)  routing T_3_28.lc_trk_g0_3 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 455)  (155 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 455)  (157 455)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 455)  (158 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (160 455)  (160 455)  routing T_3_28.lc_trk_g1_0 <X> T_3_28.input_2_3
 (36 7)  (162 455)  (162 455)  LC_3 Logic Functioning bit
 (37 7)  (163 455)  (163 455)  LC_3 Logic Functioning bit
 (38 7)  (164 455)  (164 455)  LC_3 Logic Functioning bit
 (39 7)  (165 455)  (165 455)  LC_3 Logic Functioning bit
 (16 8)  (142 456)  (142 456)  routing T_3_28.sp4_v_b_33 <X> T_3_28.lc_trk_g2_1
 (17 8)  (143 456)  (143 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (144 456)  (144 456)  routing T_3_28.sp4_v_b_33 <X> T_3_28.lc_trk_g2_1
 (18 9)  (144 457)  (144 457)  routing T_3_28.sp4_v_b_33 <X> T_3_28.lc_trk_g2_1
 (3 10)  (129 458)  (129 458)  routing T_3_28.sp12_h_r_1 <X> T_3_28.sp12_h_l_22
 (14 10)  (140 458)  (140 458)  routing T_3_28.sp4_h_r_36 <X> T_3_28.lc_trk_g2_4
 (15 10)  (141 458)  (141 458)  routing T_3_28.sp4_h_l_16 <X> T_3_28.lc_trk_g2_5
 (16 10)  (142 458)  (142 458)  routing T_3_28.sp4_h_l_16 <X> T_3_28.lc_trk_g2_5
 (17 10)  (143 458)  (143 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (151 458)  (151 458)  routing T_3_28.sp4_v_b_30 <X> T_3_28.lc_trk_g2_6
 (3 11)  (129 459)  (129 459)  routing T_3_28.sp12_h_r_1 <X> T_3_28.sp12_h_l_22
 (15 11)  (141 459)  (141 459)  routing T_3_28.sp4_h_r_36 <X> T_3_28.lc_trk_g2_4
 (16 11)  (142 459)  (142 459)  routing T_3_28.sp4_h_r_36 <X> T_3_28.lc_trk_g2_4
 (17 11)  (143 459)  (143 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (144 459)  (144 459)  routing T_3_28.sp4_h_l_16 <X> T_3_28.lc_trk_g2_5
 (22 11)  (148 459)  (148 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (149 459)  (149 459)  routing T_3_28.sp4_v_b_30 <X> T_3_28.lc_trk_g2_6
 (5 12)  (131 460)  (131 460)  routing T_3_28.sp4_v_b_9 <X> T_3_28.sp4_h_r_9
 (10 12)  (136 460)  (136 460)  routing T_3_28.sp4_v_t_40 <X> T_3_28.sp4_h_r_10
 (14 12)  (140 460)  (140 460)  routing T_3_28.sp4_v_t_21 <X> T_3_28.lc_trk_g3_0
 (17 12)  (143 460)  (143 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (152 460)  (152 460)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 460)  (154 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 460)  (156 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 460)  (157 460)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 460)  (161 460)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (36 12)  (162 460)  (162 460)  LC_6 Logic Functioning bit
 (38 12)  (164 460)  (164 460)  LC_6 Logic Functioning bit
 (43 12)  (169 460)  (169 460)  LC_6 Logic Functioning bit
 (6 13)  (132 461)  (132 461)  routing T_3_28.sp4_v_b_9 <X> T_3_28.sp4_h_r_9
 (14 13)  (140 461)  (140 461)  routing T_3_28.sp4_v_t_21 <X> T_3_28.lc_trk_g3_0
 (16 13)  (142 461)  (142 461)  routing T_3_28.sp4_v_t_21 <X> T_3_28.lc_trk_g3_0
 (17 13)  (143 461)  (143 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (144 461)  (144 461)  routing T_3_28.sp4_r_v_b_41 <X> T_3_28.lc_trk_g3_1
 (27 13)  (153 461)  (153 461)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 461)  (154 461)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 461)  (157 461)  routing T_3_28.lc_trk_g0_7 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 461)  (158 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 461)  (159 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (35 13)  (161 461)  (161 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_6
 (37 13)  (163 461)  (163 461)  LC_6 Logic Functioning bit
 (38 13)  (164 461)  (164 461)  LC_6 Logic Functioning bit
 (39 13)  (165 461)  (165 461)  LC_6 Logic Functioning bit
 (41 13)  (167 461)  (167 461)  LC_6 Logic Functioning bit
 (42 13)  (168 461)  (168 461)  LC_6 Logic Functioning bit
 (16 14)  (142 462)  (142 462)  routing T_3_28.sp4_v_t_16 <X> T_3_28.lc_trk_g3_5
 (17 14)  (143 462)  (143 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (144 462)  (144 462)  routing T_3_28.sp4_v_t_16 <X> T_3_28.lc_trk_g3_5
 (22 14)  (148 462)  (148 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 462)  (149 462)  routing T_3_28.sp4_h_r_31 <X> T_3_28.lc_trk_g3_7
 (24 14)  (150 462)  (150 462)  routing T_3_28.sp4_h_r_31 <X> T_3_28.lc_trk_g3_7
 (27 14)  (153 462)  (153 462)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 462)  (154 462)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 462)  (155 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 462)  (156 462)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 462)  (157 462)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 462)  (159 462)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (38 14)  (164 462)  (164 462)  LC_7 Logic Functioning bit
 (39 14)  (165 462)  (165 462)  LC_7 Logic Functioning bit
 (42 14)  (168 462)  (168 462)  LC_7 Logic Functioning bit
 (43 14)  (169 462)  (169 462)  LC_7 Logic Functioning bit
 (14 15)  (140 463)  (140 463)  routing T_3_28.sp4_r_v_b_44 <X> T_3_28.lc_trk_g3_4
 (17 15)  (143 463)  (143 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (147 463)  (147 463)  routing T_3_28.sp4_h_r_31 <X> T_3_28.lc_trk_g3_7
 (22 15)  (148 463)  (148 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (149 463)  (149 463)  routing T_3_28.sp4_h_r_30 <X> T_3_28.lc_trk_g3_6
 (24 15)  (150 463)  (150 463)  routing T_3_28.sp4_h_r_30 <X> T_3_28.lc_trk_g3_6
 (25 15)  (151 463)  (151 463)  routing T_3_28.sp4_h_r_30 <X> T_3_28.lc_trk_g3_6
 (27 15)  (153 463)  (153 463)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 463)  (154 463)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 463)  (155 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 463)  (156 463)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 463)  (158 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (159 463)  (159 463)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.input_2_7
 (36 15)  (162 463)  (162 463)  LC_7 Logic Functioning bit
 (37 15)  (163 463)  (163 463)  LC_7 Logic Functioning bit
 (40 15)  (166 463)  (166 463)  LC_7 Logic Functioning bit
 (41 15)  (167 463)  (167 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (6 0)  (186 448)  (186 448)  routing T_4_28.sp4_v_t_44 <X> T_4_28.sp4_v_b_0
 (13 0)  (193 448)  (193 448)  routing T_4_28.sp4_v_t_39 <X> T_4_28.sp4_v_b_2
 (21 0)  (201 448)  (201 448)  routing T_4_28.sp4_v_b_11 <X> T_4_28.lc_trk_g0_3
 (22 0)  (202 448)  (202 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (203 448)  (203 448)  routing T_4_28.sp4_v_b_11 <X> T_4_28.lc_trk_g0_3
 (25 0)  (205 448)  (205 448)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (27 0)  (207 448)  (207 448)  routing T_4_28.lc_trk_g1_0 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 448)  (213 448)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 448)  (216 448)  LC_0 Logic Functioning bit
 (38 0)  (218 448)  (218 448)  LC_0 Logic Functioning bit
 (45 0)  (225 448)  (225 448)  LC_0 Logic Functioning bit
 (5 1)  (185 449)  (185 449)  routing T_4_28.sp4_v_t_44 <X> T_4_28.sp4_v_b_0
 (15 1)  (195 449)  (195 449)  routing T_4_28.sp4_v_t_5 <X> T_4_28.lc_trk_g0_0
 (16 1)  (196 449)  (196 449)  routing T_4_28.sp4_v_t_5 <X> T_4_28.lc_trk_g0_0
 (17 1)  (197 449)  (197 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (201 449)  (201 449)  routing T_4_28.sp4_v_b_11 <X> T_4_28.lc_trk_g0_3
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (203 449)  (203 449)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (24 1)  (204 449)  (204 449)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (25 1)  (205 449)  (205 449)  routing T_4_28.sp4_h_l_7 <X> T_4_28.lc_trk_g0_2
 (28 1)  (208 449)  (208 449)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 449)  (209 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 449)  (211 449)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 449)  (216 449)  LC_0 Logic Functioning bit
 (37 1)  (217 449)  (217 449)  LC_0 Logic Functioning bit
 (38 1)  (218 449)  (218 449)  LC_0 Logic Functioning bit
 (39 1)  (219 449)  (219 449)  LC_0 Logic Functioning bit
 (41 1)  (221 449)  (221 449)  LC_0 Logic Functioning bit
 (43 1)  (223 449)  (223 449)  LC_0 Logic Functioning bit
 (46 1)  (226 449)  (226 449)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (227 449)  (227 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (180 450)  (180 450)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (182 450)  (182 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 450)  (188 450)  routing T_4_28.sp4_h_r_5 <X> T_4_28.sp4_h_l_36
 (10 2)  (190 450)  (190 450)  routing T_4_28.sp4_h_r_5 <X> T_4_28.sp4_h_l_36
 (14 2)  (194 450)  (194 450)  routing T_4_28.wire_logic_cluster/lc_4/out <X> T_4_28.lc_trk_g0_4
 (16 2)  (196 450)  (196 450)  routing T_4_28.sp4_v_b_13 <X> T_4_28.lc_trk_g0_5
 (17 2)  (197 450)  (197 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 450)  (198 450)  routing T_4_28.sp4_v_b_13 <X> T_4_28.lc_trk_g0_5
 (21 2)  (201 450)  (201 450)  routing T_4_28.sp4_v_b_7 <X> T_4_28.lc_trk_g0_7
 (22 2)  (202 450)  (202 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (203 450)  (203 450)  routing T_4_28.sp4_v_b_7 <X> T_4_28.lc_trk_g0_7
 (25 2)  (205 450)  (205 450)  routing T_4_28.sp12_h_l_5 <X> T_4_28.lc_trk_g0_6
 (26 2)  (206 450)  (206 450)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (209 450)  (209 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 450)  (210 450)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 450)  (213 450)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 450)  (218 450)  LC_1 Logic Functioning bit
 (39 2)  (219 450)  (219 450)  LC_1 Logic Functioning bit
 (42 2)  (222 450)  (222 450)  LC_1 Logic Functioning bit
 (43 2)  (223 450)  (223 450)  LC_1 Logic Functioning bit
 (0 3)  (180 451)  (180 451)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (17 3)  (197 451)  (197 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (198 451)  (198 451)  routing T_4_28.sp4_v_b_13 <X> T_4_28.lc_trk_g0_5
 (22 3)  (202 451)  (202 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (204 451)  (204 451)  routing T_4_28.sp12_h_l_5 <X> T_4_28.lc_trk_g0_6
 (25 3)  (205 451)  (205 451)  routing T_4_28.sp12_h_l_5 <X> T_4_28.lc_trk_g0_6
 (27 3)  (207 451)  (207 451)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 451)  (208 451)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 451)  (210 451)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 451)  (211 451)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 451)  (212 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (213 451)  (213 451)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.input_2_1
 (34 3)  (214 451)  (214 451)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.input_2_1
 (36 3)  (216 451)  (216 451)  LC_1 Logic Functioning bit
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (40 3)  (220 451)  (220 451)  LC_1 Logic Functioning bit
 (41 3)  (221 451)  (221 451)  LC_1 Logic Functioning bit
 (5 4)  (185 452)  (185 452)  routing T_4_28.sp4_v_b_9 <X> T_4_28.sp4_h_r_3
 (9 4)  (189 452)  (189 452)  routing T_4_28.sp4_v_t_41 <X> T_4_28.sp4_h_r_4
 (14 4)  (194 452)  (194 452)  routing T_4_28.wire_logic_cluster/lc_0/out <X> T_4_28.lc_trk_g1_0
 (29 4)  (209 452)  (209 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 452)  (210 452)  routing T_4_28.lc_trk_g0_5 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 452)  (214 452)  routing T_4_28.lc_trk_g1_2 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 452)  (218 452)  LC_2 Logic Functioning bit
 (39 4)  (219 452)  (219 452)  LC_2 Logic Functioning bit
 (42 4)  (222 452)  (222 452)  LC_2 Logic Functioning bit
 (43 4)  (223 452)  (223 452)  LC_2 Logic Functioning bit
 (50 4)  (230 452)  (230 452)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (184 453)  (184 453)  routing T_4_28.sp4_v_b_9 <X> T_4_28.sp4_h_r_3
 (6 5)  (186 453)  (186 453)  routing T_4_28.sp4_v_b_9 <X> T_4_28.sp4_h_r_3
 (9 5)  (189 453)  (189 453)  routing T_4_28.sp4_v_t_45 <X> T_4_28.sp4_v_b_4
 (10 5)  (190 453)  (190 453)  routing T_4_28.sp4_v_t_45 <X> T_4_28.sp4_v_b_4
 (17 5)  (197 453)  (197 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (202 453)  (202 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (203 453)  (203 453)  routing T_4_28.sp12_h_r_10 <X> T_4_28.lc_trk_g1_2
 (29 5)  (209 453)  (209 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 453)  (211 453)  routing T_4_28.lc_trk_g1_2 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 453)  (216 453)  LC_2 Logic Functioning bit
 (37 5)  (217 453)  (217 453)  LC_2 Logic Functioning bit
 (40 5)  (220 453)  (220 453)  LC_2 Logic Functioning bit
 (41 5)  (221 453)  (221 453)  LC_2 Logic Functioning bit
 (21 6)  (201 454)  (201 454)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g1_7
 (22 6)  (202 454)  (202 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 454)  (210 454)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 454)  (211 454)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (215 454)  (215 454)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.input_2_3
 (38 6)  (218 454)  (218 454)  LC_3 Logic Functioning bit
 (39 6)  (219 454)  (219 454)  LC_3 Logic Functioning bit
 (42 6)  (222 454)  (222 454)  LC_3 Logic Functioning bit
 (43 6)  (223 454)  (223 454)  LC_3 Logic Functioning bit
 (26 7)  (206 455)  (206 455)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 455)  (207 455)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 455)  (208 455)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 455)  (209 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 455)  (211 455)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 455)  (212 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (215 455)  (215 455)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.input_2_3
 (36 7)  (216 455)  (216 455)  LC_3 Logic Functioning bit
 (37 7)  (217 455)  (217 455)  LC_3 Logic Functioning bit
 (40 7)  (220 455)  (220 455)  LC_3 Logic Functioning bit
 (41 7)  (221 455)  (221 455)  LC_3 Logic Functioning bit
 (48 7)  (228 455)  (228 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (231 455)  (231 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (186 456)  (186 456)  routing T_4_28.sp4_h_r_1 <X> T_4_28.sp4_v_b_6
 (11 8)  (191 456)  (191 456)  routing T_4_28.sp4_h_l_39 <X> T_4_28.sp4_v_b_8
 (13 8)  (193 456)  (193 456)  routing T_4_28.sp4_h_l_39 <X> T_4_28.sp4_v_b_8
 (15 8)  (195 456)  (195 456)  routing T_4_28.sp4_v_t_28 <X> T_4_28.lc_trk_g2_1
 (16 8)  (196 456)  (196 456)  routing T_4_28.sp4_v_t_28 <X> T_4_28.lc_trk_g2_1
 (17 8)  (197 456)  (197 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (202 456)  (202 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (208 456)  (208 456)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 456)  (209 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 456)  (211 456)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 456)  (212 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 456)  (213 456)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 456)  (214 456)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 456)  (215 456)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.input_2_4
 (36 8)  (216 456)  (216 456)  LC_4 Logic Functioning bit
 (37 8)  (217 456)  (217 456)  LC_4 Logic Functioning bit
 (43 8)  (223 456)  (223 456)  LC_4 Logic Functioning bit
 (45 8)  (225 456)  (225 456)  LC_4 Logic Functioning bit
 (47 8)  (227 456)  (227 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (184 457)  (184 457)  routing T_4_28.sp4_v_t_36 <X> T_4_28.sp4_h_r_6
 (12 9)  (192 457)  (192 457)  routing T_4_28.sp4_h_l_39 <X> T_4_28.sp4_v_b_8
 (16 9)  (196 457)  (196 457)  routing T_4_28.sp12_v_b_8 <X> T_4_28.lc_trk_g2_0
 (17 9)  (197 457)  (197 457)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (201 457)  (201 457)  routing T_4_28.sp4_r_v_b_35 <X> T_4_28.lc_trk_g2_3
 (22 9)  (202 457)  (202 457)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (203 457)  (203 457)  routing T_4_28.sp12_v_b_18 <X> T_4_28.lc_trk_g2_2
 (25 9)  (205 457)  (205 457)  routing T_4_28.sp12_v_b_18 <X> T_4_28.lc_trk_g2_2
 (27 9)  (207 457)  (207 457)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 457)  (208 457)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 457)  (209 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 457)  (211 457)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 457)  (212 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (216 457)  (216 457)  LC_4 Logic Functioning bit
 (37 9)  (217 457)  (217 457)  LC_4 Logic Functioning bit
 (40 9)  (220 457)  (220 457)  LC_4 Logic Functioning bit
 (42 9)  (222 457)  (222 457)  LC_4 Logic Functioning bit
 (43 9)  (223 457)  (223 457)  LC_4 Logic Functioning bit
 (4 10)  (184 458)  (184 458)  routing T_4_28.sp4_h_r_0 <X> T_4_28.sp4_v_t_43
 (6 10)  (186 458)  (186 458)  routing T_4_28.sp4_h_r_0 <X> T_4_28.sp4_v_t_43
 (25 10)  (205 458)  (205 458)  routing T_4_28.wire_logic_cluster/lc_6/out <X> T_4_28.lc_trk_g2_6
 (28 10)  (208 458)  (208 458)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 458)  (209 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 458)  (210 458)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 458)  (211 458)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 458)  (212 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (217 458)  (217 458)  LC_5 Logic Functioning bit
 (39 10)  (219 458)  (219 458)  LC_5 Logic Functioning bit
 (41 10)  (221 458)  (221 458)  LC_5 Logic Functioning bit
 (43 10)  (223 458)  (223 458)  LC_5 Logic Functioning bit
 (5 11)  (185 459)  (185 459)  routing T_4_28.sp4_h_r_0 <X> T_4_28.sp4_v_t_43
 (22 11)  (202 459)  (202 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (210 459)  (210 459)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (37 11)  (217 459)  (217 459)  LC_5 Logic Functioning bit
 (39 11)  (219 459)  (219 459)  LC_5 Logic Functioning bit
 (41 11)  (221 459)  (221 459)  LC_5 Logic Functioning bit
 (43 11)  (223 459)  (223 459)  LC_5 Logic Functioning bit
 (46 11)  (226 459)  (226 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (191 460)  (191 460)  routing T_4_28.sp4_v_t_45 <X> T_4_28.sp4_v_b_11
 (16 12)  (196 460)  (196 460)  routing T_4_28.sp4_v_b_33 <X> T_4_28.lc_trk_g3_1
 (17 12)  (197 460)  (197 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (198 460)  (198 460)  routing T_4_28.sp4_v_b_33 <X> T_4_28.lc_trk_g3_1
 (22 12)  (202 460)  (202 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (203 460)  (203 460)  routing T_4_28.sp12_v_b_11 <X> T_4_28.lc_trk_g3_3
 (26 12)  (206 460)  (206 460)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 460)  (207 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 460)  (208 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 460)  (213 460)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 460)  (216 460)  LC_6 Logic Functioning bit
 (38 12)  (218 460)  (218 460)  LC_6 Logic Functioning bit
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (42 12)  (222 460)  (222 460)  LC_6 Logic Functioning bit
 (43 12)  (223 460)  (223 460)  LC_6 Logic Functioning bit
 (45 12)  (225 460)  (225 460)  LC_6 Logic Functioning bit
 (10 13)  (190 461)  (190 461)  routing T_4_28.sp4_h_r_5 <X> T_4_28.sp4_v_b_10
 (12 13)  (192 461)  (192 461)  routing T_4_28.sp4_v_t_45 <X> T_4_28.sp4_v_b_11
 (14 13)  (194 461)  (194 461)  routing T_4_28.sp4_r_v_b_40 <X> T_4_28.lc_trk_g3_0
 (17 13)  (197 461)  (197 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (198 461)  (198 461)  routing T_4_28.sp4_v_b_33 <X> T_4_28.lc_trk_g3_1
 (22 13)  (202 461)  (202 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (205 461)  (205 461)  routing T_4_28.sp4_r_v_b_42 <X> T_4_28.lc_trk_g3_2
 (26 13)  (206 461)  (206 461)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 461)  (208 461)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 461)  (212 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (215 461)  (215 461)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.input_2_6
 (37 13)  (217 461)  (217 461)  LC_6 Logic Functioning bit
 (39 13)  (219 461)  (219 461)  LC_6 Logic Functioning bit
 (42 13)  (222 461)  (222 461)  LC_6 Logic Functioning bit
 (48 13)  (228 461)  (228 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (192 462)  (192 462)  routing T_4_28.sp4_v_t_46 <X> T_4_28.sp4_h_l_46
 (13 14)  (193 462)  (193 462)  routing T_4_28.sp4_h_r_11 <X> T_4_28.sp4_v_t_46
 (14 14)  (194 462)  (194 462)  routing T_4_28.wire_logic_cluster/lc_4/out <X> T_4_28.lc_trk_g3_4
 (27 14)  (207 462)  (207 462)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 462)  (208 462)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 462)  (209 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 462)  (211 462)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 462)  (212 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 462)  (214 462)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 462)  (216 462)  LC_7 Logic Functioning bit
 (37 14)  (217 462)  (217 462)  LC_7 Logic Functioning bit
 (38 14)  (218 462)  (218 462)  LC_7 Logic Functioning bit
 (39 14)  (219 462)  (219 462)  LC_7 Logic Functioning bit
 (41 14)  (221 462)  (221 462)  LC_7 Logic Functioning bit
 (43 14)  (223 462)  (223 462)  LC_7 Logic Functioning bit
 (45 14)  (225 462)  (225 462)  LC_7 Logic Functioning bit
 (11 15)  (191 463)  (191 463)  routing T_4_28.sp4_v_t_46 <X> T_4_28.sp4_h_l_46
 (12 15)  (192 463)  (192 463)  routing T_4_28.sp4_h_r_11 <X> T_4_28.sp4_v_t_46
 (17 15)  (197 463)  (197 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (202 463)  (202 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (203 463)  (203 463)  routing T_4_28.sp12_v_b_14 <X> T_4_28.lc_trk_g3_6
 (26 15)  (206 463)  (206 463)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 463)  (209 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 463)  (210 463)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 463)  (211 463)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 463)  (216 463)  LC_7 Logic Functioning bit
 (38 15)  (218 463)  (218 463)  LC_7 Logic Functioning bit


LogicTile_5_28

 (6 0)  (240 448)  (240 448)  routing T_5_28.sp4_h_r_7 <X> T_5_28.sp4_v_b_0
 (22 0)  (256 448)  (256 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (260 448)  (260 448)  routing T_5_28.lc_trk_g0_6 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 448)  (262 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 448)  (264 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 448)  (268 448)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (39 0)  (273 448)  (273 448)  LC_0 Logic Functioning bit
 (42 0)  (276 448)  (276 448)  LC_0 Logic Functioning bit
 (43 0)  (277 448)  (277 448)  LC_0 Logic Functioning bit
 (14 1)  (248 449)  (248 449)  routing T_5_28.sp4_r_v_b_35 <X> T_5_28.lc_trk_g0_0
 (17 1)  (251 449)  (251 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (256 449)  (256 449)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 449)  (258 449)  routing T_5_28.top_op_2 <X> T_5_28.lc_trk_g0_2
 (25 1)  (259 449)  (259 449)  routing T_5_28.top_op_2 <X> T_5_28.lc_trk_g0_2
 (26 1)  (260 449)  (260 449)  routing T_5_28.lc_trk_g0_6 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 449)  (265 449)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 449)  (266 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 449)  (270 449)  LC_0 Logic Functioning bit
 (37 1)  (271 449)  (271 449)  LC_0 Logic Functioning bit
 (40 1)  (274 449)  (274 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (239 450)  (239 450)  routing T_5_28.sp4_v_t_37 <X> T_5_28.sp4_h_l_37
 (15 2)  (249 450)  (249 450)  routing T_5_28.lft_op_5 <X> T_5_28.lc_trk_g0_5
 (17 2)  (251 450)  (251 450)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (252 450)  (252 450)  routing T_5_28.lft_op_5 <X> T_5_28.lc_trk_g0_5
 (25 2)  (259 450)  (259 450)  routing T_5_28.lft_op_6 <X> T_5_28.lc_trk_g0_6
 (27 2)  (261 450)  (261 450)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 450)  (262 450)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 450)  (265 450)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 450)  (267 450)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 450)  (271 450)  LC_1 Logic Functioning bit
 (39 2)  (273 450)  (273 450)  LC_1 Logic Functioning bit
 (41 2)  (275 450)  (275 450)  LC_1 Logic Functioning bit
 (43 2)  (277 450)  (277 450)  LC_1 Logic Functioning bit
 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (6 3)  (240 451)  (240 451)  routing T_5_28.sp4_v_t_37 <X> T_5_28.sp4_h_l_37
 (22 3)  (256 451)  (256 451)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 451)  (258 451)  routing T_5_28.lft_op_6 <X> T_5_28.lc_trk_g0_6
 (30 3)  (264 451)  (264 451)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (37 3)  (271 451)  (271 451)  LC_1 Logic Functioning bit
 (39 3)  (273 451)  (273 451)  LC_1 Logic Functioning bit
 (41 3)  (275 451)  (275 451)  LC_1 Logic Functioning bit
 (43 3)  (277 451)  (277 451)  LC_1 Logic Functioning bit
 (9 4)  (243 452)  (243 452)  routing T_5_28.sp4_v_t_41 <X> T_5_28.sp4_h_r_4
 (15 4)  (249 452)  (249 452)  routing T_5_28.sp4_v_b_17 <X> T_5_28.lc_trk_g1_1
 (16 4)  (250 452)  (250 452)  routing T_5_28.sp4_v_b_17 <X> T_5_28.lc_trk_g1_1
 (17 4)  (251 452)  (251 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (259 452)  (259 452)  routing T_5_28.sp12_h_r_2 <X> T_5_28.lc_trk_g1_2
 (26 4)  (260 452)  (260 452)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 452)  (263 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 452)  (265 452)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (272 452)  (272 452)  LC_2 Logic Functioning bit
 (39 4)  (273 452)  (273 452)  LC_2 Logic Functioning bit
 (42 4)  (276 452)  (276 452)  LC_2 Logic Functioning bit
 (43 4)  (277 452)  (277 452)  LC_2 Logic Functioning bit
 (50 4)  (284 452)  (284 452)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (287 452)  (287 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (239 453)  (239 453)  routing T_5_28.sp4_h_r_3 <X> T_5_28.sp4_v_b_3
 (10 5)  (244 453)  (244 453)  routing T_5_28.sp4_h_r_11 <X> T_5_28.sp4_v_b_4
 (22 5)  (256 453)  (256 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (258 453)  (258 453)  routing T_5_28.sp12_h_r_2 <X> T_5_28.lc_trk_g1_2
 (25 5)  (259 453)  (259 453)  routing T_5_28.sp12_h_r_2 <X> T_5_28.lc_trk_g1_2
 (27 5)  (261 453)  (261 453)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 453)  (262 453)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 453)  (264 453)  routing T_5_28.lc_trk_g0_3 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 453)  (270 453)  LC_2 Logic Functioning bit
 (37 5)  (271 453)  (271 453)  LC_2 Logic Functioning bit
 (40 5)  (274 453)  (274 453)  LC_2 Logic Functioning bit
 (41 5)  (275 453)  (275 453)  LC_2 Logic Functioning bit
 (14 6)  (248 454)  (248 454)  routing T_5_28.sp4_v_t_1 <X> T_5_28.lc_trk_g1_4
 (15 6)  (249 454)  (249 454)  routing T_5_28.sp12_h_r_5 <X> T_5_28.lc_trk_g1_5
 (17 6)  (251 454)  (251 454)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (252 454)  (252 454)  routing T_5_28.sp12_h_r_5 <X> T_5_28.lc_trk_g1_5
 (21 6)  (255 454)  (255 454)  routing T_5_28.lft_op_7 <X> T_5_28.lc_trk_g1_7
 (22 6)  (256 454)  (256 454)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (258 454)  (258 454)  routing T_5_28.lft_op_7 <X> T_5_28.lc_trk_g1_7
 (28 6)  (262 454)  (262 454)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 454)  (263 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 454)  (265 454)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 454)  (266 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 454)  (268 454)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 454)  (272 454)  LC_3 Logic Functioning bit
 (39 6)  (273 454)  (273 454)  LC_3 Logic Functioning bit
 (42 6)  (276 454)  (276 454)  LC_3 Logic Functioning bit
 (43 6)  (277 454)  (277 454)  LC_3 Logic Functioning bit
 (50 6)  (284 454)  (284 454)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (287 454)  (287 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (245 455)  (245 455)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_h_l_40
 (13 7)  (247 455)  (247 455)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_h_l_40
 (14 7)  (248 455)  (248 455)  routing T_5_28.sp4_v_t_1 <X> T_5_28.lc_trk_g1_4
 (16 7)  (250 455)  (250 455)  routing T_5_28.sp4_v_t_1 <X> T_5_28.lc_trk_g1_4
 (17 7)  (251 455)  (251 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (252 455)  (252 455)  routing T_5_28.sp12_h_r_5 <X> T_5_28.lc_trk_g1_5
 (27 7)  (261 455)  (261 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 455)  (262 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 455)  (263 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 455)  (264 455)  routing T_5_28.lc_trk_g2_2 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 455)  (270 455)  LC_3 Logic Functioning bit
 (37 7)  (271 455)  (271 455)  LC_3 Logic Functioning bit
 (40 7)  (274 455)  (274 455)  LC_3 Logic Functioning bit
 (41 7)  (275 455)  (275 455)  LC_3 Logic Functioning bit
 (5 8)  (239 456)  (239 456)  routing T_5_28.sp4_v_t_43 <X> T_5_28.sp4_h_r_6
 (8 8)  (242 456)  (242 456)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_h_r_7
 (22 8)  (256 456)  (256 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 456)  (257 456)  routing T_5_28.sp4_v_t_30 <X> T_5_28.lc_trk_g2_3
 (24 8)  (258 456)  (258 456)  routing T_5_28.sp4_v_t_30 <X> T_5_28.lc_trk_g2_3
 (25 8)  (259 456)  (259 456)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g2_2
 (28 8)  (262 456)  (262 456)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 456)  (265 456)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 456)  (267 456)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 456)  (268 456)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 456)  (269 456)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.input_2_4
 (36 8)  (270 456)  (270 456)  LC_4 Logic Functioning bit
 (37 8)  (271 456)  (271 456)  LC_4 Logic Functioning bit
 (38 8)  (272 456)  (272 456)  LC_4 Logic Functioning bit
 (42 8)  (276 456)  (276 456)  LC_4 Logic Functioning bit
 (45 8)  (279 456)  (279 456)  LC_4 Logic Functioning bit
 (48 8)  (282 456)  (282 456)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (10 9)  (244 457)  (244 457)  routing T_5_28.sp4_h_r_2 <X> T_5_28.sp4_v_b_7
 (13 9)  (247 457)  (247 457)  routing T_5_28.sp4_v_t_38 <X> T_5_28.sp4_h_r_8
 (22 9)  (256 457)  (256 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 457)  (257 457)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g2_2
 (24 9)  (258 457)  (258 457)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g2_2
 (25 9)  (259 457)  (259 457)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g2_2
 (27 9)  (261 457)  (261 457)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 457)  (263 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 457)  (264 457)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 457)  (266 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (268 457)  (268 457)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.input_2_4
 (35 9)  (269 457)  (269 457)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.input_2_4
 (36 9)  (270 457)  (270 457)  LC_4 Logic Functioning bit
 (37 9)  (271 457)  (271 457)  LC_4 Logic Functioning bit
 (38 9)  (272 457)  (272 457)  LC_4 Logic Functioning bit
 (39 9)  (273 457)  (273 457)  LC_4 Logic Functioning bit
 (5 10)  (239 458)  (239 458)  routing T_5_28.sp4_h_r_3 <X> T_5_28.sp4_h_l_43
 (12 10)  (246 458)  (246 458)  routing T_5_28.sp4_v_t_45 <X> T_5_28.sp4_h_l_45
 (15 10)  (249 458)  (249 458)  routing T_5_28.sp12_v_t_2 <X> T_5_28.lc_trk_g2_5
 (17 10)  (251 458)  (251 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (252 458)  (252 458)  routing T_5_28.sp12_v_t_2 <X> T_5_28.lc_trk_g2_5
 (26 10)  (260 458)  (260 458)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (31 10)  (265 458)  (265 458)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 458)  (266 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 458)  (267 458)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 458)  (268 458)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 458)  (271 458)  LC_5 Logic Functioning bit
 (39 10)  (273 458)  (273 458)  LC_5 Logic Functioning bit
 (41 10)  (275 458)  (275 458)  LC_5 Logic Functioning bit
 (43 10)  (277 458)  (277 458)  LC_5 Logic Functioning bit
 (52 10)  (286 458)  (286 458)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (238 459)  (238 459)  routing T_5_28.sp4_h_r_3 <X> T_5_28.sp4_h_l_43
 (11 11)  (245 459)  (245 459)  routing T_5_28.sp4_v_t_45 <X> T_5_28.sp4_h_l_45
 (14 11)  (248 459)  (248 459)  routing T_5_28.sp4_r_v_b_36 <X> T_5_28.lc_trk_g2_4
 (17 11)  (251 459)  (251 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (252 459)  (252 459)  routing T_5_28.sp12_v_t_2 <X> T_5_28.lc_trk_g2_5
 (22 11)  (256 459)  (256 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (261 459)  (261 459)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 459)  (262 459)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 459)  (263 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 459)  (270 459)  LC_5 Logic Functioning bit
 (38 11)  (272 459)  (272 459)  LC_5 Logic Functioning bit
 (40 11)  (274 459)  (274 459)  LC_5 Logic Functioning bit
 (42 11)  (276 459)  (276 459)  LC_5 Logic Functioning bit
 (14 12)  (248 460)  (248 460)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g3_0
 (22 12)  (256 460)  (256 460)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (258 460)  (258 460)  routing T_5_28.tnr_op_3 <X> T_5_28.lc_trk_g3_3
 (26 12)  (260 460)  (260 460)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 460)  (261 460)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 460)  (262 460)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 460)  (263 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 460)  (264 460)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 460)  (265 460)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 460)  (266 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 460)  (268 460)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 460)  (270 460)  LC_6 Logic Functioning bit
 (37 12)  (271 460)  (271 460)  LC_6 Logic Functioning bit
 (38 12)  (272 460)  (272 460)  LC_6 Logic Functioning bit
 (39 12)  (273 460)  (273 460)  LC_6 Logic Functioning bit
 (8 13)  (242 461)  (242 461)  routing T_5_28.sp4_v_t_42 <X> T_5_28.sp4_v_b_10
 (10 13)  (244 461)  (244 461)  routing T_5_28.sp4_v_t_42 <X> T_5_28.sp4_v_b_10
 (14 13)  (248 461)  (248 461)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g3_0
 (15 13)  (249 461)  (249 461)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g3_0
 (16 13)  (250 461)  (250 461)  routing T_5_28.sp4_h_r_40 <X> T_5_28.lc_trk_g3_0
 (17 13)  (251 461)  (251 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (261 461)  (261 461)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 461)  (262 461)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 461)  (263 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (40 13)  (274 461)  (274 461)  LC_6 Logic Functioning bit
 (41 13)  (275 461)  (275 461)  LC_6 Logic Functioning bit
 (42 13)  (276 461)  (276 461)  LC_6 Logic Functioning bit
 (43 13)  (277 461)  (277 461)  LC_6 Logic Functioning bit
 (3 14)  (237 462)  (237 462)  routing T_5_28.sp12_h_r_1 <X> T_5_28.sp12_v_t_22
 (14 14)  (248 462)  (248 462)  routing T_5_28.wire_logic_cluster/lc_4/out <X> T_5_28.lc_trk_g3_4
 (15 14)  (249 462)  (249 462)  routing T_5_28.tnr_op_5 <X> T_5_28.lc_trk_g3_5
 (17 14)  (251 462)  (251 462)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (259 462)  (259 462)  routing T_5_28.sp4_v_b_38 <X> T_5_28.lc_trk_g3_6
 (26 14)  (260 462)  (260 462)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 462)  (262 462)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 462)  (263 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 462)  (264 462)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (269 462)  (269 462)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.input_2_7
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (39 14)  (273 462)  (273 462)  LC_7 Logic Functioning bit
 (42 14)  (276 462)  (276 462)  LC_7 Logic Functioning bit
 (43 14)  (277 462)  (277 462)  LC_7 Logic Functioning bit
 (3 15)  (237 463)  (237 463)  routing T_5_28.sp12_h_r_1 <X> T_5_28.sp12_v_t_22
 (17 15)  (251 463)  (251 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 463)  (256 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (257 463)  (257 463)  routing T_5_28.sp4_v_b_38 <X> T_5_28.lc_trk_g3_6
 (25 15)  (259 463)  (259 463)  routing T_5_28.sp4_v_b_38 <X> T_5_28.lc_trk_g3_6
 (28 15)  (262 463)  (262 463)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 463)  (264 463)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 463)  (265 463)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 463)  (266 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (267 463)  (267 463)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.input_2_7
 (34 15)  (268 463)  (268 463)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.input_2_7
 (35 15)  (269 463)  (269 463)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.input_2_7
 (36 15)  (270 463)  (270 463)  LC_7 Logic Functioning bit
 (37 15)  (271 463)  (271 463)  LC_7 Logic Functioning bit
 (40 15)  (274 463)  (274 463)  LC_7 Logic Functioning bit
 (41 15)  (275 463)  (275 463)  LC_7 Logic Functioning bit


LogicTile_6_28

 (6 0)  (294 448)  (294 448)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_v_b_0
 (15 0)  (303 448)  (303 448)  routing T_6_28.sp4_h_l_4 <X> T_6_28.lc_trk_g0_1
 (16 0)  (304 448)  (304 448)  routing T_6_28.sp4_h_l_4 <X> T_6_28.lc_trk_g0_1
 (17 0)  (305 448)  (305 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (306 448)  (306 448)  routing T_6_28.sp4_h_l_4 <X> T_6_28.lc_trk_g0_1
 (22 0)  (310 448)  (310 448)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 448)  (312 448)  routing T_6_28.bot_op_3 <X> T_6_28.lc_trk_g0_3
 (25 0)  (313 448)  (313 448)  routing T_6_28.sp4_h_r_10 <X> T_6_28.lc_trk_g0_2
 (26 0)  (314 448)  (314 448)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 448)  (315 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 448)  (316 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 448)  (317 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 448)  (318 448)  routing T_6_28.lc_trk_g3_4 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 448)  (321 448)  routing T_6_28.lc_trk_g2_1 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 448)  (326 448)  LC_0 Logic Functioning bit
 (39 0)  (327 448)  (327 448)  LC_0 Logic Functioning bit
 (42 0)  (330 448)  (330 448)  LC_0 Logic Functioning bit
 (43 0)  (331 448)  (331 448)  LC_0 Logic Functioning bit
 (14 1)  (302 449)  (302 449)  routing T_6_28.sp12_h_r_16 <X> T_6_28.lc_trk_g0_0
 (16 1)  (304 449)  (304 449)  routing T_6_28.sp12_h_r_16 <X> T_6_28.lc_trk_g0_0
 (17 1)  (305 449)  (305 449)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (306 449)  (306 449)  routing T_6_28.sp4_h_l_4 <X> T_6_28.lc_trk_g0_1
 (22 1)  (310 449)  (310 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (311 449)  (311 449)  routing T_6_28.sp4_h_r_10 <X> T_6_28.lc_trk_g0_2
 (24 1)  (312 449)  (312 449)  routing T_6_28.sp4_h_r_10 <X> T_6_28.lc_trk_g0_2
 (27 1)  (315 449)  (315 449)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 449)  (316 449)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 449)  (320 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (324 449)  (324 449)  LC_0 Logic Functioning bit
 (37 1)  (325 449)  (325 449)  LC_0 Logic Functioning bit
 (40 1)  (328 449)  (328 449)  LC_0 Logic Functioning bit
 (41 1)  (329 449)  (329 449)  LC_0 Logic Functioning bit
 (8 2)  (296 450)  (296 450)  routing T_6_28.sp4_v_t_36 <X> T_6_28.sp4_h_l_36
 (9 2)  (297 450)  (297 450)  routing T_6_28.sp4_v_t_36 <X> T_6_28.sp4_h_l_36
 (12 2)  (300 450)  (300 450)  routing T_6_28.sp4_v_t_39 <X> T_6_28.sp4_h_l_39
 (14 2)  (302 450)  (302 450)  routing T_6_28.wire_logic_cluster/lc_4/out <X> T_6_28.lc_trk_g0_4
 (16 2)  (304 450)  (304 450)  routing T_6_28.sp4_v_b_5 <X> T_6_28.lc_trk_g0_5
 (17 2)  (305 450)  (305 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (306 450)  (306 450)  routing T_6_28.sp4_v_b_5 <X> T_6_28.lc_trk_g0_5
 (21 2)  (309 450)  (309 450)  routing T_6_28.sp4_h_l_10 <X> T_6_28.lc_trk_g0_7
 (22 2)  (310 450)  (310 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 450)  (311 450)  routing T_6_28.sp4_h_l_10 <X> T_6_28.lc_trk_g0_7
 (24 2)  (312 450)  (312 450)  routing T_6_28.sp4_h_l_10 <X> T_6_28.lc_trk_g0_7
 (26 2)  (314 450)  (314 450)  routing T_6_28.lc_trk_g0_5 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 450)  (317 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 450)  (319 450)  routing T_6_28.lc_trk_g0_4 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (323 450)  (323 450)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.input_2_1
 (38 2)  (326 450)  (326 450)  LC_1 Logic Functioning bit
 (39 2)  (327 450)  (327 450)  LC_1 Logic Functioning bit
 (42 2)  (330 450)  (330 450)  LC_1 Logic Functioning bit
 (43 2)  (331 450)  (331 450)  LC_1 Logic Functioning bit
 (4 3)  (292 451)  (292 451)  routing T_6_28.sp4_h_r_4 <X> T_6_28.sp4_h_l_37
 (6 3)  (294 451)  (294 451)  routing T_6_28.sp4_h_r_4 <X> T_6_28.sp4_h_l_37
 (11 3)  (299 451)  (299 451)  routing T_6_28.sp4_v_t_39 <X> T_6_28.sp4_h_l_39
 (17 3)  (305 451)  (305 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (309 451)  (309 451)  routing T_6_28.sp4_h_l_10 <X> T_6_28.lc_trk_g0_7
 (22 3)  (310 451)  (310 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (313 451)  (313 451)  routing T_6_28.sp4_r_v_b_30 <X> T_6_28.lc_trk_g0_6
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 451)  (318 451)  routing T_6_28.lc_trk_g0_2 <X> T_6_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 451)  (320 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (321 451)  (321 451)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.input_2_1
 (34 3)  (322 451)  (322 451)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.input_2_1
 (35 3)  (323 451)  (323 451)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.input_2_1
 (36 3)  (324 451)  (324 451)  LC_1 Logic Functioning bit
 (37 3)  (325 451)  (325 451)  LC_1 Logic Functioning bit
 (40 3)  (328 451)  (328 451)  LC_1 Logic Functioning bit
 (41 3)  (329 451)  (329 451)  LC_1 Logic Functioning bit
 (6 4)  (294 452)  (294 452)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_v_b_3
 (14 4)  (302 452)  (302 452)  routing T_6_28.wire_logic_cluster/lc_0/out <X> T_6_28.lc_trk_g1_0
 (27 4)  (315 452)  (315 452)  routing T_6_28.lc_trk_g1_0 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 452)  (317 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 452)  (320 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (326 452)  (326 452)  LC_2 Logic Functioning bit
 (39 4)  (327 452)  (327 452)  LC_2 Logic Functioning bit
 (42 4)  (330 452)  (330 452)  LC_2 Logic Functioning bit
 (43 4)  (331 452)  (331 452)  LC_2 Logic Functioning bit
 (48 4)  (336 452)  (336 452)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (338 452)  (338 452)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (293 453)  (293 453)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_v_b_3
 (17 5)  (305 453)  (305 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (315 453)  (315 453)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 453)  (316 453)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 453)  (317 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 453)  (319 453)  routing T_6_28.lc_trk_g0_3 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 453)  (324 453)  LC_2 Logic Functioning bit
 (37 5)  (325 453)  (325 453)  LC_2 Logic Functioning bit
 (40 5)  (328 453)  (328 453)  LC_2 Logic Functioning bit
 (41 5)  (329 453)  (329 453)  LC_2 Logic Functioning bit
 (4 6)  (292 454)  (292 454)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_v_t_38
 (6 6)  (294 454)  (294 454)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_v_t_38
 (8 6)  (296 454)  (296 454)  routing T_6_28.sp4_v_t_41 <X> T_6_28.sp4_h_l_41
 (9 6)  (297 454)  (297 454)  routing T_6_28.sp4_v_t_41 <X> T_6_28.sp4_h_l_41
 (12 6)  (300 454)  (300 454)  routing T_6_28.sp4_h_r_2 <X> T_6_28.sp4_h_l_40
 (14 6)  (302 454)  (302 454)  routing T_6_28.sp4_h_l_1 <X> T_6_28.lc_trk_g1_4
 (28 6)  (316 454)  (316 454)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 454)  (319 454)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 454)  (321 454)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 454)  (324 454)  LC_3 Logic Functioning bit
 (37 6)  (325 454)  (325 454)  LC_3 Logic Functioning bit
 (38 6)  (326 454)  (326 454)  LC_3 Logic Functioning bit
 (39 6)  (327 454)  (327 454)  LC_3 Logic Functioning bit
 (5 7)  (293 455)  (293 455)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_v_t_38
 (13 7)  (301 455)  (301 455)  routing T_6_28.sp4_h_r_2 <X> T_6_28.sp4_h_l_40
 (15 7)  (303 455)  (303 455)  routing T_6_28.sp4_h_l_1 <X> T_6_28.lc_trk_g1_4
 (16 7)  (304 455)  (304 455)  routing T_6_28.sp4_h_l_1 <X> T_6_28.lc_trk_g1_4
 (17 7)  (305 455)  (305 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (314 455)  (314 455)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 455)  (316 455)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 455)  (318 455)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (40 7)  (328 455)  (328 455)  LC_3 Logic Functioning bit
 (41 7)  (329 455)  (329 455)  LC_3 Logic Functioning bit
 (42 7)  (330 455)  (330 455)  LC_3 Logic Functioning bit
 (43 7)  (331 455)  (331 455)  LC_3 Logic Functioning bit
 (4 8)  (292 456)  (292 456)  routing T_6_28.sp4_h_l_43 <X> T_6_28.sp4_v_b_6
 (17 8)  (305 456)  (305 456)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (306 456)  (306 456)  routing T_6_28.bnl_op_1 <X> T_6_28.lc_trk_g2_1
 (21 8)  (309 456)  (309 456)  routing T_6_28.bnl_op_3 <X> T_6_28.lc_trk_g2_3
 (22 8)  (310 456)  (310 456)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (313 456)  (313 456)  routing T_6_28.bnl_op_2 <X> T_6_28.lc_trk_g2_2
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 456)  (318 456)  routing T_6_28.lc_trk_g0_7 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 456)  (319 456)  routing T_6_28.lc_trk_g1_4 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 456)  (322 456)  routing T_6_28.lc_trk_g1_4 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 456)  (326 456)  LC_4 Logic Functioning bit
 (39 8)  (327 456)  (327 456)  LC_4 Logic Functioning bit
 (42 8)  (330 456)  (330 456)  LC_4 Logic Functioning bit
 (43 8)  (331 456)  (331 456)  LC_4 Logic Functioning bit
 (50 8)  (338 456)  (338 456)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (292 457)  (292 457)  routing T_6_28.sp4_h_l_47 <X> T_6_28.sp4_h_r_6
 (5 9)  (293 457)  (293 457)  routing T_6_28.sp4_h_l_43 <X> T_6_28.sp4_v_b_6
 (6 9)  (294 457)  (294 457)  routing T_6_28.sp4_h_l_47 <X> T_6_28.sp4_h_r_6
 (9 9)  (297 457)  (297 457)  routing T_6_28.sp4_v_t_46 <X> T_6_28.sp4_v_b_7
 (10 9)  (298 457)  (298 457)  routing T_6_28.sp4_v_t_46 <X> T_6_28.sp4_v_b_7
 (18 9)  (306 457)  (306 457)  routing T_6_28.bnl_op_1 <X> T_6_28.lc_trk_g2_1
 (21 9)  (309 457)  (309 457)  routing T_6_28.bnl_op_3 <X> T_6_28.lc_trk_g2_3
 (22 9)  (310 457)  (310 457)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (313 457)  (313 457)  routing T_6_28.bnl_op_2 <X> T_6_28.lc_trk_g2_2
 (26 9)  (314 457)  (314 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 457)  (315 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 457)  (316 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 457)  (317 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 457)  (318 457)  routing T_6_28.lc_trk_g0_7 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 457)  (324 457)  LC_4 Logic Functioning bit
 (37 9)  (325 457)  (325 457)  LC_4 Logic Functioning bit
 (40 9)  (328 457)  (328 457)  LC_4 Logic Functioning bit
 (41 9)  (329 457)  (329 457)  LC_4 Logic Functioning bit
 (5 10)  (293 458)  (293 458)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_h_l_43
 (8 10)  (296 458)  (296 458)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_42
 (4 11)  (292 459)  (292 459)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_h_l_43
 (6 11)  (294 459)  (294 459)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_h_l_43
 (15 11)  (303 459)  (303 459)  routing T_6_28.tnr_op_4 <X> T_6_28.lc_trk_g2_4
 (17 11)  (305 459)  (305 459)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (6 12)  (294 460)  (294 460)  routing T_6_28.sp4_v_t_43 <X> T_6_28.sp4_v_b_9
 (12 12)  (300 460)  (300 460)  routing T_6_28.sp4_h_l_45 <X> T_6_28.sp4_h_r_11
 (16 12)  (304 460)  (304 460)  routing T_6_28.sp4_v_b_33 <X> T_6_28.lc_trk_g3_1
 (17 12)  (305 460)  (305 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (306 460)  (306 460)  routing T_6_28.sp4_v_b_33 <X> T_6_28.lc_trk_g3_1
 (22 12)  (310 460)  (310 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 460)  (311 460)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (24 12)  (312 460)  (312 460)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (25 12)  (313 460)  (313 460)  routing T_6_28.sp4_v_b_26 <X> T_6_28.lc_trk_g3_2
 (26 12)  (314 460)  (314 460)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 460)  (317 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 460)  (321 460)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 460)  (322 460)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 460)  (323 460)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.input_2_6
 (38 12)  (326 460)  (326 460)  LC_6 Logic Functioning bit
 (39 12)  (327 460)  (327 460)  LC_6 Logic Functioning bit
 (42 12)  (330 460)  (330 460)  LC_6 Logic Functioning bit
 (43 12)  (331 460)  (331 460)  LC_6 Logic Functioning bit
 (5 13)  (293 461)  (293 461)  routing T_6_28.sp4_v_t_43 <X> T_6_28.sp4_v_b_9
 (10 13)  (298 461)  (298 461)  routing T_6_28.sp4_h_r_5 <X> T_6_28.sp4_v_b_10
 (13 13)  (301 461)  (301 461)  routing T_6_28.sp4_h_l_45 <X> T_6_28.sp4_h_r_11
 (18 13)  (306 461)  (306 461)  routing T_6_28.sp4_v_b_33 <X> T_6_28.lc_trk_g3_1
 (21 13)  (309 461)  (309 461)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (22 13)  (310 461)  (310 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (311 461)  (311 461)  routing T_6_28.sp4_v_b_26 <X> T_6_28.lc_trk_g3_2
 (26 13)  (314 461)  (314 461)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 461)  (317 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 461)  (319 461)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 461)  (320 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 461)  (321 461)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.input_2_6
 (34 13)  (322 461)  (322 461)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.input_2_6
 (36 13)  (324 461)  (324 461)  LC_6 Logic Functioning bit
 (37 13)  (325 461)  (325 461)  LC_6 Logic Functioning bit
 (40 13)  (328 461)  (328 461)  LC_6 Logic Functioning bit
 (41 13)  (329 461)  (329 461)  LC_6 Logic Functioning bit
 (14 14)  (302 462)  (302 462)  routing T_6_28.rgt_op_4 <X> T_6_28.lc_trk_g3_4
 (15 14)  (303 462)  (303 462)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g3_5
 (16 14)  (304 462)  (304 462)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g3_5
 (17 14)  (305 462)  (305 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 462)  (306 462)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g3_5
 (15 15)  (303 463)  (303 463)  routing T_6_28.rgt_op_4 <X> T_6_28.lc_trk_g3_4
 (17 15)  (305 463)  (305 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (310 463)  (310 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 463)  (311 463)  routing T_6_28.sp4_h_r_30 <X> T_6_28.lc_trk_g3_6
 (24 15)  (312 463)  (312 463)  routing T_6_28.sp4_h_r_30 <X> T_6_28.lc_trk_g3_6
 (25 15)  (313 463)  (313 463)  routing T_6_28.sp4_h_r_30 <X> T_6_28.lc_trk_g3_6


LogicTile_7_28

 (5 0)  (347 448)  (347 448)  routing T_7_28.sp4_v_t_37 <X> T_7_28.sp4_h_r_0
 (14 0)  (356 448)  (356 448)  routing T_7_28.sp4_h_r_8 <X> T_7_28.lc_trk_g0_0
 (15 0)  (357 448)  (357 448)  routing T_7_28.sp4_v_b_17 <X> T_7_28.lc_trk_g0_1
 (16 0)  (358 448)  (358 448)  routing T_7_28.sp4_v_b_17 <X> T_7_28.lc_trk_g0_1
 (17 0)  (359 448)  (359 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (364 448)  (364 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 448)  (365 448)  routing T_7_28.sp12_h_r_11 <X> T_7_28.lc_trk_g0_3
 (26 0)  (368 448)  (368 448)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 448)  (369 448)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 448)  (370 448)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 448)  (371 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 448)  (373 448)  routing T_7_28.lc_trk_g0_5 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 448)  (374 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 448)  (377 448)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.input_2_0
 (36 0)  (378 448)  (378 448)  LC_0 Logic Functioning bit
 (41 0)  (383 448)  (383 448)  LC_0 Logic Functioning bit
 (43 0)  (385 448)  (385 448)  LC_0 Logic Functioning bit
 (12 1)  (354 449)  (354 449)  routing T_7_28.sp4_h_r_2 <X> T_7_28.sp4_v_b_2
 (15 1)  (357 449)  (357 449)  routing T_7_28.sp4_h_r_8 <X> T_7_28.lc_trk_g0_0
 (16 1)  (358 449)  (358 449)  routing T_7_28.sp4_h_r_8 <X> T_7_28.lc_trk_g0_0
 (17 1)  (359 449)  (359 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (27 1)  (369 449)  (369 449)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 449)  (371 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 449)  (372 449)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 449)  (374 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 449)  (377 449)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.input_2_0
 (36 1)  (378 449)  (378 449)  LC_0 Logic Functioning bit
 (37 1)  (379 449)  (379 449)  LC_0 Logic Functioning bit
 (38 1)  (380 449)  (380 449)  LC_0 Logic Functioning bit
 (40 1)  (382 449)  (382 449)  LC_0 Logic Functioning bit
 (42 1)  (384 449)  (384 449)  LC_0 Logic Functioning bit
 (0 2)  (342 450)  (342 450)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (353 450)  (353 450)  routing T_7_28.sp4_v_b_11 <X> T_7_28.sp4_v_t_39
 (15 2)  (357 450)  (357 450)  routing T_7_28.sp4_v_b_21 <X> T_7_28.lc_trk_g0_5
 (16 2)  (358 450)  (358 450)  routing T_7_28.sp4_v_b_21 <X> T_7_28.lc_trk_g0_5
 (17 2)  (359 450)  (359 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (367 450)  (367 450)  routing T_7_28.sp4_h_r_14 <X> T_7_28.lc_trk_g0_6
 (29 2)  (371 450)  (371 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 450)  (373 450)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 450)  (374 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 450)  (375 450)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 450)  (376 450)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 450)  (378 450)  LC_1 Logic Functioning bit
 (39 2)  (381 450)  (381 450)  LC_1 Logic Functioning bit
 (43 2)  (385 450)  (385 450)  LC_1 Logic Functioning bit
 (47 2)  (389 450)  (389 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (392 450)  (392 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (8 3)  (350 451)  (350 451)  routing T_7_28.sp4_h_r_1 <X> T_7_28.sp4_v_t_36
 (9 3)  (351 451)  (351 451)  routing T_7_28.sp4_h_r_1 <X> T_7_28.sp4_v_t_36
 (12 3)  (354 451)  (354 451)  routing T_7_28.sp4_v_b_11 <X> T_7_28.sp4_v_t_39
 (22 3)  (364 451)  (364 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 451)  (365 451)  routing T_7_28.sp4_h_r_14 <X> T_7_28.lc_trk_g0_6
 (24 3)  (366 451)  (366 451)  routing T_7_28.sp4_h_r_14 <X> T_7_28.lc_trk_g0_6
 (29 3)  (371 451)  (371 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 451)  (373 451)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 451)  (378 451)  LC_1 Logic Functioning bit
 (37 3)  (379 451)  (379 451)  LC_1 Logic Functioning bit
 (38 3)  (380 451)  (380 451)  LC_1 Logic Functioning bit
 (42 3)  (384 451)  (384 451)  LC_1 Logic Functioning bit
 (43 3)  (385 451)  (385 451)  LC_1 Logic Functioning bit
 (9 4)  (351 452)  (351 452)  routing T_7_28.sp4_v_t_41 <X> T_7_28.sp4_h_r_4
 (13 4)  (355 452)  (355 452)  routing T_7_28.sp4_v_t_40 <X> T_7_28.sp4_v_b_5
 (21 4)  (363 452)  (363 452)  routing T_7_28.wire_logic_cluster/lc_3/out <X> T_7_28.lc_trk_g1_3
 (22 4)  (364 452)  (364 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (369 452)  (369 452)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 452)  (370 452)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 452)  (371 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 452)  (372 452)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 452)  (374 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 452)  (375 452)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 452)  (376 452)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 452)  (377 452)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.input_2_2
 (36 4)  (378 452)  (378 452)  LC_2 Logic Functioning bit
 (37 4)  (379 452)  (379 452)  LC_2 Logic Functioning bit
 (38 4)  (380 452)  (380 452)  LC_2 Logic Functioning bit
 (42 4)  (384 452)  (384 452)  LC_2 Logic Functioning bit
 (45 4)  (387 452)  (387 452)  LC_2 Logic Functioning bit
 (5 5)  (347 453)  (347 453)  routing T_7_28.sp4_h_r_3 <X> T_7_28.sp4_v_b_3
 (27 5)  (369 453)  (369 453)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 453)  (370 453)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 453)  (371 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 453)  (372 453)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 453)  (373 453)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 453)  (374 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (375 453)  (375 453)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.input_2_2
 (36 5)  (378 453)  (378 453)  LC_2 Logic Functioning bit
 (37 5)  (379 453)  (379 453)  LC_2 Logic Functioning bit
 (38 5)  (380 453)  (380 453)  LC_2 Logic Functioning bit
 (39 5)  (381 453)  (381 453)  LC_2 Logic Functioning bit
 (47 5)  (389 453)  (389 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (359 454)  (359 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (364 454)  (364 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (365 454)  (365 454)  routing T_7_28.sp4_h_r_7 <X> T_7_28.lc_trk_g1_7
 (24 6)  (366 454)  (366 454)  routing T_7_28.sp4_h_r_7 <X> T_7_28.lc_trk_g1_7
 (26 6)  (368 454)  (368 454)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 454)  (369 454)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 454)  (370 454)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 454)  (371 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 454)  (374 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 454)  (376 454)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 454)  (377 454)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.input_2_3
 (36 6)  (378 454)  (378 454)  LC_3 Logic Functioning bit
 (37 6)  (379 454)  (379 454)  LC_3 Logic Functioning bit
 (38 6)  (380 454)  (380 454)  LC_3 Logic Functioning bit
 (42 6)  (384 454)  (384 454)  LC_3 Logic Functioning bit
 (45 6)  (387 454)  (387 454)  LC_3 Logic Functioning bit
 (47 6)  (389 454)  (389 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (390 454)  (390 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (363 455)  (363 455)  routing T_7_28.sp4_h_r_7 <X> T_7_28.lc_trk_g1_7
 (22 7)  (364 455)  (364 455)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 455)  (366 455)  routing T_7_28.top_op_6 <X> T_7_28.lc_trk_g1_6
 (25 7)  (367 455)  (367 455)  routing T_7_28.top_op_6 <X> T_7_28.lc_trk_g1_6
 (26 7)  (368 455)  (368 455)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 455)  (369 455)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 455)  (370 455)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 455)  (371 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 455)  (373 455)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 455)  (374 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (375 455)  (375 455)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.input_2_3
 (36 7)  (378 455)  (378 455)  LC_3 Logic Functioning bit
 (37 7)  (379 455)  (379 455)  LC_3 Logic Functioning bit
 (38 7)  (380 455)  (380 455)  LC_3 Logic Functioning bit
 (39 7)  (381 455)  (381 455)  LC_3 Logic Functioning bit
 (26 8)  (368 456)  (368 456)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 456)  (371 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 456)  (373 456)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 456)  (374 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 456)  (376 456)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 456)  (377 456)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.input_2_4
 (38 8)  (380 456)  (380 456)  LC_4 Logic Functioning bit
 (39 8)  (381 456)  (381 456)  LC_4 Logic Functioning bit
 (42 8)  (384 456)  (384 456)  LC_4 Logic Functioning bit
 (43 8)  (385 456)  (385 456)  LC_4 Logic Functioning bit
 (9 9)  (351 457)  (351 457)  routing T_7_28.sp4_v_t_42 <X> T_7_28.sp4_v_b_7
 (22 9)  (364 457)  (364 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 457)  (365 457)  routing T_7_28.sp4_v_b_42 <X> T_7_28.lc_trk_g2_2
 (24 9)  (366 457)  (366 457)  routing T_7_28.sp4_v_b_42 <X> T_7_28.lc_trk_g2_2
 (26 9)  (368 457)  (368 457)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 457)  (370 457)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 457)  (371 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 457)  (372 457)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 457)  (373 457)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 457)  (374 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (375 457)  (375 457)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.input_2_4
 (34 9)  (376 457)  (376 457)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.input_2_4
 (36 9)  (378 457)  (378 457)  LC_4 Logic Functioning bit
 (37 9)  (379 457)  (379 457)  LC_4 Logic Functioning bit
 (40 9)  (382 457)  (382 457)  LC_4 Logic Functioning bit
 (41 9)  (383 457)  (383 457)  LC_4 Logic Functioning bit
 (8 10)  (350 458)  (350 458)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_h_l_42
 (10 10)  (352 458)  (352 458)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_h_l_42
 (12 10)  (354 458)  (354 458)  routing T_7_28.sp4_h_r_5 <X> T_7_28.sp4_h_l_45
 (14 10)  (356 458)  (356 458)  routing T_7_28.sp12_v_t_3 <X> T_7_28.lc_trk_g2_4
 (15 10)  (357 458)  (357 458)  routing T_7_28.sp4_h_l_16 <X> T_7_28.lc_trk_g2_5
 (16 10)  (358 458)  (358 458)  routing T_7_28.sp4_h_l_16 <X> T_7_28.lc_trk_g2_5
 (17 10)  (359 458)  (359 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (363 458)  (363 458)  routing T_7_28.sp4_h_l_34 <X> T_7_28.lc_trk_g2_7
 (22 10)  (364 458)  (364 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 458)  (365 458)  routing T_7_28.sp4_h_l_34 <X> T_7_28.lc_trk_g2_7
 (24 10)  (366 458)  (366 458)  routing T_7_28.sp4_h_l_34 <X> T_7_28.lc_trk_g2_7
 (26 10)  (368 458)  (368 458)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 458)  (369 458)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 458)  (371 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 458)  (372 458)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 458)  (374 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 458)  (375 458)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 458)  (380 458)  LC_5 Logic Functioning bit
 (39 10)  (381 458)  (381 458)  LC_5 Logic Functioning bit
 (42 10)  (384 458)  (384 458)  LC_5 Logic Functioning bit
 (43 10)  (385 458)  (385 458)  LC_5 Logic Functioning bit
 (46 10)  (388 458)  (388 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (392 458)  (392 458)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (355 459)  (355 459)  routing T_7_28.sp4_h_r_5 <X> T_7_28.sp4_h_l_45
 (14 11)  (356 459)  (356 459)  routing T_7_28.sp12_v_t_3 <X> T_7_28.lc_trk_g2_4
 (15 11)  (357 459)  (357 459)  routing T_7_28.sp12_v_t_3 <X> T_7_28.lc_trk_g2_4
 (17 11)  (359 459)  (359 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (360 459)  (360 459)  routing T_7_28.sp4_h_l_16 <X> T_7_28.lc_trk_g2_5
 (21 11)  (363 459)  (363 459)  routing T_7_28.sp4_h_l_34 <X> T_7_28.lc_trk_g2_7
 (22 11)  (364 459)  (364 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 459)  (365 459)  routing T_7_28.sp4_h_r_30 <X> T_7_28.lc_trk_g2_6
 (24 11)  (366 459)  (366 459)  routing T_7_28.sp4_h_r_30 <X> T_7_28.lc_trk_g2_6
 (25 11)  (367 459)  (367 459)  routing T_7_28.sp4_h_r_30 <X> T_7_28.lc_trk_g2_6
 (26 11)  (368 459)  (368 459)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 459)  (370 459)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 459)  (371 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 459)  (372 459)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 459)  (373 459)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 459)  (378 459)  LC_5 Logic Functioning bit
 (37 11)  (379 459)  (379 459)  LC_5 Logic Functioning bit
 (40 11)  (382 459)  (382 459)  LC_5 Logic Functioning bit
 (41 11)  (383 459)  (383 459)  LC_5 Logic Functioning bit
 (8 12)  (350 460)  (350 460)  routing T_7_28.sp4_h_l_47 <X> T_7_28.sp4_h_r_10
 (17 12)  (359 460)  (359 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (367 460)  (367 460)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g3_2
 (6 13)  (348 461)  (348 461)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_h_r_9
 (8 13)  (350 461)  (350 461)  routing T_7_28.sp4_h_l_47 <X> T_7_28.sp4_v_b_10
 (9 13)  (351 461)  (351 461)  routing T_7_28.sp4_h_l_47 <X> T_7_28.sp4_v_b_10
 (18 13)  (360 461)  (360 461)  routing T_7_28.sp4_r_v_b_41 <X> T_7_28.lc_trk_g3_1
 (22 13)  (364 461)  (364 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (4 14)  (346 462)  (346 462)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_v_t_44
 (6 14)  (348 462)  (348 462)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_v_t_44
 (17 14)  (359 462)  (359 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (364 462)  (364 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (367 462)  (367 462)  routing T_7_28.sp4_h_r_46 <X> T_7_28.lc_trk_g3_6
 (22 15)  (364 463)  (364 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (365 463)  (365 463)  routing T_7_28.sp4_h_r_46 <X> T_7_28.lc_trk_g3_6
 (24 15)  (366 463)  (366 463)  routing T_7_28.sp4_h_r_46 <X> T_7_28.lc_trk_g3_6
 (25 15)  (367 463)  (367 463)  routing T_7_28.sp4_h_r_46 <X> T_7_28.lc_trk_g3_6


RAM_Tile_8_28

 (5 0)  (401 448)  (401 448)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_h_r_0
 (4 1)  (400 449)  (400 449)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_h_r_0
 (6 1)  (402 449)  (402 449)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_h_r_0
 (10 1)  (406 449)  (406 449)  routing T_8_28.sp4_h_r_8 <X> T_8_28.sp4_v_b_1
 (4 2)  (400 450)  (400 450)  routing T_8_28.sp4_h_r_0 <X> T_8_28.sp4_v_t_37
 (5 3)  (401 451)  (401 451)  routing T_8_28.sp4_h_r_0 <X> T_8_28.sp4_v_t_37
 (4 4)  (400 452)  (400 452)  routing T_8_28.sp4_h_l_38 <X> T_8_28.sp4_v_b_3
 (10 4)  (406 452)  (406 452)  routing T_8_28.sp4_v_t_46 <X> T_8_28.sp4_h_r_4
 (12 4)  (408 452)  (408 452)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_h_r_5
 (5 5)  (401 453)  (401 453)  routing T_8_28.sp4_h_l_38 <X> T_8_28.sp4_v_b_3
 (11 5)  (407 453)  (407 453)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_h_r_5
 (11 7)  (407 455)  (407 455)  routing T_8_28.sp4_h_r_9 <X> T_8_28.sp4_h_l_40
 (13 7)  (409 455)  (409 455)  routing T_8_28.sp4_h_r_9 <X> T_8_28.sp4_h_l_40
 (9 8)  (405 456)  (405 456)  routing T_8_28.sp4_h_l_41 <X> T_8_28.sp4_h_r_7
 (10 8)  (406 456)  (406 456)  routing T_8_28.sp4_h_l_41 <X> T_8_28.sp4_h_r_7
 (11 8)  (407 456)  (407 456)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_v_b_8
 (11 12)  (407 460)  (407 460)  routing T_8_28.sp4_v_t_38 <X> T_8_28.sp4_v_b_11
 (13 12)  (409 460)  (409 460)  routing T_8_28.sp4_v_t_38 <X> T_8_28.sp4_v_b_11
 (9 13)  (405 461)  (405 461)  routing T_8_28.sp4_v_t_39 <X> T_8_28.sp4_v_b_10
 (10 13)  (406 461)  (406 461)  routing T_8_28.sp4_v_t_39 <X> T_8_28.sp4_v_b_10
 (6 14)  (402 462)  (402 462)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_v_t_44
 (5 15)  (401 463)  (401 463)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_v_t_44
 (13 15)  (409 463)  (409 463)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_h_l_46


LogicTile_9_28

 (11 0)  (449 448)  (449 448)  routing T_9_28.sp4_h_l_45 <X> T_9_28.sp4_v_b_2
 (13 0)  (451 448)  (451 448)  routing T_9_28.sp4_h_l_45 <X> T_9_28.sp4_v_b_2
 (14 0)  (452 448)  (452 448)  routing T_9_28.sp4_h_r_8 <X> T_9_28.lc_trk_g0_0
 (21 0)  (459 448)  (459 448)  routing T_9_28.sp4_h_r_11 <X> T_9_28.lc_trk_g0_3
 (22 0)  (460 448)  (460 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (461 448)  (461 448)  routing T_9_28.sp4_h_r_11 <X> T_9_28.lc_trk_g0_3
 (24 0)  (462 448)  (462 448)  routing T_9_28.sp4_h_r_11 <X> T_9_28.lc_trk_g0_3
 (25 0)  (463 448)  (463 448)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g0_2
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 448)  (469 448)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 448)  (471 448)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 448)  (472 448)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 448)  (473 448)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.input_2_0
 (38 0)  (476 448)  (476 448)  LC_0 Logic Functioning bit
 (39 0)  (477 448)  (477 448)  LC_0 Logic Functioning bit
 (42 0)  (480 448)  (480 448)  LC_0 Logic Functioning bit
 (43 0)  (481 448)  (481 448)  LC_0 Logic Functioning bit
 (4 1)  (442 449)  (442 449)  routing T_9_28.sp4_v_t_42 <X> T_9_28.sp4_h_r_0
 (12 1)  (450 449)  (450 449)  routing T_9_28.sp4_h_l_45 <X> T_9_28.sp4_v_b_2
 (15 1)  (453 449)  (453 449)  routing T_9_28.sp4_h_r_8 <X> T_9_28.lc_trk_g0_0
 (16 1)  (454 449)  (454 449)  routing T_9_28.sp4_h_r_8 <X> T_9_28.lc_trk_g0_0
 (17 1)  (455 449)  (455 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (460 449)  (460 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 449)  (464 449)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 449)  (466 449)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 449)  (467 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 449)  (468 449)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 449)  (469 449)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 449)  (470 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (471 449)  (471 449)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.input_2_0
 (34 1)  (472 449)  (472 449)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.input_2_0
 (36 1)  (474 449)  (474 449)  LC_0 Logic Functioning bit
 (37 1)  (475 449)  (475 449)  LC_0 Logic Functioning bit
 (40 1)  (478 449)  (478 449)  LC_0 Logic Functioning bit
 (41 1)  (479 449)  (479 449)  LC_0 Logic Functioning bit
 (51 1)  (489 449)  (489 449)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (447 450)  (447 450)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_h_l_36
 (14 2)  (452 450)  (452 450)  routing T_9_28.bnr_op_4 <X> T_9_28.lc_trk_g0_4
 (15 2)  (453 450)  (453 450)  routing T_9_28.sp4_h_r_13 <X> T_9_28.lc_trk_g0_5
 (16 2)  (454 450)  (454 450)  routing T_9_28.sp4_h_r_13 <X> T_9_28.lc_trk_g0_5
 (17 2)  (455 450)  (455 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 450)  (456 450)  routing T_9_28.sp4_h_r_13 <X> T_9_28.lc_trk_g0_5
 (21 2)  (459 450)  (459 450)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g0_7
 (22 2)  (460 450)  (460 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 450)  (461 450)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g0_7
 (24 2)  (462 450)  (462 450)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g0_7
 (27 2)  (465 450)  (465 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 450)  (466 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 450)  (472 450)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 450)  (474 450)  LC_1 Logic Functioning bit
 (37 2)  (475 450)  (475 450)  LC_1 Logic Functioning bit
 (38 2)  (476 450)  (476 450)  LC_1 Logic Functioning bit
 (39 2)  (477 450)  (477 450)  LC_1 Logic Functioning bit
 (41 2)  (479 450)  (479 450)  LC_1 Logic Functioning bit
 (42 2)  (480 450)  (480 450)  LC_1 Logic Functioning bit
 (43 2)  (481 450)  (481 450)  LC_1 Logic Functioning bit
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (14 3)  (452 451)  (452 451)  routing T_9_28.bnr_op_4 <X> T_9_28.lc_trk_g0_4
 (17 3)  (455 451)  (455 451)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (459 451)  (459 451)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g0_7
 (26 3)  (464 451)  (464 451)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 451)  (466 451)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 451)  (467 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 451)  (469 451)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 451)  (470 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (471 451)  (471 451)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.input_2_1
 (34 3)  (472 451)  (472 451)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.input_2_1
 (35 3)  (473 451)  (473 451)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.input_2_1
 (36 3)  (474 451)  (474 451)  LC_1 Logic Functioning bit
 (37 3)  (475 451)  (475 451)  LC_1 Logic Functioning bit
 (38 3)  (476 451)  (476 451)  LC_1 Logic Functioning bit
 (39 3)  (477 451)  (477 451)  LC_1 Logic Functioning bit
 (40 3)  (478 451)  (478 451)  LC_1 Logic Functioning bit
 (41 3)  (479 451)  (479 451)  LC_1 Logic Functioning bit
 (42 3)  (480 451)  (480 451)  LC_1 Logic Functioning bit
 (43 3)  (481 451)  (481 451)  LC_1 Logic Functioning bit
 (53 3)  (491 451)  (491 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (459 452)  (459 452)  routing T_9_28.wire_logic_cluster/lc_3/out <X> T_9_28.lc_trk_g1_3
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 452)  (468 452)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 452)  (469 452)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 452)  (471 452)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (45 4)  (483 452)  (483 452)  LC_2 Logic Functioning bit
 (14 5)  (452 453)  (452 453)  routing T_9_28.sp4_r_v_b_24 <X> T_9_28.lc_trk_g1_0
 (17 5)  (455 453)  (455 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (464 453)  (464 453)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 453)  (474 453)  LC_2 Logic Functioning bit
 (37 5)  (475 453)  (475 453)  LC_2 Logic Functioning bit
 (38 5)  (476 453)  (476 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (40 5)  (478 453)  (478 453)  LC_2 Logic Functioning bit
 (42 5)  (480 453)  (480 453)  LC_2 Logic Functioning bit
 (46 5)  (484 453)  (484 453)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (5 6)  (443 454)  (443 454)  routing T_9_28.sp4_v_t_38 <X> T_9_28.sp4_h_l_38
 (12 6)  (450 454)  (450 454)  routing T_9_28.sp4_h_r_2 <X> T_9_28.sp4_h_l_40
 (14 6)  (452 454)  (452 454)  routing T_9_28.sp4_v_b_4 <X> T_9_28.lc_trk_g1_4
 (17 6)  (455 454)  (455 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 454)  (456 454)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g1_5
 (21 6)  (459 454)  (459 454)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g1_7
 (22 6)  (460 454)  (460 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 454)  (461 454)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g1_7
 (24 6)  (462 454)  (462 454)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g1_7
 (25 6)  (463 454)  (463 454)  routing T_9_28.wire_logic_cluster/lc_6/out <X> T_9_28.lc_trk_g1_6
 (26 6)  (464 454)  (464 454)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 454)  (466 454)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 454)  (472 454)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 454)  (474 454)  LC_3 Logic Functioning bit
 (37 6)  (475 454)  (475 454)  LC_3 Logic Functioning bit
 (38 6)  (476 454)  (476 454)  LC_3 Logic Functioning bit
 (39 6)  (477 454)  (477 454)  LC_3 Logic Functioning bit
 (41 6)  (479 454)  (479 454)  LC_3 Logic Functioning bit
 (43 6)  (481 454)  (481 454)  LC_3 Logic Functioning bit
 (45 6)  (483 454)  (483 454)  LC_3 Logic Functioning bit
 (6 7)  (444 455)  (444 455)  routing T_9_28.sp4_v_t_38 <X> T_9_28.sp4_h_l_38
 (13 7)  (451 455)  (451 455)  routing T_9_28.sp4_h_r_2 <X> T_9_28.sp4_h_l_40
 (16 7)  (454 455)  (454 455)  routing T_9_28.sp4_v_b_4 <X> T_9_28.lc_trk_g1_4
 (17 7)  (455 455)  (455 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (459 455)  (459 455)  routing T_9_28.sp4_h_l_10 <X> T_9_28.lc_trk_g1_7
 (22 7)  (460 455)  (460 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 455)  (464 455)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 455)  (467 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 455)  (469 455)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 455)  (474 455)  LC_3 Logic Functioning bit
 (38 7)  (476 455)  (476 455)  LC_3 Logic Functioning bit
 (48 7)  (486 455)  (486 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (453 456)  (453 456)  routing T_9_28.sp4_v_t_28 <X> T_9_28.lc_trk_g2_1
 (16 8)  (454 456)  (454 456)  routing T_9_28.sp4_v_t_28 <X> T_9_28.lc_trk_g2_1
 (17 8)  (455 456)  (455 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (460 456)  (460 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (463 456)  (463 456)  routing T_9_28.sp4_h_r_34 <X> T_9_28.lc_trk_g2_2
 (26 8)  (464 456)  (464 456)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 456)  (465 456)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 456)  (471 456)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 456)  (472 456)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 456)  (473 456)  routing T_9_28.lc_trk_g0_4 <X> T_9_28.input_2_4
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (39 8)  (477 456)  (477 456)  LC_4 Logic Functioning bit
 (42 8)  (480 456)  (480 456)  LC_4 Logic Functioning bit
 (43 8)  (481 456)  (481 456)  LC_4 Logic Functioning bit
 (15 9)  (453 457)  (453 457)  routing T_9_28.sp4_v_t_29 <X> T_9_28.lc_trk_g2_0
 (16 9)  (454 457)  (454 457)  routing T_9_28.sp4_v_t_29 <X> T_9_28.lc_trk_g2_0
 (17 9)  (455 457)  (455 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 457)  (460 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 457)  (461 457)  routing T_9_28.sp4_h_r_34 <X> T_9_28.lc_trk_g2_2
 (24 9)  (462 457)  (462 457)  routing T_9_28.sp4_h_r_34 <X> T_9_28.lc_trk_g2_2
 (26 9)  (464 457)  (464 457)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 457)  (470 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 457)  (474 457)  LC_4 Logic Functioning bit
 (37 9)  (475 457)  (475 457)  LC_4 Logic Functioning bit
 (40 9)  (478 457)  (478 457)  LC_4 Logic Functioning bit
 (41 9)  (479 457)  (479 457)  LC_4 Logic Functioning bit
 (47 9)  (485 457)  (485 457)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (453 458)  (453 458)  routing T_9_28.sp4_h_l_24 <X> T_9_28.lc_trk_g2_5
 (16 10)  (454 458)  (454 458)  routing T_9_28.sp4_h_l_24 <X> T_9_28.lc_trk_g2_5
 (17 10)  (455 458)  (455 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 458)  (456 458)  routing T_9_28.sp4_h_l_24 <X> T_9_28.lc_trk_g2_5
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 458)  (469 458)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 458)  (472 458)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 458)  (473 458)  routing T_9_28.lc_trk_g0_5 <X> T_9_28.input_2_5
 (36 10)  (474 458)  (474 458)  LC_5 Logic Functioning bit
 (37 10)  (475 458)  (475 458)  LC_5 Logic Functioning bit
 (38 10)  (476 458)  (476 458)  LC_5 Logic Functioning bit
 (45 10)  (483 458)  (483 458)  LC_5 Logic Functioning bit
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (462 459)  (462 459)  routing T_9_28.tnr_op_6 <X> T_9_28.lc_trk_g2_6
 (28 11)  (466 459)  (466 459)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 459)  (470 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 459)  (474 459)  LC_5 Logic Functioning bit
 (37 11)  (475 459)  (475 459)  LC_5 Logic Functioning bit
 (38 11)  (476 459)  (476 459)  LC_5 Logic Functioning bit
 (39 11)  (477 459)  (477 459)  LC_5 Logic Functioning bit
 (41 11)  (479 459)  (479 459)  LC_5 Logic Functioning bit
 (47 11)  (485 459)  (485 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (486 459)  (486 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (447 460)  (447 460)  routing T_9_28.sp4_v_t_47 <X> T_9_28.sp4_h_r_10
 (15 12)  (453 460)  (453 460)  routing T_9_28.sp4_h_r_33 <X> T_9_28.lc_trk_g3_1
 (16 12)  (454 460)  (454 460)  routing T_9_28.sp4_h_r_33 <X> T_9_28.lc_trk_g3_1
 (17 12)  (455 460)  (455 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 460)  (456 460)  routing T_9_28.sp4_h_r_33 <X> T_9_28.lc_trk_g3_1
 (25 12)  (463 460)  (463 460)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g3_2
 (26 12)  (464 460)  (464 460)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 460)  (465 460)  routing T_9_28.lc_trk_g1_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 460)  (467 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 460)  (468 460)  routing T_9_28.lc_trk_g1_4 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 460)  (469 460)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 460)  (472 460)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 460)  (474 460)  LC_6 Logic Functioning bit
 (37 12)  (475 460)  (475 460)  LC_6 Logic Functioning bit
 (38 12)  (476 460)  (476 460)  LC_6 Logic Functioning bit
 (39 12)  (477 460)  (477 460)  LC_6 Logic Functioning bit
 (41 12)  (479 460)  (479 460)  LC_6 Logic Functioning bit
 (43 12)  (481 460)  (481 460)  LC_6 Logic Functioning bit
 (45 12)  (483 460)  (483 460)  LC_6 Logic Functioning bit
 (51 12)  (489 460)  (489 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (443 461)  (443 461)  routing T_9_28.sp4_h_r_9 <X> T_9_28.sp4_v_b_9
 (14 13)  (452 461)  (452 461)  routing T_9_28.sp4_h_r_24 <X> T_9_28.lc_trk_g3_0
 (15 13)  (453 461)  (453 461)  routing T_9_28.sp4_h_r_24 <X> T_9_28.lc_trk_g3_0
 (16 13)  (454 461)  (454 461)  routing T_9_28.sp4_h_r_24 <X> T_9_28.lc_trk_g3_0
 (17 13)  (455 461)  (455 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (460 461)  (460 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 461)  (464 461)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 461)  (465 461)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 461)  (467 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 461)  (469 461)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 461)  (474 461)  LC_6 Logic Functioning bit
 (38 13)  (476 461)  (476 461)  LC_6 Logic Functioning bit
 (48 13)  (486 461)  (486 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (443 462)  (443 462)  routing T_9_28.sp4_v_t_44 <X> T_9_28.sp4_h_l_44
 (9 14)  (447 462)  (447 462)  routing T_9_28.sp4_h_r_7 <X> T_9_28.sp4_h_l_47
 (10 14)  (448 462)  (448 462)  routing T_9_28.sp4_h_r_7 <X> T_9_28.sp4_h_l_47
 (13 14)  (451 462)  (451 462)  routing T_9_28.sp4_v_b_11 <X> T_9_28.sp4_v_t_46
 (15 14)  (453 462)  (453 462)  routing T_9_28.rgt_op_5 <X> T_9_28.lc_trk_g3_5
 (17 14)  (455 462)  (455 462)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 462)  (456 462)  routing T_9_28.rgt_op_5 <X> T_9_28.lc_trk_g3_5
 (6 15)  (444 463)  (444 463)  routing T_9_28.sp4_v_t_44 <X> T_9_28.sp4_h_l_44
 (8 15)  (446 463)  (446 463)  routing T_9_28.sp4_h_r_4 <X> T_9_28.sp4_v_t_47
 (9 15)  (447 463)  (447 463)  routing T_9_28.sp4_h_r_4 <X> T_9_28.sp4_v_t_47
 (10 15)  (448 463)  (448 463)  routing T_9_28.sp4_h_r_4 <X> T_9_28.sp4_v_t_47
 (11 15)  (449 463)  (449 463)  routing T_9_28.sp4_h_r_3 <X> T_9_28.sp4_h_l_46
 (13 15)  (451 463)  (451 463)  routing T_9_28.sp4_h_r_3 <X> T_9_28.sp4_h_l_46
 (22 15)  (460 463)  (460 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_10_28

 (14 0)  (506 448)  (506 448)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g0_0
 (15 0)  (507 448)  (507 448)  routing T_10_28.sp4_h_r_1 <X> T_10_28.lc_trk_g0_1
 (16 0)  (508 448)  (508 448)  routing T_10_28.sp4_h_r_1 <X> T_10_28.lc_trk_g0_1
 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (517 448)  (517 448)  routing T_10_28.wire_logic_cluster/lc_2/out <X> T_10_28.lc_trk_g0_2
 (26 0)  (518 448)  (518 448)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 448)  (519 448)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 448)  (520 448)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 448)  (525 448)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 448)  (526 448)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (41 0)  (533 448)  (533 448)  LC_0 Logic Functioning bit
 (14 1)  (506 449)  (506 449)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g0_0
 (16 1)  (508 449)  (508 449)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g0_0
 (17 1)  (509 449)  (509 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (510 449)  (510 449)  routing T_10_28.sp4_h_r_1 <X> T_10_28.lc_trk_g0_1
 (22 1)  (514 449)  (514 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (519 449)  (519 449)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 449)  (520 449)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 449)  (521 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 449)  (522 449)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 449)  (524 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (37 1)  (529 449)  (529 449)  LC_0 Logic Functioning bit
 (39 1)  (531 449)  (531 449)  LC_0 Logic Functioning bit
 (40 1)  (532 449)  (532 449)  LC_0 Logic Functioning bit
 (43 1)  (535 449)  (535 449)  LC_0 Logic Functioning bit
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 450)  (506 450)  routing T_10_28.wire_logic_cluster/lc_4/out <X> T_10_28.lc_trk_g0_4
 (25 2)  (517 450)  (517 450)  routing T_10_28.sp4_v_t_3 <X> T_10_28.lc_trk_g0_6
 (27 2)  (519 450)  (519 450)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 450)  (523 450)  routing T_10_28.lc_trk_g0_6 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 450)  (528 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (43 2)  (535 450)  (535 450)  LC_1 Logic Functioning bit
 (47 2)  (539 450)  (539 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (542 450)  (542 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (3 3)  (495 451)  (495 451)  routing T_10_28.sp12_v_b_0 <X> T_10_28.sp12_h_l_23
 (4 3)  (496 451)  (496 451)  routing T_10_28.sp4_h_r_4 <X> T_10_28.sp4_h_l_37
 (6 3)  (498 451)  (498 451)  routing T_10_28.sp4_h_r_4 <X> T_10_28.sp4_h_l_37
 (11 3)  (503 451)  (503 451)  routing T_10_28.sp4_h_r_2 <X> T_10_28.sp4_h_l_39
 (17 3)  (509 451)  (509 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 451)  (514 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 451)  (515 451)  routing T_10_28.sp4_v_t_3 <X> T_10_28.lc_trk_g0_6
 (25 3)  (517 451)  (517 451)  routing T_10_28.sp4_v_t_3 <X> T_10_28.lc_trk_g0_6
 (27 3)  (519 451)  (519 451)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 451)  (522 451)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 451)  (523 451)  routing T_10_28.lc_trk_g0_6 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 451)  (528 451)  LC_1 Logic Functioning bit
 (37 3)  (529 451)  (529 451)  LC_1 Logic Functioning bit
 (38 3)  (530 451)  (530 451)  LC_1 Logic Functioning bit
 (42 3)  (534 451)  (534 451)  LC_1 Logic Functioning bit
 (43 3)  (535 451)  (535 451)  LC_1 Logic Functioning bit
 (6 4)  (498 452)  (498 452)  routing T_10_28.sp4_v_t_37 <X> T_10_28.sp4_v_b_3
 (11 4)  (503 452)  (503 452)  routing T_10_28.sp4_h_l_46 <X> T_10_28.sp4_v_b_5
 (13 4)  (505 452)  (505 452)  routing T_10_28.sp4_h_l_46 <X> T_10_28.sp4_v_b_5
 (14 4)  (506 452)  (506 452)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g1_0
 (21 4)  (513 452)  (513 452)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 452)  (515 452)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (24 4)  (516 452)  (516 452)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (26 4)  (518 452)  (518 452)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 452)  (519 452)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 452)  (520 452)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 452)  (522 452)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 452)  (525 452)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (37 4)  (529 452)  (529 452)  LC_2 Logic Functioning bit
 (43 4)  (535 452)  (535 452)  LC_2 Logic Functioning bit
 (45 4)  (537 452)  (537 452)  LC_2 Logic Functioning bit
 (5 5)  (497 453)  (497 453)  routing T_10_28.sp4_v_t_37 <X> T_10_28.sp4_v_b_3
 (12 5)  (504 453)  (504 453)  routing T_10_28.sp4_h_l_46 <X> T_10_28.sp4_v_b_5
 (14 5)  (506 453)  (506 453)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g1_0
 (16 5)  (508 453)  (508 453)  routing T_10_28.sp4_v_b_8 <X> T_10_28.lc_trk_g1_0
 (17 5)  (509 453)  (509 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (513 453)  (513 453)  routing T_10_28.sp4_h_r_19 <X> T_10_28.lc_trk_g1_3
 (28 5)  (520 453)  (520 453)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 453)  (521 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 453)  (523 453)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 453)  (524 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 453)  (527 453)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.input_2_2
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (37 5)  (529 453)  (529 453)  LC_2 Logic Functioning bit
 (40 5)  (532 453)  (532 453)  LC_2 Logic Functioning bit
 (42 5)  (534 453)  (534 453)  LC_2 Logic Functioning bit
 (43 5)  (535 453)  (535 453)  LC_2 Logic Functioning bit
 (47 5)  (539 453)  (539 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (497 454)  (497 454)  routing T_10_28.sp4_v_t_44 <X> T_10_28.sp4_h_l_38
 (8 6)  (500 454)  (500 454)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_h_l_41
 (9 6)  (501 454)  (501 454)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_h_l_41
 (14 6)  (506 454)  (506 454)  routing T_10_28.bnr_op_4 <X> T_10_28.lc_trk_g1_4
 (15 6)  (507 454)  (507 454)  routing T_10_28.lft_op_5 <X> T_10_28.lc_trk_g1_5
 (17 6)  (509 454)  (509 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 454)  (510 454)  routing T_10_28.lft_op_5 <X> T_10_28.lc_trk_g1_5
 (22 6)  (514 454)  (514 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 454)  (515 454)  routing T_10_28.sp4_h_r_7 <X> T_10_28.lc_trk_g1_7
 (24 6)  (516 454)  (516 454)  routing T_10_28.sp4_h_r_7 <X> T_10_28.lc_trk_g1_7
 (26 6)  (518 454)  (518 454)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 454)  (519 454)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 454)  (520 454)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 454)  (522 454)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 454)  (525 454)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 454)  (526 454)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (37 6)  (529 454)  (529 454)  LC_3 Logic Functioning bit
 (38 6)  (530 454)  (530 454)  LC_3 Logic Functioning bit
 (45 6)  (537 454)  (537 454)  LC_3 Logic Functioning bit
 (47 6)  (539 454)  (539 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (496 455)  (496 455)  routing T_10_28.sp4_v_t_44 <X> T_10_28.sp4_h_l_38
 (6 7)  (498 455)  (498 455)  routing T_10_28.sp4_v_t_44 <X> T_10_28.sp4_h_l_38
 (12 7)  (504 455)  (504 455)  routing T_10_28.sp4_h_l_40 <X> T_10_28.sp4_v_t_40
 (14 7)  (506 455)  (506 455)  routing T_10_28.bnr_op_4 <X> T_10_28.lc_trk_g1_4
 (17 7)  (509 455)  (509 455)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (513 455)  (513 455)  routing T_10_28.sp4_h_r_7 <X> T_10_28.lc_trk_g1_7
 (27 7)  (519 455)  (519 455)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 455)  (522 455)  routing T_10_28.lc_trk_g3_7 <X> T_10_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 455)  (523 455)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 455)  (524 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 455)  (525 455)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.input_2_3
 (35 7)  (527 455)  (527 455)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.input_2_3
 (36 7)  (528 455)  (528 455)  LC_3 Logic Functioning bit
 (37 7)  (529 455)  (529 455)  LC_3 Logic Functioning bit
 (38 7)  (530 455)  (530 455)  LC_3 Logic Functioning bit
 (39 7)  (531 455)  (531 455)  LC_3 Logic Functioning bit
 (40 7)  (532 455)  (532 455)  LC_3 Logic Functioning bit
 (47 7)  (539 455)  (539 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (497 456)  (497 456)  routing T_10_28.sp4_v_b_6 <X> T_10_28.sp4_h_r_6
 (21 8)  (513 456)  (513 456)  routing T_10_28.sp4_h_r_35 <X> T_10_28.lc_trk_g2_3
 (22 8)  (514 456)  (514 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 456)  (515 456)  routing T_10_28.sp4_h_r_35 <X> T_10_28.lc_trk_g2_3
 (24 8)  (516 456)  (516 456)  routing T_10_28.sp4_h_r_35 <X> T_10_28.lc_trk_g2_3
 (26 8)  (518 456)  (518 456)  routing T_10_28.lc_trk_g0_4 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 456)  (520 456)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 456)  (523 456)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 456)  (525 456)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 456)  (526 456)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 456)  (527 456)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.input_2_4
 (36 8)  (528 456)  (528 456)  LC_4 Logic Functioning bit
 (38 8)  (530 456)  (530 456)  LC_4 Logic Functioning bit
 (41 8)  (533 456)  (533 456)  LC_4 Logic Functioning bit
 (42 8)  (534 456)  (534 456)  LC_4 Logic Functioning bit
 (43 8)  (535 456)  (535 456)  LC_4 Logic Functioning bit
 (45 8)  (537 456)  (537 456)  LC_4 Logic Functioning bit
 (6 9)  (498 457)  (498 457)  routing T_10_28.sp4_v_b_6 <X> T_10_28.sp4_h_r_6
 (13 9)  (505 457)  (505 457)  routing T_10_28.sp4_v_t_38 <X> T_10_28.sp4_h_r_8
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 457)  (522 457)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 457)  (524 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 457)  (525 457)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.input_2_4
 (35 9)  (527 457)  (527 457)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.input_2_4
 (37 9)  (529 457)  (529 457)  LC_4 Logic Functioning bit
 (39 9)  (531 457)  (531 457)  LC_4 Logic Functioning bit
 (42 9)  (534 457)  (534 457)  LC_4 Logic Functioning bit
 (52 9)  (544 457)  (544 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (513 458)  (513 458)  routing T_10_28.rgt_op_7 <X> T_10_28.lc_trk_g2_7
 (22 10)  (514 458)  (514 458)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 458)  (516 458)  routing T_10_28.rgt_op_7 <X> T_10_28.lc_trk_g2_7
 (27 10)  (519 458)  (519 458)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 458)  (520 458)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 458)  (523 458)  routing T_10_28.lc_trk_g0_4 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 458)  (529 458)  LC_5 Logic Functioning bit
 (39 10)  (531 458)  (531 458)  LC_5 Logic Functioning bit
 (41 10)  (533 458)  (533 458)  LC_5 Logic Functioning bit
 (43 10)  (535 458)  (535 458)  LC_5 Logic Functioning bit
 (14 11)  (506 459)  (506 459)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g2_4
 (15 11)  (507 459)  (507 459)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g2_4
 (16 11)  (508 459)  (508 459)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g2_4
 (17 11)  (509 459)  (509 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (514 459)  (514 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 459)  (515 459)  routing T_10_28.sp4_h_r_30 <X> T_10_28.lc_trk_g2_6
 (24 11)  (516 459)  (516 459)  routing T_10_28.sp4_h_r_30 <X> T_10_28.lc_trk_g2_6
 (25 11)  (517 459)  (517 459)  routing T_10_28.sp4_h_r_30 <X> T_10_28.lc_trk_g2_6
 (37 11)  (529 459)  (529 459)  LC_5 Logic Functioning bit
 (39 11)  (531 459)  (531 459)  LC_5 Logic Functioning bit
 (41 11)  (533 459)  (533 459)  LC_5 Logic Functioning bit
 (43 11)  (535 459)  (535 459)  LC_5 Logic Functioning bit
 (51 11)  (543 459)  (543 459)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (507 460)  (507 460)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (16 12)  (508 460)  (508 460)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 460)  (510 460)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (21 12)  (513 460)  (513 460)  routing T_10_28.wire_logic_cluster/lc_3/out <X> T_10_28.lc_trk_g3_3
 (22 12)  (514 460)  (514 460)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (517 460)  (517 460)  routing T_10_28.wire_logic_cluster/lc_2/out <X> T_10_28.lc_trk_g3_2
 (26 12)  (518 460)  (518 460)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 460)  (523 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 460)  (525 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 460)  (526 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 460)  (530 460)  LC_6 Logic Functioning bit
 (39 12)  (531 460)  (531 460)  LC_6 Logic Functioning bit
 (42 12)  (534 460)  (534 460)  LC_6 Logic Functioning bit
 (43 12)  (535 460)  (535 460)  LC_6 Logic Functioning bit
 (50 12)  (542 460)  (542 460)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (496 461)  (496 461)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_h_r_9
 (15 13)  (507 461)  (507 461)  routing T_10_28.sp4_v_t_29 <X> T_10_28.lc_trk_g3_0
 (16 13)  (508 461)  (508 461)  routing T_10_28.sp4_v_t_29 <X> T_10_28.lc_trk_g3_0
 (17 13)  (509 461)  (509 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (510 461)  (510 461)  routing T_10_28.sp4_h_r_41 <X> T_10_28.lc_trk_g3_1
 (22 13)  (514 461)  (514 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 461)  (518 461)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 461)  (519 461)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 461)  (523 461)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 461)  (528 461)  LC_6 Logic Functioning bit
 (37 13)  (529 461)  (529 461)  LC_6 Logic Functioning bit
 (40 13)  (532 461)  (532 461)  LC_6 Logic Functioning bit
 (41 13)  (533 461)  (533 461)  LC_6 Logic Functioning bit
 (8 14)  (500 462)  (500 462)  routing T_10_28.sp4_v_t_47 <X> T_10_28.sp4_h_l_47
 (9 14)  (501 462)  (501 462)  routing T_10_28.sp4_v_t_47 <X> T_10_28.sp4_h_l_47
 (11 14)  (503 462)  (503 462)  routing T_10_28.sp4_h_l_43 <X> T_10_28.sp4_v_t_46
 (15 14)  (507 462)  (507 462)  routing T_10_28.sp4_h_l_16 <X> T_10_28.lc_trk_g3_5
 (16 14)  (508 462)  (508 462)  routing T_10_28.sp4_h_l_16 <X> T_10_28.lc_trk_g3_5
 (17 14)  (509 462)  (509 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 462)  (514 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (518 462)  (518 462)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 462)  (519 462)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 462)  (521 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 462)  (522 462)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 462)  (524 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 462)  (525 462)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 462)  (526 462)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 462)  (530 462)  LC_7 Logic Functioning bit
 (39 14)  (531 462)  (531 462)  LC_7 Logic Functioning bit
 (42 14)  (534 462)  (534 462)  LC_7 Logic Functioning bit
 (43 14)  (535 462)  (535 462)  LC_7 Logic Functioning bit
 (48 14)  (540 462)  (540 462)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (542 462)  (542 462)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (496 463)  (496 463)  routing T_10_28.sp4_h_r_1 <X> T_10_28.sp4_h_l_44
 (6 15)  (498 463)  (498 463)  routing T_10_28.sp4_h_r_1 <X> T_10_28.sp4_h_l_44
 (14 15)  (506 463)  (506 463)  routing T_10_28.sp4_r_v_b_44 <X> T_10_28.lc_trk_g3_4
 (17 15)  (509 463)  (509 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (510 463)  (510 463)  routing T_10_28.sp4_h_l_16 <X> T_10_28.lc_trk_g3_5
 (21 15)  (513 463)  (513 463)  routing T_10_28.sp4_r_v_b_47 <X> T_10_28.lc_trk_g3_7
 (22 15)  (514 463)  (514 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (518 463)  (518 463)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 463)  (520 463)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 463)  (521 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 463)  (523 463)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 463)  (528 463)  LC_7 Logic Functioning bit
 (37 15)  (529 463)  (529 463)  LC_7 Logic Functioning bit
 (40 15)  (532 463)  (532 463)  LC_7 Logic Functioning bit
 (41 15)  (533 463)  (533 463)  LC_7 Logic Functioning bit


LogicTile_11_28

 (3 0)  (549 448)  (549 448)  routing T_11_28.sp12_h_r_0 <X> T_11_28.sp12_v_b_0
 (4 0)  (550 448)  (550 448)  routing T_11_28.sp4_v_t_37 <X> T_11_28.sp4_v_b_0
 (21 0)  (567 448)  (567 448)  routing T_11_28.sp4_h_r_19 <X> T_11_28.lc_trk_g0_3
 (22 0)  (568 448)  (568 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 448)  (569 448)  routing T_11_28.sp4_h_r_19 <X> T_11_28.lc_trk_g0_3
 (24 0)  (570 448)  (570 448)  routing T_11_28.sp4_h_r_19 <X> T_11_28.lc_trk_g0_3
 (25 0)  (571 448)  (571 448)  routing T_11_28.sp4_h_l_7 <X> T_11_28.lc_trk_g0_2
 (27 0)  (573 448)  (573 448)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 448)  (576 448)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 448)  (579 448)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 448)  (580 448)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 448)  (582 448)  LC_0 Logic Functioning bit
 (37 0)  (583 448)  (583 448)  LC_0 Logic Functioning bit
 (38 0)  (584 448)  (584 448)  LC_0 Logic Functioning bit
 (41 0)  (587 448)  (587 448)  LC_0 Logic Functioning bit
 (43 0)  (589 448)  (589 448)  LC_0 Logic Functioning bit
 (3 1)  (549 449)  (549 449)  routing T_11_28.sp12_h_r_0 <X> T_11_28.sp12_v_b_0
 (21 1)  (567 449)  (567 449)  routing T_11_28.sp4_h_r_19 <X> T_11_28.lc_trk_g0_3
 (22 1)  (568 449)  (568 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 449)  (569 449)  routing T_11_28.sp4_h_l_7 <X> T_11_28.lc_trk_g0_2
 (24 1)  (570 449)  (570 449)  routing T_11_28.sp4_h_l_7 <X> T_11_28.lc_trk_g0_2
 (25 1)  (571 449)  (571 449)  routing T_11_28.sp4_h_l_7 <X> T_11_28.lc_trk_g0_2
 (28 1)  (574 449)  (574 449)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 449)  (576 449)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 449)  (577 449)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 449)  (578 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 449)  (580 449)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.input_2_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (39 1)  (585 449)  (585 449)  LC_0 Logic Functioning bit
 (40 1)  (586 449)  (586 449)  LC_0 Logic Functioning bit
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (563 450)  (563 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (572 450)  (572 450)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 450)  (574 450)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 450)  (576 450)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (37 2)  (583 450)  (583 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (42 2)  (588 450)  (588 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (46 2)  (592 450)  (592 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (11 3)  (557 451)  (557 451)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_h_l_39
 (18 3)  (564 451)  (564 451)  routing T_11_28.sp4_r_v_b_29 <X> T_11_28.lc_trk_g0_5
 (22 3)  (568 451)  (568 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (569 451)  (569 451)  routing T_11_28.sp12_h_l_21 <X> T_11_28.lc_trk_g0_6
 (25 3)  (571 451)  (571 451)  routing T_11_28.sp12_h_l_21 <X> T_11_28.lc_trk_g0_6
 (28 3)  (574 451)  (574 451)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 451)  (577 451)  routing T_11_28.lc_trk_g0_2 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 451)  (578 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 451)  (579 451)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.input_2_1
 (34 3)  (580 451)  (580 451)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.input_2_1
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (37 3)  (583 451)  (583 451)  LC_1 Logic Functioning bit
 (38 3)  (584 451)  (584 451)  LC_1 Logic Functioning bit
 (39 3)  (585 451)  (585 451)  LC_1 Logic Functioning bit
 (51 3)  (597 451)  (597 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (561 452)  (561 452)  routing T_11_28.sp4_v_b_17 <X> T_11_28.lc_trk_g1_1
 (16 4)  (562 452)  (562 452)  routing T_11_28.sp4_v_b_17 <X> T_11_28.lc_trk_g1_1
 (17 4)  (563 452)  (563 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (572 452)  (572 452)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 452)  (573 452)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 452)  (574 452)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 452)  (577 452)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 452)  (579 452)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (38 4)  (584 452)  (584 452)  LC_2 Logic Functioning bit
 (41 4)  (587 452)  (587 452)  LC_2 Logic Functioning bit
 (42 4)  (588 452)  (588 452)  LC_2 Logic Functioning bit
 (43 4)  (589 452)  (589 452)  LC_2 Logic Functioning bit
 (45 4)  (591 452)  (591 452)  LC_2 Logic Functioning bit
 (53 4)  (599 452)  (599 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (551 453)  (551 453)  routing T_11_28.sp4_h_r_3 <X> T_11_28.sp4_v_b_3
 (28 5)  (574 453)  (574 453)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 453)  (575 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 453)  (578 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 453)  (579 453)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_2
 (35 5)  (581 453)  (581 453)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_2
 (36 5)  (582 453)  (582 453)  LC_2 Logic Functioning bit
 (38 5)  (584 453)  (584 453)  LC_2 Logic Functioning bit
 (43 5)  (589 453)  (589 453)  LC_2 Logic Functioning bit
 (4 6)  (550 454)  (550 454)  routing T_11_28.sp4_v_b_7 <X> T_11_28.sp4_v_t_38
 (6 6)  (552 454)  (552 454)  routing T_11_28.sp4_v_b_7 <X> T_11_28.sp4_v_t_38
 (12 6)  (558 454)  (558 454)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_h_l_40
 (14 6)  (560 454)  (560 454)  routing T_11_28.wire_logic_cluster/lc_4/out <X> T_11_28.lc_trk_g1_4
 (17 6)  (563 454)  (563 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 454)  (564 454)  routing T_11_28.wire_logic_cluster/lc_5/out <X> T_11_28.lc_trk_g1_5
 (19 6)  (565 454)  (565 454)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 6)  (568 454)  (568 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 454)  (570 454)  routing T_11_28.top_op_7 <X> T_11_28.lc_trk_g1_7
 (25 6)  (571 454)  (571 454)  routing T_11_28.sp4_h_r_14 <X> T_11_28.lc_trk_g1_6
 (26 6)  (572 454)  (572 454)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 454)  (573 454)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 454)  (574 454)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 454)  (577 454)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 454)  (580 454)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 454)  (581 454)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.input_2_3
 (38 6)  (584 454)  (584 454)  LC_3 Logic Functioning bit
 (39 6)  (585 454)  (585 454)  LC_3 Logic Functioning bit
 (42 6)  (588 454)  (588 454)  LC_3 Logic Functioning bit
 (43 6)  (589 454)  (589 454)  LC_3 Logic Functioning bit
 (47 6)  (593 454)  (593 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (13 7)  (559 455)  (559 455)  routing T_11_28.sp4_h_r_2 <X> T_11_28.sp4_h_l_40
 (17 7)  (563 455)  (563 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (567 455)  (567 455)  routing T_11_28.top_op_7 <X> T_11_28.lc_trk_g1_7
 (22 7)  (568 455)  (568 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 455)  (569 455)  routing T_11_28.sp4_h_r_14 <X> T_11_28.lc_trk_g1_6
 (24 7)  (570 455)  (570 455)  routing T_11_28.sp4_h_r_14 <X> T_11_28.lc_trk_g1_6
 (27 7)  (573 455)  (573 455)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 455)  (574 455)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 455)  (577 455)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 455)  (578 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (579 455)  (579 455)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.input_2_3
 (34 7)  (580 455)  (580 455)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.input_2_3
 (35 7)  (581 455)  (581 455)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.input_2_3
 (36 7)  (582 455)  (582 455)  LC_3 Logic Functioning bit
 (37 7)  (583 455)  (583 455)  LC_3 Logic Functioning bit
 (40 7)  (586 455)  (586 455)  LC_3 Logic Functioning bit
 (41 7)  (587 455)  (587 455)  LC_3 Logic Functioning bit
 (47 7)  (593 455)  (593 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (558 456)  (558 456)  routing T_11_28.sp4_v_b_2 <X> T_11_28.sp4_h_r_8
 (15 8)  (561 456)  (561 456)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g2_1
 (16 8)  (562 456)  (562 456)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g2_1
 (17 8)  (563 456)  (563 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (571 456)  (571 456)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (26 8)  (572 456)  (572 456)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 456)  (574 456)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 456)  (575 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 456)  (576 456)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 456)  (577 456)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 456)  (578 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 456)  (580 456)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 456)  (581 456)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.input_2_4
 (36 8)  (582 456)  (582 456)  LC_4 Logic Functioning bit
 (37 8)  (583 456)  (583 456)  LC_4 Logic Functioning bit
 (38 8)  (584 456)  (584 456)  LC_4 Logic Functioning bit
 (42 8)  (588 456)  (588 456)  LC_4 Logic Functioning bit
 (45 8)  (591 456)  (591 456)  LC_4 Logic Functioning bit
 (11 9)  (557 457)  (557 457)  routing T_11_28.sp4_v_b_2 <X> T_11_28.sp4_h_r_8
 (13 9)  (559 457)  (559 457)  routing T_11_28.sp4_v_b_2 <X> T_11_28.sp4_h_r_8
 (14 9)  (560 457)  (560 457)  routing T_11_28.sp12_v_b_16 <X> T_11_28.lc_trk_g2_0
 (16 9)  (562 457)  (562 457)  routing T_11_28.sp12_v_b_16 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (568 457)  (568 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 457)  (569 457)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (24 9)  (570 457)  (570 457)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (25 9)  (571 457)  (571 457)  routing T_11_28.sp4_h_r_42 <X> T_11_28.lc_trk_g2_2
 (28 9)  (574 457)  (574 457)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 457)  (575 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 457)  (578 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 457)  (579 457)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.input_2_4
 (35 9)  (581 457)  (581 457)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.input_2_4
 (36 9)  (582 457)  (582 457)  LC_4 Logic Functioning bit
 (37 9)  (583 457)  (583 457)  LC_4 Logic Functioning bit
 (38 9)  (584 457)  (584 457)  LC_4 Logic Functioning bit
 (39 9)  (585 457)  (585 457)  LC_4 Logic Functioning bit
 (48 9)  (594 457)  (594 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (554 458)  (554 458)  routing T_11_28.sp4_v_t_36 <X> T_11_28.sp4_h_l_42
 (9 10)  (555 458)  (555 458)  routing T_11_28.sp4_v_t_36 <X> T_11_28.sp4_h_l_42
 (10 10)  (556 458)  (556 458)  routing T_11_28.sp4_v_t_36 <X> T_11_28.sp4_h_l_42
 (12 10)  (558 458)  (558 458)  routing T_11_28.sp4_v_t_45 <X> T_11_28.sp4_h_l_45
 (15 10)  (561 458)  (561 458)  routing T_11_28.sp4_h_l_24 <X> T_11_28.lc_trk_g2_5
 (16 10)  (562 458)  (562 458)  routing T_11_28.sp4_h_l_24 <X> T_11_28.lc_trk_g2_5
 (17 10)  (563 458)  (563 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (564 458)  (564 458)  routing T_11_28.sp4_h_l_24 <X> T_11_28.lc_trk_g2_5
 (26 10)  (572 458)  (572 458)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 458)  (574 458)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 458)  (575 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 458)  (576 458)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 458)  (577 458)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 458)  (580 458)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 458)  (582 458)  LC_5 Logic Functioning bit
 (37 10)  (583 458)  (583 458)  LC_5 Logic Functioning bit
 (38 10)  (584 458)  (584 458)  LC_5 Logic Functioning bit
 (42 10)  (588 458)  (588 458)  LC_5 Logic Functioning bit
 (45 10)  (591 458)  (591 458)  LC_5 Logic Functioning bit
 (9 11)  (555 459)  (555 459)  routing T_11_28.sp4_v_b_7 <X> T_11_28.sp4_v_t_42
 (11 11)  (557 459)  (557 459)  routing T_11_28.sp4_v_t_45 <X> T_11_28.sp4_h_l_45
 (15 11)  (561 459)  (561 459)  routing T_11_28.sp4_v_t_33 <X> T_11_28.lc_trk_g2_4
 (16 11)  (562 459)  (562 459)  routing T_11_28.sp4_v_t_33 <X> T_11_28.lc_trk_g2_4
 (17 11)  (563 459)  (563 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 459)  (568 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 459)  (571 459)  routing T_11_28.sp4_r_v_b_38 <X> T_11_28.lc_trk_g2_6
 (28 11)  (574 459)  (574 459)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 459)  (575 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 459)  (578 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (581 459)  (581 459)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.input_2_5
 (36 11)  (582 459)  (582 459)  LC_5 Logic Functioning bit
 (37 11)  (583 459)  (583 459)  LC_5 Logic Functioning bit
 (38 11)  (584 459)  (584 459)  LC_5 Logic Functioning bit
 (39 11)  (585 459)  (585 459)  LC_5 Logic Functioning bit
 (52 11)  (598 459)  (598 459)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (557 460)  (557 460)  routing T_11_28.sp4_v_t_45 <X> T_11_28.sp4_v_b_11
 (15 12)  (561 460)  (561 460)  routing T_11_28.rgt_op_1 <X> T_11_28.lc_trk_g3_1
 (17 12)  (563 460)  (563 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 460)  (564 460)  routing T_11_28.rgt_op_1 <X> T_11_28.lc_trk_g3_1
 (21 12)  (567 460)  (567 460)  routing T_11_28.rgt_op_3 <X> T_11_28.lc_trk_g3_3
 (22 12)  (568 460)  (568 460)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 460)  (570 460)  routing T_11_28.rgt_op_3 <X> T_11_28.lc_trk_g3_3
 (25 12)  (571 460)  (571 460)  routing T_11_28.wire_logic_cluster/lc_2/out <X> T_11_28.lc_trk_g3_2
 (27 12)  (573 460)  (573 460)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 460)  (575 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 460)  (576 460)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 460)  (578 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 460)  (579 460)  routing T_11_28.lc_trk_g2_1 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 460)  (583 460)  LC_6 Logic Functioning bit
 (39 12)  (585 460)  (585 460)  LC_6 Logic Functioning bit
 (41 12)  (587 460)  (587 460)  LC_6 Logic Functioning bit
 (43 12)  (589 460)  (589 460)  LC_6 Logic Functioning bit
 (12 13)  (558 461)  (558 461)  routing T_11_28.sp4_v_t_45 <X> T_11_28.sp4_v_b_11
 (13 13)  (559 461)  (559 461)  routing T_11_28.sp4_v_t_43 <X> T_11_28.sp4_h_r_11
 (14 13)  (560 461)  (560 461)  routing T_11_28.sp4_h_r_24 <X> T_11_28.lc_trk_g3_0
 (15 13)  (561 461)  (561 461)  routing T_11_28.sp4_h_r_24 <X> T_11_28.lc_trk_g3_0
 (16 13)  (562 461)  (562 461)  routing T_11_28.sp4_h_r_24 <X> T_11_28.lc_trk_g3_0
 (17 13)  (563 461)  (563 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (568 461)  (568 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (37 13)  (583 461)  (583 461)  LC_6 Logic Functioning bit
 (39 13)  (585 461)  (585 461)  LC_6 Logic Functioning bit
 (41 13)  (587 461)  (587 461)  LC_6 Logic Functioning bit
 (43 13)  (589 461)  (589 461)  LC_6 Logic Functioning bit
 (12 14)  (558 462)  (558 462)  routing T_11_28.sp4_v_t_46 <X> T_11_28.sp4_h_l_46
 (14 14)  (560 462)  (560 462)  routing T_11_28.sp4_h_r_44 <X> T_11_28.lc_trk_g3_4
 (26 14)  (572 462)  (572 462)  routing T_11_28.lc_trk_g0_5 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 462)  (573 462)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 462)  (574 462)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 462)  (577 462)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 462)  (584 462)  LC_7 Logic Functioning bit
 (39 14)  (585 462)  (585 462)  LC_7 Logic Functioning bit
 (42 14)  (588 462)  (588 462)  LC_7 Logic Functioning bit
 (43 14)  (589 462)  (589 462)  LC_7 Logic Functioning bit
 (50 14)  (596 462)  (596 462)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 462)  (597 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (557 463)  (557 463)  routing T_11_28.sp4_v_t_46 <X> T_11_28.sp4_h_l_46
 (14 15)  (560 463)  (560 463)  routing T_11_28.sp4_h_r_44 <X> T_11_28.lc_trk_g3_4
 (15 15)  (561 463)  (561 463)  routing T_11_28.sp4_h_r_44 <X> T_11_28.lc_trk_g3_4
 (16 15)  (562 463)  (562 463)  routing T_11_28.sp4_h_r_44 <X> T_11_28.lc_trk_g3_4
 (17 15)  (563 463)  (563 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (568 463)  (568 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (575 463)  (575 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 463)  (576 463)  routing T_11_28.lc_trk_g3_3 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 463)  (577 463)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 463)  (582 463)  LC_7 Logic Functioning bit
 (37 15)  (583 463)  (583 463)  LC_7 Logic Functioning bit
 (40 15)  (586 463)  (586 463)  LC_7 Logic Functioning bit
 (41 15)  (587 463)  (587 463)  LC_7 Logic Functioning bit


LogicTile_12_28

 (10 0)  (610 448)  (610 448)  routing T_12_28.sp4_v_t_45 <X> T_12_28.sp4_h_r_1
 (17 0)  (617 448)  (617 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (28 0)  (628 448)  (628 448)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 448)  (630 448)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 448)  (634 448)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (37 0)  (637 448)  (637 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (39 0)  (639 448)  (639 448)  LC_0 Logic Functioning bit
 (41 0)  (641 448)  (641 448)  LC_0 Logic Functioning bit
 (43 0)  (643 448)  (643 448)  LC_0 Logic Functioning bit
 (45 0)  (645 448)  (645 448)  LC_0 Logic Functioning bit
 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0
 (4 1)  (604 449)  (604 449)  routing T_12_28.sp4_v_t_42 <X> T_12_28.sp4_h_r_0
 (9 1)  (609 449)  (609 449)  routing T_12_28.sp4_v_t_36 <X> T_12_28.sp4_v_b_1
 (18 1)  (618 449)  (618 449)  routing T_12_28.sp4_r_v_b_34 <X> T_12_28.lc_trk_g0_1
 (28 1)  (628 449)  (628 449)  routing T_12_28.lc_trk_g2_0 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 449)  (636 449)  LC_0 Logic Functioning bit
 (38 1)  (638 449)  (638 449)  LC_0 Logic Functioning bit
 (0 2)  (600 450)  (600 450)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (2 2)  (602 450)  (602 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 450)  (614 450)  routing T_12_28.lft_op_4 <X> T_12_28.lc_trk_g0_4
 (15 2)  (615 450)  (615 450)  routing T_12_28.sp4_v_b_21 <X> T_12_28.lc_trk_g0_5
 (16 2)  (616 450)  (616 450)  routing T_12_28.sp4_v_b_21 <X> T_12_28.lc_trk_g0_5
 (17 2)  (617 450)  (617 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (622 450)  (622 450)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 450)  (624 450)  routing T_12_28.top_op_7 <X> T_12_28.lc_trk_g0_7
 (25 2)  (625 450)  (625 450)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (27 2)  (627 450)  (627 450)  routing T_12_28.lc_trk_g3_5 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 450)  (628 450)  routing T_12_28.lc_trk_g3_5 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 450)  (629 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 450)  (630 450)  routing T_12_28.lc_trk_g3_5 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 450)  (632 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 450)  (633 450)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 450)  (638 450)  LC_1 Logic Functioning bit
 (39 2)  (639 450)  (639 450)  LC_1 Logic Functioning bit
 (42 2)  (642 450)  (642 450)  LC_1 Logic Functioning bit
 (43 2)  (643 450)  (643 450)  LC_1 Logic Functioning bit
 (0 3)  (600 451)  (600 451)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (5 3)  (605 451)  (605 451)  routing T_12_28.sp4_h_l_37 <X> T_12_28.sp4_v_t_37
 (11 3)  (611 451)  (611 451)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_h_l_39
 (15 3)  (615 451)  (615 451)  routing T_12_28.lft_op_4 <X> T_12_28.lc_trk_g0_4
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (621 451)  (621 451)  routing T_12_28.top_op_7 <X> T_12_28.lc_trk_g0_7
 (22 3)  (622 451)  (622 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 451)  (623 451)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (24 3)  (624 451)  (624 451)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (25 3)  (625 451)  (625 451)  routing T_12_28.sp4_h_l_11 <X> T_12_28.lc_trk_g0_6
 (29 3)  (629 451)  (629 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 451)  (631 451)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 451)  (632 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 451)  (633 451)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.input_2_1
 (34 3)  (634 451)  (634 451)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.input_2_1
 (35 3)  (635 451)  (635 451)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.input_2_1
 (36 3)  (636 451)  (636 451)  LC_1 Logic Functioning bit
 (37 3)  (637 451)  (637 451)  LC_1 Logic Functioning bit
 (40 3)  (640 451)  (640 451)  LC_1 Logic Functioning bit
 (41 3)  (641 451)  (641 451)  LC_1 Logic Functioning bit
 (5 4)  (605 452)  (605 452)  routing T_12_28.sp4_v_b_3 <X> T_12_28.sp4_h_r_3
 (14 4)  (614 452)  (614 452)  routing T_12_28.wire_logic_cluster/lc_0/out <X> T_12_28.lc_trk_g1_0
 (26 4)  (626 452)  (626 452)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 452)  (627 452)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 452)  (628 452)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 452)  (629 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 452)  (630 452)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 452)  (631 452)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 452)  (632 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 452)  (633 452)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 452)  (634 452)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 452)  (635 452)  routing T_12_28.lc_trk_g0_6 <X> T_12_28.input_2_2
 (36 4)  (636 452)  (636 452)  LC_2 Logic Functioning bit
 (37 4)  (637 452)  (637 452)  LC_2 Logic Functioning bit
 (38 4)  (638 452)  (638 452)  LC_2 Logic Functioning bit
 (42 4)  (642 452)  (642 452)  LC_2 Logic Functioning bit
 (45 4)  (645 452)  (645 452)  LC_2 Logic Functioning bit
 (6 5)  (606 453)  (606 453)  routing T_12_28.sp4_v_b_3 <X> T_12_28.sp4_h_r_3
 (17 5)  (617 453)  (617 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 453)  (622 453)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 453)  (624 453)  routing T_12_28.bot_op_2 <X> T_12_28.lc_trk_g1_2
 (28 5)  (628 453)  (628 453)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 453)  (629 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 453)  (630 453)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 453)  (632 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 453)  (635 453)  routing T_12_28.lc_trk_g0_6 <X> T_12_28.input_2_2
 (36 5)  (636 453)  (636 453)  LC_2 Logic Functioning bit
 (37 5)  (637 453)  (637 453)  LC_2 Logic Functioning bit
 (38 5)  (638 453)  (638 453)  LC_2 Logic Functioning bit
 (39 5)  (639 453)  (639 453)  LC_2 Logic Functioning bit
 (47 5)  (647 453)  (647 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (648 453)  (648 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (611 454)  (611 454)  routing T_12_28.sp4_h_l_37 <X> T_12_28.sp4_v_t_40
 (14 6)  (614 454)  (614 454)  routing T_12_28.wire_logic_cluster/lc_4/out <X> T_12_28.lc_trk_g1_4
 (15 6)  (615 454)  (615 454)  routing T_12_28.lft_op_5 <X> T_12_28.lc_trk_g1_5
 (17 6)  (617 454)  (617 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 454)  (618 454)  routing T_12_28.lft_op_5 <X> T_12_28.lc_trk_g1_5
 (21 6)  (621 454)  (621 454)  routing T_12_28.wire_logic_cluster/lc_7/out <X> T_12_28.lc_trk_g1_7
 (22 6)  (622 454)  (622 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (628 454)  (628 454)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 454)  (629 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 454)  (631 454)  routing T_12_28.lc_trk_g1_5 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 454)  (632 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 454)  (634 454)  routing T_12_28.lc_trk_g1_5 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 454)  (637 454)  LC_3 Logic Functioning bit
 (39 6)  (639 454)  (639 454)  LC_3 Logic Functioning bit
 (41 6)  (641 454)  (641 454)  LC_3 Logic Functioning bit
 (43 6)  (643 454)  (643 454)  LC_3 Logic Functioning bit
 (53 6)  (653 454)  (653 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (617 455)  (617 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (630 455)  (630 455)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 455)  (637 455)  LC_3 Logic Functioning bit
 (39 7)  (639 455)  (639 455)  LC_3 Logic Functioning bit
 (41 7)  (641 455)  (641 455)  LC_3 Logic Functioning bit
 (43 7)  (643 455)  (643 455)  LC_3 Logic Functioning bit
 (47 7)  (647 455)  (647 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (2 8)  (602 456)  (602 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (604 456)  (604 456)  routing T_12_28.sp4_v_t_47 <X> T_12_28.sp4_v_b_6
 (6 8)  (606 456)  (606 456)  routing T_12_28.sp4_v_t_47 <X> T_12_28.sp4_v_b_6
 (8 8)  (608 456)  (608 456)  routing T_12_28.sp4_h_l_42 <X> T_12_28.sp4_h_r_7
 (11 8)  (611 456)  (611 456)  routing T_12_28.sp4_h_l_39 <X> T_12_28.sp4_v_b_8
 (13 8)  (613 456)  (613 456)  routing T_12_28.sp4_h_l_39 <X> T_12_28.sp4_v_b_8
 (14 8)  (614 456)  (614 456)  routing T_12_28.sp4_h_l_21 <X> T_12_28.lc_trk_g2_0
 (15 8)  (615 456)  (615 456)  routing T_12_28.sp4_h_r_33 <X> T_12_28.lc_trk_g2_1
 (16 8)  (616 456)  (616 456)  routing T_12_28.sp4_h_r_33 <X> T_12_28.lc_trk_g2_1
 (17 8)  (617 456)  (617 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 456)  (618 456)  routing T_12_28.sp4_h_r_33 <X> T_12_28.lc_trk_g2_1
 (25 8)  (625 456)  (625 456)  routing T_12_28.wire_logic_cluster/lc_2/out <X> T_12_28.lc_trk_g2_2
 (27 8)  (627 456)  (627 456)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 456)  (629 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 456)  (630 456)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 456)  (632 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 456)  (634 456)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 456)  (636 456)  LC_4 Logic Functioning bit
 (38 8)  (638 456)  (638 456)  LC_4 Logic Functioning bit
 (45 8)  (645 456)  (645 456)  LC_4 Logic Functioning bit
 (46 8)  (646 456)  (646 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (612 457)  (612 457)  routing T_12_28.sp4_h_l_39 <X> T_12_28.sp4_v_b_8
 (15 9)  (615 457)  (615 457)  routing T_12_28.sp4_h_l_21 <X> T_12_28.lc_trk_g2_0
 (16 9)  (616 457)  (616 457)  routing T_12_28.sp4_h_l_21 <X> T_12_28.lc_trk_g2_0
 (17 9)  (617 457)  (617 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (622 457)  (622 457)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (628 457)  (628 457)  routing T_12_28.lc_trk_g2_0 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 457)  (629 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 457)  (636 457)  LC_4 Logic Functioning bit
 (37 9)  (637 457)  (637 457)  LC_4 Logic Functioning bit
 (38 9)  (638 457)  (638 457)  LC_4 Logic Functioning bit
 (39 9)  (639 457)  (639 457)  LC_4 Logic Functioning bit
 (41 9)  (641 457)  (641 457)  LC_4 Logic Functioning bit
 (43 9)  (643 457)  (643 457)  LC_4 Logic Functioning bit
 (5 10)  (605 458)  (605 458)  routing T_12_28.sp4_h_r_3 <X> T_12_28.sp4_h_l_43
 (12 10)  (612 458)  (612 458)  routing T_12_28.sp4_h_r_5 <X> T_12_28.sp4_h_l_45
 (15 10)  (615 458)  (615 458)  routing T_12_28.sp4_h_l_24 <X> T_12_28.lc_trk_g2_5
 (16 10)  (616 458)  (616 458)  routing T_12_28.sp4_h_l_24 <X> T_12_28.lc_trk_g2_5
 (17 10)  (617 458)  (617 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 458)  (618 458)  routing T_12_28.sp4_h_l_24 <X> T_12_28.lc_trk_g2_5
 (21 10)  (621 458)  (621 458)  routing T_12_28.wire_logic_cluster/lc_7/out <X> T_12_28.lc_trk_g2_7
 (22 10)  (622 458)  (622 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 458)  (627 458)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 458)  (628 458)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 458)  (629 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 458)  (631 458)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 458)  (635 458)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.input_2_5
 (38 10)  (638 458)  (638 458)  LC_5 Logic Functioning bit
 (39 10)  (639 458)  (639 458)  LC_5 Logic Functioning bit
 (42 10)  (642 458)  (642 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (4 11)  (604 459)  (604 459)  routing T_12_28.sp4_h_r_3 <X> T_12_28.sp4_h_l_43
 (13 11)  (613 459)  (613 459)  routing T_12_28.sp4_h_r_5 <X> T_12_28.sp4_h_l_45
 (14 11)  (614 459)  (614 459)  routing T_12_28.sp4_r_v_b_36 <X> T_12_28.lc_trk_g2_4
 (17 11)  (617 459)  (617 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (628 459)  (628 459)  routing T_12_28.lc_trk_g2_1 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 459)  (629 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 459)  (632 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 459)  (636 459)  LC_5 Logic Functioning bit
 (37 11)  (637 459)  (637 459)  LC_5 Logic Functioning bit
 (40 11)  (640 459)  (640 459)  LC_5 Logic Functioning bit
 (41 11)  (641 459)  (641 459)  LC_5 Logic Functioning bit
 (46 11)  (646 459)  (646 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (612 460)  (612 460)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_h_r_11
 (15 12)  (615 460)  (615 460)  routing T_12_28.tnr_op_1 <X> T_12_28.lc_trk_g3_1
 (17 12)  (617 460)  (617 460)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (626 460)  (626 460)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 460)  (627 460)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 460)  (629 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 460)  (631 460)  routing T_12_28.lc_trk_g0_7 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 460)  (632 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (638 460)  (638 460)  LC_6 Logic Functioning bit
 (39 12)  (639 460)  (639 460)  LC_6 Logic Functioning bit
 (42 12)  (642 460)  (642 460)  LC_6 Logic Functioning bit
 (43 12)  (643 460)  (643 460)  LC_6 Logic Functioning bit
 (48 12)  (648 460)  (648 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (650 460)  (650 460)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (611 461)  (611 461)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_h_r_11
 (13 13)  (613 461)  (613 461)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_h_r_11
 (22 13)  (622 461)  (622 461)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 461)  (624 461)  routing T_12_28.tnr_op_2 <X> T_12_28.lc_trk_g3_2
 (26 13)  (626 461)  (626 461)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 461)  (627 461)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 461)  (629 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 461)  (630 461)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 461)  (631 461)  routing T_12_28.lc_trk_g0_7 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 461)  (636 461)  LC_6 Logic Functioning bit
 (37 13)  (637 461)  (637 461)  LC_6 Logic Functioning bit
 (40 13)  (640 461)  (640 461)  LC_6 Logic Functioning bit
 (41 13)  (641 461)  (641 461)  LC_6 Logic Functioning bit
 (8 14)  (608 462)  (608 462)  routing T_12_28.sp4_v_t_47 <X> T_12_28.sp4_h_l_47
 (9 14)  (609 462)  (609 462)  routing T_12_28.sp4_v_t_47 <X> T_12_28.sp4_h_l_47
 (12 14)  (612 462)  (612 462)  routing T_12_28.sp4_v_t_40 <X> T_12_28.sp4_h_l_46
 (14 14)  (614 462)  (614 462)  routing T_12_28.sp4_h_r_36 <X> T_12_28.lc_trk_g3_4
 (15 14)  (615 462)  (615 462)  routing T_12_28.rgt_op_5 <X> T_12_28.lc_trk_g3_5
 (17 14)  (617 462)  (617 462)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 462)  (618 462)  routing T_12_28.rgt_op_5 <X> T_12_28.lc_trk_g3_5
 (21 14)  (621 462)  (621 462)  routing T_12_28.sp4_h_l_34 <X> T_12_28.lc_trk_g3_7
 (22 14)  (622 462)  (622 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 462)  (623 462)  routing T_12_28.sp4_h_l_34 <X> T_12_28.lc_trk_g3_7
 (24 14)  (624 462)  (624 462)  routing T_12_28.sp4_h_l_34 <X> T_12_28.lc_trk_g3_7
 (26 14)  (626 462)  (626 462)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 462)  (627 462)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 462)  (628 462)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 462)  (629 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 462)  (630 462)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 462)  (631 462)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 462)  (632 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 462)  (633 462)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 462)  (635 462)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.input_2_7
 (36 14)  (636 462)  (636 462)  LC_7 Logic Functioning bit
 (38 14)  (638 462)  (638 462)  LC_7 Logic Functioning bit
 (41 14)  (641 462)  (641 462)  LC_7 Logic Functioning bit
 (43 14)  (643 462)  (643 462)  LC_7 Logic Functioning bit
 (45 14)  (645 462)  (645 462)  LC_7 Logic Functioning bit
 (48 14)  (648 462)  (648 462)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (4 15)  (604 463)  (604 463)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_h_l_44
 (11 15)  (611 463)  (611 463)  routing T_12_28.sp4_v_t_40 <X> T_12_28.sp4_h_l_46
 (13 15)  (613 463)  (613 463)  routing T_12_28.sp4_v_t_40 <X> T_12_28.sp4_h_l_46
 (15 15)  (615 463)  (615 463)  routing T_12_28.sp4_h_r_36 <X> T_12_28.lc_trk_g3_4
 (16 15)  (616 463)  (616 463)  routing T_12_28.sp4_h_r_36 <X> T_12_28.lc_trk_g3_4
 (17 15)  (617 463)  (617 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (621 463)  (621 463)  routing T_12_28.sp4_h_l_34 <X> T_12_28.lc_trk_g3_7
 (22 15)  (622 463)  (622 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 463)  (625 463)  routing T_12_28.sp4_r_v_b_46 <X> T_12_28.lc_trk_g3_6
 (26 15)  (626 463)  (626 463)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 463)  (628 463)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 463)  (629 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 463)  (630 463)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 463)  (632 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 463)  (633 463)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.input_2_7
 (34 15)  (634 463)  (634 463)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.input_2_7
 (35 15)  (635 463)  (635 463)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.input_2_7
 (37 15)  (637 463)  (637 463)  LC_7 Logic Functioning bit
 (39 15)  (639 463)  (639 463)  LC_7 Logic Functioning bit
 (41 15)  (641 463)  (641 463)  LC_7 Logic Functioning bit
 (42 15)  (642 463)  (642 463)  LC_7 Logic Functioning bit
 (46 15)  (646 463)  (646 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_28

 (6 0)  (660 448)  (660 448)  routing T_13_28.sp4_h_r_7 <X> T_13_28.sp4_v_b_0
 (14 0)  (668 448)  (668 448)  routing T_13_28.sp4_h_l_5 <X> T_13_28.lc_trk_g0_0
 (21 0)  (675 448)  (675 448)  routing T_13_28.wire_logic_cluster/lc_3/out <X> T_13_28.lc_trk_g0_3
 (22 0)  (676 448)  (676 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 448)  (680 448)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 448)  (681 448)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 448)  (682 448)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 448)  (683 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 448)  (684 448)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 448)  (685 448)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 448)  (686 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 448)  (687 448)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 448)  (690 448)  LC_0 Logic Functioning bit
 (37 0)  (691 448)  (691 448)  LC_0 Logic Functioning bit
 (39 0)  (693 448)  (693 448)  LC_0 Logic Functioning bit
 (43 0)  (697 448)  (697 448)  LC_0 Logic Functioning bit
 (45 0)  (699 448)  (699 448)  LC_0 Logic Functioning bit
 (46 0)  (700 448)  (700 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (707 448)  (707 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (668 449)  (668 449)  routing T_13_28.sp4_h_l_5 <X> T_13_28.lc_trk_g0_0
 (15 1)  (669 449)  (669 449)  routing T_13_28.sp4_h_l_5 <X> T_13_28.lc_trk_g0_0
 (16 1)  (670 449)  (670 449)  routing T_13_28.sp4_h_l_5 <X> T_13_28.lc_trk_g0_0
 (17 1)  (671 449)  (671 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (680 449)  (680 449)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 449)  (682 449)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 449)  (683 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 449)  (686 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 449)  (690 449)  LC_0 Logic Functioning bit
 (37 1)  (691 449)  (691 449)  LC_0 Logic Functioning bit
 (42 1)  (696 449)  (696 449)  LC_0 Logic Functioning bit
 (43 1)  (697 449)  (697 449)  LC_0 Logic Functioning bit
 (0 2)  (654 450)  (654 450)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (665 450)  (665 450)  routing T_13_28.sp4_h_r_8 <X> T_13_28.sp4_v_t_39
 (13 2)  (667 450)  (667 450)  routing T_13_28.sp4_h_r_8 <X> T_13_28.sp4_v_t_39
 (14 2)  (668 450)  (668 450)  routing T_13_28.sp4_h_l_1 <X> T_13_28.lc_trk_g0_4
 (22 2)  (676 450)  (676 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 450)  (677 450)  routing T_13_28.sp4_h_r_7 <X> T_13_28.lc_trk_g0_7
 (24 2)  (678 450)  (678 450)  routing T_13_28.sp4_h_r_7 <X> T_13_28.lc_trk_g0_7
 (26 2)  (680 450)  (680 450)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 450)  (682 450)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 450)  (683 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 450)  (684 450)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 450)  (686 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 450)  (687 450)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 450)  (688 450)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 450)  (690 450)  LC_1 Logic Functioning bit
 (37 2)  (691 450)  (691 450)  LC_1 Logic Functioning bit
 (38 2)  (692 450)  (692 450)  LC_1 Logic Functioning bit
 (42 2)  (696 450)  (696 450)  LC_1 Logic Functioning bit
 (45 2)  (699 450)  (699 450)  LC_1 Logic Functioning bit
 (0 3)  (654 451)  (654 451)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (12 3)  (666 451)  (666 451)  routing T_13_28.sp4_h_r_8 <X> T_13_28.sp4_v_t_39
 (13 3)  (667 451)  (667 451)  routing T_13_28.sp4_v_b_9 <X> T_13_28.sp4_h_l_39
 (15 3)  (669 451)  (669 451)  routing T_13_28.sp4_h_l_1 <X> T_13_28.lc_trk_g0_4
 (16 3)  (670 451)  (670 451)  routing T_13_28.sp4_h_l_1 <X> T_13_28.lc_trk_g0_4
 (17 3)  (671 451)  (671 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (675 451)  (675 451)  routing T_13_28.sp4_h_r_7 <X> T_13_28.lc_trk_g0_7
 (27 3)  (681 451)  (681 451)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 451)  (682 451)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 451)  (683 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 451)  (684 451)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 451)  (686 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 451)  (687 451)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.input_2_1
 (35 3)  (689 451)  (689 451)  routing T_13_28.lc_trk_g2_3 <X> T_13_28.input_2_1
 (36 3)  (690 451)  (690 451)  LC_1 Logic Functioning bit
 (37 3)  (691 451)  (691 451)  LC_1 Logic Functioning bit
 (38 3)  (692 451)  (692 451)  LC_1 Logic Functioning bit
 (39 3)  (693 451)  (693 451)  LC_1 Logic Functioning bit
 (51 3)  (705 451)  (705 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (668 452)  (668 452)  routing T_13_28.wire_logic_cluster/lc_0/out <X> T_13_28.lc_trk_g1_0
 (25 4)  (679 452)  (679 452)  routing T_13_28.sp4_h_l_7 <X> T_13_28.lc_trk_g1_2
 (27 4)  (681 452)  (681 452)  routing T_13_28.lc_trk_g1_0 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 452)  (685 452)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 452)  (687 452)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 452)  (691 452)  LC_2 Logic Functioning bit
 (39 4)  (693 452)  (693 452)  LC_2 Logic Functioning bit
 (41 4)  (695 452)  (695 452)  LC_2 Logic Functioning bit
 (43 4)  (697 452)  (697 452)  LC_2 Logic Functioning bit
 (17 5)  (671 453)  (671 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 453)  (676 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 453)  (677 453)  routing T_13_28.sp4_h_l_7 <X> T_13_28.lc_trk_g1_2
 (24 5)  (678 453)  (678 453)  routing T_13_28.sp4_h_l_7 <X> T_13_28.lc_trk_g1_2
 (25 5)  (679 453)  (679 453)  routing T_13_28.sp4_h_l_7 <X> T_13_28.lc_trk_g1_2
 (31 5)  (685 453)  (685 453)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 453)  (691 453)  LC_2 Logic Functioning bit
 (39 5)  (693 453)  (693 453)  LC_2 Logic Functioning bit
 (41 5)  (695 453)  (695 453)  LC_2 Logic Functioning bit
 (43 5)  (697 453)  (697 453)  LC_2 Logic Functioning bit
 (47 5)  (701 453)  (701 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (671 454)  (671 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 454)  (672 454)  routing T_13_28.wire_logic_cluster/lc_5/out <X> T_13_28.lc_trk_g1_5
 (21 6)  (675 454)  (675 454)  routing T_13_28.wire_logic_cluster/lc_7/out <X> T_13_28.lc_trk_g1_7
 (22 6)  (676 454)  (676 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 454)  (680 454)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 454)  (683 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 454)  (684 454)  routing T_13_28.lc_trk_g0_4 <X> T_13_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 454)  (685 454)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 454)  (686 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 454)  (687 454)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 454)  (690 454)  LC_3 Logic Functioning bit
 (37 6)  (691 454)  (691 454)  LC_3 Logic Functioning bit
 (43 6)  (697 454)  (697 454)  LC_3 Logic Functioning bit
 (45 6)  (699 454)  (699 454)  LC_3 Logic Functioning bit
 (8 7)  (662 455)  (662 455)  routing T_13_28.sp4_h_r_10 <X> T_13_28.sp4_v_t_41
 (9 7)  (663 455)  (663 455)  routing T_13_28.sp4_h_r_10 <X> T_13_28.sp4_v_t_41
 (10 7)  (664 455)  (664 455)  routing T_13_28.sp4_h_r_10 <X> T_13_28.sp4_v_t_41
 (17 7)  (671 455)  (671 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (681 455)  (681 455)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 455)  (682 455)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 455)  (683 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 455)  (685 455)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 455)  (686 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 455)  (689 455)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.input_2_3
 (36 7)  (690 455)  (690 455)  LC_3 Logic Functioning bit
 (37 7)  (691 455)  (691 455)  LC_3 Logic Functioning bit
 (41 7)  (695 455)  (695 455)  LC_3 Logic Functioning bit
 (42 7)  (696 455)  (696 455)  LC_3 Logic Functioning bit
 (43 7)  (697 455)  (697 455)  LC_3 Logic Functioning bit
 (47 7)  (701 455)  (701 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (663 456)  (663 456)  routing T_13_28.sp4_v_t_42 <X> T_13_28.sp4_h_r_7
 (22 8)  (676 456)  (676 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (680 456)  (680 456)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 456)  (681 456)  routing T_13_28.lc_trk_g1_2 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 456)  (683 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 456)  (685 456)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 456)  (686 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 456)  (690 456)  LC_4 Logic Functioning bit
 (38 8)  (692 456)  (692 456)  LC_4 Logic Functioning bit
 (41 8)  (695 456)  (695 456)  LC_4 Logic Functioning bit
 (43 8)  (697 456)  (697 456)  LC_4 Logic Functioning bit
 (45 8)  (699 456)  (699 456)  LC_4 Logic Functioning bit
 (51 8)  (705 456)  (705 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (675 457)  (675 457)  routing T_13_28.sp4_r_v_b_35 <X> T_13_28.lc_trk_g2_3
 (28 9)  (682 457)  (682 457)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 457)  (683 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 457)  (684 457)  routing T_13_28.lc_trk_g1_2 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 457)  (685 457)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 457)  (690 457)  LC_4 Logic Functioning bit
 (38 9)  (692 457)  (692 457)  LC_4 Logic Functioning bit
 (40 9)  (694 457)  (694 457)  LC_4 Logic Functioning bit
 (42 9)  (696 457)  (696 457)  LC_4 Logic Functioning bit
 (5 10)  (659 458)  (659 458)  routing T_13_28.sp4_v_t_43 <X> T_13_28.sp4_h_l_43
 (9 10)  (663 458)  (663 458)  routing T_13_28.sp4_v_b_7 <X> T_13_28.sp4_h_l_42
 (14 10)  (668 458)  (668 458)  routing T_13_28.wire_logic_cluster/lc_4/out <X> T_13_28.lc_trk_g2_4
 (15 10)  (669 458)  (669 458)  routing T_13_28.sp4_h_l_24 <X> T_13_28.lc_trk_g2_5
 (16 10)  (670 458)  (670 458)  routing T_13_28.sp4_h_l_24 <X> T_13_28.lc_trk_g2_5
 (17 10)  (671 458)  (671 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 458)  (672 458)  routing T_13_28.sp4_h_l_24 <X> T_13_28.lc_trk_g2_5
 (22 10)  (676 458)  (676 458)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 458)  (678 458)  routing T_13_28.tnl_op_7 <X> T_13_28.lc_trk_g2_7
 (26 10)  (680 458)  (680 458)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 458)  (682 458)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 458)  (683 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 458)  (684 458)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 458)  (685 458)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 458)  (688 458)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (37 10)  (691 458)  (691 458)  LC_5 Logic Functioning bit
 (38 10)  (692 458)  (692 458)  LC_5 Logic Functioning bit
 (42 10)  (696 458)  (696 458)  LC_5 Logic Functioning bit
 (45 10)  (699 458)  (699 458)  LC_5 Logic Functioning bit
 (46 10)  (700 458)  (700 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (660 459)  (660 459)  routing T_13_28.sp4_v_t_43 <X> T_13_28.sp4_h_l_43
 (13 11)  (667 459)  (667 459)  routing T_13_28.sp4_v_b_3 <X> T_13_28.sp4_h_l_45
 (17 11)  (671 459)  (671 459)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (675 459)  (675 459)  routing T_13_28.tnl_op_7 <X> T_13_28.lc_trk_g2_7
 (22 11)  (676 459)  (676 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 459)  (677 459)  routing T_13_28.sp4_v_b_46 <X> T_13_28.lc_trk_g2_6
 (24 11)  (678 459)  (678 459)  routing T_13_28.sp4_v_b_46 <X> T_13_28.lc_trk_g2_6
 (27 11)  (681 459)  (681 459)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 459)  (682 459)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 459)  (683 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 459)  (684 459)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 459)  (686 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 459)  (687 459)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.input_2_5
 (34 11)  (688 459)  (688 459)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.input_2_5
 (36 11)  (690 459)  (690 459)  LC_5 Logic Functioning bit
 (37 11)  (691 459)  (691 459)  LC_5 Logic Functioning bit
 (38 11)  (692 459)  (692 459)  LC_5 Logic Functioning bit
 (39 11)  (693 459)  (693 459)  LC_5 Logic Functioning bit
 (14 12)  (668 460)  (668 460)  routing T_13_28.sp4_h_l_21 <X> T_13_28.lc_trk_g3_0
 (17 12)  (671 460)  (671 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 460)  (672 460)  routing T_13_28.wire_logic_cluster/lc_1/out <X> T_13_28.lc_trk_g3_1
 (26 12)  (680 460)  (680 460)  routing T_13_28.lc_trk_g3_5 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 460)  (682 460)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 460)  (683 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 460)  (684 460)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 460)  (685 460)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 460)  (687 460)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 460)  (688 460)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (37 12)  (691 460)  (691 460)  LC_6 Logic Functioning bit
 (38 12)  (692 460)  (692 460)  LC_6 Logic Functioning bit
 (39 12)  (693 460)  (693 460)  LC_6 Logic Functioning bit
 (41 12)  (695 460)  (695 460)  LC_6 Logic Functioning bit
 (43 12)  (697 460)  (697 460)  LC_6 Logic Functioning bit
 (45 12)  (699 460)  (699 460)  LC_6 Logic Functioning bit
 (47 12)  (701 460)  (701 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (662 461)  (662 461)  routing T_13_28.sp4_v_t_42 <X> T_13_28.sp4_v_b_10
 (10 13)  (664 461)  (664 461)  routing T_13_28.sp4_v_t_42 <X> T_13_28.sp4_v_b_10
 (15 13)  (669 461)  (669 461)  routing T_13_28.sp4_h_l_21 <X> T_13_28.lc_trk_g3_0
 (16 13)  (670 461)  (670 461)  routing T_13_28.sp4_h_l_21 <X> T_13_28.lc_trk_g3_0
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (681 461)  (681 461)  routing T_13_28.lc_trk_g3_5 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 461)  (682 461)  routing T_13_28.lc_trk_g3_5 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 461)  (683 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 461)  (685 461)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 461)  (690 461)  LC_6 Logic Functioning bit
 (38 13)  (692 461)  (692 461)  LC_6 Logic Functioning bit
 (51 13)  (705 461)  (705 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (659 462)  (659 462)  routing T_13_28.sp4_v_t_38 <X> T_13_28.sp4_h_l_44
 (6 14)  (660 462)  (660 462)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_v_t_44
 (12 14)  (666 462)  (666 462)  routing T_13_28.sp4_v_t_46 <X> T_13_28.sp4_h_l_46
 (14 14)  (668 462)  (668 462)  routing T_13_28.sp4_v_b_36 <X> T_13_28.lc_trk_g3_4
 (15 14)  (669 462)  (669 462)  routing T_13_28.sp4_h_r_45 <X> T_13_28.lc_trk_g3_5
 (16 14)  (670 462)  (670 462)  routing T_13_28.sp4_h_r_45 <X> T_13_28.lc_trk_g3_5
 (17 14)  (671 462)  (671 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 462)  (672 462)  routing T_13_28.sp4_h_r_45 <X> T_13_28.lc_trk_g3_5
 (25 14)  (679 462)  (679 462)  routing T_13_28.wire_logic_cluster/lc_6/out <X> T_13_28.lc_trk_g3_6
 (26 14)  (680 462)  (680 462)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 462)  (681 462)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 462)  (683 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 462)  (684 462)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (35 14)  (689 462)  (689 462)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.input_2_7
 (36 14)  (690 462)  (690 462)  LC_7 Logic Functioning bit
 (43 14)  (697 462)  (697 462)  LC_7 Logic Functioning bit
 (45 14)  (699 462)  (699 462)  LC_7 Logic Functioning bit
 (4 15)  (658 463)  (658 463)  routing T_13_28.sp4_v_t_38 <X> T_13_28.sp4_h_l_44
 (5 15)  (659 463)  (659 463)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_v_t_44
 (6 15)  (660 463)  (660 463)  routing T_13_28.sp4_v_t_38 <X> T_13_28.sp4_h_l_44
 (11 15)  (665 463)  (665 463)  routing T_13_28.sp4_v_t_46 <X> T_13_28.sp4_h_l_46
 (14 15)  (668 463)  (668 463)  routing T_13_28.sp4_v_b_36 <X> T_13_28.lc_trk_g3_4
 (16 15)  (670 463)  (670 463)  routing T_13_28.sp4_v_b_36 <X> T_13_28.lc_trk_g3_4
 (17 15)  (671 463)  (671 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (672 463)  (672 463)  routing T_13_28.sp4_h_r_45 <X> T_13_28.lc_trk_g3_5
 (22 15)  (676 463)  (676 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 463)  (680 463)  routing T_13_28.lc_trk_g0_7 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 463)  (683 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 463)  (684 463)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 463)  (686 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 463)  (688 463)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.input_2_7
 (36 15)  (690 463)  (690 463)  LC_7 Logic Functioning bit
 (37 15)  (691 463)  (691 463)  LC_7 Logic Functioning bit
 (38 15)  (692 463)  (692 463)  LC_7 Logic Functioning bit
 (41 15)  (695 463)  (695 463)  LC_7 Logic Functioning bit
 (42 15)  (696 463)  (696 463)  LC_7 Logic Functioning bit
 (43 15)  (697 463)  (697 463)  LC_7 Logic Functioning bit
 (51 15)  (705 463)  (705 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_28

 (8 1)  (716 449)  (716 449)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_v_b_1
 (9 1)  (717 449)  (717 449)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_v_b_1
 (10 1)  (718 449)  (718 449)  routing T_14_28.sp4_h_l_42 <X> T_14_28.sp4_v_b_1
 (0 2)  (708 450)  (708 450)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (2 2)  (710 450)  (710 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 451)  (708 451)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (13 3)  (721 451)  (721 451)  routing T_14_28.sp4_v_b_9 <X> T_14_28.sp4_h_l_39
 (21 4)  (729 452)  (729 452)  routing T_14_28.wire_logic_cluster/lc_3/out <X> T_14_28.lc_trk_g1_3
 (22 4)  (730 452)  (730 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 452)  (733 452)  routing T_14_28.sp4_h_l_7 <X> T_14_28.lc_trk_g1_2
 (27 4)  (735 452)  (735 452)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 452)  (736 452)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 452)  (737 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 452)  (740 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 452)  (741 452)  routing T_14_28.lc_trk_g3_2 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 452)  (742 452)  routing T_14_28.lc_trk_g3_2 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 452)  (745 452)  LC_2 Logic Functioning bit
 (39 4)  (747 452)  (747 452)  LC_2 Logic Functioning bit
 (41 4)  (749 452)  (749 452)  LC_2 Logic Functioning bit
 (43 4)  (751 452)  (751 452)  LC_2 Logic Functioning bit
 (22 5)  (730 453)  (730 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 453)  (731 453)  routing T_14_28.sp4_h_l_7 <X> T_14_28.lc_trk_g1_2
 (24 5)  (732 453)  (732 453)  routing T_14_28.sp4_h_l_7 <X> T_14_28.lc_trk_g1_2
 (25 5)  (733 453)  (733 453)  routing T_14_28.sp4_h_l_7 <X> T_14_28.lc_trk_g1_2
 (31 5)  (739 453)  (739 453)  routing T_14_28.lc_trk_g3_2 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 453)  (745 453)  LC_2 Logic Functioning bit
 (39 5)  (747 453)  (747 453)  LC_2 Logic Functioning bit
 (41 5)  (749 453)  (749 453)  LC_2 Logic Functioning bit
 (43 5)  (751 453)  (751 453)  LC_2 Logic Functioning bit
 (48 5)  (756 453)  (756 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (10 6)  (718 454)  (718 454)  routing T_14_28.sp4_v_b_11 <X> T_14_28.sp4_h_l_41
 (17 6)  (725 454)  (725 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 454)  (726 454)  routing T_14_28.wire_logic_cluster/lc_5/out <X> T_14_28.lc_trk_g1_5
 (21 6)  (729 454)  (729 454)  routing T_14_28.lft_op_7 <X> T_14_28.lc_trk_g1_7
 (22 6)  (730 454)  (730 454)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 454)  (732 454)  routing T_14_28.lft_op_7 <X> T_14_28.lc_trk_g1_7
 (27 6)  (735 454)  (735 454)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 454)  (736 454)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 454)  (737 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 454)  (740 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 454)  (742 454)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 454)  (744 454)  LC_3 Logic Functioning bit
 (37 6)  (745 454)  (745 454)  LC_3 Logic Functioning bit
 (38 6)  (746 454)  (746 454)  LC_3 Logic Functioning bit
 (39 6)  (747 454)  (747 454)  LC_3 Logic Functioning bit
 (41 6)  (749 454)  (749 454)  LC_3 Logic Functioning bit
 (43 6)  (751 454)  (751 454)  LC_3 Logic Functioning bit
 (45 6)  (753 454)  (753 454)  LC_3 Logic Functioning bit
 (26 7)  (734 455)  (734 455)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 455)  (735 455)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 455)  (737 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 455)  (738 455)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 455)  (739 455)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 455)  (744 455)  LC_3 Logic Functioning bit
 (38 7)  (746 455)  (746 455)  LC_3 Logic Functioning bit
 (53 7)  (761 455)  (761 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 10)  (735 458)  (735 458)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 458)  (737 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 458)  (738 458)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 458)  (739 458)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 458)  (740 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 458)  (742 458)  routing T_14_28.lc_trk_g1_5 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 458)  (744 458)  LC_5 Logic Functioning bit
 (37 10)  (745 458)  (745 458)  LC_5 Logic Functioning bit
 (38 10)  (746 458)  (746 458)  LC_5 Logic Functioning bit
 (39 10)  (747 458)  (747 458)  LC_5 Logic Functioning bit
 (41 10)  (749 458)  (749 458)  LC_5 Logic Functioning bit
 (43 10)  (751 458)  (751 458)  LC_5 Logic Functioning bit
 (45 10)  (753 458)  (753 458)  LC_5 Logic Functioning bit
 (46 10)  (754 458)  (754 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (734 459)  (734 459)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 459)  (735 459)  routing T_14_28.lc_trk_g1_2 <X> T_14_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 459)  (737 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 459)  (738 459)  routing T_14_28.lc_trk_g1_7 <X> T_14_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 459)  (744 459)  LC_5 Logic Functioning bit
 (38 11)  (746 459)  (746 459)  LC_5 Logic Functioning bit
 (21 12)  (729 460)  (729 460)  routing T_14_28.sp4_h_r_35 <X> T_14_28.lc_trk_g3_3
 (22 12)  (730 460)  (730 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 460)  (731 460)  routing T_14_28.sp4_h_r_35 <X> T_14_28.lc_trk_g3_3
 (24 12)  (732 460)  (732 460)  routing T_14_28.sp4_h_r_35 <X> T_14_28.lc_trk_g3_3
 (25 12)  (733 460)  (733 460)  routing T_14_28.sp4_h_r_34 <X> T_14_28.lc_trk_g3_2
 (14 13)  (722 461)  (722 461)  routing T_14_28.sp4_h_r_24 <X> T_14_28.lc_trk_g3_0
 (15 13)  (723 461)  (723 461)  routing T_14_28.sp4_h_r_24 <X> T_14_28.lc_trk_g3_0
 (16 13)  (724 461)  (724 461)  routing T_14_28.sp4_h_r_24 <X> T_14_28.lc_trk_g3_0
 (17 13)  (725 461)  (725 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (730 461)  (730 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 461)  (731 461)  routing T_14_28.sp4_h_r_34 <X> T_14_28.lc_trk_g3_2
 (24 13)  (732 461)  (732 461)  routing T_14_28.sp4_h_r_34 <X> T_14_28.lc_trk_g3_2


LogicTile_15_28

 (27 0)  (789 448)  (789 448)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 448)  (790 448)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 448)  (791 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 448)  (794 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 448)  (798 448)  LC_0 Logic Functioning bit
 (39 0)  (801 448)  (801 448)  LC_0 Logic Functioning bit
 (41 0)  (803 448)  (803 448)  LC_0 Logic Functioning bit
 (42 0)  (804 448)  (804 448)  LC_0 Logic Functioning bit
 (44 0)  (806 448)  (806 448)  LC_0 Logic Functioning bit
 (45 0)  (807 448)  (807 448)  LC_0 Logic Functioning bit
 (36 1)  (798 449)  (798 449)  LC_0 Logic Functioning bit
 (39 1)  (801 449)  (801 449)  LC_0 Logic Functioning bit
 (41 1)  (803 449)  (803 449)  LC_0 Logic Functioning bit
 (42 1)  (804 449)  (804 449)  LC_0 Logic Functioning bit
 (47 1)  (809 449)  (809 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (811 449)  (811 449)  Carry_In_Mux bit 

 (0 2)  (762 450)  (762 450)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (2 2)  (764 450)  (764 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 450)  (789 450)  routing T_15_28.lc_trk_g3_1 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 450)  (790 450)  routing T_15_28.lc_trk_g3_1 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 450)  (791 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 450)  (794 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 450)  (798 450)  LC_1 Logic Functioning bit
 (39 2)  (801 450)  (801 450)  LC_1 Logic Functioning bit
 (41 2)  (803 450)  (803 450)  LC_1 Logic Functioning bit
 (42 2)  (804 450)  (804 450)  LC_1 Logic Functioning bit
 (45 2)  (807 450)  (807 450)  LC_1 Logic Functioning bit
 (0 3)  (762 451)  (762 451)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (36 3)  (798 451)  (798 451)  LC_1 Logic Functioning bit
 (39 3)  (801 451)  (801 451)  LC_1 Logic Functioning bit
 (41 3)  (803 451)  (803 451)  LC_1 Logic Functioning bit
 (42 3)  (804 451)  (804 451)  LC_1 Logic Functioning bit
 (47 3)  (809 451)  (809 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 12)  (766 460)  (766 460)  routing T_15_28.sp4_h_l_44 <X> T_15_28.sp4_v_b_9
 (14 12)  (776 460)  (776 460)  routing T_15_28.wire_logic_cluster/lc_0/out <X> T_15_28.lc_trk_g3_0
 (17 12)  (779 460)  (779 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 460)  (780 460)  routing T_15_28.wire_logic_cluster/lc_1/out <X> T_15_28.lc_trk_g3_1
 (5 13)  (767 461)  (767 461)  routing T_15_28.sp4_h_l_44 <X> T_15_28.sp4_v_b_9
 (17 13)  (779 461)  (779 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_1_27

 (22 0)  (40 432)  (40 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (43 432)  (43 432)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g0_2
 (13 1)  (31 433)  (31 433)  routing T_1_27.sp4_v_t_44 <X> T_1_27.sp4_h_r_2
 (21 1)  (39 433)  (39 433)  routing T_1_27.sp4_r_v_b_32 <X> T_1_27.lc_trk_g0_3
 (22 1)  (40 433)  (40 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (41 433)  (41 433)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g0_2
 (24 1)  (42 433)  (42 433)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g0_2
 (25 1)  (43 433)  (43 433)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g0_2
 (0 2)  (18 434)  (18 434)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 434)  (33 434)  routing T_1_27.top_op_5 <X> T_1_27.lc_trk_g0_5
 (17 2)  (35 434)  (35 434)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (43 434)  (43 434)  routing T_1_27.sp4_h_r_14 <X> T_1_27.lc_trk_g0_6
 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (18 3)  (36 435)  (36 435)  routing T_1_27.top_op_5 <X> T_1_27.lc_trk_g0_5
 (22 3)  (40 435)  (40 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 435)  (41 435)  routing T_1_27.sp4_h_r_14 <X> T_1_27.lc_trk_g0_6
 (24 3)  (42 435)  (42 435)  routing T_1_27.sp4_h_r_14 <X> T_1_27.lc_trk_g0_6
 (21 4)  (39 436)  (39 436)  routing T_1_27.sp4_h_r_11 <X> T_1_27.lc_trk_g1_3
 (22 4)  (40 436)  (40 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (41 436)  (41 436)  routing T_1_27.sp4_h_r_11 <X> T_1_27.lc_trk_g1_3
 (24 4)  (42 436)  (42 436)  routing T_1_27.sp4_h_r_11 <X> T_1_27.lc_trk_g1_3
 (5 5)  (23 437)  (23 437)  routing T_1_27.sp4_h_r_3 <X> T_1_27.sp4_v_b_3
 (15 5)  (33 437)  (33 437)  routing T_1_27.sp4_v_t_5 <X> T_1_27.lc_trk_g1_0
 (16 5)  (34 437)  (34 437)  routing T_1_27.sp4_v_t_5 <X> T_1_27.lc_trk_g1_0
 (17 5)  (35 437)  (35 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (40 438)  (40 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (45 438)  (45 438)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 438)  (46 438)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 438)  (47 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 438)  (48 438)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 438)  (50 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 438)  (51 438)  routing T_1_27.lc_trk_g2_0 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 438)  (54 438)  LC_3 Logic Functioning bit
 (38 6)  (56 438)  (56 438)  LC_3 Logic Functioning bit
 (39 6)  (57 438)  (57 438)  LC_3 Logic Functioning bit
 (41 6)  (59 438)  (59 438)  LC_3 Logic Functioning bit
 (43 6)  (61 438)  (61 438)  LC_3 Logic Functioning bit
 (26 7)  (44 439)  (44 439)  routing T_1_27.lc_trk_g0_3 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 439)  (47 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 439)  (48 439)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 439)  (50 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 439)  (51 439)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.input_2_3
 (34 7)  (52 439)  (52 439)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.input_2_3
 (35 7)  (53 439)  (53 439)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.input_2_3
 (37 7)  (55 439)  (55 439)  LC_3 Logic Functioning bit
 (38 7)  (56 439)  (56 439)  LC_3 Logic Functioning bit
 (42 7)  (60 439)  (60 439)  LC_3 Logic Functioning bit
 (15 8)  (33 440)  (33 440)  routing T_1_27.sp4_h_r_25 <X> T_1_27.lc_trk_g2_1
 (16 8)  (34 440)  (34 440)  routing T_1_27.sp4_h_r_25 <X> T_1_27.lc_trk_g2_1
 (17 8)  (35 440)  (35 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (40 440)  (40 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (46 440)  (46 440)  routing T_1_27.lc_trk_g2_1 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 440)  (47 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 440)  (49 440)  routing T_1_27.lc_trk_g0_5 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 440)  (50 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 440)  (54 440)  LC_4 Logic Functioning bit
 (38 8)  (56 440)  (56 440)  LC_4 Logic Functioning bit
 (50 8)  (68 440)  (68 440)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (32 441)  (32 441)  routing T_1_27.sp4_h_r_24 <X> T_1_27.lc_trk_g2_0
 (15 9)  (33 441)  (33 441)  routing T_1_27.sp4_h_r_24 <X> T_1_27.lc_trk_g2_0
 (16 9)  (34 441)  (34 441)  routing T_1_27.sp4_h_r_24 <X> T_1_27.lc_trk_g2_0
 (17 9)  (35 441)  (35 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (36 441)  (36 441)  routing T_1_27.sp4_h_r_25 <X> T_1_27.lc_trk_g2_1
 (26 9)  (44 441)  (44 441)  routing T_1_27.lc_trk_g0_2 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 441)  (47 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (54 441)  (54 441)  LC_4 Logic Functioning bit
 (37 9)  (55 441)  (55 441)  LC_4 Logic Functioning bit
 (38 9)  (56 441)  (56 441)  LC_4 Logic Functioning bit
 (41 9)  (59 441)  (59 441)  LC_4 Logic Functioning bit
 (42 9)  (60 441)  (60 441)  LC_4 Logic Functioning bit
 (43 9)  (61 441)  (61 441)  LC_4 Logic Functioning bit
 (22 10)  (40 442)  (40 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (44 442)  (44 442)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 442)  (45 442)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 442)  (47 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 442)  (49 442)  routing T_1_27.lc_trk_g0_6 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 442)  (50 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 442)  (54 442)  LC_5 Logic Functioning bit
 (39 10)  (57 442)  (57 442)  LC_5 Logic Functioning bit
 (43 10)  (61 442)  (61 442)  LC_5 Logic Functioning bit
 (50 10)  (68 442)  (68 442)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (40 443)  (40 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (41 443)  (41 443)  routing T_1_27.sp4_h_r_30 <X> T_1_27.lc_trk_g2_6
 (24 11)  (42 443)  (42 443)  routing T_1_27.sp4_h_r_30 <X> T_1_27.lc_trk_g2_6
 (25 11)  (43 443)  (43 443)  routing T_1_27.sp4_h_r_30 <X> T_1_27.lc_trk_g2_6
 (26 11)  (44 443)  (44 443)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 443)  (45 443)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 443)  (46 443)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 443)  (47 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 443)  (48 443)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 443)  (49 443)  routing T_1_27.lc_trk_g0_6 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 443)  (54 443)  LC_5 Logic Functioning bit
 (37 11)  (55 443)  (55 443)  LC_5 Logic Functioning bit
 (38 11)  (56 443)  (56 443)  LC_5 Logic Functioning bit
 (42 11)  (60 443)  (60 443)  LC_5 Logic Functioning bit
 (43 11)  (61 443)  (61 443)  LC_5 Logic Functioning bit
 (26 12)  (44 444)  (44 444)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 444)  (46 444)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 444)  (47 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 444)  (48 444)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 444)  (50 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 444)  (52 444)  routing T_1_27.lc_trk_g1_0 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 444)  (54 444)  LC_6 Logic Functioning bit
 (37 12)  (55 444)  (55 444)  LC_6 Logic Functioning bit
 (38 12)  (56 444)  (56 444)  LC_6 Logic Functioning bit
 (39 12)  (57 444)  (57 444)  LC_6 Logic Functioning bit
 (40 12)  (58 444)  (58 444)  LC_6 Logic Functioning bit
 (41 12)  (59 444)  (59 444)  LC_6 Logic Functioning bit
 (42 12)  (60 444)  (60 444)  LC_6 Logic Functioning bit
 (43 12)  (61 444)  (61 444)  LC_6 Logic Functioning bit
 (22 13)  (40 445)  (40 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (44 445)  (44 445)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 445)  (45 445)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 445)  (47 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 445)  (48 445)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 445)  (55 445)  LC_6 Logic Functioning bit
 (39 13)  (57 445)  (57 445)  LC_6 Logic Functioning bit
 (21 14)  (39 446)  (39 446)  routing T_1_27.sp4_h_l_34 <X> T_1_27.lc_trk_g3_7
 (22 14)  (40 446)  (40 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (41 446)  (41 446)  routing T_1_27.sp4_h_l_34 <X> T_1_27.lc_trk_g3_7
 (24 14)  (42 446)  (42 446)  routing T_1_27.sp4_h_l_34 <X> T_1_27.lc_trk_g3_7
 (31 14)  (49 446)  (49 446)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 446)  (50 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 446)  (51 446)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 446)  (54 446)  LC_7 Logic Functioning bit
 (37 14)  (55 446)  (55 446)  LC_7 Logic Functioning bit
 (38 14)  (56 446)  (56 446)  LC_7 Logic Functioning bit
 (42 14)  (60 446)  (60 446)  LC_7 Logic Functioning bit
 (45 14)  (63 446)  (63 446)  LC_7 Logic Functioning bit
 (46 14)  (64 446)  (64 446)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (68 446)  (68 446)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (39 447)  (39 447)  routing T_1_27.sp4_h_l_34 <X> T_1_27.lc_trk_g3_7
 (22 15)  (40 447)  (40 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (44 447)  (44 447)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 447)  (46 447)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 447)  (47 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 447)  (49 447)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 447)  (54 447)  LC_7 Logic Functioning bit
 (37 15)  (55 447)  (55 447)  LC_7 Logic Functioning bit
 (39 15)  (57 447)  (57 447)  LC_7 Logic Functioning bit
 (43 15)  (61 447)  (61 447)  LC_7 Logic Functioning bit


LogicTile_2_27

 (5 0)  (77 432)  (77 432)  routing T_2_27.sp4_h_l_44 <X> T_2_27.sp4_h_r_0
 (16 0)  (88 432)  (88 432)  routing T_2_27.sp4_v_b_9 <X> T_2_27.lc_trk_g0_1
 (17 0)  (89 432)  (89 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 432)  (90 432)  routing T_2_27.sp4_v_b_9 <X> T_2_27.lc_trk_g0_1
 (27 0)  (99 432)  (99 432)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 432)  (100 432)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 432)  (103 432)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 432)  (106 432)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 432)  (107 432)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.input_2_0
 (36 0)  (108 432)  (108 432)  LC_0 Logic Functioning bit
 (41 0)  (113 432)  (113 432)  LC_0 Logic Functioning bit
 (43 0)  (115 432)  (115 432)  LC_0 Logic Functioning bit
 (4 1)  (76 433)  (76 433)  routing T_2_27.sp4_h_l_44 <X> T_2_27.sp4_h_r_0
 (18 1)  (90 433)  (90 433)  routing T_2_27.sp4_v_b_9 <X> T_2_27.lc_trk_g0_1
 (27 1)  (99 433)  (99 433)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 433)  (100 433)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 433)  (101 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 433)  (104 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 433)  (106 433)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.input_2_0
 (35 1)  (107 433)  (107 433)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.input_2_0
 (36 1)  (108 433)  (108 433)  LC_0 Logic Functioning bit
 (37 1)  (109 433)  (109 433)  LC_0 Logic Functioning bit
 (38 1)  (110 433)  (110 433)  LC_0 Logic Functioning bit
 (40 1)  (112 433)  (112 433)  LC_0 Logic Functioning bit
 (42 1)  (114 433)  (114 433)  LC_0 Logic Functioning bit
 (0 2)  (72 434)  (72 434)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (98 434)  (98 434)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 434)  (101 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 434)  (102 434)  routing T_2_27.lc_trk_g0_4 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 434)  (103 434)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 434)  (104 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 434)  (105 434)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 434)  (108 434)  LC_1 Logic Functioning bit
 (37 2)  (109 434)  (109 434)  LC_1 Logic Functioning bit
 (43 2)  (115 434)  (115 434)  LC_1 Logic Functioning bit
 (50 2)  (122 434)  (122 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 435)  (72 435)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (15 3)  (87 435)  (87 435)  routing T_2_27.sp4_v_t_9 <X> T_2_27.lc_trk_g0_4
 (16 3)  (88 435)  (88 435)  routing T_2_27.sp4_v_t_9 <X> T_2_27.lc_trk_g0_4
 (17 3)  (89 435)  (89 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (94 435)  (94 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 435)  (95 435)  routing T_2_27.sp4_v_b_22 <X> T_2_27.lc_trk_g0_6
 (24 3)  (96 435)  (96 435)  routing T_2_27.sp4_v_b_22 <X> T_2_27.lc_trk_g0_6
 (27 3)  (99 435)  (99 435)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 435)  (101 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 435)  (103 435)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 435)  (108 435)  LC_1 Logic Functioning bit
 (37 3)  (109 435)  (109 435)  LC_1 Logic Functioning bit
 (38 3)  (110 435)  (110 435)  LC_1 Logic Functioning bit
 (41 3)  (113 435)  (113 435)  LC_1 Logic Functioning bit
 (42 3)  (114 435)  (114 435)  LC_1 Logic Functioning bit
 (1 4)  (73 436)  (73 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (89 436)  (89 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (94 436)  (94 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 436)  (95 436)  routing T_2_27.sp4_v_b_19 <X> T_2_27.lc_trk_g1_3
 (24 4)  (96 436)  (96 436)  routing T_2_27.sp4_v_b_19 <X> T_2_27.lc_trk_g1_3
 (27 4)  (99 436)  (99 436)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 436)  (100 436)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 436)  (101 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 436)  (103 436)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 436)  (104 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 436)  (105 436)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 436)  (106 436)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 436)  (107 436)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.input_2_2
 (36 4)  (108 436)  (108 436)  LC_2 Logic Functioning bit
 (37 4)  (109 436)  (109 436)  LC_2 Logic Functioning bit
 (38 4)  (110 436)  (110 436)  LC_2 Logic Functioning bit
 (41 4)  (113 436)  (113 436)  LC_2 Logic Functioning bit
 (43 4)  (115 436)  (115 436)  LC_2 Logic Functioning bit
 (0 5)  (72 437)  (72 437)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_7/cen
 (1 5)  (73 437)  (73 437)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_7/cen
 (27 5)  (99 437)  (99 437)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 437)  (101 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 437)  (102 437)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 437)  (103 437)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 437)  (104 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (107 437)  (107 437)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.input_2_2
 (36 5)  (108 437)  (108 437)  LC_2 Logic Functioning bit
 (39 5)  (111 437)  (111 437)  LC_2 Logic Functioning bit
 (40 5)  (112 437)  (112 437)  LC_2 Logic Functioning bit
 (14 6)  (86 438)  (86 438)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (17 6)  (89 438)  (89 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (94 438)  (94 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (95 438)  (95 438)  routing T_2_27.sp12_h_r_23 <X> T_2_27.lc_trk_g1_7
 (29 6)  (101 438)  (101 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 438)  (102 438)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 438)  (103 438)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 438)  (104 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 438)  (105 438)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 438)  (108 438)  LC_3 Logic Functioning bit
 (37 6)  (109 438)  (109 438)  LC_3 Logic Functioning bit
 (43 6)  (115 438)  (115 438)  LC_3 Logic Functioning bit
 (50 6)  (122 438)  (122 438)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (80 439)  (80 439)  routing T_2_27.sp4_h_r_10 <X> T_2_27.sp4_v_t_41
 (9 7)  (81 439)  (81 439)  routing T_2_27.sp4_h_r_10 <X> T_2_27.sp4_v_t_41
 (10 7)  (82 439)  (82 439)  routing T_2_27.sp4_h_r_10 <X> T_2_27.sp4_v_t_41
 (14 7)  (86 439)  (86 439)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (16 7)  (88 439)  (88 439)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (17 7)  (89 439)  (89 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (93 439)  (93 439)  routing T_2_27.sp12_h_r_23 <X> T_2_27.lc_trk_g1_7
 (26 7)  (98 439)  (98 439)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 439)  (100 439)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 439)  (101 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 439)  (102 439)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 439)  (108 439)  LC_3 Logic Functioning bit
 (37 7)  (109 439)  (109 439)  LC_3 Logic Functioning bit
 (39 7)  (111 439)  (111 439)  LC_3 Logic Functioning bit
 (40 7)  (112 439)  (112 439)  LC_3 Logic Functioning bit
 (43 7)  (115 439)  (115 439)  LC_3 Logic Functioning bit
 (17 8)  (89 440)  (89 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 440)  (90 440)  routing T_2_27.wire_logic_cluster/lc_1/out <X> T_2_27.lc_trk_g2_1
 (22 8)  (94 440)  (94 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (95 440)  (95 440)  routing T_2_27.sp12_v_b_11 <X> T_2_27.lc_trk_g2_3
 (26 8)  (98 440)  (98 440)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 440)  (101 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 440)  (104 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 440)  (105 440)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 440)  (109 440)  LC_4 Logic Functioning bit
 (42 8)  (114 440)  (114 440)  LC_4 Logic Functioning bit
 (45 8)  (117 440)  (117 440)  LC_4 Logic Functioning bit
 (50 8)  (122 440)  (122 440)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (99 441)  (99 441)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 441)  (101 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 441)  (108 441)  LC_4 Logic Functioning bit
 (37 9)  (109 441)  (109 441)  LC_4 Logic Functioning bit
 (39 9)  (111 441)  (111 441)  LC_4 Logic Functioning bit
 (43 9)  (115 441)  (115 441)  LC_4 Logic Functioning bit
 (48 9)  (120 441)  (120 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (86 442)  (86 442)  routing T_2_27.rgt_op_4 <X> T_2_27.lc_trk_g2_4
 (25 10)  (97 442)  (97 442)  routing T_2_27.sp4_h_r_38 <X> T_2_27.lc_trk_g2_6
 (15 11)  (87 443)  (87 443)  routing T_2_27.rgt_op_4 <X> T_2_27.lc_trk_g2_4
 (17 11)  (89 443)  (89 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (94 443)  (94 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (95 443)  (95 443)  routing T_2_27.sp4_h_r_38 <X> T_2_27.lc_trk_g2_6
 (24 11)  (96 443)  (96 443)  routing T_2_27.sp4_h_r_38 <X> T_2_27.lc_trk_g2_6
 (14 12)  (86 444)  (86 444)  routing T_2_27.sp4_v_b_24 <X> T_2_27.lc_trk_g3_0
 (17 12)  (89 444)  (89 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (19 12)  (91 444)  (91 444)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (16 13)  (88 445)  (88 445)  routing T_2_27.sp4_v_b_24 <X> T_2_27.lc_trk_g3_0
 (17 13)  (89 445)  (89 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (90 445)  (90 445)  routing T_2_27.sp4_r_v_b_41 <X> T_2_27.lc_trk_g3_1
 (22 13)  (94 445)  (94 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (95 445)  (95 445)  routing T_2_27.sp4_h_l_15 <X> T_2_27.lc_trk_g3_2
 (24 13)  (96 445)  (96 445)  routing T_2_27.sp4_h_l_15 <X> T_2_27.lc_trk_g3_2
 (25 13)  (97 445)  (97 445)  routing T_2_27.sp4_h_l_15 <X> T_2_27.lc_trk_g3_2
 (5 14)  (77 446)  (77 446)  routing T_2_27.sp4_v_t_44 <X> T_2_27.sp4_h_l_44
 (8 14)  (80 446)  (80 446)  routing T_2_27.sp4_h_r_2 <X> T_2_27.sp4_h_l_47
 (10 14)  (82 446)  (82 446)  routing T_2_27.sp4_h_r_2 <X> T_2_27.sp4_h_l_47
 (11 14)  (83 446)  (83 446)  routing T_2_27.sp4_v_b_3 <X> T_2_27.sp4_v_t_46
 (13 14)  (85 446)  (85 446)  routing T_2_27.sp4_v_b_3 <X> T_2_27.sp4_v_t_46
 (6 15)  (78 447)  (78 447)  routing T_2_27.sp4_v_t_44 <X> T_2_27.sp4_h_l_44
 (8 15)  (80 447)  (80 447)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_v_t_47
 (9 15)  (81 447)  (81 447)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_v_t_47
 (10 15)  (82 447)  (82 447)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_v_t_47
 (22 15)  (94 447)  (94 447)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (96 447)  (96 447)  routing T_2_27.tnr_op_6 <X> T_2_27.lc_trk_g3_6


LogicTile_3_27

 (15 0)  (141 432)  (141 432)  routing T_3_27.sp4_h_r_1 <X> T_3_27.lc_trk_g0_1
 (16 0)  (142 432)  (142 432)  routing T_3_27.sp4_h_r_1 <X> T_3_27.lc_trk_g0_1
 (17 0)  (143 432)  (143 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (148 432)  (148 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (153 432)  (153 432)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 432)  (154 432)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 432)  (160 432)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 432)  (161 432)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.input_2_0
 (36 0)  (162 432)  (162 432)  LC_0 Logic Functioning bit
 (37 0)  (163 432)  (163 432)  LC_0 Logic Functioning bit
 (38 0)  (164 432)  (164 432)  LC_0 Logic Functioning bit
 (45 0)  (171 432)  (171 432)  LC_0 Logic Functioning bit
 (46 0)  (172 432)  (172 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (144 433)  (144 433)  routing T_3_27.sp4_h_r_1 <X> T_3_27.lc_trk_g0_1
 (21 1)  (147 433)  (147 433)  routing T_3_27.sp4_r_v_b_32 <X> T_3_27.lc_trk_g0_3
 (22 1)  (148 433)  (148 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (151 433)  (151 433)  routing T_3_27.sp4_r_v_b_33 <X> T_3_27.lc_trk_g0_2
 (26 1)  (152 433)  (152 433)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 433)  (156 433)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 433)  (158 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (161 433)  (161 433)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.input_2_0
 (36 1)  (162 433)  (162 433)  LC_0 Logic Functioning bit
 (37 1)  (163 433)  (163 433)  LC_0 Logic Functioning bit
 (38 1)  (164 433)  (164 433)  LC_0 Logic Functioning bit
 (39 1)  (165 433)  (165 433)  LC_0 Logic Functioning bit
 (40 1)  (166 433)  (166 433)  LC_0 Logic Functioning bit
 (46 1)  (172 433)  (172 433)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (126 434)  (126 434)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (129 434)  (129 434)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_l_23
 (9 2)  (135 434)  (135 434)  routing T_3_27.sp4_v_b_1 <X> T_3_27.sp4_h_l_36
 (14 2)  (140 434)  (140 434)  routing T_3_27.sp4_h_l_1 <X> T_3_27.lc_trk_g0_4
 (21 2)  (147 434)  (147 434)  routing T_3_27.sp4_h_l_10 <X> T_3_27.lc_trk_g0_7
 (22 2)  (148 434)  (148 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (149 434)  (149 434)  routing T_3_27.sp4_h_l_10 <X> T_3_27.lc_trk_g0_7
 (24 2)  (150 434)  (150 434)  routing T_3_27.sp4_h_l_10 <X> T_3_27.lc_trk_g0_7
 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (4 3)  (130 435)  (130 435)  routing T_3_27.sp4_h_r_4 <X> T_3_27.sp4_h_l_37
 (6 3)  (132 435)  (132 435)  routing T_3_27.sp4_h_r_4 <X> T_3_27.sp4_h_l_37
 (15 3)  (141 435)  (141 435)  routing T_3_27.sp4_h_l_1 <X> T_3_27.lc_trk_g0_4
 (16 3)  (142 435)  (142 435)  routing T_3_27.sp4_h_l_1 <X> T_3_27.lc_trk_g0_4
 (17 3)  (143 435)  (143 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (147 435)  (147 435)  routing T_3_27.sp4_h_l_10 <X> T_3_27.lc_trk_g0_7
 (22 3)  (148 435)  (148 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (149 435)  (149 435)  routing T_3_27.sp4_v_b_22 <X> T_3_27.lc_trk_g0_6
 (24 3)  (150 435)  (150 435)  routing T_3_27.sp4_v_b_22 <X> T_3_27.lc_trk_g0_6
 (14 4)  (140 436)  (140 436)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g1_0
 (15 4)  (141 436)  (141 436)  routing T_3_27.top_op_1 <X> T_3_27.lc_trk_g1_1
 (17 4)  (143 436)  (143 436)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (149 436)  (149 436)  routing T_3_27.sp4_h_r_3 <X> T_3_27.lc_trk_g1_3
 (24 4)  (150 436)  (150 436)  routing T_3_27.sp4_h_r_3 <X> T_3_27.lc_trk_g1_3
 (27 4)  (153 436)  (153 436)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 436)  (154 436)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 436)  (155 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 436)  (158 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 436)  (159 436)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 436)  (160 436)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 436)  (161 436)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.input_2_2
 (36 4)  (162 436)  (162 436)  LC_2 Logic Functioning bit
 (38 4)  (164 436)  (164 436)  LC_2 Logic Functioning bit
 (41 4)  (167 436)  (167 436)  LC_2 Logic Functioning bit
 (43 4)  (169 436)  (169 436)  LC_2 Logic Functioning bit
 (45 4)  (171 436)  (171 436)  LC_2 Logic Functioning bit
 (14 5)  (140 437)  (140 437)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g1_0
 (15 5)  (141 437)  (141 437)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g1_0
 (16 5)  (142 437)  (142 437)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g1_0
 (17 5)  (143 437)  (143 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (144 437)  (144 437)  routing T_3_27.top_op_1 <X> T_3_27.lc_trk_g1_1
 (21 5)  (147 437)  (147 437)  routing T_3_27.sp4_h_r_3 <X> T_3_27.lc_trk_g1_3
 (26 5)  (152 437)  (152 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 437)  (154 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 437)  (155 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 437)  (157 437)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 437)  (158 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (161 437)  (161 437)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.input_2_2
 (37 5)  (163 437)  (163 437)  LC_2 Logic Functioning bit
 (39 5)  (165 437)  (165 437)  LC_2 Logic Functioning bit
 (41 5)  (167 437)  (167 437)  LC_2 Logic Functioning bit
 (42 5)  (168 437)  (168 437)  LC_2 Logic Functioning bit
 (51 5)  (177 437)  (177 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (179 437)  (179 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (148 438)  (148 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (155 438)  (155 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 438)  (156 438)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 438)  (157 438)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 438)  (158 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 438)  (160 438)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 438)  (162 438)  LC_3 Logic Functioning bit
 (37 6)  (163 438)  (163 438)  LC_3 Logic Functioning bit
 (39 6)  (165 438)  (165 438)  LC_3 Logic Functioning bit
 (43 6)  (169 438)  (169 438)  LC_3 Logic Functioning bit
 (45 6)  (171 438)  (171 438)  LC_3 Logic Functioning bit
 (6 7)  (132 439)  (132 439)  routing T_3_27.sp4_h_r_3 <X> T_3_27.sp4_h_l_38
 (21 7)  (147 439)  (147 439)  routing T_3_27.sp4_r_v_b_31 <X> T_3_27.lc_trk_g1_7
 (22 7)  (148 439)  (148 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (151 439)  (151 439)  routing T_3_27.sp4_r_v_b_30 <X> T_3_27.lc_trk_g1_6
 (26 7)  (152 439)  (152 439)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 439)  (153 439)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 439)  (154 439)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 439)  (155 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 439)  (156 439)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 439)  (157 439)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 439)  (158 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (159 439)  (159 439)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.input_2_3
 (35 7)  (161 439)  (161 439)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.input_2_3
 (36 7)  (162 439)  (162 439)  LC_3 Logic Functioning bit
 (37 7)  (163 439)  (163 439)  LC_3 Logic Functioning bit
 (42 7)  (168 439)  (168 439)  LC_3 Logic Functioning bit
 (43 7)  (169 439)  (169 439)  LC_3 Logic Functioning bit
 (12 8)  (138 440)  (138 440)  routing T_3_27.sp4_v_t_45 <X> T_3_27.sp4_h_r_8
 (15 8)  (141 440)  (141 440)  routing T_3_27.tnl_op_1 <X> T_3_27.lc_trk_g2_1
 (17 8)  (143 440)  (143 440)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (147 440)  (147 440)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g2_3
 (22 8)  (148 440)  (148 440)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (151 440)  (151 440)  routing T_3_27.wire_logic_cluster/lc_2/out <X> T_3_27.lc_trk_g2_2
 (28 8)  (154 440)  (154 440)  routing T_3_27.lc_trk_g2_1 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 440)  (155 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 440)  (157 440)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 440)  (158 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 440)  (160 440)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 440)  (161 440)  routing T_3_27.lc_trk_g0_4 <X> T_3_27.input_2_4
 (36 8)  (162 440)  (162 440)  LC_4 Logic Functioning bit
 (39 8)  (165 440)  (165 440)  LC_4 Logic Functioning bit
 (43 8)  (169 440)  (169 440)  LC_4 Logic Functioning bit
 (4 9)  (130 441)  (130 441)  routing T_3_27.sp4_h_l_47 <X> T_3_27.sp4_h_r_6
 (6 9)  (132 441)  (132 441)  routing T_3_27.sp4_h_l_47 <X> T_3_27.sp4_h_r_6
 (18 9)  (144 441)  (144 441)  routing T_3_27.tnl_op_1 <X> T_3_27.lc_trk_g2_1
 (22 9)  (148 441)  (148 441)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (152 441)  (152 441)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 441)  (153 441)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 441)  (154 441)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 441)  (155 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 441)  (157 441)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 441)  (158 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (162 441)  (162 441)  LC_4 Logic Functioning bit
 (37 9)  (163 441)  (163 441)  LC_4 Logic Functioning bit
 (38 9)  (164 441)  (164 441)  LC_4 Logic Functioning bit
 (42 9)  (168 441)  (168 441)  LC_4 Logic Functioning bit
 (43 9)  (169 441)  (169 441)  LC_4 Logic Functioning bit
 (14 10)  (140 442)  (140 442)  routing T_3_27.rgt_op_4 <X> T_3_27.lc_trk_g2_4
 (21 10)  (147 442)  (147 442)  routing T_3_27.bnl_op_7 <X> T_3_27.lc_trk_g2_7
 (22 10)  (148 442)  (148 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (154 442)  (154 442)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 442)  (155 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 442)  (156 442)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 442)  (160 442)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 442)  (162 442)  LC_5 Logic Functioning bit
 (37 10)  (163 442)  (163 442)  LC_5 Logic Functioning bit
 (38 10)  (164 442)  (164 442)  LC_5 Logic Functioning bit
 (39 10)  (165 442)  (165 442)  LC_5 Logic Functioning bit
 (15 11)  (141 443)  (141 443)  routing T_3_27.rgt_op_4 <X> T_3_27.lc_trk_g2_4
 (17 11)  (143 443)  (143 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (147 443)  (147 443)  routing T_3_27.bnl_op_7 <X> T_3_27.lc_trk_g2_7
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 443)  (157 443)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 443)  (166 443)  LC_5 Logic Functioning bit
 (41 11)  (167 443)  (167 443)  LC_5 Logic Functioning bit
 (42 11)  (168 443)  (168 443)  LC_5 Logic Functioning bit
 (43 11)  (169 443)  (169 443)  LC_5 Logic Functioning bit
 (52 11)  (178 443)  (178 443)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (138 444)  (138 444)  routing T_3_27.sp4_v_t_46 <X> T_3_27.sp4_h_r_11
 (14 12)  (140 444)  (140 444)  routing T_3_27.sp4_h_r_40 <X> T_3_27.lc_trk_g3_0
 (17 12)  (143 444)  (143 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (148 444)  (148 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (149 444)  (149 444)  routing T_3_27.sp4_v_t_30 <X> T_3_27.lc_trk_g3_3
 (24 12)  (150 444)  (150 444)  routing T_3_27.sp4_v_t_30 <X> T_3_27.lc_trk_g3_3
 (28 12)  (154 444)  (154 444)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 444)  (155 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 444)  (156 444)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 444)  (158 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (164 444)  (164 444)  LC_6 Logic Functioning bit
 (39 12)  (165 444)  (165 444)  LC_6 Logic Functioning bit
 (42 12)  (168 444)  (168 444)  LC_6 Logic Functioning bit
 (43 12)  (169 444)  (169 444)  LC_6 Logic Functioning bit
 (50 12)  (176 444)  (176 444)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (134 445)  (134 445)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_v_b_10
 (14 13)  (140 445)  (140 445)  routing T_3_27.sp4_h_r_40 <X> T_3_27.lc_trk_g3_0
 (15 13)  (141 445)  (141 445)  routing T_3_27.sp4_h_r_40 <X> T_3_27.lc_trk_g3_0
 (16 13)  (142 445)  (142 445)  routing T_3_27.sp4_h_r_40 <X> T_3_27.lc_trk_g3_0
 (17 13)  (143 445)  (143 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (144 445)  (144 445)  routing T_3_27.sp4_r_v_b_41 <X> T_3_27.lc_trk_g3_1
 (22 13)  (148 445)  (148 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 445)  (149 445)  routing T_3_27.sp4_h_l_15 <X> T_3_27.lc_trk_g3_2
 (24 13)  (150 445)  (150 445)  routing T_3_27.sp4_h_l_15 <X> T_3_27.lc_trk_g3_2
 (25 13)  (151 445)  (151 445)  routing T_3_27.sp4_h_l_15 <X> T_3_27.lc_trk_g3_2
 (27 13)  (153 445)  (153 445)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 445)  (154 445)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 445)  (155 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 445)  (156 445)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 445)  (157 445)  routing T_3_27.lc_trk_g0_3 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 445)  (162 445)  LC_6 Logic Functioning bit
 (37 13)  (163 445)  (163 445)  LC_6 Logic Functioning bit
 (40 13)  (166 445)  (166 445)  LC_6 Logic Functioning bit
 (41 13)  (167 445)  (167 445)  LC_6 Logic Functioning bit
 (8 14)  (134 446)  (134 446)  routing T_3_27.sp4_v_t_47 <X> T_3_27.sp4_h_l_47
 (9 14)  (135 446)  (135 446)  routing T_3_27.sp4_v_t_47 <X> T_3_27.sp4_h_l_47
 (28 14)  (154 446)  (154 446)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 446)  (160 446)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 446)  (161 446)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.input_2_7
 (38 14)  (164 446)  (164 446)  LC_7 Logic Functioning bit
 (39 14)  (165 446)  (165 446)  LC_7 Logic Functioning bit
 (42 14)  (168 446)  (168 446)  LC_7 Logic Functioning bit
 (43 14)  (169 446)  (169 446)  LC_7 Logic Functioning bit
 (47 14)  (173 446)  (173 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (154 447)  (154 447)  routing T_3_27.lc_trk_g2_1 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 447)  (156 447)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 447)  (158 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (161 447)  (161 447)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.input_2_7
 (36 15)  (162 447)  (162 447)  LC_7 Logic Functioning bit
 (37 15)  (163 447)  (163 447)  LC_7 Logic Functioning bit
 (40 15)  (166 447)  (166 447)  LC_7 Logic Functioning bit
 (41 15)  (167 447)  (167 447)  LC_7 Logic Functioning bit
 (53 15)  (179 447)  (179 447)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_27

 (28 0)  (208 432)  (208 432)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 432)  (211 432)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 432)  (214 432)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 432)  (215 432)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.input_2_0
 (38 0)  (218 432)  (218 432)  LC_0 Logic Functioning bit
 (39 0)  (219 432)  (219 432)  LC_0 Logic Functioning bit
 (42 0)  (222 432)  (222 432)  LC_0 Logic Functioning bit
 (43 0)  (223 432)  (223 432)  LC_0 Logic Functioning bit
 (4 1)  (184 433)  (184 433)  routing T_4_27.sp4_h_l_41 <X> T_4_27.sp4_h_r_0
 (6 1)  (186 433)  (186 433)  routing T_4_27.sp4_h_l_41 <X> T_4_27.sp4_h_r_0
 (15 1)  (195 433)  (195 433)  routing T_4_27.sp4_v_t_5 <X> T_4_27.lc_trk_g0_0
 (16 1)  (196 433)  (196 433)  routing T_4_27.sp4_v_t_5 <X> T_4_27.lc_trk_g0_0
 (17 1)  (197 433)  (197 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (202 433)  (202 433)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (204 433)  (204 433)  routing T_4_27.top_op_2 <X> T_4_27.lc_trk_g0_2
 (25 1)  (205 433)  (205 433)  routing T_4_27.top_op_2 <X> T_4_27.lc_trk_g0_2
 (29 1)  (209 433)  (209 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 433)  (212 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (215 433)  (215 433)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.input_2_0
 (36 1)  (216 433)  (216 433)  LC_0 Logic Functioning bit
 (37 1)  (217 433)  (217 433)  LC_0 Logic Functioning bit
 (40 1)  (220 433)  (220 433)  LC_0 Logic Functioning bit
 (41 1)  (221 433)  (221 433)  LC_0 Logic Functioning bit
 (0 2)  (180 434)  (180 434)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (182 434)  (182 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (192 434)  (192 434)  routing T_4_27.sp4_v_t_45 <X> T_4_27.sp4_h_l_39
 (14 2)  (194 434)  (194 434)  routing T_4_27.wire_logic_cluster/lc_4/out <X> T_4_27.lc_trk_g0_4
 (25 2)  (205 434)  (205 434)  routing T_4_27.sp4_h_l_11 <X> T_4_27.lc_trk_g0_6
 (27 2)  (207 434)  (207 434)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 434)  (210 434)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 434)  (213 434)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 434)  (214 434)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (37 2)  (217 434)  (217 434)  LC_1 Logic Functioning bit
 (38 2)  (218 434)  (218 434)  LC_1 Logic Functioning bit
 (45 2)  (225 434)  (225 434)  LC_1 Logic Functioning bit
 (52 2)  (232 434)  (232 434)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (233 434)  (233 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (180 435)  (180 435)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (11 3)  (191 435)  (191 435)  routing T_4_27.sp4_v_t_45 <X> T_4_27.sp4_h_l_39
 (13 3)  (193 435)  (193 435)  routing T_4_27.sp4_v_t_45 <X> T_4_27.sp4_h_l_39
 (17 3)  (197 435)  (197 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (202 435)  (202 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (203 435)  (203 435)  routing T_4_27.sp4_h_l_11 <X> T_4_27.lc_trk_g0_6
 (24 3)  (204 435)  (204 435)  routing T_4_27.sp4_h_l_11 <X> T_4_27.lc_trk_g0_6
 (25 3)  (205 435)  (205 435)  routing T_4_27.sp4_h_l_11 <X> T_4_27.lc_trk_g0_6
 (26 3)  (206 435)  (206 435)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 435)  (208 435)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 435)  (209 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 435)  (210 435)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 435)  (212 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (214 435)  (214 435)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.input_2_1
 (35 3)  (215 435)  (215 435)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.input_2_1
 (36 3)  (216 435)  (216 435)  LC_1 Logic Functioning bit
 (37 3)  (217 435)  (217 435)  LC_1 Logic Functioning bit
 (38 3)  (218 435)  (218 435)  LC_1 Logic Functioning bit
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (41 3)  (221 435)  (221 435)  LC_1 Logic Functioning bit
 (47 3)  (227 435)  (227 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_h_r_0
 (5 4)  (185 436)  (185 436)  routing T_4_27.sp4_v_t_38 <X> T_4_27.sp4_h_r_3
 (21 4)  (201 436)  (201 436)  routing T_4_27.sp4_h_r_11 <X> T_4_27.lc_trk_g1_3
 (22 4)  (202 436)  (202 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (203 436)  (203 436)  routing T_4_27.sp4_h_r_11 <X> T_4_27.lc_trk_g1_3
 (24 4)  (204 436)  (204 436)  routing T_4_27.sp4_h_r_11 <X> T_4_27.lc_trk_g1_3
 (27 4)  (207 436)  (207 436)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 436)  (209 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 436)  (213 436)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 436)  (215 436)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.input_2_2
 (36 4)  (216 436)  (216 436)  LC_2 Logic Functioning bit
 (38 4)  (218 436)  (218 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (42 4)  (222 436)  (222 436)  LC_2 Logic Functioning bit
 (43 4)  (223 436)  (223 436)  LC_2 Logic Functioning bit
 (45 4)  (225 436)  (225 436)  LC_2 Logic Functioning bit
 (13 5)  (193 437)  (193 437)  routing T_4_27.sp4_v_t_37 <X> T_4_27.sp4_h_r_5
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (206 437)  (206 437)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 437)  (208 437)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 437)  (209 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 437)  (210 437)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 437)  (211 437)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 437)  (212 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (213 437)  (213 437)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.input_2_2
 (34 5)  (214 437)  (214 437)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.input_2_2
 (37 5)  (217 437)  (217 437)  LC_2 Logic Functioning bit
 (39 5)  (219 437)  (219 437)  LC_2 Logic Functioning bit
 (42 5)  (222 437)  (222 437)  LC_2 Logic Functioning bit
 (48 5)  (228 437)  (228 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (10 6)  (190 438)  (190 438)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_h_l_41
 (12 6)  (192 438)  (192 438)  routing T_4_27.sp4_v_t_46 <X> T_4_27.sp4_h_l_40
 (15 6)  (195 438)  (195 438)  routing T_4_27.sp4_h_r_21 <X> T_4_27.lc_trk_g1_5
 (16 6)  (196 438)  (196 438)  routing T_4_27.sp4_h_r_21 <X> T_4_27.lc_trk_g1_5
 (17 6)  (197 438)  (197 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 438)  (198 438)  routing T_4_27.sp4_h_r_21 <X> T_4_27.lc_trk_g1_5
 (21 6)  (201 438)  (201 438)  routing T_4_27.sp4_v_b_15 <X> T_4_27.lc_trk_g1_7
 (22 6)  (202 438)  (202 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (203 438)  (203 438)  routing T_4_27.sp4_v_b_15 <X> T_4_27.lc_trk_g1_7
 (27 6)  (207 438)  (207 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 438)  (208 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 438)  (209 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 438)  (211 438)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 438)  (213 438)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 438)  (216 438)  LC_3 Logic Functioning bit
 (38 6)  (218 438)  (218 438)  LC_3 Logic Functioning bit
 (39 6)  (219 438)  (219 438)  LC_3 Logic Functioning bit
 (41 6)  (221 438)  (221 438)  LC_3 Logic Functioning bit
 (43 6)  (223 438)  (223 438)  LC_3 Logic Functioning bit
 (45 6)  (225 438)  (225 438)  LC_3 Logic Functioning bit
 (4 7)  (184 439)  (184 439)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_h_l_38
 (6 7)  (186 439)  (186 439)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_h_l_38
 (11 7)  (191 439)  (191 439)  routing T_4_27.sp4_v_t_46 <X> T_4_27.sp4_h_l_40
 (13 7)  (193 439)  (193 439)  routing T_4_27.sp4_v_t_46 <X> T_4_27.sp4_h_l_40
 (16 7)  (196 439)  (196 439)  routing T_4_27.sp12_h_r_12 <X> T_4_27.lc_trk_g1_4
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (198 439)  (198 439)  routing T_4_27.sp4_h_r_21 <X> T_4_27.lc_trk_g1_5
 (21 7)  (201 439)  (201 439)  routing T_4_27.sp4_v_b_15 <X> T_4_27.lc_trk_g1_7
 (26 7)  (206 439)  (206 439)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 439)  (208 439)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 439)  (209 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 439)  (210 439)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 439)  (212 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (214 439)  (214 439)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.input_2_3
 (35 7)  (215 439)  (215 439)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.input_2_3
 (36 7)  (216 439)  (216 439)  LC_3 Logic Functioning bit
 (38 7)  (218 439)  (218 439)  LC_3 Logic Functioning bit
 (43 7)  (223 439)  (223 439)  LC_3 Logic Functioning bit
 (47 7)  (227 439)  (227 439)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (195 440)  (195 440)  routing T_4_27.sp4_h_r_33 <X> T_4_27.lc_trk_g2_1
 (16 8)  (196 440)  (196 440)  routing T_4_27.sp4_h_r_33 <X> T_4_27.lc_trk_g2_1
 (17 8)  (197 440)  (197 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (198 440)  (198 440)  routing T_4_27.sp4_h_r_33 <X> T_4_27.lc_trk_g2_1
 (22 8)  (202 440)  (202 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 440)  (203 440)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g2_3
 (24 8)  (204 440)  (204 440)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g2_3
 (25 8)  (205 440)  (205 440)  routing T_4_27.wire_logic_cluster/lc_2/out <X> T_4_27.lc_trk_g2_2
 (26 8)  (206 440)  (206 440)  routing T_4_27.lc_trk_g0_4 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 440)  (207 440)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 440)  (209 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 440)  (212 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 440)  (213 440)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 440)  (215 440)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.input_2_4
 (36 8)  (216 440)  (216 440)  LC_4 Logic Functioning bit
 (38 8)  (218 440)  (218 440)  LC_4 Logic Functioning bit
 (41 8)  (221 440)  (221 440)  LC_4 Logic Functioning bit
 (42 8)  (222 440)  (222 440)  LC_4 Logic Functioning bit
 (43 8)  (223 440)  (223 440)  LC_4 Logic Functioning bit
 (45 8)  (225 440)  (225 440)  LC_4 Logic Functioning bit
 (51 8)  (231 440)  (231 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (188 441)  (188 441)  routing T_4_27.sp4_v_t_41 <X> T_4_27.sp4_v_b_7
 (10 9)  (190 441)  (190 441)  routing T_4_27.sp4_v_t_41 <X> T_4_27.sp4_v_b_7
 (21 9)  (201 441)  (201 441)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g2_3
 (22 9)  (202 441)  (202 441)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (209 441)  (209 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 441)  (210 441)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 441)  (211 441)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 441)  (212 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (213 441)  (213 441)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.input_2_4
 (34 9)  (214 441)  (214 441)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.input_2_4
 (35 9)  (215 441)  (215 441)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.input_2_4
 (37 9)  (217 441)  (217 441)  LC_4 Logic Functioning bit
 (39 9)  (219 441)  (219 441)  LC_4 Logic Functioning bit
 (42 9)  (222 441)  (222 441)  LC_4 Logic Functioning bit
 (4 10)  (184 442)  (184 442)  routing T_4_27.sp4_h_r_6 <X> T_4_27.sp4_v_t_43
 (10 10)  (190 442)  (190 442)  routing T_4_27.sp4_v_b_2 <X> T_4_27.sp4_h_l_42
 (14 10)  (194 442)  (194 442)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g2_4
 (22 10)  (202 442)  (202 442)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (204 442)  (204 442)  routing T_4_27.tnl_op_7 <X> T_4_27.lc_trk_g2_7
 (25 10)  (205 442)  (205 442)  routing T_4_27.wire_logic_cluster/lc_6/out <X> T_4_27.lc_trk_g2_6
 (29 10)  (209 442)  (209 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 442)  (210 442)  routing T_4_27.lc_trk_g0_4 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 442)  (212 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 442)  (213 442)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 442)  (217 442)  LC_5 Logic Functioning bit
 (39 10)  (219 442)  (219 442)  LC_5 Logic Functioning bit
 (41 10)  (221 442)  (221 442)  LC_5 Logic Functioning bit
 (43 10)  (223 442)  (223 442)  LC_5 Logic Functioning bit
 (5 11)  (185 443)  (185 443)  routing T_4_27.sp4_h_r_6 <X> T_4_27.sp4_v_t_43
 (14 11)  (194 443)  (194 443)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g2_4
 (15 11)  (195 443)  (195 443)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g2_4
 (16 11)  (196 443)  (196 443)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g2_4
 (17 11)  (197 443)  (197 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (201 443)  (201 443)  routing T_4_27.tnl_op_7 <X> T_4_27.lc_trk_g2_7
 (22 11)  (202 443)  (202 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (211 443)  (211 443)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (217 443)  (217 443)  LC_5 Logic Functioning bit
 (39 11)  (219 443)  (219 443)  LC_5 Logic Functioning bit
 (41 11)  (221 443)  (221 443)  LC_5 Logic Functioning bit
 (43 11)  (223 443)  (223 443)  LC_5 Logic Functioning bit
 (46 11)  (226 443)  (226 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (183 444)  (183 444)  routing T_4_27.sp12_v_b_1 <X> T_4_27.sp12_h_r_1
 (17 12)  (197 444)  (197 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 444)  (198 444)  routing T_4_27.wire_logic_cluster/lc_1/out <X> T_4_27.lc_trk_g3_1
 (21 12)  (201 444)  (201 444)  routing T_4_27.wire_logic_cluster/lc_3/out <X> T_4_27.lc_trk_g3_3
 (22 12)  (202 444)  (202 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (206 444)  (206 444)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 444)  (208 444)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 444)  (209 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 444)  (212 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 444)  (214 444)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 444)  (215 444)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.input_2_6
 (36 12)  (216 444)  (216 444)  LC_6 Logic Functioning bit
 (38 12)  (218 444)  (218 444)  LC_6 Logic Functioning bit
 (41 12)  (221 444)  (221 444)  LC_6 Logic Functioning bit
 (42 12)  (222 444)  (222 444)  LC_6 Logic Functioning bit
 (43 12)  (223 444)  (223 444)  LC_6 Logic Functioning bit
 (45 12)  (225 444)  (225 444)  LC_6 Logic Functioning bit
 (3 13)  (183 445)  (183 445)  routing T_4_27.sp12_v_b_1 <X> T_4_27.sp12_h_r_1
 (5 13)  (185 445)  (185 445)  routing T_4_27.sp4_h_r_9 <X> T_4_27.sp4_v_b_9
 (26 13)  (206 445)  (206 445)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 445)  (208 445)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 445)  (209 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 445)  (210 445)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 445)  (211 445)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 445)  (212 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (214 445)  (214 445)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.input_2_6
 (37 13)  (217 445)  (217 445)  LC_6 Logic Functioning bit
 (39 13)  (219 445)  (219 445)  LC_6 Logic Functioning bit
 (42 13)  (222 445)  (222 445)  LC_6 Logic Functioning bit
 (51 13)  (231 445)  (231 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (194 446)  (194 446)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (15 14)  (195 446)  (195 446)  routing T_4_27.sp4_v_t_32 <X> T_4_27.lc_trk_g3_5
 (16 14)  (196 446)  (196 446)  routing T_4_27.sp4_v_t_32 <X> T_4_27.lc_trk_g3_5
 (17 14)  (197 446)  (197 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (201 446)  (201 446)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (22 14)  (202 446)  (202 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (203 446)  (203 446)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (24 14)  (204 446)  (204 446)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (26 14)  (206 446)  (206 446)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 446)  (207 446)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (215 446)  (215 446)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.input_2_7
 (38 14)  (218 446)  (218 446)  LC_7 Logic Functioning bit
 (39 14)  (219 446)  (219 446)  LC_7 Logic Functioning bit
 (42 14)  (222 446)  (222 446)  LC_7 Logic Functioning bit
 (43 14)  (223 446)  (223 446)  LC_7 Logic Functioning bit
 (15 15)  (195 447)  (195 447)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (16 15)  (196 447)  (196 447)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (17 15)  (197 447)  (197 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (201 447)  (201 447)  routing T_4_27.sp4_h_l_34 <X> T_4_27.lc_trk_g3_7
 (26 15)  (206 447)  (206 447)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 447)  (208 447)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 447)  (210 447)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 447)  (211 447)  routing T_4_27.lc_trk_g0_2 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 447)  (212 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (213 447)  (213 447)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.input_2_7
 (34 15)  (214 447)  (214 447)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.input_2_7
 (36 15)  (216 447)  (216 447)  LC_7 Logic Functioning bit
 (37 15)  (217 447)  (217 447)  LC_7 Logic Functioning bit
 (40 15)  (220 447)  (220 447)  LC_7 Logic Functioning bit
 (41 15)  (221 447)  (221 447)  LC_7 Logic Functioning bit


LogicTile_5_27

 (3 0)  (237 432)  (237 432)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_v_b_0
 (10 0)  (244 432)  (244 432)  routing T_5_27.sp4_v_t_45 <X> T_5_27.sp4_h_r_1
 (14 0)  (248 432)  (248 432)  routing T_5_27.sp4_h_l_5 <X> T_5_27.lc_trk_g0_0
 (21 0)  (255 432)  (255 432)  routing T_5_27.wire_logic_cluster/lc_3/out <X> T_5_27.lc_trk_g0_3
 (22 0)  (256 432)  (256 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (3 1)  (237 433)  (237 433)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_v_b_0
 (14 1)  (248 433)  (248 433)  routing T_5_27.sp4_h_l_5 <X> T_5_27.lc_trk_g0_0
 (15 1)  (249 433)  (249 433)  routing T_5_27.sp4_h_l_5 <X> T_5_27.lc_trk_g0_0
 (16 1)  (250 433)  (250 433)  routing T_5_27.sp4_h_l_5 <X> T_5_27.lc_trk_g0_0
 (17 1)  (251 433)  (251 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 433)  (258 433)  routing T_5_27.top_op_2 <X> T_5_27.lc_trk_g0_2
 (25 1)  (259 433)  (259 433)  routing T_5_27.top_op_2 <X> T_5_27.lc_trk_g0_2
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 434)  (242 434)  routing T_5_27.sp4_v_t_36 <X> T_5_27.sp4_h_l_36
 (9 2)  (243 434)  (243 434)  routing T_5_27.sp4_v_t_36 <X> T_5_27.sp4_h_l_36
 (16 2)  (250 434)  (250 434)  routing T_5_27.sp4_v_b_13 <X> T_5_27.lc_trk_g0_5
 (17 2)  (251 434)  (251 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (252 434)  (252 434)  routing T_5_27.sp4_v_b_13 <X> T_5_27.lc_trk_g0_5
 (26 2)  (260 434)  (260 434)  routing T_5_27.lc_trk_g0_5 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 434)  (261 434)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 434)  (265 434)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 434)  (267 434)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 434)  (268 434)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (42 2)  (276 434)  (276 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (18 3)  (252 435)  (252 435)  routing T_5_27.sp4_v_b_13 <X> T_5_27.lc_trk_g0_5
 (22 3)  (256 435)  (256 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (257 435)  (257 435)  routing T_5_27.sp4_h_r_6 <X> T_5_27.lc_trk_g0_6
 (24 3)  (258 435)  (258 435)  routing T_5_27.sp4_h_r_6 <X> T_5_27.lc_trk_g0_6
 (25 3)  (259 435)  (259 435)  routing T_5_27.sp4_h_r_6 <X> T_5_27.lc_trk_g0_6
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 435)  (264 435)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 435)  (265 435)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 435)  (266 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (267 435)  (267 435)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.input_2_1
 (34 3)  (268 435)  (268 435)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.input_2_1
 (36 3)  (270 435)  (270 435)  LC_1 Logic Functioning bit
 (37 3)  (271 435)  (271 435)  LC_1 Logic Functioning bit
 (40 3)  (274 435)  (274 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (4 4)  (238 436)  (238 436)  routing T_5_27.sp4_v_t_42 <X> T_5_27.sp4_v_b_3
 (6 4)  (240 436)  (240 436)  routing T_5_27.sp4_v_t_42 <X> T_5_27.sp4_v_b_3
 (14 4)  (248 436)  (248 436)  routing T_5_27.sp4_v_b_8 <X> T_5_27.lc_trk_g1_0
 (21 4)  (255 436)  (255 436)  routing T_5_27.sp4_h_r_11 <X> T_5_27.lc_trk_g1_3
 (22 4)  (256 436)  (256 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (257 436)  (257 436)  routing T_5_27.sp4_h_r_11 <X> T_5_27.lc_trk_g1_3
 (24 4)  (258 436)  (258 436)  routing T_5_27.sp4_h_r_11 <X> T_5_27.lc_trk_g1_3
 (27 4)  (261 436)  (261 436)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 436)  (263 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 436)  (265 436)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 436)  (266 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 436)  (267 436)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 436)  (268 436)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 436)  (269 436)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.input_2_2
 (36 4)  (270 436)  (270 436)  LC_2 Logic Functioning bit
 (37 4)  (271 436)  (271 436)  LC_2 Logic Functioning bit
 (43 4)  (277 436)  (277 436)  LC_2 Logic Functioning bit
 (45 4)  (279 436)  (279 436)  LC_2 Logic Functioning bit
 (52 4)  (286 436)  (286 436)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (248 437)  (248 437)  routing T_5_27.sp4_v_b_8 <X> T_5_27.lc_trk_g1_0
 (16 5)  (250 437)  (250 437)  routing T_5_27.sp4_v_b_8 <X> T_5_27.lc_trk_g1_0
 (17 5)  (251 437)  (251 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (260 437)  (260 437)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 437)  (262 437)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 437)  (263 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 437)  (266 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (267 437)  (267 437)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.input_2_2
 (36 5)  (270 437)  (270 437)  LC_2 Logic Functioning bit
 (37 5)  (271 437)  (271 437)  LC_2 Logic Functioning bit
 (40 5)  (274 437)  (274 437)  LC_2 Logic Functioning bit
 (42 5)  (276 437)  (276 437)  LC_2 Logic Functioning bit
 (43 5)  (277 437)  (277 437)  LC_2 Logic Functioning bit
 (51 5)  (285 437)  (285 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (245 438)  (245 438)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_t_40
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (255 438)  (255 438)  routing T_5_27.sp4_h_l_2 <X> T_5_27.lc_trk_g1_7
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (257 438)  (257 438)  routing T_5_27.sp4_h_l_2 <X> T_5_27.lc_trk_g1_7
 (24 6)  (258 438)  (258 438)  routing T_5_27.sp4_h_l_2 <X> T_5_27.lc_trk_g1_7
 (26 6)  (260 438)  (260 438)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 438)  (262 438)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 438)  (264 438)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 438)  (265 438)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 438)  (268 438)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 438)  (270 438)  LC_3 Logic Functioning bit
 (38 6)  (272 438)  (272 438)  LC_3 Logic Functioning bit
 (39 6)  (273 438)  (273 438)  LC_3 Logic Functioning bit
 (41 6)  (275 438)  (275 438)  LC_3 Logic Functioning bit
 (43 6)  (277 438)  (277 438)  LC_3 Logic Functioning bit
 (45 6)  (279 438)  (279 438)  LC_3 Logic Functioning bit
 (8 7)  (242 439)  (242 439)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_v_t_41
 (9 7)  (243 439)  (243 439)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_v_t_41
 (10 7)  (244 439)  (244 439)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_v_t_41
 (14 7)  (248 439)  (248 439)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g1_4
 (15 7)  (249 439)  (249 439)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g1_4
 (16 7)  (250 439)  (250 439)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g1_4
 (17 7)  (251 439)  (251 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (252 439)  (252 439)  routing T_5_27.sp4_r_v_b_29 <X> T_5_27.lc_trk_g1_5
 (27 7)  (261 439)  (261 439)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 439)  (262 439)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 439)  (264 439)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 439)  (266 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (268 439)  (268 439)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.input_2_3
 (36 7)  (270 439)  (270 439)  LC_3 Logic Functioning bit
 (38 7)  (272 439)  (272 439)  LC_3 Logic Functioning bit
 (43 7)  (277 439)  (277 439)  LC_3 Logic Functioning bit
 (51 7)  (285 439)  (285 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (243 440)  (243 440)  routing T_5_27.sp4_v_t_42 <X> T_5_27.sp4_h_r_7
 (11 8)  (245 440)  (245 440)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_b_8
 (13 8)  (247 440)  (247 440)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_b_8
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 440)  (267 440)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 440)  (268 440)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (39 8)  (273 440)  (273 440)  LC_4 Logic Functioning bit
 (42 8)  (276 440)  (276 440)  LC_4 Logic Functioning bit
 (43 8)  (277 440)  (277 440)  LC_4 Logic Functioning bit
 (12 9)  (246 441)  (246 441)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_b_8
 (22 9)  (256 441)  (256 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 441)  (257 441)  routing T_5_27.sp4_v_b_42 <X> T_5_27.lc_trk_g2_2
 (24 9)  (258 441)  (258 441)  routing T_5_27.sp4_v_b_42 <X> T_5_27.lc_trk_g2_2
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 441)  (264 441)  routing T_5_27.lc_trk_g0_3 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 441)  (265 441)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 441)  (266 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (269 441)  (269 441)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.input_2_4
 (36 9)  (270 441)  (270 441)  LC_4 Logic Functioning bit
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (40 9)  (274 441)  (274 441)  LC_4 Logic Functioning bit
 (41 9)  (275 441)  (275 441)  LC_4 Logic Functioning bit
 (14 10)  (248 442)  (248 442)  routing T_5_27.sp4_v_b_36 <X> T_5_27.lc_trk_g2_4
 (25 10)  (259 442)  (259 442)  routing T_5_27.sp4_v_b_38 <X> T_5_27.lc_trk_g2_6
 (27 10)  (261 442)  (261 442)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 442)  (262 442)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 442)  (263 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 442)  (265 442)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 442)  (270 442)  LC_5 Logic Functioning bit
 (39 10)  (273 442)  (273 442)  LC_5 Logic Functioning bit
 (41 10)  (275 442)  (275 442)  LC_5 Logic Functioning bit
 (42 10)  (276 442)  (276 442)  LC_5 Logic Functioning bit
 (50 10)  (284 442)  (284 442)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (248 443)  (248 443)  routing T_5_27.sp4_v_b_36 <X> T_5_27.lc_trk_g2_4
 (16 11)  (250 443)  (250 443)  routing T_5_27.sp4_v_b_36 <X> T_5_27.lc_trk_g2_4
 (17 11)  (251 443)  (251 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (256 443)  (256 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 443)  (257 443)  routing T_5_27.sp4_v_b_38 <X> T_5_27.lc_trk_g2_6
 (25 11)  (259 443)  (259 443)  routing T_5_27.sp4_v_b_38 <X> T_5_27.lc_trk_g2_6
 (30 11)  (264 443)  (264 443)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 443)  (265 443)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 443)  (270 443)  LC_5 Logic Functioning bit
 (39 11)  (273 443)  (273 443)  LC_5 Logic Functioning bit
 (41 11)  (275 443)  (275 443)  LC_5 Logic Functioning bit
 (42 11)  (276 443)  (276 443)  LC_5 Logic Functioning bit
 (15 12)  (249 444)  (249 444)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (16 12)  (250 444)  (250 444)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (252 444)  (252 444)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (21 12)  (255 444)  (255 444)  routing T_5_27.sp4_v_t_22 <X> T_5_27.lc_trk_g3_3
 (22 12)  (256 444)  (256 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 444)  (257 444)  routing T_5_27.sp4_v_t_22 <X> T_5_27.lc_trk_g3_3
 (25 12)  (259 444)  (259 444)  routing T_5_27.wire_logic_cluster/lc_2/out <X> T_5_27.lc_trk_g3_2
 (26 12)  (260 444)  (260 444)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 444)  (261 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 444)  (262 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 444)  (264 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 444)  (265 444)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 444)  (268 444)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (40 12)  (274 444)  (274 444)  LC_6 Logic Functioning bit
 (41 12)  (275 444)  (275 444)  LC_6 Logic Functioning bit
 (42 12)  (276 444)  (276 444)  LC_6 Logic Functioning bit
 (50 12)  (284 444)  (284 444)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (250 445)  (250 445)  routing T_5_27.sp12_v_b_8 <X> T_5_27.lc_trk_g3_0
 (17 13)  (251 445)  (251 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (252 445)  (252 445)  routing T_5_27.sp4_h_r_41 <X> T_5_27.lc_trk_g3_1
 (21 13)  (255 445)  (255 445)  routing T_5_27.sp4_v_t_22 <X> T_5_27.lc_trk_g3_3
 (22 13)  (256 445)  (256 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (261 445)  (261 445)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 445)  (262 445)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 445)  (264 445)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 445)  (270 445)  LC_6 Logic Functioning bit
 (38 13)  (272 445)  (272 445)  LC_6 Logic Functioning bit
 (39 13)  (273 445)  (273 445)  LC_6 Logic Functioning bit
 (40 13)  (274 445)  (274 445)  LC_6 Logic Functioning bit
 (42 13)  (276 445)  (276 445)  LC_6 Logic Functioning bit
 (43 13)  (277 445)  (277 445)  LC_6 Logic Functioning bit
 (48 13)  (282 445)  (282 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (239 446)  (239 446)  routing T_5_27.sp4_v_t_38 <X> T_5_27.sp4_h_l_44
 (8 14)  (242 446)  (242 446)  routing T_5_27.sp4_h_r_2 <X> T_5_27.sp4_h_l_47
 (10 14)  (244 446)  (244 446)  routing T_5_27.sp4_h_r_2 <X> T_5_27.sp4_h_l_47
 (12 14)  (246 446)  (246 446)  routing T_5_27.sp4_v_t_46 <X> T_5_27.sp4_h_l_46
 (14 14)  (248 446)  (248 446)  routing T_5_27.sp4_v_t_17 <X> T_5_27.lc_trk_g3_4
 (15 14)  (249 446)  (249 446)  routing T_5_27.sp4_h_l_24 <X> T_5_27.lc_trk_g3_5
 (16 14)  (250 446)  (250 446)  routing T_5_27.sp4_h_l_24 <X> T_5_27.lc_trk_g3_5
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (252 446)  (252 446)  routing T_5_27.sp4_h_l_24 <X> T_5_27.lc_trk_g3_5
 (22 14)  (256 446)  (256 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 446)  (257 446)  routing T_5_27.sp4_h_r_31 <X> T_5_27.lc_trk_g3_7
 (24 14)  (258 446)  (258 446)  routing T_5_27.sp4_h_r_31 <X> T_5_27.lc_trk_g3_7
 (27 14)  (261 446)  (261 446)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 446)  (263 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 446)  (264 446)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 446)  (266 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 446)  (267 446)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 446)  (268 446)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 446)  (271 446)  LC_7 Logic Functioning bit
 (39 14)  (273 446)  (273 446)  LC_7 Logic Functioning bit
 (41 14)  (275 446)  (275 446)  LC_7 Logic Functioning bit
 (43 14)  (277 446)  (277 446)  LC_7 Logic Functioning bit
 (4 15)  (238 447)  (238 447)  routing T_5_27.sp4_v_t_38 <X> T_5_27.sp4_h_l_44
 (6 15)  (240 447)  (240 447)  routing T_5_27.sp4_v_t_38 <X> T_5_27.sp4_h_l_44
 (8 15)  (242 447)  (242 447)  routing T_5_27.sp4_v_b_7 <X> T_5_27.sp4_v_t_47
 (10 15)  (244 447)  (244 447)  routing T_5_27.sp4_v_b_7 <X> T_5_27.sp4_v_t_47
 (11 15)  (245 447)  (245 447)  routing T_5_27.sp4_v_t_46 <X> T_5_27.sp4_h_l_46
 (16 15)  (250 447)  (250 447)  routing T_5_27.sp4_v_t_17 <X> T_5_27.lc_trk_g3_4
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (255 447)  (255 447)  routing T_5_27.sp4_h_r_31 <X> T_5_27.lc_trk_g3_7
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (258 447)  (258 447)  routing T_5_27.tnr_op_6 <X> T_5_27.lc_trk_g3_6
 (30 15)  (264 447)  (264 447)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (37 15)  (271 447)  (271 447)  LC_7 Logic Functioning bit
 (39 15)  (273 447)  (273 447)  LC_7 Logic Functioning bit
 (41 15)  (275 447)  (275 447)  LC_7 Logic Functioning bit
 (43 15)  (277 447)  (277 447)  LC_7 Logic Functioning bit
 (51 15)  (285 447)  (285 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_27

 (14 0)  (302 432)  (302 432)  routing T_6_27.wire_logic_cluster/lc_0/out <X> T_6_27.lc_trk_g0_0
 (16 0)  (304 432)  (304 432)  routing T_6_27.sp12_h_r_9 <X> T_6_27.lc_trk_g0_1
 (17 0)  (305 432)  (305 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (26 0)  (314 432)  (314 432)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 432)  (316 432)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 432)  (317 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 432)  (318 432)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 432)  (319 432)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 432)  (320 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 432)  (322 432)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 432)  (326 432)  LC_0 Logic Functioning bit
 (39 0)  (327 432)  (327 432)  LC_0 Logic Functioning bit
 (42 0)  (330 432)  (330 432)  LC_0 Logic Functioning bit
 (43 0)  (331 432)  (331 432)  LC_0 Logic Functioning bit
 (17 1)  (305 433)  (305 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (314 433)  (314 433)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 433)  (315 433)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 433)  (317 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 433)  (320 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 433)  (321 433)  routing T_6_27.lc_trk_g2_0 <X> T_6_27.input_2_0
 (36 1)  (324 433)  (324 433)  LC_0 Logic Functioning bit
 (37 1)  (325 433)  (325 433)  LC_0 Logic Functioning bit
 (40 1)  (328 433)  (328 433)  LC_0 Logic Functioning bit
 (41 1)  (329 433)  (329 433)  LC_0 Logic Functioning bit
 (8 2)  (296 434)  (296 434)  routing T_6_27.sp4_h_r_5 <X> T_6_27.sp4_h_l_36
 (10 2)  (298 434)  (298 434)  routing T_6_27.sp4_h_r_5 <X> T_6_27.sp4_h_l_36
 (14 2)  (302 434)  (302 434)  routing T_6_27.bnr_op_4 <X> T_6_27.lc_trk_g0_4
 (15 2)  (303 434)  (303 434)  routing T_6_27.sp4_h_r_13 <X> T_6_27.lc_trk_g0_5
 (16 2)  (304 434)  (304 434)  routing T_6_27.sp4_h_r_13 <X> T_6_27.lc_trk_g0_5
 (17 2)  (305 434)  (305 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (306 434)  (306 434)  routing T_6_27.sp4_h_r_13 <X> T_6_27.lc_trk_g0_5
 (22 2)  (310 434)  (310 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (311 434)  (311 434)  routing T_6_27.sp4_v_b_23 <X> T_6_27.lc_trk_g0_7
 (24 2)  (312 434)  (312 434)  routing T_6_27.sp4_v_b_23 <X> T_6_27.lc_trk_g0_7
 (26 2)  (314 434)  (314 434)  routing T_6_27.lc_trk_g0_5 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 434)  (319 434)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 434)  (322 434)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 434)  (325 434)  LC_1 Logic Functioning bit
 (39 2)  (327 434)  (327 434)  LC_1 Logic Functioning bit
 (41 2)  (329 434)  (329 434)  LC_1 Logic Functioning bit
 (43 2)  (331 434)  (331 434)  LC_1 Logic Functioning bit
 (8 3)  (296 435)  (296 435)  routing T_6_27.sp4_h_r_7 <X> T_6_27.sp4_v_t_36
 (9 3)  (297 435)  (297 435)  routing T_6_27.sp4_h_r_7 <X> T_6_27.sp4_v_t_36
 (10 3)  (298 435)  (298 435)  routing T_6_27.sp4_h_r_7 <X> T_6_27.sp4_v_t_36
 (11 3)  (299 435)  (299 435)  routing T_6_27.sp4_h_r_2 <X> T_6_27.sp4_h_l_39
 (14 3)  (302 435)  (302 435)  routing T_6_27.bnr_op_4 <X> T_6_27.lc_trk_g0_4
 (17 3)  (305 435)  (305 435)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (313 435)  (313 435)  routing T_6_27.sp4_r_v_b_30 <X> T_6_27.lc_trk_g0_6
 (29 3)  (317 435)  (317 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 435)  (324 435)  LC_1 Logic Functioning bit
 (38 3)  (326 435)  (326 435)  LC_1 Logic Functioning bit
 (40 3)  (328 435)  (328 435)  LC_1 Logic Functioning bit
 (42 3)  (330 435)  (330 435)  LC_1 Logic Functioning bit
 (15 4)  (303 436)  (303 436)  routing T_6_27.sp12_h_r_1 <X> T_6_27.lc_trk_g1_1
 (17 4)  (305 436)  (305 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (306 436)  (306 436)  routing T_6_27.sp12_h_r_1 <X> T_6_27.lc_trk_g1_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 436)  (318 436)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 436)  (321 436)  routing T_6_27.lc_trk_g2_3 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (39 4)  (327 436)  (327 436)  LC_2 Logic Functioning bit
 (42 4)  (330 436)  (330 436)  LC_2 Logic Functioning bit
 (43 4)  (331 436)  (331 436)  LC_2 Logic Functioning bit
 (50 4)  (338 436)  (338 436)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (296 437)  (296 437)  routing T_6_27.sp4_h_r_4 <X> T_6_27.sp4_v_b_4
 (13 5)  (301 437)  (301 437)  routing T_6_27.sp4_v_t_37 <X> T_6_27.sp4_h_r_5
 (18 5)  (306 437)  (306 437)  routing T_6_27.sp12_h_r_1 <X> T_6_27.lc_trk_g1_1
 (26 5)  (314 437)  (314 437)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 437)  (316 437)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 437)  (318 437)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 437)  (319 437)  routing T_6_27.lc_trk_g2_3 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 437)  (324 437)  LC_2 Logic Functioning bit
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (40 5)  (328 437)  (328 437)  LC_2 Logic Functioning bit
 (41 5)  (329 437)  (329 437)  LC_2 Logic Functioning bit
 (6 6)  (294 438)  (294 438)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_v_t_38
 (8 6)  (296 438)  (296 438)  routing T_6_27.sp4_h_r_4 <X> T_6_27.sp4_h_l_41
 (14 6)  (302 438)  (302 438)  routing T_6_27.sp4_h_l_1 <X> T_6_27.lc_trk_g1_4
 (16 6)  (304 438)  (304 438)  routing T_6_27.sp12_h_r_13 <X> T_6_27.lc_trk_g1_5
 (17 6)  (305 438)  (305 438)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (309 438)  (309 438)  routing T_6_27.sp4_v_b_7 <X> T_6_27.lc_trk_g1_7
 (22 6)  (310 438)  (310 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (311 438)  (311 438)  routing T_6_27.sp4_v_b_7 <X> T_6_27.lc_trk_g1_7
 (26 6)  (314 438)  (314 438)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 438)  (317 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 438)  (318 438)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 438)  (322 438)  routing T_6_27.lc_trk_g1_1 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 438)  (326 438)  LC_3 Logic Functioning bit
 (39 6)  (327 438)  (327 438)  LC_3 Logic Functioning bit
 (42 6)  (330 438)  (330 438)  LC_3 Logic Functioning bit
 (43 6)  (331 438)  (331 438)  LC_3 Logic Functioning bit
 (4 7)  (292 439)  (292 439)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_l_38
 (5 7)  (293 439)  (293 439)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_v_t_38
 (12 7)  (300 439)  (300 439)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_t_40
 (15 7)  (303 439)  (303 439)  routing T_6_27.sp4_h_l_1 <X> T_6_27.lc_trk_g1_4
 (16 7)  (304 439)  (304 439)  routing T_6_27.sp4_h_l_1 <X> T_6_27.lc_trk_g1_4
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (316 439)  (316 439)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 439)  (317 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 439)  (320 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (321 439)  (321 439)  routing T_6_27.lc_trk_g2_1 <X> T_6_27.input_2_3
 (36 7)  (324 439)  (324 439)  LC_3 Logic Functioning bit
 (37 7)  (325 439)  (325 439)  LC_3 Logic Functioning bit
 (40 7)  (328 439)  (328 439)  LC_3 Logic Functioning bit
 (41 7)  (329 439)  (329 439)  LC_3 Logic Functioning bit
 (13 8)  (301 440)  (301 440)  routing T_6_27.sp4_v_t_45 <X> T_6_27.sp4_v_b_8
 (17 8)  (305 440)  (305 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (310 440)  (310 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 440)  (311 440)  routing T_6_27.sp4_h_r_27 <X> T_6_27.lc_trk_g2_3
 (24 8)  (312 440)  (312 440)  routing T_6_27.sp4_h_r_27 <X> T_6_27.lc_trk_g2_3
 (25 8)  (313 440)  (313 440)  routing T_6_27.sp4_h_r_34 <X> T_6_27.lc_trk_g2_2
 (27 8)  (315 440)  (315 440)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 440)  (316 440)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 440)  (317 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 440)  (318 440)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 440)  (320 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 440)  (321 440)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 440)  (322 440)  routing T_6_27.lc_trk_g3_0 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 440)  (323 440)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.input_2_4
 (38 8)  (326 440)  (326 440)  LC_4 Logic Functioning bit
 (39 8)  (327 440)  (327 440)  LC_4 Logic Functioning bit
 (42 8)  (330 440)  (330 440)  LC_4 Logic Functioning bit
 (43 8)  (331 440)  (331 440)  LC_4 Logic Functioning bit
 (14 9)  (302 441)  (302 441)  routing T_6_27.sp4_h_r_24 <X> T_6_27.lc_trk_g2_0
 (15 9)  (303 441)  (303 441)  routing T_6_27.sp4_h_r_24 <X> T_6_27.lc_trk_g2_0
 (16 9)  (304 441)  (304 441)  routing T_6_27.sp4_h_r_24 <X> T_6_27.lc_trk_g2_0
 (17 9)  (305 441)  (305 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (306 441)  (306 441)  routing T_6_27.sp4_r_v_b_33 <X> T_6_27.lc_trk_g2_1
 (21 9)  (309 441)  (309 441)  routing T_6_27.sp4_h_r_27 <X> T_6_27.lc_trk_g2_3
 (22 9)  (310 441)  (310 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 441)  (311 441)  routing T_6_27.sp4_h_r_34 <X> T_6_27.lc_trk_g2_2
 (24 9)  (312 441)  (312 441)  routing T_6_27.sp4_h_r_34 <X> T_6_27.lc_trk_g2_2
 (27 9)  (315 441)  (315 441)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 441)  (316 441)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 441)  (317 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 441)  (318 441)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 441)  (320 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (323 441)  (323 441)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.input_2_4
 (36 9)  (324 441)  (324 441)  LC_4 Logic Functioning bit
 (37 9)  (325 441)  (325 441)  LC_4 Logic Functioning bit
 (40 9)  (328 441)  (328 441)  LC_4 Logic Functioning bit
 (41 9)  (329 441)  (329 441)  LC_4 Logic Functioning bit
 (15 10)  (303 442)  (303 442)  routing T_6_27.rgt_op_5 <X> T_6_27.lc_trk_g2_5
 (17 10)  (305 442)  (305 442)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (306 442)  (306 442)  routing T_6_27.rgt_op_5 <X> T_6_27.lc_trk_g2_5
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 442)  (319 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 442)  (321 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 442)  (322 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 442)  (324 442)  LC_5 Logic Functioning bit
 (37 10)  (325 442)  (325 442)  LC_5 Logic Functioning bit
 (39 10)  (327 442)  (327 442)  LC_5 Logic Functioning bit
 (40 10)  (328 442)  (328 442)  LC_5 Logic Functioning bit
 (41 10)  (329 442)  (329 442)  LC_5 Logic Functioning bit
 (43 10)  (331 442)  (331 442)  LC_5 Logic Functioning bit
 (50 10)  (338 442)  (338 442)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 443)  (319 443)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 443)  (324 443)  LC_5 Logic Functioning bit
 (38 11)  (326 443)  (326 443)  LC_5 Logic Functioning bit
 (39 11)  (327 443)  (327 443)  LC_5 Logic Functioning bit
 (40 11)  (328 443)  (328 443)  LC_5 Logic Functioning bit
 (42 11)  (330 443)  (330 443)  LC_5 Logic Functioning bit
 (43 11)  (331 443)  (331 443)  LC_5 Logic Functioning bit
 (11 12)  (299 444)  (299 444)  routing T_6_27.sp4_h_r_6 <X> T_6_27.sp4_v_b_11
 (12 12)  (300 444)  (300 444)  routing T_6_27.sp4_v_t_46 <X> T_6_27.sp4_h_r_11
 (14 12)  (302 444)  (302 444)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (17 12)  (305 444)  (305 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 444)  (306 444)  routing T_6_27.wire_logic_cluster/lc_1/out <X> T_6_27.lc_trk_g3_1
 (14 13)  (302 445)  (302 445)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (15 13)  (303 445)  (303 445)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (16 13)  (304 445)  (304 445)  routing T_6_27.sp4_h_r_40 <X> T_6_27.lc_trk_g3_0
 (17 13)  (305 445)  (305 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 14)  (310 446)  (310 446)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (312 446)  (312 446)  routing T_6_27.tnl_op_7 <X> T_6_27.lc_trk_g3_7
 (6 15)  (294 447)  (294 447)  routing T_6_27.sp4_h_r_9 <X> T_6_27.sp4_h_l_44
 (21 15)  (309 447)  (309 447)  routing T_6_27.tnl_op_7 <X> T_6_27.lc_trk_g3_7
 (22 15)  (310 447)  (310 447)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (312 447)  (312 447)  routing T_6_27.tnl_op_6 <X> T_6_27.lc_trk_g3_6
 (25 15)  (313 447)  (313 447)  routing T_6_27.tnl_op_6 <X> T_6_27.lc_trk_g3_6


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_v_b_0
 (4 0)  (346 432)  (346 432)  routing T_7_27.sp4_h_l_43 <X> T_7_27.sp4_v_b_0
 (6 0)  (348 432)  (348 432)  routing T_7_27.sp4_h_l_43 <X> T_7_27.sp4_v_b_0
 (11 0)  (353 432)  (353 432)  routing T_7_27.sp4_h_r_9 <X> T_7_27.sp4_v_b_2
 (12 0)  (354 432)  (354 432)  routing T_7_27.sp4_v_t_39 <X> T_7_27.sp4_h_r_2
 (14 0)  (356 432)  (356 432)  routing T_7_27.sp4_v_b_0 <X> T_7_27.lc_trk_g0_0
 (15 0)  (357 432)  (357 432)  routing T_7_27.sp12_h_r_1 <X> T_7_27.lc_trk_g0_1
 (17 0)  (359 432)  (359 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (360 432)  (360 432)  routing T_7_27.sp12_h_r_1 <X> T_7_27.lc_trk_g0_1
 (21 0)  (363 432)  (363 432)  routing T_7_27.wire_logic_cluster/lc_3/out <X> T_7_27.lc_trk_g0_3
 (22 0)  (364 432)  (364 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (368 432)  (368 432)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 432)  (369 432)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 432)  (371 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 432)  (373 432)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 432)  (378 432)  LC_0 Logic Functioning bit
 (37 0)  (379 432)  (379 432)  LC_0 Logic Functioning bit
 (38 0)  (380 432)  (380 432)  LC_0 Logic Functioning bit
 (41 0)  (383 432)  (383 432)  LC_0 Logic Functioning bit
 (43 0)  (385 432)  (385 432)  LC_0 Logic Functioning bit
 (3 1)  (345 433)  (345 433)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_v_b_0
 (5 1)  (347 433)  (347 433)  routing T_7_27.sp4_h_l_43 <X> T_7_27.sp4_v_b_0
 (10 1)  (352 433)  (352 433)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_v_b_1
 (16 1)  (358 433)  (358 433)  routing T_7_27.sp4_v_b_0 <X> T_7_27.lc_trk_g0_0
 (17 1)  (359 433)  (359 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (360 433)  (360 433)  routing T_7_27.sp12_h_r_1 <X> T_7_27.lc_trk_g0_1
 (26 1)  (368 433)  (368 433)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 433)  (369 433)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 433)  (370 433)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 433)  (371 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 433)  (372 433)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 433)  (373 433)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 433)  (374 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (375 433)  (375 433)  routing T_7_27.lc_trk_g2_0 <X> T_7_27.input_2_0
 (36 1)  (378 433)  (378 433)  LC_0 Logic Functioning bit
 (39 1)  (381 433)  (381 433)  LC_0 Logic Functioning bit
 (40 1)  (382 433)  (382 433)  LC_0 Logic Functioning bit
 (0 2)  (342 434)  (342 434)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (351 434)  (351 434)  routing T_7_27.sp4_h_r_10 <X> T_7_27.sp4_h_l_36
 (10 2)  (352 434)  (352 434)  routing T_7_27.sp4_h_r_10 <X> T_7_27.sp4_h_l_36
 (14 2)  (356 434)  (356 434)  routing T_7_27.sp4_v_b_4 <X> T_7_27.lc_trk_g0_4
 (22 2)  (364 434)  (364 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 434)  (365 434)  routing T_7_27.sp4_v_b_23 <X> T_7_27.lc_trk_g0_7
 (24 2)  (366 434)  (366 434)  routing T_7_27.sp4_v_b_23 <X> T_7_27.lc_trk_g0_7
 (25 2)  (367 434)  (367 434)  routing T_7_27.sp4_h_r_14 <X> T_7_27.lc_trk_g0_6
 (26 2)  (368 434)  (368 434)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 434)  (370 434)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 434)  (375 434)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 434)  (376 434)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 434)  (378 434)  LC_1 Logic Functioning bit
 (39 2)  (381 434)  (381 434)  LC_1 Logic Functioning bit
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (50 2)  (392 434)  (392 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (16 3)  (358 435)  (358 435)  routing T_7_27.sp4_v_b_4 <X> T_7_27.lc_trk_g0_4
 (17 3)  (359 435)  (359 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (364 435)  (364 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 435)  (365 435)  routing T_7_27.sp4_h_r_14 <X> T_7_27.lc_trk_g0_6
 (24 3)  (366 435)  (366 435)  routing T_7_27.sp4_h_r_14 <X> T_7_27.lc_trk_g0_6
 (27 3)  (369 435)  (369 435)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 435)  (370 435)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 435)  (371 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 435)  (372 435)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 435)  (373 435)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 435)  (378 435)  LC_1 Logic Functioning bit
 (37 3)  (379 435)  (379 435)  LC_1 Logic Functioning bit
 (38 3)  (380 435)  (380 435)  LC_1 Logic Functioning bit
 (42 3)  (384 435)  (384 435)  LC_1 Logic Functioning bit
 (43 3)  (385 435)  (385 435)  LC_1 Logic Functioning bit
 (53 3)  (395 435)  (395 435)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (357 436)  (357 436)  routing T_7_27.sp4_v_b_17 <X> T_7_27.lc_trk_g1_1
 (16 4)  (358 436)  (358 436)  routing T_7_27.sp4_v_b_17 <X> T_7_27.lc_trk_g1_1
 (17 4)  (359 436)  (359 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 436)  (365 436)  routing T_7_27.sp4_h_r_3 <X> T_7_27.lc_trk_g1_3
 (24 4)  (366 436)  (366 436)  routing T_7_27.sp4_h_r_3 <X> T_7_27.lc_trk_g1_3
 (25 4)  (367 436)  (367 436)  routing T_7_27.wire_logic_cluster/lc_2/out <X> T_7_27.lc_trk_g1_2
 (27 4)  (369 436)  (369 436)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 436)  (371 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 436)  (373 436)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 436)  (376 436)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 436)  (377 436)  routing T_7_27.lc_trk_g0_4 <X> T_7_27.input_2_2
 (36 4)  (378 436)  (378 436)  LC_2 Logic Functioning bit
 (38 4)  (380 436)  (380 436)  LC_2 Logic Functioning bit
 (41 4)  (383 436)  (383 436)  LC_2 Logic Functioning bit
 (42 4)  (384 436)  (384 436)  LC_2 Logic Functioning bit
 (43 4)  (385 436)  (385 436)  LC_2 Logic Functioning bit
 (45 4)  (387 436)  (387 436)  LC_2 Logic Functioning bit
 (21 5)  (363 437)  (363 437)  routing T_7_27.sp4_h_r_3 <X> T_7_27.lc_trk_g1_3
 (22 5)  (364 437)  (364 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (368 437)  (368 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 437)  (369 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 437)  (371 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 437)  (372 437)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 437)  (373 437)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 437)  (374 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (378 437)  (378 437)  LC_2 Logic Functioning bit
 (38 5)  (380 437)  (380 437)  LC_2 Logic Functioning bit
 (43 5)  (385 437)  (385 437)  LC_2 Logic Functioning bit
 (5 6)  (347 438)  (347 438)  routing T_7_27.sp4_v_t_38 <X> T_7_27.sp4_h_l_38
 (10 6)  (352 438)  (352 438)  routing T_7_27.sp4_v_b_11 <X> T_7_27.sp4_h_l_41
 (15 6)  (357 438)  (357 438)  routing T_7_27.bot_op_5 <X> T_7_27.lc_trk_g1_5
 (17 6)  (359 438)  (359 438)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (363 438)  (363 438)  routing T_7_27.sp4_h_l_10 <X> T_7_27.lc_trk_g1_7
 (22 6)  (364 438)  (364 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (365 438)  (365 438)  routing T_7_27.sp4_h_l_10 <X> T_7_27.lc_trk_g1_7
 (24 6)  (366 438)  (366 438)  routing T_7_27.sp4_h_l_10 <X> T_7_27.lc_trk_g1_7
 (27 6)  (369 438)  (369 438)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 438)  (371 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 438)  (376 438)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 438)  (377 438)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.input_2_3
 (36 6)  (378 438)  (378 438)  LC_3 Logic Functioning bit
 (38 6)  (380 438)  (380 438)  LC_3 Logic Functioning bit
 (41 6)  (383 438)  (383 438)  LC_3 Logic Functioning bit
 (43 6)  (385 438)  (385 438)  LC_3 Logic Functioning bit
 (45 6)  (387 438)  (387 438)  LC_3 Logic Functioning bit
 (6 7)  (348 439)  (348 439)  routing T_7_27.sp4_v_t_38 <X> T_7_27.sp4_h_l_38
 (11 7)  (353 439)  (353 439)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_h_l_40
 (21 7)  (363 439)  (363 439)  routing T_7_27.sp4_h_l_10 <X> T_7_27.lc_trk_g1_7
 (22 7)  (364 439)  (364 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 439)  (365 439)  routing T_7_27.sp4_v_b_22 <X> T_7_27.lc_trk_g1_6
 (24 7)  (366 439)  (366 439)  routing T_7_27.sp4_v_b_22 <X> T_7_27.lc_trk_g1_6
 (26 7)  (368 439)  (368 439)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 439)  (373 439)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 439)  (374 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (376 439)  (376 439)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.input_2_3
 (35 7)  (377 439)  (377 439)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.input_2_3
 (37 7)  (379 439)  (379 439)  LC_3 Logic Functioning bit
 (39 7)  (381 439)  (381 439)  LC_3 Logic Functioning bit
 (41 7)  (383 439)  (383 439)  LC_3 Logic Functioning bit
 (42 7)  (384 439)  (384 439)  LC_3 Logic Functioning bit
 (46 7)  (388 439)  (388 439)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (393 439)  (393 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (346 440)  (346 440)  routing T_7_27.sp4_v_t_43 <X> T_7_27.sp4_v_b_6
 (14 8)  (356 440)  (356 440)  routing T_7_27.sp4_v_t_21 <X> T_7_27.lc_trk_g2_0
 (27 8)  (369 440)  (369 440)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 440)  (371 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (379 440)  (379 440)  LC_4 Logic Functioning bit
 (39 8)  (381 440)  (381 440)  LC_4 Logic Functioning bit
 (41 8)  (383 440)  (383 440)  LC_4 Logic Functioning bit
 (43 8)  (385 440)  (385 440)  LC_4 Logic Functioning bit
 (11 9)  (353 441)  (353 441)  routing T_7_27.sp4_h_l_37 <X> T_7_27.sp4_h_r_8
 (13 9)  (355 441)  (355 441)  routing T_7_27.sp4_h_l_37 <X> T_7_27.sp4_h_r_8
 (14 9)  (356 441)  (356 441)  routing T_7_27.sp4_v_t_21 <X> T_7_27.lc_trk_g2_0
 (16 9)  (358 441)  (358 441)  routing T_7_27.sp4_v_t_21 <X> T_7_27.lc_trk_g2_0
 (17 9)  (359 441)  (359 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (364 441)  (364 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 441)  (365 441)  routing T_7_27.sp4_v_b_42 <X> T_7_27.lc_trk_g2_2
 (24 9)  (366 441)  (366 441)  routing T_7_27.sp4_v_b_42 <X> T_7_27.lc_trk_g2_2
 (30 9)  (372 441)  (372 441)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 441)  (373 441)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 441)  (379 441)  LC_4 Logic Functioning bit
 (39 9)  (381 441)  (381 441)  LC_4 Logic Functioning bit
 (41 9)  (383 441)  (383 441)  LC_4 Logic Functioning bit
 (43 9)  (385 441)  (385 441)  LC_4 Logic Functioning bit
 (51 9)  (393 441)  (393 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (350 442)  (350 442)  routing T_7_27.sp4_v_t_36 <X> T_7_27.sp4_h_l_42
 (9 10)  (351 442)  (351 442)  routing T_7_27.sp4_v_t_36 <X> T_7_27.sp4_h_l_42
 (10 10)  (352 442)  (352 442)  routing T_7_27.sp4_v_t_36 <X> T_7_27.sp4_h_l_42
 (21 10)  (363 442)  (363 442)  routing T_7_27.wire_logic_cluster/lc_7/out <X> T_7_27.lc_trk_g2_7
 (22 10)  (364 442)  (364 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (369 442)  (369 442)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 442)  (370 442)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 442)  (371 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 442)  (372 442)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 442)  (373 442)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 442)  (374 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 442)  (375 442)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 442)  (380 442)  LC_5 Logic Functioning bit
 (39 10)  (381 442)  (381 442)  LC_5 Logic Functioning bit
 (42 10)  (384 442)  (384 442)  LC_5 Logic Functioning bit
 (43 10)  (385 442)  (385 442)  LC_5 Logic Functioning bit
 (50 10)  (392 442)  (392 442)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (359 443)  (359 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (368 443)  (368 443)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 443)  (369 443)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 443)  (370 443)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 443)  (371 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 443)  (378 443)  LC_5 Logic Functioning bit
 (37 11)  (379 443)  (379 443)  LC_5 Logic Functioning bit
 (40 11)  (382 443)  (382 443)  LC_5 Logic Functioning bit
 (41 11)  (383 443)  (383 443)  LC_5 Logic Functioning bit
 (4 12)  (346 444)  (346 444)  routing T_7_27.sp4_v_t_36 <X> T_7_27.sp4_v_b_9
 (6 12)  (348 444)  (348 444)  routing T_7_27.sp4_v_t_36 <X> T_7_27.sp4_v_b_9
 (9 12)  (351 444)  (351 444)  routing T_7_27.sp4_v_t_47 <X> T_7_27.sp4_h_r_10
 (22 12)  (364 444)  (364 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 444)  (365 444)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (24 12)  (366 444)  (366 444)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (26 12)  (368 444)  (368 444)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 444)  (371 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 444)  (373 444)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 444)  (374 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 444)  (375 444)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 444)  (380 444)  LC_6 Logic Functioning bit
 (39 12)  (381 444)  (381 444)  LC_6 Logic Functioning bit
 (42 12)  (384 444)  (384 444)  LC_6 Logic Functioning bit
 (43 12)  (385 444)  (385 444)  LC_6 Logic Functioning bit
 (21 13)  (363 445)  (363 445)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (22 13)  (364 445)  (364 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 445)  (367 445)  routing T_7_27.sp4_r_v_b_42 <X> T_7_27.lc_trk_g3_2
 (26 13)  (368 445)  (368 445)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 445)  (369 445)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 445)  (371 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 445)  (373 445)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 445)  (374 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (378 445)  (378 445)  LC_6 Logic Functioning bit
 (37 13)  (379 445)  (379 445)  LC_6 Logic Functioning bit
 (40 13)  (382 445)  (382 445)  LC_6 Logic Functioning bit
 (41 13)  (383 445)  (383 445)  LC_6 Logic Functioning bit
 (9 14)  (351 446)  (351 446)  routing T_7_27.sp4_h_r_7 <X> T_7_27.sp4_h_l_47
 (10 14)  (352 446)  (352 446)  routing T_7_27.sp4_h_r_7 <X> T_7_27.sp4_h_l_47
 (14 14)  (356 446)  (356 446)  routing T_7_27.sp4_v_t_17 <X> T_7_27.lc_trk_g3_4
 (15 14)  (357 446)  (357 446)  routing T_7_27.sp4_h_l_16 <X> T_7_27.lc_trk_g3_5
 (16 14)  (358 446)  (358 446)  routing T_7_27.sp4_h_l_16 <X> T_7_27.lc_trk_g3_5
 (17 14)  (359 446)  (359 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (363 446)  (363 446)  routing T_7_27.sp4_v_t_26 <X> T_7_27.lc_trk_g3_7
 (22 14)  (364 446)  (364 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 446)  (365 446)  routing T_7_27.sp4_v_t_26 <X> T_7_27.lc_trk_g3_7
 (29 14)  (371 446)  (371 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 446)  (372 446)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 446)  (373 446)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 446)  (374 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 446)  (376 446)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 446)  (379 446)  LC_7 Logic Functioning bit
 (39 14)  (381 446)  (381 446)  LC_7 Logic Functioning bit
 (41 14)  (383 446)  (383 446)  LC_7 Logic Functioning bit
 (43 14)  (385 446)  (385 446)  LC_7 Logic Functioning bit
 (16 15)  (358 447)  (358 447)  routing T_7_27.sp4_v_t_17 <X> T_7_27.lc_trk_g3_4
 (17 15)  (359 447)  (359 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (360 447)  (360 447)  routing T_7_27.sp4_h_l_16 <X> T_7_27.lc_trk_g3_5
 (21 15)  (363 447)  (363 447)  routing T_7_27.sp4_v_t_26 <X> T_7_27.lc_trk_g3_7
 (30 15)  (372 447)  (372 447)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (37 15)  (379 447)  (379 447)  LC_7 Logic Functioning bit
 (39 15)  (381 447)  (381 447)  LC_7 Logic Functioning bit
 (41 15)  (383 447)  (383 447)  LC_7 Logic Functioning bit
 (43 15)  (385 447)  (385 447)  LC_7 Logic Functioning bit
 (47 15)  (389 447)  (389 447)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_8_27

 (8 0)  (404 432)  (404 432)  routing T_8_27.sp4_h_l_40 <X> T_8_27.sp4_h_r_1
 (10 0)  (406 432)  (406 432)  routing T_8_27.sp4_h_l_40 <X> T_8_27.sp4_h_r_1
 (11 0)  (407 432)  (407 432)  routing T_8_27.sp4_h_r_9 <X> T_8_27.sp4_v_b_2
 (11 3)  (407 435)  (407 435)  routing T_8_27.sp4_h_r_2 <X> T_8_27.sp4_h_l_39
 (13 4)  (409 436)  (409 436)  routing T_8_27.sp4_h_l_40 <X> T_8_27.sp4_v_b_5
 (9 5)  (405 437)  (405 437)  routing T_8_27.sp4_v_t_41 <X> T_8_27.sp4_v_b_4
 (12 5)  (408 437)  (408 437)  routing T_8_27.sp4_h_l_40 <X> T_8_27.sp4_v_b_5
 (4 6)  (400 438)  (400 438)  routing T_8_27.sp4_h_r_9 <X> T_8_27.sp4_v_t_38
 (6 6)  (402 438)  (402 438)  routing T_8_27.sp4_h_r_9 <X> T_8_27.sp4_v_t_38
 (5 7)  (401 439)  (401 439)  routing T_8_27.sp4_h_r_9 <X> T_8_27.sp4_v_t_38
 (11 8)  (407 440)  (407 440)  routing T_8_27.sp4_h_r_3 <X> T_8_27.sp4_v_b_8
 (5 10)  (401 442)  (401 442)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_h_l_43
 (9 10)  (405 442)  (405 442)  routing T_8_27.sp4_v_b_7 <X> T_8_27.sp4_h_l_42
 (8 12)  (404 444)  (404 444)  routing T_8_27.sp4_v_b_10 <X> T_8_27.sp4_h_r_10
 (9 12)  (405 444)  (405 444)  routing T_8_27.sp4_v_b_10 <X> T_8_27.sp4_h_r_10
 (5 14)  (401 446)  (401 446)  routing T_8_27.sp4_v_t_44 <X> T_8_27.sp4_h_l_44
 (6 15)  (402 447)  (402 447)  routing T_8_27.sp4_v_t_44 <X> T_8_27.sp4_h_l_44


LogicTile_9_27

 (14 0)  (452 432)  (452 432)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (21 0)  (459 432)  (459 432)  routing T_9_27.wire_logic_cluster/lc_3/out <X> T_9_27.lc_trk_g0_3
 (22 0)  (460 432)  (460 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (466 432)  (466 432)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 432)  (472 432)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (37 0)  (475 432)  (475 432)  LC_0 Logic Functioning bit
 (38 0)  (476 432)  (476 432)  LC_0 Logic Functioning bit
 (42 0)  (480 432)  (480 432)  LC_0 Logic Functioning bit
 (45 0)  (483 432)  (483 432)  LC_0 Logic Functioning bit
 (47 0)  (485 432)  (485 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (446 433)  (446 433)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_1
 (9 1)  (447 433)  (447 433)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_1
 (10 1)  (448 433)  (448 433)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_1
 (14 1)  (452 433)  (452 433)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (15 1)  (453 433)  (453 433)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (16 1)  (454 433)  (454 433)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g0_0
 (17 1)  (455 433)  (455 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (460 433)  (460 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 433)  (461 433)  routing T_9_27.sp12_h_r_10 <X> T_9_27.lc_trk_g0_2
 (26 1)  (464 433)  (464 433)  routing T_9_27.lc_trk_g0_2 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 433)  (467 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 433)  (468 433)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 433)  (470 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (37 1)  (475 433)  (475 433)  LC_0 Logic Functioning bit
 (38 1)  (476 433)  (476 433)  LC_0 Logic Functioning bit
 (39 1)  (477 433)  (477 433)  LC_0 Logic Functioning bit
 (48 1)  (486 433)  (486 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (491 433)  (491 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 434)  (438 434)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (453 434)  (453 434)  routing T_9_27.sp4_h_r_5 <X> T_9_27.lc_trk_g0_5
 (16 2)  (454 434)  (454 434)  routing T_9_27.sp4_h_r_5 <X> T_9_27.lc_trk_g0_5
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (459 434)  (459 434)  routing T_9_27.sp4_h_l_10 <X> T_9_27.lc_trk_g0_7
 (22 2)  (460 434)  (460 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 434)  (461 434)  routing T_9_27.sp4_h_l_10 <X> T_9_27.lc_trk_g0_7
 (24 2)  (462 434)  (462 434)  routing T_9_27.sp4_h_l_10 <X> T_9_27.lc_trk_g0_7
 (28 2)  (466 434)  (466 434)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 434)  (468 434)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 434)  (471 434)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 434)  (472 434)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 434)  (474 434)  LC_1 Logic Functioning bit
 (37 2)  (475 434)  (475 434)  LC_1 Logic Functioning bit
 (38 2)  (476 434)  (476 434)  LC_1 Logic Functioning bit
 (39 2)  (477 434)  (477 434)  LC_1 Logic Functioning bit
 (41 2)  (479 434)  (479 434)  LC_1 Logic Functioning bit
 (43 2)  (481 434)  (481 434)  LC_1 Logic Functioning bit
 (45 2)  (483 434)  (483 434)  LC_1 Logic Functioning bit
 (53 2)  (491 434)  (491 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (438 435)  (438 435)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (4 3)  (442 435)  (442 435)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_h_l_37
 (11 3)  (449 435)  (449 435)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_h_l_39
 (13 3)  (451 435)  (451 435)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_h_l_39
 (14 3)  (452 435)  (452 435)  routing T_9_27.sp4_h_r_4 <X> T_9_27.lc_trk_g0_4
 (15 3)  (453 435)  (453 435)  routing T_9_27.sp4_h_r_4 <X> T_9_27.lc_trk_g0_4
 (16 3)  (454 435)  (454 435)  routing T_9_27.sp4_h_r_4 <X> T_9_27.lc_trk_g0_4
 (17 3)  (455 435)  (455 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (456 435)  (456 435)  routing T_9_27.sp4_h_r_5 <X> T_9_27.lc_trk_g0_5
 (21 3)  (459 435)  (459 435)  routing T_9_27.sp4_h_l_10 <X> T_9_27.lc_trk_g0_7
 (26 3)  (464 435)  (464 435)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 435)  (467 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 435)  (468 435)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (37 3)  (475 435)  (475 435)  LC_1 Logic Functioning bit
 (39 3)  (477 435)  (477 435)  LC_1 Logic Functioning bit
 (51 3)  (489 435)  (489 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (442 436)  (442 436)  routing T_9_27.sp4_v_t_42 <X> T_9_27.sp4_v_b_3
 (5 4)  (443 436)  (443 436)  routing T_9_27.sp4_v_t_38 <X> T_9_27.sp4_h_r_3
 (6 4)  (444 436)  (444 436)  routing T_9_27.sp4_v_t_42 <X> T_9_27.sp4_v_b_3
 (14 4)  (452 436)  (452 436)  routing T_9_27.wire_logic_cluster/lc_0/out <X> T_9_27.lc_trk_g1_0
 (22 4)  (460 436)  (460 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 436)  (461 436)  routing T_9_27.sp12_h_r_11 <X> T_9_27.lc_trk_g1_3
 (25 4)  (463 436)  (463 436)  routing T_9_27.wire_logic_cluster/lc_2/out <X> T_9_27.lc_trk_g1_2
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 436)  (472 436)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 436)  (473 436)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.input_2_2
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (38 4)  (476 436)  (476 436)  LC_2 Logic Functioning bit
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (43 4)  (481 436)  (481 436)  LC_2 Logic Functioning bit
 (45 4)  (483 436)  (483 436)  LC_2 Logic Functioning bit
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 437)  (460 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 437)  (469 437)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 437)  (470 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (471 437)  (471 437)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.input_2_2
 (35 5)  (473 437)  (473 437)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.input_2_2
 (37 5)  (475 437)  (475 437)  LC_2 Logic Functioning bit
 (38 5)  (476 437)  (476 437)  LC_2 Logic Functioning bit
 (39 5)  (477 437)  (477 437)  LC_2 Logic Functioning bit
 (42 5)  (480 437)  (480 437)  LC_2 Logic Functioning bit
 (47 5)  (485 437)  (485 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (443 438)  (443 438)  routing T_9_27.sp4_h_r_0 <X> T_9_27.sp4_h_l_38
 (10 6)  (448 438)  (448 438)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_h_l_41
 (14 6)  (452 438)  (452 438)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g1_4
 (17 6)  (455 438)  (455 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 438)  (456 438)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g1_5
 (31 6)  (469 438)  (469 438)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 438)  (471 438)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 438)  (474 438)  LC_3 Logic Functioning bit
 (38 6)  (476 438)  (476 438)  LC_3 Logic Functioning bit
 (42 6)  (480 438)  (480 438)  LC_3 Logic Functioning bit
 (43 6)  (481 438)  (481 438)  LC_3 Logic Functioning bit
 (45 6)  (483 438)  (483 438)  LC_3 Logic Functioning bit
 (51 6)  (489 438)  (489 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (442 439)  (442 439)  routing T_9_27.sp4_h_r_0 <X> T_9_27.sp4_h_l_38
 (11 7)  (449 439)  (449 439)  routing T_9_27.sp4_h_r_9 <X> T_9_27.sp4_h_l_40
 (13 7)  (451 439)  (451 439)  routing T_9_27.sp4_h_r_9 <X> T_9_27.sp4_h_l_40
 (15 7)  (453 439)  (453 439)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g1_4
 (16 7)  (454 439)  (454 439)  routing T_9_27.sp4_h_l_1 <X> T_9_27.lc_trk_g1_4
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 439)  (460 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 439)  (461 439)  routing T_9_27.sp4_v_b_22 <X> T_9_27.lc_trk_g1_6
 (24 7)  (462 439)  (462 439)  routing T_9_27.sp4_v_b_22 <X> T_9_27.lc_trk_g1_6
 (26 7)  (464 439)  (464 439)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 439)  (465 439)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 439)  (467 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 439)  (469 439)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 439)  (470 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 439)  (473 439)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.input_2_3
 (37 7)  (475 439)  (475 439)  LC_3 Logic Functioning bit
 (39 7)  (477 439)  (477 439)  LC_3 Logic Functioning bit
 (42 7)  (480 439)  (480 439)  LC_3 Logic Functioning bit
 (43 7)  (481 439)  (481 439)  LC_3 Logic Functioning bit
 (22 8)  (460 440)  (460 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 440)  (461 440)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g2_3
 (24 8)  (462 440)  (462 440)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g2_3
 (26 8)  (464 440)  (464 440)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 440)  (465 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 440)  (466 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 440)  (467 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 440)  (468 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 440)  (469 440)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 440)  (474 440)  LC_4 Logic Functioning bit
 (38 8)  (476 440)  (476 440)  LC_4 Logic Functioning bit
 (45 8)  (483 440)  (483 440)  LC_4 Logic Functioning bit
 (46 8)  (484 440)  (484 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (450 441)  (450 441)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_b_8
 (21 9)  (459 441)  (459 441)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g2_3
 (26 9)  (464 441)  (464 441)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 441)  (466 441)  routing T_9_27.lc_trk_g2_6 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 441)  (467 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 441)  (474 441)  LC_4 Logic Functioning bit
 (37 9)  (475 441)  (475 441)  LC_4 Logic Functioning bit
 (38 9)  (476 441)  (476 441)  LC_4 Logic Functioning bit
 (39 9)  (477 441)  (477 441)  LC_4 Logic Functioning bit
 (41 9)  (479 441)  (479 441)  LC_4 Logic Functioning bit
 (43 9)  (481 441)  (481 441)  LC_4 Logic Functioning bit
 (5 10)  (443 442)  (443 442)  routing T_9_27.sp4_v_t_43 <X> T_9_27.sp4_h_l_43
 (21 10)  (459 442)  (459 442)  routing T_9_27.sp4_v_t_18 <X> T_9_27.lc_trk_g2_7
 (22 10)  (460 442)  (460 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 442)  (461 442)  routing T_9_27.sp4_v_t_18 <X> T_9_27.lc_trk_g2_7
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 442)  (469 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 442)  (472 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 442)  (473 442)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.input_2_5
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (37 10)  (475 442)  (475 442)  LC_5 Logic Functioning bit
 (38 10)  (476 442)  (476 442)  LC_5 Logic Functioning bit
 (42 10)  (480 442)  (480 442)  LC_5 Logic Functioning bit
 (45 10)  (483 442)  (483 442)  LC_5 Logic Functioning bit
 (6 11)  (444 443)  (444 443)  routing T_9_27.sp4_v_t_43 <X> T_9_27.sp4_h_l_43
 (22 11)  (460 443)  (460 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 443)  (464 443)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 443)  (466 443)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 443)  (467 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 443)  (468 443)  routing T_9_27.lc_trk_g0_2 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 443)  (470 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 443)  (473 443)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.input_2_5
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (37 11)  (475 443)  (475 443)  LC_5 Logic Functioning bit
 (38 11)  (476 443)  (476 443)  LC_5 Logic Functioning bit
 (39 11)  (477 443)  (477 443)  LC_5 Logic Functioning bit
 (47 11)  (485 443)  (485 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (486 443)  (486 443)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (489 443)  (489 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (447 444)  (447 444)  routing T_9_27.sp4_v_t_47 <X> T_9_27.sp4_h_r_10
 (17 12)  (455 444)  (455 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 444)  (456 444)  routing T_9_27.wire_logic_cluster/lc_1/out <X> T_9_27.lc_trk_g3_1
 (22 12)  (460 444)  (460 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (465 444)  (465 444)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 444)  (466 444)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 444)  (468 444)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 444)  (469 444)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 444)  (472 444)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 444)  (473 444)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_6
 (38 12)  (476 444)  (476 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (42 12)  (480 444)  (480 444)  LC_6 Logic Functioning bit
 (43 12)  (481 444)  (481 444)  LC_6 Logic Functioning bit
 (51 12)  (489 444)  (489 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (459 445)  (459 445)  routing T_9_27.sp4_r_v_b_43 <X> T_9_27.lc_trk_g3_3
 (26 13)  (464 445)  (464 445)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 445)  (465 445)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 445)  (466 445)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 445)  (468 445)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 445)  (470 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (471 445)  (471 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_6
 (34 13)  (472 445)  (472 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_6
 (35 13)  (473 445)  (473 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_6
 (36 13)  (474 445)  (474 445)  LC_6 Logic Functioning bit
 (37 13)  (475 445)  (475 445)  LC_6 Logic Functioning bit
 (40 13)  (478 445)  (478 445)  LC_6 Logic Functioning bit
 (41 13)  (479 445)  (479 445)  LC_6 Logic Functioning bit
 (9 14)  (447 446)  (447 446)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_h_l_47
 (12 14)  (450 446)  (450 446)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_h_l_46
 (14 14)  (452 446)  (452 446)  routing T_9_27.wire_logic_cluster/lc_4/out <X> T_9_27.lc_trk_g3_4
 (22 14)  (460 446)  (460 446)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (461 446)  (461 446)  routing T_9_27.sp12_v_b_23 <X> T_9_27.lc_trk_g3_7
 (25 14)  (463 446)  (463 446)  routing T_9_27.sp4_v_b_30 <X> T_9_27.lc_trk_g3_6
 (26 14)  (464 446)  (464 446)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 446)  (465 446)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 446)  (469 446)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 446)  (473 446)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.input_2_7
 (36 14)  (474 446)  (474 446)  LC_7 Logic Functioning bit
 (38 14)  (476 446)  (476 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (13 15)  (451 447)  (451 447)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_h_l_46
 (17 15)  (455 447)  (455 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (459 447)  (459 447)  routing T_9_27.sp12_v_b_23 <X> T_9_27.lc_trk_g3_7
 (22 15)  (460 447)  (460 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (461 447)  (461 447)  routing T_9_27.sp4_v_b_30 <X> T_9_27.lc_trk_g3_6
 (26 15)  (464 447)  (464 447)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 447)  (465 447)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 447)  (468 447)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 447)  (470 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 447)  (471 447)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.input_2_7
 (35 15)  (473 447)  (473 447)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.input_2_7
 (36 15)  (474 447)  (474 447)  LC_7 Logic Functioning bit
 (37 15)  (475 447)  (475 447)  LC_7 Logic Functioning bit
 (39 15)  (477 447)  (477 447)  LC_7 Logic Functioning bit
 (40 15)  (478 447)  (478 447)  LC_7 Logic Functioning bit
 (43 15)  (481 447)  (481 447)  LC_7 Logic Functioning bit
 (46 15)  (484 447)  (484 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_27

 (8 0)  (500 432)  (500 432)  routing T_10_27.sp4_h_l_36 <X> T_10_27.sp4_h_r_1
 (12 0)  (504 432)  (504 432)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_h_r_2
 (25 0)  (517 432)  (517 432)  routing T_10_27.bnr_op_2 <X> T_10_27.lc_trk_g0_2
 (13 1)  (505 433)  (505 433)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_h_r_2
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 433)  (517 433)  routing T_10_27.bnr_op_2 <X> T_10_27.lc_trk_g0_2
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (495 434)  (495 434)  routing T_10_27.sp12_v_t_23 <X> T_10_27.sp12_h_l_23
 (12 2)  (504 434)  (504 434)  routing T_10_27.sp4_v_t_45 <X> T_10_27.sp4_h_l_39
 (16 2)  (508 434)  (508 434)  routing T_10_27.sp12_h_r_13 <X> T_10_27.lc_trk_g0_5
 (17 2)  (509 434)  (509 434)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (517 434)  (517 434)  routing T_10_27.sp4_h_l_11 <X> T_10_27.lc_trk_g0_6
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 434)  (522 434)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 434)  (526 434)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 434)  (528 434)  LC_1 Logic Functioning bit
 (37 2)  (529 434)  (529 434)  LC_1 Logic Functioning bit
 (43 2)  (535 434)  (535 434)  LC_1 Logic Functioning bit
 (53 2)  (545 434)  (545 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (11 3)  (503 435)  (503 435)  routing T_10_27.sp4_v_t_45 <X> T_10_27.sp4_h_l_39
 (13 3)  (505 435)  (505 435)  routing T_10_27.sp4_v_t_45 <X> T_10_27.sp4_h_l_39
 (14 3)  (506 435)  (506 435)  routing T_10_27.sp4_r_v_b_28 <X> T_10_27.lc_trk_g0_4
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (514 435)  (514 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 435)  (515 435)  routing T_10_27.sp4_h_l_11 <X> T_10_27.lc_trk_g0_6
 (24 3)  (516 435)  (516 435)  routing T_10_27.sp4_h_l_11 <X> T_10_27.lc_trk_g0_6
 (25 3)  (517 435)  (517 435)  routing T_10_27.sp4_h_l_11 <X> T_10_27.lc_trk_g0_6
 (26 3)  (518 435)  (518 435)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 435)  (519 435)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 435)  (520 435)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 435)  (523 435)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 435)  (524 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (525 435)  (525 435)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.input_2_1
 (34 3)  (526 435)  (526 435)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.input_2_1
 (36 3)  (528 435)  (528 435)  LC_1 Logic Functioning bit
 (37 3)  (529 435)  (529 435)  LC_1 Logic Functioning bit
 (39 3)  (531 435)  (531 435)  LC_1 Logic Functioning bit
 (40 3)  (532 435)  (532 435)  LC_1 Logic Functioning bit
 (43 3)  (535 435)  (535 435)  LC_1 Logic Functioning bit
 (17 4)  (509 436)  (509 436)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (510 436)  (510 436)  routing T_10_27.bnr_op_1 <X> T_10_27.lc_trk_g1_1
 (21 4)  (513 436)  (513 436)  routing T_10_27.sp4_h_r_11 <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 436)  (515 436)  routing T_10_27.sp4_h_r_11 <X> T_10_27.lc_trk_g1_3
 (24 4)  (516 436)  (516 436)  routing T_10_27.sp4_h_r_11 <X> T_10_27.lc_trk_g1_3
 (27 4)  (519 436)  (519 436)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 436)  (523 436)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 436)  (526 436)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 436)  (529 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (41 4)  (533 436)  (533 436)  LC_2 Logic Functioning bit
 (43 4)  (535 436)  (535 436)  LC_2 Logic Functioning bit
 (46 4)  (538 436)  (538 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (507 437)  (507 437)  routing T_10_27.sp4_v_t_5 <X> T_10_27.lc_trk_g1_0
 (16 5)  (508 437)  (508 437)  routing T_10_27.sp4_v_t_5 <X> T_10_27.lc_trk_g1_0
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (510 437)  (510 437)  routing T_10_27.bnr_op_1 <X> T_10_27.lc_trk_g1_1
 (22 5)  (514 437)  (514 437)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 437)  (516 437)  routing T_10_27.top_op_2 <X> T_10_27.lc_trk_g1_2
 (25 5)  (517 437)  (517 437)  routing T_10_27.top_op_2 <X> T_10_27.lc_trk_g1_2
 (30 5)  (522 437)  (522 437)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (37 5)  (529 437)  (529 437)  LC_2 Logic Functioning bit
 (39 5)  (531 437)  (531 437)  LC_2 Logic Functioning bit
 (41 5)  (533 437)  (533 437)  LC_2 Logic Functioning bit
 (43 5)  (535 437)  (535 437)  LC_2 Logic Functioning bit
 (53 5)  (545 437)  (545 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (500 438)  (500 438)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_h_l_41
 (9 6)  (501 438)  (501 438)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_h_l_41
 (17 6)  (509 438)  (509 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 438)  (510 438)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g1_5
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 438)  (526 438)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 438)  (530 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (42 6)  (534 438)  (534 438)  LC_3 Logic Functioning bit
 (43 6)  (535 438)  (535 438)  LC_3 Logic Functioning bit
 (51 6)  (543 438)  (543 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (496 439)  (496 439)  routing T_10_27.sp4_v_b_10 <X> T_10_27.sp4_h_l_38
 (14 7)  (506 439)  (506 439)  routing T_10_27.top_op_4 <X> T_10_27.lc_trk_g1_4
 (15 7)  (507 439)  (507 439)  routing T_10_27.top_op_4 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (519 439)  (519 439)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 439)  (522 439)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 439)  (524 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 439)  (526 439)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.input_2_3
 (35 7)  (527 439)  (527 439)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.input_2_3
 (36 7)  (528 439)  (528 439)  LC_3 Logic Functioning bit
 (37 7)  (529 439)  (529 439)  LC_3 Logic Functioning bit
 (40 7)  (532 439)  (532 439)  LC_3 Logic Functioning bit
 (41 7)  (533 439)  (533 439)  LC_3 Logic Functioning bit
 (11 8)  (503 440)  (503 440)  routing T_10_27.sp4_v_t_37 <X> T_10_27.sp4_v_b_8
 (13 8)  (505 440)  (505 440)  routing T_10_27.sp4_v_t_37 <X> T_10_27.sp4_v_b_8
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 440)  (522 440)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 440)  (523 440)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 440)  (525 440)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 440)  (526 440)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 440)  (527 440)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.input_2_4
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (37 8)  (529 440)  (529 440)  LC_4 Logic Functioning bit
 (38 8)  (530 440)  (530 440)  LC_4 Logic Functioning bit
 (42 8)  (534 440)  (534 440)  LC_4 Logic Functioning bit
 (45 8)  (537 440)  (537 440)  LC_4 Logic Functioning bit
 (51 8)  (543 440)  (543 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (519 441)  (519 441)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 441)  (520 441)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 441)  (521 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 441)  (524 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 441)  (527 441)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.input_2_4
 (36 9)  (528 441)  (528 441)  LC_4 Logic Functioning bit
 (37 9)  (529 441)  (529 441)  LC_4 Logic Functioning bit
 (38 9)  (530 441)  (530 441)  LC_4 Logic Functioning bit
 (39 9)  (531 441)  (531 441)  LC_4 Logic Functioning bit
 (52 9)  (544 441)  (544 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (497 442)  (497 442)  routing T_10_27.sp4_h_r_3 <X> T_10_27.sp4_h_l_43
 (26 10)  (518 442)  (518 442)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 442)  (519 442)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 442)  (520 442)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 442)  (523 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 442)  (528 442)  LC_5 Logic Functioning bit
 (37 10)  (529 442)  (529 442)  LC_5 Logic Functioning bit
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (42 10)  (534 442)  (534 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (48 10)  (540 442)  (540 442)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (496 443)  (496 443)  routing T_10_27.sp4_h_r_3 <X> T_10_27.sp4_h_l_43
 (22 11)  (514 443)  (514 443)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (515 443)  (515 443)  routing T_10_27.sp12_v_b_14 <X> T_10_27.lc_trk_g2_6
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (526 443)  (526 443)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.input_2_5
 (36 11)  (528 443)  (528 443)  LC_5 Logic Functioning bit
 (37 11)  (529 443)  (529 443)  LC_5 Logic Functioning bit
 (38 11)  (530 443)  (530 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (47 11)  (539 443)  (539 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (13 12)  (505 444)  (505 444)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_v_b_11
 (15 12)  (507 444)  (507 444)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g3_1
 (16 12)  (508 444)  (508 444)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g3_1
 (17 12)  (509 444)  (509 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 444)  (510 444)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g3_1
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 444)  (522 444)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 444)  (523 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 444)  (525 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 444)  (526 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 444)  (527 444)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.input_2_6
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (37 12)  (529 444)  (529 444)  LC_6 Logic Functioning bit
 (38 12)  (530 444)  (530 444)  LC_6 Logic Functioning bit
 (42 12)  (534 444)  (534 444)  LC_6 Logic Functioning bit
 (45 12)  (537 444)  (537 444)  LC_6 Logic Functioning bit
 (12 13)  (504 445)  (504 445)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_v_b_11
 (15 13)  (507 445)  (507 445)  routing T_10_27.tnr_op_0 <X> T_10_27.lc_trk_g3_0
 (17 13)  (509 445)  (509 445)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (510 445)  (510 445)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g3_1
 (22 13)  (514 445)  (514 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 445)  (517 445)  routing T_10_27.sp4_r_v_b_42 <X> T_10_27.lc_trk_g3_2
 (27 13)  (519 445)  (519 445)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 445)  (520 445)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 445)  (521 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 445)  (523 445)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 445)  (524 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 445)  (525 445)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.input_2_6
 (35 13)  (527 445)  (527 445)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.input_2_6
 (36 13)  (528 445)  (528 445)  LC_6 Logic Functioning bit
 (37 13)  (529 445)  (529 445)  LC_6 Logic Functioning bit
 (38 13)  (530 445)  (530 445)  LC_6 Logic Functioning bit
 (39 13)  (531 445)  (531 445)  LC_6 Logic Functioning bit
 (53 13)  (545 445)  (545 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (496 446)  (496 446)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_v_t_44
 (9 14)  (501 446)  (501 446)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_h_l_47
 (10 14)  (502 446)  (502 446)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_h_l_47
 (14 14)  (506 446)  (506 446)  routing T_10_27.wire_logic_cluster/lc_4/out <X> T_10_27.lc_trk_g3_4
 (25 14)  (517 446)  (517 446)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g3_6
 (4 15)  (496 447)  (496 447)  routing T_10_27.sp4_v_b_4 <X> T_10_27.sp4_h_l_44
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (514 447)  (514 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_27

 (4 0)  (550 432)  (550 432)  routing T_11_27.sp4_h_l_43 <X> T_11_27.sp4_v_b_0
 (6 0)  (552 432)  (552 432)  routing T_11_27.sp4_h_l_43 <X> T_11_27.sp4_v_b_0
 (21 0)  (567 432)  (567 432)  routing T_11_27.wire_logic_cluster/lc_3/out <X> T_11_27.lc_trk_g0_3
 (22 0)  (568 432)  (568 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 432)  (571 432)  routing T_11_27.wire_logic_cluster/lc_2/out <X> T_11_27.lc_trk_g0_2
 (29 0)  (575 432)  (575 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 432)  (577 432)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 432)  (578 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 432)  (580 432)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 432)  (584 432)  LC_0 Logic Functioning bit
 (39 0)  (585 432)  (585 432)  LC_0 Logic Functioning bit
 (42 0)  (588 432)  (588 432)  LC_0 Logic Functioning bit
 (43 0)  (589 432)  (589 432)  LC_0 Logic Functioning bit
 (47 0)  (593 432)  (593 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (551 433)  (551 433)  routing T_11_27.sp4_h_l_43 <X> T_11_27.sp4_v_b_0
 (8 1)  (554 433)  (554 433)  routing T_11_27.sp4_h_l_36 <X> T_11_27.sp4_v_b_1
 (9 1)  (555 433)  (555 433)  routing T_11_27.sp4_h_l_36 <X> T_11_27.sp4_v_b_1
 (11 1)  (557 433)  (557 433)  routing T_11_27.sp4_h_l_39 <X> T_11_27.sp4_h_r_2
 (22 1)  (568 433)  (568 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 433)  (572 433)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 433)  (574 433)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 433)  (575 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 433)  (576 433)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 433)  (578 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 433)  (579 433)  routing T_11_27.lc_trk_g2_0 <X> T_11_27.input_2_0
 (36 1)  (582 433)  (582 433)  LC_0 Logic Functioning bit
 (37 1)  (583 433)  (583 433)  LC_0 Logic Functioning bit
 (40 1)  (586 433)  (586 433)  LC_0 Logic Functioning bit
 (41 1)  (587 433)  (587 433)  LC_0 Logic Functioning bit
 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (555 434)  (555 434)  routing T_11_27.sp4_h_r_10 <X> T_11_27.sp4_h_l_36
 (10 2)  (556 434)  (556 434)  routing T_11_27.sp4_h_r_10 <X> T_11_27.sp4_h_l_36
 (14 2)  (560 434)  (560 434)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (17 2)  (563 434)  (563 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 434)  (580 434)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (39 2)  (585 434)  (585 434)  LC_1 Logic Functioning bit
 (42 2)  (588 434)  (588 434)  LC_1 Logic Functioning bit
 (43 2)  (589 434)  (589 434)  LC_1 Logic Functioning bit
 (47 2)  (593 434)  (593 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (596 434)  (596 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (14 3)  (560 435)  (560 435)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (15 3)  (561 435)  (561 435)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (16 3)  (562 435)  (562 435)  routing T_11_27.sp4_h_l_9 <X> T_11_27.lc_trk_g0_4
 (17 3)  (563 435)  (563 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (564 435)  (564 435)  routing T_11_27.sp4_r_v_b_29 <X> T_11_27.lc_trk_g0_5
 (22 3)  (568 435)  (568 435)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 435)  (569 435)  routing T_11_27.sp12_h_r_14 <X> T_11_27.lc_trk_g0_6
 (31 3)  (577 435)  (577 435)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (38 3)  (584 435)  (584 435)  LC_1 Logic Functioning bit
 (39 3)  (585 435)  (585 435)  LC_1 Logic Functioning bit
 (42 3)  (588 435)  (588 435)  LC_1 Logic Functioning bit
 (43 3)  (589 435)  (589 435)  LC_1 Logic Functioning bit
 (5 4)  (551 436)  (551 436)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_h_r_3
 (11 4)  (557 436)  (557 436)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_v_b_5
 (13 4)  (559 436)  (559 436)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_v_b_5
 (14 4)  (560 436)  (560 436)  routing T_11_27.wire_logic_cluster/lc_0/out <X> T_11_27.lc_trk_g1_0
 (15 4)  (561 436)  (561 436)  routing T_11_27.top_op_1 <X> T_11_27.lc_trk_g1_1
 (17 4)  (563 436)  (563 436)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 436)  (570 436)  routing T_11_27.top_op_3 <X> T_11_27.lc_trk_g1_3
 (25 4)  (571 436)  (571 436)  routing T_11_27.sp4_v_b_10 <X> T_11_27.lc_trk_g1_2
 (27 4)  (573 436)  (573 436)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 436)  (575 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 436)  (576 436)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 436)  (578 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 436)  (580 436)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 436)  (581 436)  routing T_11_27.lc_trk_g0_4 <X> T_11_27.input_2_2
 (36 4)  (582 436)  (582 436)  LC_2 Logic Functioning bit
 (38 4)  (584 436)  (584 436)  LC_2 Logic Functioning bit
 (41 4)  (587 436)  (587 436)  LC_2 Logic Functioning bit
 (42 4)  (588 436)  (588 436)  LC_2 Logic Functioning bit
 (43 4)  (589 436)  (589 436)  LC_2 Logic Functioning bit
 (45 4)  (591 436)  (591 436)  LC_2 Logic Functioning bit
 (4 5)  (550 437)  (550 437)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_h_r_3
 (8 5)  (554 437)  (554 437)  routing T_11_27.sp4_h_l_41 <X> T_11_27.sp4_v_b_4
 (9 5)  (555 437)  (555 437)  routing T_11_27.sp4_h_l_41 <X> T_11_27.sp4_v_b_4
 (17 5)  (563 437)  (563 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 437)  (564 437)  routing T_11_27.top_op_1 <X> T_11_27.lc_trk_g1_1
 (21 5)  (567 437)  (567 437)  routing T_11_27.top_op_3 <X> T_11_27.lc_trk_g1_3
 (22 5)  (568 437)  (568 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 437)  (569 437)  routing T_11_27.sp4_v_b_10 <X> T_11_27.lc_trk_g1_2
 (25 5)  (571 437)  (571 437)  routing T_11_27.sp4_v_b_10 <X> T_11_27.lc_trk_g1_2
 (26 5)  (572 437)  (572 437)  routing T_11_27.lc_trk_g0_2 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 437)  (575 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 437)  (576 437)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 437)  (577 437)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 437)  (578 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (583 437)  (583 437)  LC_2 Logic Functioning bit
 (39 5)  (585 437)  (585 437)  LC_2 Logic Functioning bit
 (42 5)  (588 437)  (588 437)  LC_2 Logic Functioning bit
 (51 5)  (597 437)  (597 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (551 438)  (551 438)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_h_l_38
 (8 6)  (554 438)  (554 438)  routing T_11_27.sp4_v_t_47 <X> T_11_27.sp4_h_l_41
 (9 6)  (555 438)  (555 438)  routing T_11_27.sp4_v_t_47 <X> T_11_27.sp4_h_l_41
 (10 6)  (556 438)  (556 438)  routing T_11_27.sp4_v_t_47 <X> T_11_27.sp4_h_l_41
 (11 6)  (557 438)  (557 438)  routing T_11_27.sp4_h_l_37 <X> T_11_27.sp4_v_t_40
 (12 6)  (558 438)  (558 438)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_40
 (14 6)  (560 438)  (560 438)  routing T_11_27.sp4_v_t_1 <X> T_11_27.lc_trk_g1_4
 (22 6)  (568 438)  (568 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 438)  (570 438)  routing T_11_27.bot_op_7 <X> T_11_27.lc_trk_g1_7
 (26 6)  (572 438)  (572 438)  routing T_11_27.lc_trk_g2_7 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 438)  (574 438)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 438)  (576 438)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 438)  (582 438)  LC_3 Logic Functioning bit
 (37 6)  (583 438)  (583 438)  LC_3 Logic Functioning bit
 (38 6)  (584 438)  (584 438)  LC_3 Logic Functioning bit
 (39 6)  (585 438)  (585 438)  LC_3 Logic Functioning bit
 (4 7)  (550 439)  (550 439)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_h_l_38
 (6 7)  (552 439)  (552 439)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_h_l_38
 (11 7)  (557 439)  (557 439)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_40
 (13 7)  (559 439)  (559 439)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_40
 (14 7)  (560 439)  (560 439)  routing T_11_27.sp4_v_t_1 <X> T_11_27.lc_trk_g1_4
 (16 7)  (562 439)  (562 439)  routing T_11_27.sp4_v_t_1 <X> T_11_27.lc_trk_g1_4
 (17 7)  (563 439)  (563 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (568 439)  (568 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 439)  (569 439)  routing T_11_27.sp12_h_r_14 <X> T_11_27.lc_trk_g1_6
 (26 7)  (572 439)  (572 439)  routing T_11_27.lc_trk_g2_7 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 439)  (574 439)  routing T_11_27.lc_trk_g2_7 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 439)  (575 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 439)  (577 439)  routing T_11_27.lc_trk_g0_2 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 439)  (586 439)  LC_3 Logic Functioning bit
 (41 7)  (587 439)  (587 439)  LC_3 Logic Functioning bit
 (42 7)  (588 439)  (588 439)  LC_3 Logic Functioning bit
 (43 7)  (589 439)  (589 439)  LC_3 Logic Functioning bit
 (10 8)  (556 440)  (556 440)  routing T_11_27.sp4_v_t_39 <X> T_11_27.sp4_h_r_7
 (21 8)  (567 440)  (567 440)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (22 8)  (568 440)  (568 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 440)  (569 440)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (24 8)  (570 440)  (570 440)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (25 8)  (571 440)  (571 440)  routing T_11_27.sp4_h_r_34 <X> T_11_27.lc_trk_g2_2
 (28 8)  (574 440)  (574 440)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 440)  (575 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 440)  (577 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 440)  (578 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 440)  (579 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 440)  (580 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 440)  (582 440)  LC_4 Logic Functioning bit
 (37 8)  (583 440)  (583 440)  LC_4 Logic Functioning bit
 (38 8)  (584 440)  (584 440)  LC_4 Logic Functioning bit
 (39 8)  (585 440)  (585 440)  LC_4 Logic Functioning bit
 (41 8)  (587 440)  (587 440)  LC_4 Logic Functioning bit
 (43 8)  (589 440)  (589 440)  LC_4 Logic Functioning bit
 (45 8)  (591 440)  (591 440)  LC_4 Logic Functioning bit
 (52 8)  (598 440)  (598 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (560 441)  (560 441)  routing T_11_27.sp12_v_b_16 <X> T_11_27.lc_trk_g2_0
 (16 9)  (562 441)  (562 441)  routing T_11_27.sp12_v_b_16 <X> T_11_27.lc_trk_g2_0
 (17 9)  (563 441)  (563 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (567 441)  (567 441)  routing T_11_27.sp4_h_r_43 <X> T_11_27.lc_trk_g2_3
 (22 9)  (568 441)  (568 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 441)  (569 441)  routing T_11_27.sp4_h_r_34 <X> T_11_27.lc_trk_g2_2
 (24 9)  (570 441)  (570 441)  routing T_11_27.sp4_h_r_34 <X> T_11_27.lc_trk_g2_2
 (26 9)  (572 441)  (572 441)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 441)  (573 441)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 441)  (574 441)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 441)  (575 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 441)  (576 441)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 441)  (582 441)  LC_4 Logic Functioning bit
 (38 9)  (584 441)  (584 441)  LC_4 Logic Functioning bit
 (13 10)  (559 442)  (559 442)  routing T_11_27.sp4_h_r_8 <X> T_11_27.sp4_v_t_45
 (21 10)  (567 442)  (567 442)  routing T_11_27.wire_logic_cluster/lc_7/out <X> T_11_27.lc_trk_g2_7
 (22 10)  (568 442)  (568 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 442)  (571 442)  routing T_11_27.wire_logic_cluster/lc_6/out <X> T_11_27.lc_trk_g2_6
 (26 10)  (572 442)  (572 442)  routing T_11_27.lc_trk_g0_5 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 442)  (573 442)  routing T_11_27.lc_trk_g1_1 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 442)  (577 442)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 442)  (580 442)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 442)  (584 442)  LC_5 Logic Functioning bit
 (39 10)  (585 442)  (585 442)  LC_5 Logic Functioning bit
 (42 10)  (588 442)  (588 442)  LC_5 Logic Functioning bit
 (43 10)  (589 442)  (589 442)  LC_5 Logic Functioning bit
 (48 10)  (594 442)  (594 442)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (558 443)  (558 443)  routing T_11_27.sp4_h_r_8 <X> T_11_27.sp4_v_t_45
 (15 11)  (561 443)  (561 443)  routing T_11_27.sp4_v_t_33 <X> T_11_27.lc_trk_g2_4
 (16 11)  (562 443)  (562 443)  routing T_11_27.sp4_v_t_33 <X> T_11_27.lc_trk_g2_4
 (17 11)  (563 443)  (563 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 443)  (568 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (575 443)  (575 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 443)  (577 443)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 443)  (578 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 443)  (580 443)  routing T_11_27.lc_trk_g1_0 <X> T_11_27.input_2_5
 (36 11)  (582 443)  (582 443)  LC_5 Logic Functioning bit
 (37 11)  (583 443)  (583 443)  LC_5 Logic Functioning bit
 (40 11)  (586 443)  (586 443)  LC_5 Logic Functioning bit
 (41 11)  (587 443)  (587 443)  LC_5 Logic Functioning bit
 (5 12)  (551 444)  (551 444)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_h_r_9
 (22 12)  (568 444)  (568 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (572 444)  (572 444)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 444)  (573 444)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 444)  (574 444)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 444)  (575 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 444)  (576 444)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 444)  (580 444)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 444)  (581 444)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.input_2_6
 (36 12)  (582 444)  (582 444)  LC_6 Logic Functioning bit
 (38 12)  (584 444)  (584 444)  LC_6 Logic Functioning bit
 (41 12)  (587 444)  (587 444)  LC_6 Logic Functioning bit
 (43 12)  (589 444)  (589 444)  LC_6 Logic Functioning bit
 (45 12)  (591 444)  (591 444)  LC_6 Logic Functioning bit
 (8 13)  (554 445)  (554 445)  routing T_11_27.sp4_h_l_41 <X> T_11_27.sp4_v_b_10
 (9 13)  (555 445)  (555 445)  routing T_11_27.sp4_h_l_41 <X> T_11_27.sp4_v_b_10
 (10 13)  (556 445)  (556 445)  routing T_11_27.sp4_h_l_41 <X> T_11_27.sp4_v_b_10
 (26 13)  (572 445)  (572 445)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 445)  (574 445)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 445)  (575 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 445)  (576 445)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 445)  (577 445)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 445)  (578 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 445)  (581 445)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.input_2_6
 (37 13)  (583 445)  (583 445)  LC_6 Logic Functioning bit
 (39 13)  (585 445)  (585 445)  LC_6 Logic Functioning bit
 (41 13)  (587 445)  (587 445)  LC_6 Logic Functioning bit
 (42 13)  (588 445)  (588 445)  LC_6 Logic Functioning bit
 (47 13)  (593 445)  (593 445)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (551 446)  (551 446)  routing T_11_27.sp4_v_t_38 <X> T_11_27.sp4_h_l_44
 (14 14)  (560 446)  (560 446)  routing T_11_27.wire_logic_cluster/lc_4/out <X> T_11_27.lc_trk_g3_4
 (21 14)  (567 446)  (567 446)  routing T_11_27.wire_logic_cluster/lc_7/out <X> T_11_27.lc_trk_g3_7
 (22 14)  (568 446)  (568 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (574 446)  (574 446)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 446)  (575 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 446)  (576 446)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 446)  (577 446)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 446)  (578 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 446)  (579 446)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 446)  (580 446)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 446)  (581 446)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.input_2_7
 (36 14)  (582 446)  (582 446)  LC_7 Logic Functioning bit
 (37 14)  (583 446)  (583 446)  LC_7 Logic Functioning bit
 (38 14)  (584 446)  (584 446)  LC_7 Logic Functioning bit
 (45 14)  (591 446)  (591 446)  LC_7 Logic Functioning bit
 (51 14)  (597 446)  (597 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (550 447)  (550 447)  routing T_11_27.sp4_v_t_38 <X> T_11_27.sp4_h_l_44
 (6 15)  (552 447)  (552 447)  routing T_11_27.sp4_v_t_38 <X> T_11_27.sp4_h_l_44
 (17 15)  (563 447)  (563 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 447)  (568 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 447)  (571 447)  routing T_11_27.sp4_r_v_b_46 <X> T_11_27.lc_trk_g3_6
 (26 15)  (572 447)  (572 447)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 447)  (573 447)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 447)  (575 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 447)  (577 447)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 447)  (578 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 447)  (580 447)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.input_2_7
 (35 15)  (581 447)  (581 447)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.input_2_7
 (36 15)  (582 447)  (582 447)  LC_7 Logic Functioning bit
 (37 15)  (583 447)  (583 447)  LC_7 Logic Functioning bit
 (38 15)  (584 447)  (584 447)  LC_7 Logic Functioning bit
 (39 15)  (585 447)  (585 447)  LC_7 Logic Functioning bit
 (41 15)  (587 447)  (587 447)  LC_7 Logic Functioning bit


LogicTile_12_27

 (4 0)  (604 432)  (604 432)  routing T_12_27.sp4_v_t_41 <X> T_12_27.sp4_v_b_0
 (6 0)  (606 432)  (606 432)  routing T_12_27.sp4_v_t_41 <X> T_12_27.sp4_v_b_0
 (19 0)  (619 432)  (619 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (621 432)  (621 432)  routing T_12_27.lft_op_3 <X> T_12_27.lc_trk_g0_3
 (22 0)  (622 432)  (622 432)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 432)  (624 432)  routing T_12_27.lft_op_3 <X> T_12_27.lc_trk_g0_3
 (25 0)  (625 432)  (625 432)  routing T_12_27.wire_logic_cluster/lc_2/out <X> T_12_27.lc_trk_g0_2
 (26 0)  (626 432)  (626 432)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (35 0)  (635 432)  (635 432)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_0
 (37 0)  (637 432)  (637 432)  LC_0 Logic Functioning bit
 (38 0)  (638 432)  (638 432)  LC_0 Logic Functioning bit
 (41 0)  (641 432)  (641 432)  LC_0 Logic Functioning bit
 (42 0)  (642 432)  (642 432)  LC_0 Logic Functioning bit
 (22 1)  (622 433)  (622 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 433)  (626 433)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 433)  (627 433)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 433)  (629 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 433)  (632 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 433)  (633 433)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_0
 (35 1)  (635 433)  (635 433)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_0
 (36 1)  (636 433)  (636 433)  LC_0 Logic Functioning bit
 (39 1)  (639 433)  (639 433)  LC_0 Logic Functioning bit
 (40 1)  (640 433)  (640 433)  LC_0 Logic Functioning bit
 (43 1)  (643 433)  (643 433)  LC_0 Logic Functioning bit
 (53 1)  (653 433)  (653 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 434)  (600 434)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (612 434)  (612 434)  routing T_12_27.sp4_v_t_39 <X> T_12_27.sp4_h_l_39
 (22 2)  (622 434)  (622 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 434)  (623 434)  routing T_12_27.sp12_h_l_12 <X> T_12_27.lc_trk_g0_7
 (25 2)  (625 434)  (625 434)  routing T_12_27.sp4_h_r_14 <X> T_12_27.lc_trk_g0_6
 (27 2)  (627 434)  (627 434)  routing T_12_27.lc_trk_g1_1 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 434)  (629 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (638 434)  (638 434)  LC_1 Logic Functioning bit
 (39 2)  (639 434)  (639 434)  LC_1 Logic Functioning bit
 (42 2)  (642 434)  (642 434)  LC_1 Logic Functioning bit
 (43 2)  (643 434)  (643 434)  LC_1 Logic Functioning bit
 (47 2)  (647 434)  (647 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 434)  (650 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 435)  (600 435)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (11 3)  (611 435)  (611 435)  routing T_12_27.sp4_v_t_39 <X> T_12_27.sp4_h_l_39
 (22 3)  (622 435)  (622 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 435)  (623 435)  routing T_12_27.sp4_h_r_14 <X> T_12_27.lc_trk_g0_6
 (24 3)  (624 435)  (624 435)  routing T_12_27.sp4_h_r_14 <X> T_12_27.lc_trk_g0_6
 (26 3)  (626 435)  (626 435)  routing T_12_27.lc_trk_g0_3 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 435)  (631 435)  routing T_12_27.lc_trk_g0_2 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 435)  (636 435)  LC_1 Logic Functioning bit
 (37 3)  (637 435)  (637 435)  LC_1 Logic Functioning bit
 (40 3)  (640 435)  (640 435)  LC_1 Logic Functioning bit
 (41 3)  (641 435)  (641 435)  LC_1 Logic Functioning bit
 (53 3)  (653 435)  (653 435)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (615 436)  (615 436)  routing T_12_27.sp4_h_r_9 <X> T_12_27.lc_trk_g1_1
 (16 4)  (616 436)  (616 436)  routing T_12_27.sp4_h_r_9 <X> T_12_27.lc_trk_g1_1
 (17 4)  (617 436)  (617 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 436)  (618 436)  routing T_12_27.sp4_h_r_9 <X> T_12_27.lc_trk_g1_1
 (21 4)  (621 436)  (621 436)  routing T_12_27.wire_logic_cluster/lc_3/out <X> T_12_27.lc_trk_g1_3
 (22 4)  (622 436)  (622 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 436)  (625 436)  routing T_12_27.sp4_h_l_7 <X> T_12_27.lc_trk_g1_2
 (28 4)  (628 436)  (628 436)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 436)  (629 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 436)  (631 436)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 436)  (632 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 436)  (633 436)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 436)  (637 436)  LC_2 Logic Functioning bit
 (39 4)  (639 436)  (639 436)  LC_2 Logic Functioning bit
 (41 4)  (641 436)  (641 436)  LC_2 Logic Functioning bit
 (43 4)  (643 436)  (643 436)  LC_2 Logic Functioning bit
 (8 5)  (608 437)  (608 437)  routing T_12_27.sp4_v_t_36 <X> T_12_27.sp4_v_b_4
 (10 5)  (610 437)  (610 437)  routing T_12_27.sp4_v_t_36 <X> T_12_27.sp4_v_b_4
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 437)  (623 437)  routing T_12_27.sp4_h_l_7 <X> T_12_27.lc_trk_g1_2
 (24 5)  (624 437)  (624 437)  routing T_12_27.sp4_h_l_7 <X> T_12_27.lc_trk_g1_2
 (25 5)  (625 437)  (625 437)  routing T_12_27.sp4_h_l_7 <X> T_12_27.lc_trk_g1_2
 (30 5)  (630 437)  (630 437)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 437)  (631 437)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 437)  (637 437)  LC_2 Logic Functioning bit
 (39 5)  (639 437)  (639 437)  LC_2 Logic Functioning bit
 (41 5)  (641 437)  (641 437)  LC_2 Logic Functioning bit
 (43 5)  (643 437)  (643 437)  LC_2 Logic Functioning bit
 (6 6)  (606 438)  (606 438)  routing T_12_27.sp4_v_b_0 <X> T_12_27.sp4_v_t_38
 (12 6)  (612 438)  (612 438)  routing T_12_27.sp4_v_b_5 <X> T_12_27.sp4_h_l_40
 (15 6)  (615 438)  (615 438)  routing T_12_27.bot_op_5 <X> T_12_27.lc_trk_g1_5
 (17 6)  (617 438)  (617 438)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (622 438)  (622 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (626 438)  (626 438)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 438)  (629 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 438)  (630 438)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 438)  (634 438)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 438)  (636 438)  LC_3 Logic Functioning bit
 (37 6)  (637 438)  (637 438)  LC_3 Logic Functioning bit
 (38 6)  (638 438)  (638 438)  LC_3 Logic Functioning bit
 (39 6)  (639 438)  (639 438)  LC_3 Logic Functioning bit
 (41 6)  (641 438)  (641 438)  LC_3 Logic Functioning bit
 (43 6)  (643 438)  (643 438)  LC_3 Logic Functioning bit
 (45 6)  (645 438)  (645 438)  LC_3 Logic Functioning bit
 (5 7)  (605 439)  (605 439)  routing T_12_27.sp4_v_b_0 <X> T_12_27.sp4_v_t_38
 (21 7)  (621 439)  (621 439)  routing T_12_27.sp4_r_v_b_31 <X> T_12_27.lc_trk_g1_7
 (28 7)  (628 439)  (628 439)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 439)  (629 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 439)  (630 439)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 439)  (631 439)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 439)  (636 439)  LC_3 Logic Functioning bit
 (38 7)  (638 439)  (638 439)  LC_3 Logic Functioning bit
 (52 7)  (652 439)  (652 439)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (615 440)  (615 440)  routing T_12_27.rgt_op_1 <X> T_12_27.lc_trk_g2_1
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 440)  (618 440)  routing T_12_27.rgt_op_1 <X> T_12_27.lc_trk_g2_1
 (22 8)  (622 440)  (622 440)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 440)  (624 440)  routing T_12_27.tnr_op_3 <X> T_12_27.lc_trk_g2_3
 (26 8)  (626 440)  (626 440)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 440)  (629 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 440)  (630 440)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 440)  (632 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 440)  (635 440)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_4
 (38 8)  (638 440)  (638 440)  LC_4 Logic Functioning bit
 (39 8)  (639 440)  (639 440)  LC_4 Logic Functioning bit
 (42 8)  (642 440)  (642 440)  LC_4 Logic Functioning bit
 (43 8)  (643 440)  (643 440)  LC_4 Logic Functioning bit
 (26 9)  (626 441)  (626 441)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 441)  (627 441)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 441)  (629 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 441)  (630 441)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 441)  (631 441)  routing T_12_27.lc_trk_g0_3 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 441)  (632 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 441)  (633 441)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_4
 (35 9)  (635 441)  (635 441)  routing T_12_27.lc_trk_g2_6 <X> T_12_27.input_2_4
 (36 9)  (636 441)  (636 441)  LC_4 Logic Functioning bit
 (37 9)  (637 441)  (637 441)  LC_4 Logic Functioning bit
 (40 9)  (640 441)  (640 441)  LC_4 Logic Functioning bit
 (41 9)  (641 441)  (641 441)  LC_4 Logic Functioning bit
 (5 10)  (605 442)  (605 442)  routing T_12_27.sp4_v_t_43 <X> T_12_27.sp4_h_l_43
 (17 10)  (617 442)  (617 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (621 442)  (621 442)  routing T_12_27.rgt_op_7 <X> T_12_27.lc_trk_g2_7
 (22 10)  (622 442)  (622 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 442)  (624 442)  routing T_12_27.rgt_op_7 <X> T_12_27.lc_trk_g2_7
 (25 10)  (625 442)  (625 442)  routing T_12_27.rgt_op_6 <X> T_12_27.lc_trk_g2_6
 (27 10)  (627 442)  (627 442)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 442)  (628 442)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 442)  (629 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 442)  (631 442)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 442)  (632 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 442)  (634 442)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 442)  (638 442)  LC_5 Logic Functioning bit
 (39 10)  (639 442)  (639 442)  LC_5 Logic Functioning bit
 (42 10)  (642 442)  (642 442)  LC_5 Logic Functioning bit
 (43 10)  (643 442)  (643 442)  LC_5 Logic Functioning bit
 (50 10)  (650 442)  (650 442)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (606 443)  (606 443)  routing T_12_27.sp4_v_t_43 <X> T_12_27.sp4_h_l_43
 (22 11)  (622 443)  (622 443)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 443)  (624 443)  routing T_12_27.rgt_op_6 <X> T_12_27.lc_trk_g2_6
 (26 11)  (626 443)  (626 443)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 443)  (627 443)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 443)  (629 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 443)  (636 443)  LC_5 Logic Functioning bit
 (37 11)  (637 443)  (637 443)  LC_5 Logic Functioning bit
 (40 11)  (640 443)  (640 443)  LC_5 Logic Functioning bit
 (41 11)  (641 443)  (641 443)  LC_5 Logic Functioning bit
 (17 12)  (617 444)  (617 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 444)  (618 444)  routing T_12_27.bnl_op_1 <X> T_12_27.lc_trk_g3_1
 (26 12)  (626 444)  (626 444)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 444)  (628 444)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 444)  (629 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 444)  (631 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 444)  (633 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 444)  (634 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 444)  (638 444)  LC_6 Logic Functioning bit
 (39 12)  (639 444)  (639 444)  LC_6 Logic Functioning bit
 (42 12)  (642 444)  (642 444)  LC_6 Logic Functioning bit
 (43 12)  (643 444)  (643 444)  LC_6 Logic Functioning bit
 (50 12)  (650 444)  (650 444)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (618 445)  (618 445)  routing T_12_27.bnl_op_1 <X> T_12_27.lc_trk_g3_1
 (26 13)  (626 445)  (626 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 445)  (627 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 445)  (628 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 445)  (631 445)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 445)  (636 445)  LC_6 Logic Functioning bit
 (37 13)  (637 445)  (637 445)  LC_6 Logic Functioning bit
 (40 13)  (640 445)  (640 445)  LC_6 Logic Functioning bit
 (41 13)  (641 445)  (641 445)  LC_6 Logic Functioning bit
 (51 13)  (651 445)  (651 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (604 446)  (604 446)  routing T_12_27.sp4_v_b_1 <X> T_12_27.sp4_v_t_44
 (6 14)  (606 446)  (606 446)  routing T_12_27.sp4_v_b_1 <X> T_12_27.sp4_v_t_44
 (21 14)  (621 446)  (621 446)  routing T_12_27.bnl_op_7 <X> T_12_27.lc_trk_g3_7
 (22 14)  (622 446)  (622 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 446)  (625 446)  routing T_12_27.sp4_h_r_38 <X> T_12_27.lc_trk_g3_6
 (21 15)  (621 447)  (621 447)  routing T_12_27.bnl_op_7 <X> T_12_27.lc_trk_g3_7
 (22 15)  (622 447)  (622 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 447)  (623 447)  routing T_12_27.sp4_h_r_38 <X> T_12_27.lc_trk_g3_6
 (24 15)  (624 447)  (624 447)  routing T_12_27.sp4_h_r_38 <X> T_12_27.lc_trk_g3_6


LogicTile_13_27

 (14 0)  (668 432)  (668 432)  routing T_13_27.wire_logic_cluster/lc_0/out <X> T_13_27.lc_trk_g0_0
 (15 0)  (669 432)  (669 432)  routing T_13_27.sp4_h_r_9 <X> T_13_27.lc_trk_g0_1
 (16 0)  (670 432)  (670 432)  routing T_13_27.sp4_h_r_9 <X> T_13_27.lc_trk_g0_1
 (17 0)  (671 432)  (671 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 432)  (672 432)  routing T_13_27.sp4_h_r_9 <X> T_13_27.lc_trk_g0_1
 (22 0)  (676 432)  (676 432)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 432)  (678 432)  routing T_13_27.top_op_3 <X> T_13_27.lc_trk_g0_3
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 432)  (687 432)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (38 0)  (692 432)  (692 432)  LC_0 Logic Functioning bit
 (41 0)  (695 432)  (695 432)  LC_0 Logic Functioning bit
 (42 0)  (696 432)  (696 432)  LC_0 Logic Functioning bit
 (43 0)  (697 432)  (697 432)  LC_0 Logic Functioning bit
 (45 0)  (699 432)  (699 432)  LC_0 Logic Functioning bit
 (52 0)  (706 432)  (706 432)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (671 433)  (671 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (675 433)  (675 433)  routing T_13_27.top_op_3 <X> T_13_27.lc_trk_g0_3
 (22 1)  (676 433)  (676 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (677 433)  (677 433)  routing T_13_27.sp12_h_l_17 <X> T_13_27.lc_trk_g0_2
 (25 1)  (679 433)  (679 433)  routing T_13_27.sp12_h_l_17 <X> T_13_27.lc_trk_g0_2
 (29 1)  (683 433)  (683 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 433)  (686 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 433)  (688 433)  routing T_13_27.lc_trk_g1_1 <X> T_13_27.input_2_0
 (37 1)  (691 433)  (691 433)  LC_0 Logic Functioning bit
 (39 1)  (693 433)  (693 433)  LC_0 Logic Functioning bit
 (42 1)  (696 433)  (696 433)  LC_0 Logic Functioning bit
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (659 434)  (659 434)  routing T_13_27.sp4_v_t_43 <X> T_13_27.sp4_h_l_37
 (13 2)  (667 434)  (667 434)  routing T_13_27.sp4_h_r_2 <X> T_13_27.sp4_v_t_39
 (14 2)  (668 434)  (668 434)  routing T_13_27.wire_logic_cluster/lc_4/out <X> T_13_27.lc_trk_g0_4
 (16 2)  (670 434)  (670 434)  routing T_13_27.sp4_v_b_13 <X> T_13_27.lc_trk_g0_5
 (17 2)  (671 434)  (671 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 434)  (672 434)  routing T_13_27.sp4_v_b_13 <X> T_13_27.lc_trk_g0_5
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 434)  (685 434)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 434)  (687 434)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 434)  (688 434)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 434)  (691 434)  LC_1 Logic Functioning bit
 (39 2)  (693 434)  (693 434)  LC_1 Logic Functioning bit
 (41 2)  (695 434)  (695 434)  LC_1 Logic Functioning bit
 (43 2)  (697 434)  (697 434)  LC_1 Logic Functioning bit
 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (4 3)  (658 435)  (658 435)  routing T_13_27.sp4_v_t_43 <X> T_13_27.sp4_h_l_37
 (6 3)  (660 435)  (660 435)  routing T_13_27.sp4_v_t_43 <X> T_13_27.sp4_h_l_37
 (12 3)  (666 435)  (666 435)  routing T_13_27.sp4_h_r_2 <X> T_13_27.sp4_v_t_39
 (17 3)  (671 435)  (671 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (672 435)  (672 435)  routing T_13_27.sp4_v_b_13 <X> T_13_27.lc_trk_g0_5
 (22 3)  (676 435)  (676 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 435)  (679 435)  routing T_13_27.sp4_r_v_b_30 <X> T_13_27.lc_trk_g0_6
 (31 3)  (685 435)  (685 435)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 435)  (691 435)  LC_1 Logic Functioning bit
 (39 3)  (693 435)  (693 435)  LC_1 Logic Functioning bit
 (41 3)  (695 435)  (695 435)  LC_1 Logic Functioning bit
 (43 3)  (697 435)  (697 435)  LC_1 Logic Functioning bit
 (47 3)  (701 435)  (701 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 4)  (670 436)  (670 436)  routing T_13_27.sp4_v_b_9 <X> T_13_27.lc_trk_g1_1
 (17 4)  (671 436)  (671 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 436)  (672 436)  routing T_13_27.sp4_v_b_9 <X> T_13_27.lc_trk_g1_1
 (22 4)  (676 436)  (676 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 436)  (677 436)  routing T_13_27.sp4_v_b_19 <X> T_13_27.lc_trk_g1_3
 (24 4)  (678 436)  (678 436)  routing T_13_27.sp4_v_b_19 <X> T_13_27.lc_trk_g1_3
 (26 4)  (680 436)  (680 436)  routing T_13_27.lc_trk_g0_4 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 436)  (687 436)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 436)  (688 436)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 436)  (692 436)  LC_2 Logic Functioning bit
 (39 4)  (693 436)  (693 436)  LC_2 Logic Functioning bit
 (42 4)  (696 436)  (696 436)  LC_2 Logic Functioning bit
 (43 4)  (697 436)  (697 436)  LC_2 Logic Functioning bit
 (50 4)  (704 436)  (704 436)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (662 437)  (662 437)  routing T_13_27.sp4_v_t_36 <X> T_13_27.sp4_v_b_4
 (10 5)  (664 437)  (664 437)  routing T_13_27.sp4_v_t_36 <X> T_13_27.sp4_v_b_4
 (18 5)  (672 437)  (672 437)  routing T_13_27.sp4_v_b_9 <X> T_13_27.lc_trk_g1_1
 (22 5)  (676 437)  (676 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (677 437)  (677 437)  routing T_13_27.sp12_h_l_17 <X> T_13_27.lc_trk_g1_2
 (25 5)  (679 437)  (679 437)  routing T_13_27.sp12_h_l_17 <X> T_13_27.lc_trk_g1_2
 (29 5)  (683 437)  (683 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 437)  (684 437)  routing T_13_27.lc_trk_g0_3 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 437)  (685 437)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 437)  (690 437)  LC_2 Logic Functioning bit
 (37 5)  (691 437)  (691 437)  LC_2 Logic Functioning bit
 (40 5)  (694 437)  (694 437)  LC_2 Logic Functioning bit
 (41 5)  (695 437)  (695 437)  LC_2 Logic Functioning bit
 (51 5)  (705 437)  (705 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (662 438)  (662 438)  routing T_13_27.sp4_v_t_41 <X> T_13_27.sp4_h_l_41
 (9 6)  (663 438)  (663 438)  routing T_13_27.sp4_v_t_41 <X> T_13_27.sp4_h_l_41
 (12 6)  (666 438)  (666 438)  routing T_13_27.sp4_v_b_5 <X> T_13_27.sp4_h_l_40
 (17 6)  (671 438)  (671 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (675 438)  (675 438)  routing T_13_27.wire_logic_cluster/lc_7/out <X> T_13_27.lc_trk_g1_7
 (22 6)  (676 438)  (676 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 438)  (680 438)  routing T_13_27.lc_trk_g0_5 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 438)  (681 438)  routing T_13_27.lc_trk_g3_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 438)  (682 438)  routing T_13_27.lc_trk_g3_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 438)  (683 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 438)  (686 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 438)  (688 438)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 438)  (690 438)  LC_3 Logic Functioning bit
 (38 6)  (692 438)  (692 438)  LC_3 Logic Functioning bit
 (45 6)  (699 438)  (699 438)  LC_3 Logic Functioning bit
 (14 7)  (668 439)  (668 439)  routing T_13_27.top_op_4 <X> T_13_27.lc_trk_g1_4
 (15 7)  (669 439)  (669 439)  routing T_13_27.top_op_4 <X> T_13_27.lc_trk_g1_4
 (17 7)  (671 439)  (671 439)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (672 439)  (672 439)  routing T_13_27.sp4_r_v_b_29 <X> T_13_27.lc_trk_g1_5
 (29 7)  (683 439)  (683 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 439)  (684 439)  routing T_13_27.lc_trk_g3_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 439)  (685 439)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 439)  (690 439)  LC_3 Logic Functioning bit
 (37 7)  (691 439)  (691 439)  LC_3 Logic Functioning bit
 (38 7)  (692 439)  (692 439)  LC_3 Logic Functioning bit
 (39 7)  (693 439)  (693 439)  LC_3 Logic Functioning bit
 (41 7)  (695 439)  (695 439)  LC_3 Logic Functioning bit
 (43 7)  (697 439)  (697 439)  LC_3 Logic Functioning bit
 (47 7)  (701 439)  (701 439)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 439)  (705 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (656 440)  (656 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (669 440)  (669 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (16 8)  (670 440)  (670 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (17 8)  (671 440)  (671 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 440)  (672 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (26 8)  (680 440)  (680 440)  routing T_13_27.lc_trk_g0_4 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 440)  (683 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 440)  (686 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 440)  (687 440)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 440)  (689 440)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.input_2_4
 (36 8)  (690 440)  (690 440)  LC_4 Logic Functioning bit
 (38 8)  (692 440)  (692 440)  LC_4 Logic Functioning bit
 (41 8)  (695 440)  (695 440)  LC_4 Logic Functioning bit
 (42 8)  (696 440)  (696 440)  LC_4 Logic Functioning bit
 (43 8)  (697 440)  (697 440)  LC_4 Logic Functioning bit
 (45 8)  (699 440)  (699 440)  LC_4 Logic Functioning bit
 (29 9)  (683 441)  (683 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 441)  (686 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 441)  (687 441)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.input_2_4
 (37 9)  (691 441)  (691 441)  LC_4 Logic Functioning bit
 (39 9)  (693 441)  (693 441)  LC_4 Logic Functioning bit
 (42 9)  (696 441)  (696 441)  LC_4 Logic Functioning bit
 (48 9)  (702 441)  (702 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (705 441)  (705 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (659 442)  (659 442)  routing T_13_27.sp4_v_t_37 <X> T_13_27.sp4_h_l_43
 (12 10)  (666 442)  (666 442)  routing T_13_27.sp4_v_t_45 <X> T_13_27.sp4_h_l_45
 (14 10)  (668 442)  (668 442)  routing T_13_27.sp4_h_r_36 <X> T_13_27.lc_trk_g2_4
 (25 10)  (679 442)  (679 442)  routing T_13_27.wire_logic_cluster/lc_6/out <X> T_13_27.lc_trk_g2_6
 (27 10)  (681 442)  (681 442)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 442)  (682 442)  routing T_13_27.lc_trk_g3_1 <X> T_13_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 442)  (683 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 442)  (685 442)  routing T_13_27.lc_trk_g1_5 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 442)  (686 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 442)  (688 442)  routing T_13_27.lc_trk_g1_5 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 442)  (691 442)  LC_5 Logic Functioning bit
 (39 10)  (693 442)  (693 442)  LC_5 Logic Functioning bit
 (41 10)  (695 442)  (695 442)  LC_5 Logic Functioning bit
 (43 10)  (697 442)  (697 442)  LC_5 Logic Functioning bit
 (4 11)  (658 443)  (658 443)  routing T_13_27.sp4_v_t_37 <X> T_13_27.sp4_h_l_43
 (6 11)  (660 443)  (660 443)  routing T_13_27.sp4_v_t_37 <X> T_13_27.sp4_h_l_43
 (11 11)  (665 443)  (665 443)  routing T_13_27.sp4_v_t_45 <X> T_13_27.sp4_h_l_45
 (15 11)  (669 443)  (669 443)  routing T_13_27.sp4_h_r_36 <X> T_13_27.lc_trk_g2_4
 (16 11)  (670 443)  (670 443)  routing T_13_27.sp4_h_r_36 <X> T_13_27.lc_trk_g2_4
 (17 11)  (671 443)  (671 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 443)  (676 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (37 11)  (691 443)  (691 443)  LC_5 Logic Functioning bit
 (39 11)  (693 443)  (693 443)  LC_5 Logic Functioning bit
 (41 11)  (695 443)  (695 443)  LC_5 Logic Functioning bit
 (43 11)  (697 443)  (697 443)  LC_5 Logic Functioning bit
 (47 11)  (701 443)  (701 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (659 444)  (659 444)  routing T_13_27.sp4_v_b_3 <X> T_13_27.sp4_h_r_9
 (17 12)  (671 444)  (671 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (675 444)  (675 444)  routing T_13_27.wire_logic_cluster/lc_3/out <X> T_13_27.lc_trk_g3_3
 (22 12)  (676 444)  (676 444)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (680 444)  (680 444)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 444)  (682 444)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 444)  (683 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 444)  (686 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 444)  (688 444)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 444)  (689 444)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.input_2_6
 (36 12)  (690 444)  (690 444)  LC_6 Logic Functioning bit
 (37 12)  (691 444)  (691 444)  LC_6 Logic Functioning bit
 (43 12)  (697 444)  (697 444)  LC_6 Logic Functioning bit
 (45 12)  (699 444)  (699 444)  LC_6 Logic Functioning bit
 (4 13)  (658 445)  (658 445)  routing T_13_27.sp4_v_b_3 <X> T_13_27.sp4_h_r_9
 (6 13)  (660 445)  (660 445)  routing T_13_27.sp4_v_b_3 <X> T_13_27.sp4_h_r_9
 (22 13)  (676 445)  (676 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 445)  (677 445)  routing T_13_27.sp4_h_l_15 <X> T_13_27.lc_trk_g3_2
 (24 13)  (678 445)  (678 445)  routing T_13_27.sp4_h_l_15 <X> T_13_27.lc_trk_g3_2
 (25 13)  (679 445)  (679 445)  routing T_13_27.sp4_h_l_15 <X> T_13_27.lc_trk_g3_2
 (26 13)  (680 445)  (680 445)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 445)  (683 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 445)  (685 445)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 445)  (686 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 445)  (687 445)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.input_2_6
 (35 13)  (689 445)  (689 445)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.input_2_6
 (36 13)  (690 445)  (690 445)  LC_6 Logic Functioning bit
 (37 13)  (691 445)  (691 445)  LC_6 Logic Functioning bit
 (40 13)  (694 445)  (694 445)  LC_6 Logic Functioning bit
 (42 13)  (696 445)  (696 445)  LC_6 Logic Functioning bit
 (43 13)  (697 445)  (697 445)  LC_6 Logic Functioning bit
 (48 13)  (702 445)  (702 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (11 14)  (665 446)  (665 446)  routing T_13_27.sp4_v_b_3 <X> T_13_27.sp4_v_t_46
 (13 14)  (667 446)  (667 446)  routing T_13_27.sp4_v_b_3 <X> T_13_27.sp4_v_t_46
 (21 14)  (675 446)  (675 446)  routing T_13_27.sp4_h_r_39 <X> T_13_27.lc_trk_g3_7
 (22 14)  (676 446)  (676 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 446)  (677 446)  routing T_13_27.sp4_h_r_39 <X> T_13_27.lc_trk_g3_7
 (24 14)  (678 446)  (678 446)  routing T_13_27.sp4_h_r_39 <X> T_13_27.lc_trk_g3_7
 (29 14)  (683 446)  (683 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 446)  (685 446)  routing T_13_27.lc_trk_g1_7 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 446)  (686 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 446)  (688 446)  routing T_13_27.lc_trk_g1_7 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 446)  (689 446)  routing T_13_27.lc_trk_g1_4 <X> T_13_27.input_2_7
 (36 14)  (690 446)  (690 446)  LC_7 Logic Functioning bit
 (37 14)  (691 446)  (691 446)  LC_7 Logic Functioning bit
 (38 14)  (692 446)  (692 446)  LC_7 Logic Functioning bit
 (42 14)  (696 446)  (696 446)  LC_7 Logic Functioning bit
 (45 14)  (699 446)  (699 446)  LC_7 Logic Functioning bit
 (8 15)  (662 447)  (662 447)  routing T_13_27.sp4_h_r_4 <X> T_13_27.sp4_v_t_47
 (9 15)  (663 447)  (663 447)  routing T_13_27.sp4_h_r_4 <X> T_13_27.sp4_v_t_47
 (10 15)  (664 447)  (664 447)  routing T_13_27.sp4_h_r_4 <X> T_13_27.sp4_v_t_47
 (13 15)  (667 447)  (667 447)  routing T_13_27.sp4_v_b_6 <X> T_13_27.sp4_h_l_46
 (28 15)  (682 447)  (682 447)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 447)  (683 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 447)  (684 447)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 447)  (685 447)  routing T_13_27.lc_trk_g1_7 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 447)  (686 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 447)  (688 447)  routing T_13_27.lc_trk_g1_4 <X> T_13_27.input_2_7
 (36 15)  (690 447)  (690 447)  LC_7 Logic Functioning bit
 (37 15)  (691 447)  (691 447)  LC_7 Logic Functioning bit
 (38 15)  (692 447)  (692 447)  LC_7 Logic Functioning bit
 (39 15)  (693 447)  (693 447)  LC_7 Logic Functioning bit
 (47 15)  (701 447)  (701 447)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (705 447)  (705 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_27

 (8 0)  (716 432)  (716 432)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_h_r_1
 (9 0)  (717 432)  (717 432)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_h_r_1
 (13 0)  (721 432)  (721 432)  routing T_14_27.sp4_h_l_39 <X> T_14_27.sp4_v_b_2
 (12 1)  (720 433)  (720 433)  routing T_14_27.sp4_h_l_39 <X> T_14_27.sp4_v_b_2
 (4 15)  (712 447)  (712 447)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_h_l_44
 (6 15)  (714 447)  (714 447)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_h_l_44


LogicTile_15_27

 (27 0)  (789 432)  (789 432)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 432)  (790 432)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 432)  (791 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 432)  (794 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 432)  (798 432)  LC_0 Logic Functioning bit
 (39 0)  (801 432)  (801 432)  LC_0 Logic Functioning bit
 (41 0)  (803 432)  (803 432)  LC_0 Logic Functioning bit
 (42 0)  (804 432)  (804 432)  LC_0 Logic Functioning bit
 (44 0)  (806 432)  (806 432)  LC_0 Logic Functioning bit
 (45 0)  (807 432)  (807 432)  LC_0 Logic Functioning bit
 (36 1)  (798 433)  (798 433)  LC_0 Logic Functioning bit
 (39 1)  (801 433)  (801 433)  LC_0 Logic Functioning bit
 (41 1)  (803 433)  (803 433)  LC_0 Logic Functioning bit
 (42 1)  (804 433)  (804 433)  LC_0 Logic Functioning bit
 (49 1)  (811 433)  (811 433)  Carry_In_Mux bit 

 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 434)  (789 434)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 434)  (790 434)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 434)  (791 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 434)  (794 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 434)  (798 434)  LC_1 Logic Functioning bit
 (39 2)  (801 434)  (801 434)  LC_1 Logic Functioning bit
 (41 2)  (803 434)  (803 434)  LC_1 Logic Functioning bit
 (42 2)  (804 434)  (804 434)  LC_1 Logic Functioning bit
 (44 2)  (806 434)  (806 434)  LC_1 Logic Functioning bit
 (45 2)  (807 434)  (807 434)  LC_1 Logic Functioning bit
 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (36 3)  (798 435)  (798 435)  LC_1 Logic Functioning bit
 (39 3)  (801 435)  (801 435)  LC_1 Logic Functioning bit
 (41 3)  (803 435)  (803 435)  LC_1 Logic Functioning bit
 (42 3)  (804 435)  (804 435)  LC_1 Logic Functioning bit
 (21 4)  (783 436)  (783 436)  routing T_15_27.wire_logic_cluster/lc_3/out <X> T_15_27.lc_trk_g1_3
 (22 4)  (784 436)  (784 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 436)  (787 436)  routing T_15_27.wire_logic_cluster/lc_2/out <X> T_15_27.lc_trk_g1_2
 (27 4)  (789 436)  (789 436)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 436)  (791 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 436)  (794 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 436)  (798 436)  LC_2 Logic Functioning bit
 (39 4)  (801 436)  (801 436)  LC_2 Logic Functioning bit
 (41 4)  (803 436)  (803 436)  LC_2 Logic Functioning bit
 (42 4)  (804 436)  (804 436)  LC_2 Logic Functioning bit
 (44 4)  (806 436)  (806 436)  LC_2 Logic Functioning bit
 (45 4)  (807 436)  (807 436)  LC_2 Logic Functioning bit
 (22 5)  (784 437)  (784 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 437)  (792 437)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 437)  (798 437)  LC_2 Logic Functioning bit
 (39 5)  (801 437)  (801 437)  LC_2 Logic Functioning bit
 (41 5)  (803 437)  (803 437)  LC_2 Logic Functioning bit
 (42 5)  (804 437)  (804 437)  LC_2 Logic Functioning bit
 (17 6)  (779 438)  (779 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 438)  (780 438)  routing T_15_27.wire_logic_cluster/lc_5/out <X> T_15_27.lc_trk_g1_5
 (25 6)  (787 438)  (787 438)  routing T_15_27.wire_logic_cluster/lc_6/out <X> T_15_27.lc_trk_g1_6
 (27 6)  (789 438)  (789 438)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 438)  (791 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 438)  (794 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 438)  (798 438)  LC_3 Logic Functioning bit
 (39 6)  (801 438)  (801 438)  LC_3 Logic Functioning bit
 (41 6)  (803 438)  (803 438)  LC_3 Logic Functioning bit
 (42 6)  (804 438)  (804 438)  LC_3 Logic Functioning bit
 (44 6)  (806 438)  (806 438)  LC_3 Logic Functioning bit
 (45 6)  (807 438)  (807 438)  LC_3 Logic Functioning bit
 (22 7)  (784 439)  (784 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 439)  (792 439)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 439)  (798 439)  LC_3 Logic Functioning bit
 (39 7)  (801 439)  (801 439)  LC_3 Logic Functioning bit
 (41 7)  (803 439)  (803 439)  LC_3 Logic Functioning bit
 (42 7)  (804 439)  (804 439)  LC_3 Logic Functioning bit
 (27 8)  (789 440)  (789 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 440)  (790 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 440)  (791 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 440)  (792 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 440)  (794 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 440)  (798 440)  LC_4 Logic Functioning bit
 (39 8)  (801 440)  (801 440)  LC_4 Logic Functioning bit
 (41 8)  (803 440)  (803 440)  LC_4 Logic Functioning bit
 (42 8)  (804 440)  (804 440)  LC_4 Logic Functioning bit
 (44 8)  (806 440)  (806 440)  LC_4 Logic Functioning bit
 (45 8)  (807 440)  (807 440)  LC_4 Logic Functioning bit
 (36 9)  (798 441)  (798 441)  LC_4 Logic Functioning bit
 (39 9)  (801 441)  (801 441)  LC_4 Logic Functioning bit
 (41 9)  (803 441)  (803 441)  LC_4 Logic Functioning bit
 (42 9)  (804 441)  (804 441)  LC_4 Logic Functioning bit
 (12 10)  (774 442)  (774 442)  routing T_15_27.sp4_v_t_39 <X> T_15_27.sp4_h_l_45
 (27 10)  (789 442)  (789 442)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 442)  (791 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 442)  (792 442)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 442)  (794 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 442)  (798 442)  LC_5 Logic Functioning bit
 (39 10)  (801 442)  (801 442)  LC_5 Logic Functioning bit
 (41 10)  (803 442)  (803 442)  LC_5 Logic Functioning bit
 (42 10)  (804 442)  (804 442)  LC_5 Logic Functioning bit
 (44 10)  (806 442)  (806 442)  LC_5 Logic Functioning bit
 (45 10)  (807 442)  (807 442)  LC_5 Logic Functioning bit
 (46 10)  (808 442)  (808 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (773 443)  (773 443)  routing T_15_27.sp4_v_t_39 <X> T_15_27.sp4_h_l_45
 (13 11)  (775 443)  (775 443)  routing T_15_27.sp4_v_t_39 <X> T_15_27.sp4_h_l_45
 (36 11)  (798 443)  (798 443)  LC_5 Logic Functioning bit
 (39 11)  (801 443)  (801 443)  LC_5 Logic Functioning bit
 (41 11)  (803 443)  (803 443)  LC_5 Logic Functioning bit
 (42 11)  (804 443)  (804 443)  LC_5 Logic Functioning bit
 (14 12)  (776 444)  (776 444)  routing T_15_27.wire_logic_cluster/lc_0/out <X> T_15_27.lc_trk_g3_0
 (17 12)  (779 444)  (779 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 444)  (780 444)  routing T_15_27.wire_logic_cluster/lc_1/out <X> T_15_27.lc_trk_g3_1
 (27 12)  (789 444)  (789 444)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 444)  (791 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 444)  (792 444)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 444)  (794 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 444)  (798 444)  LC_6 Logic Functioning bit
 (39 12)  (801 444)  (801 444)  LC_6 Logic Functioning bit
 (41 12)  (803 444)  (803 444)  LC_6 Logic Functioning bit
 (42 12)  (804 444)  (804 444)  LC_6 Logic Functioning bit
 (44 12)  (806 444)  (806 444)  LC_6 Logic Functioning bit
 (45 12)  (807 444)  (807 444)  LC_6 Logic Functioning bit
 (46 12)  (808 444)  (808 444)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (6 13)  (768 445)  (768 445)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_h_r_9
 (17 13)  (779 445)  (779 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 445)  (792 445)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 445)  (798 445)  LC_6 Logic Functioning bit
 (39 13)  (801 445)  (801 445)  LC_6 Logic Functioning bit
 (41 13)  (803 445)  (803 445)  LC_6 Logic Functioning bit
 (42 13)  (804 445)  (804 445)  LC_6 Logic Functioning bit
 (14 14)  (776 446)  (776 446)  routing T_15_27.wire_logic_cluster/lc_4/out <X> T_15_27.lc_trk_g3_4
 (21 14)  (783 446)  (783 446)  routing T_15_27.wire_logic_cluster/lc_7/out <X> T_15_27.lc_trk_g3_7
 (22 14)  (784 446)  (784 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 446)  (789 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 446)  (790 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 446)  (791 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 446)  (792 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 446)  (794 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 446)  (798 446)  LC_7 Logic Functioning bit
 (39 14)  (801 446)  (801 446)  LC_7 Logic Functioning bit
 (41 14)  (803 446)  (803 446)  LC_7 Logic Functioning bit
 (42 14)  (804 446)  (804 446)  LC_7 Logic Functioning bit
 (44 14)  (806 446)  (806 446)  LC_7 Logic Functioning bit
 (45 14)  (807 446)  (807 446)  LC_7 Logic Functioning bit
 (51 14)  (813 446)  (813 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (779 447)  (779 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 447)  (792 447)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 447)  (798 447)  LC_7 Logic Functioning bit
 (39 15)  (801 447)  (801 447)  LC_7 Logic Functioning bit
 (41 15)  (803 447)  (803 447)  LC_7 Logic Functioning bit
 (42 15)  (804 447)  (804 447)  LC_7 Logic Functioning bit


LogicTile_16_27

 (0 2)  (816 434)  (816 434)  routing T_16_27.glb_netwk_3 <X> T_16_27.wire_logic_cluster/lc_7/clk
 (2 2)  (818 434)  (818 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 434)  (830 434)  routing T_16_27.sp4_h_l_9 <X> T_16_27.lc_trk_g0_4
 (0 3)  (816 435)  (816 435)  routing T_16_27.glb_netwk_3 <X> T_16_27.wire_logic_cluster/lc_7/clk
 (14 3)  (830 435)  (830 435)  routing T_16_27.sp4_h_l_9 <X> T_16_27.lc_trk_g0_4
 (15 3)  (831 435)  (831 435)  routing T_16_27.sp4_h_l_9 <X> T_16_27.lc_trk_g0_4
 (16 3)  (832 435)  (832 435)  routing T_16_27.sp4_h_l_9 <X> T_16_27.lc_trk_g0_4
 (17 3)  (833 435)  (833 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 10)  (837 442)  (837 442)  routing T_16_27.wire_logic_cluster/lc_7/out <X> T_16_27.lc_trk_g2_7
 (22 10)  (838 442)  (838 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (830 443)  (830 443)  routing T_16_27.sp12_v_b_20 <X> T_16_27.lc_trk_g2_4
 (16 11)  (832 443)  (832 443)  routing T_16_27.sp12_v_b_20 <X> T_16_27.lc_trk_g2_4
 (17 11)  (833 443)  (833 443)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (14 14)  (830 446)  (830 446)  routing T_16_27.sp4_h_r_44 <X> T_16_27.lc_trk_g3_4
 (26 14)  (842 446)  (842 446)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 446)  (844 446)  routing T_16_27.lc_trk_g2_4 <X> T_16_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 446)  (845 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 446)  (846 446)  routing T_16_27.lc_trk_g2_4 <X> T_16_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 446)  (847 446)  routing T_16_27.lc_trk_g0_4 <X> T_16_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 446)  (848 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 446)  (851 446)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.input_2_7
 (36 14)  (852 446)  (852 446)  LC_7 Logic Functioning bit
 (38 14)  (854 446)  (854 446)  LC_7 Logic Functioning bit
 (41 14)  (857 446)  (857 446)  LC_7 Logic Functioning bit
 (43 14)  (859 446)  (859 446)  LC_7 Logic Functioning bit
 (45 14)  (861 446)  (861 446)  LC_7 Logic Functioning bit
 (14 15)  (830 447)  (830 447)  routing T_16_27.sp4_h_r_44 <X> T_16_27.lc_trk_g3_4
 (15 15)  (831 447)  (831 447)  routing T_16_27.sp4_h_r_44 <X> T_16_27.lc_trk_g3_4
 (16 15)  (832 447)  (832 447)  routing T_16_27.sp4_h_r_44 <X> T_16_27.lc_trk_g3_4
 (17 15)  (833 447)  (833 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (842 447)  (842 447)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 447)  (844 447)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 447)  (845 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 447)  (848 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 447)  (849 447)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.input_2_7
 (34 15)  (850 447)  (850 447)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.input_2_7
 (37 15)  (853 447)  (853 447)  LC_7 Logic Functioning bit
 (39 15)  (855 447)  (855 447)  LC_7 Logic Functioning bit
 (41 15)  (857 447)  (857 447)  LC_7 Logic Functioning bit
 (42 15)  (858 447)  (858 447)  LC_7 Logic Functioning bit
 (51 15)  (867 447)  (867 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_1_26

 (15 0)  (33 416)  (33 416)  routing T_1_26.sp12_h_r_1 <X> T_1_26.lc_trk_g0_1
 (17 0)  (35 416)  (35 416)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (36 416)  (36 416)  routing T_1_26.sp12_h_r_1 <X> T_1_26.lc_trk_g0_1
 (26 0)  (44 416)  (44 416)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 416)  (47 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 416)  (48 416)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 416)  (50 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 416)  (51 416)  routing T_1_26.lc_trk_g3_0 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 416)  (52 416)  routing T_1_26.lc_trk_g3_0 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 416)  (54 416)  LC_0 Logic Functioning bit
 (37 0)  (55 416)  (55 416)  LC_0 Logic Functioning bit
 (39 0)  (57 416)  (57 416)  LC_0 Logic Functioning bit
 (41 0)  (59 416)  (59 416)  LC_0 Logic Functioning bit
 (43 0)  (61 416)  (61 416)  LC_0 Logic Functioning bit
 (18 1)  (36 417)  (36 417)  routing T_1_26.sp12_h_r_1 <X> T_1_26.lc_trk_g0_1
 (22 1)  (40 417)  (40 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (41 417)  (41 417)  routing T_1_26.sp4_h_r_2 <X> T_1_26.lc_trk_g0_2
 (24 1)  (42 417)  (42 417)  routing T_1_26.sp4_h_r_2 <X> T_1_26.lc_trk_g0_2
 (25 1)  (43 417)  (43 417)  routing T_1_26.sp4_h_r_2 <X> T_1_26.lc_trk_g0_2
 (26 1)  (44 417)  (44 417)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 417)  (47 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 417)  (48 417)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 417)  (50 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (51 417)  (51 417)  routing T_1_26.lc_trk_g2_0 <X> T_1_26.input_2_0
 (36 1)  (54 417)  (54 417)  LC_0 Logic Functioning bit
 (37 1)  (55 417)  (55 417)  LC_0 Logic Functioning bit
 (39 1)  (57 417)  (57 417)  LC_0 Logic Functioning bit
 (0 2)  (18 418)  (18 418)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 418)  (32 418)  routing T_1_26.sp4_h_l_1 <X> T_1_26.lc_trk_g0_4
 (15 2)  (33 418)  (33 418)  routing T_1_26.top_op_5 <X> T_1_26.lc_trk_g0_5
 (17 2)  (35 418)  (35 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (40 418)  (40 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (43 418)  (43 418)  routing T_1_26.sp4_h_r_14 <X> T_1_26.lc_trk_g0_6
 (26 2)  (44 418)  (44 418)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 418)  (45 418)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 418)  (46 418)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 418)  (47 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 418)  (48 418)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 418)  (50 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 418)  (51 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 418)  (52 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 418)  (54 418)  LC_1 Logic Functioning bit
 (37 2)  (55 418)  (55 418)  LC_1 Logic Functioning bit
 (43 2)  (61 418)  (61 418)  LC_1 Logic Functioning bit
 (50 2)  (68 418)  (68 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 419)  (18 419)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (15 3)  (33 419)  (33 419)  routing T_1_26.sp4_h_l_1 <X> T_1_26.lc_trk_g0_4
 (16 3)  (34 419)  (34 419)  routing T_1_26.sp4_h_l_1 <X> T_1_26.lc_trk_g0_4
 (17 3)  (35 419)  (35 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (36 419)  (36 419)  routing T_1_26.top_op_5 <X> T_1_26.lc_trk_g0_5
 (21 3)  (39 419)  (39 419)  routing T_1_26.sp4_r_v_b_31 <X> T_1_26.lc_trk_g0_7
 (22 3)  (40 419)  (40 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 419)  (41 419)  routing T_1_26.sp4_h_r_14 <X> T_1_26.lc_trk_g0_6
 (24 3)  (42 419)  (42 419)  routing T_1_26.sp4_h_r_14 <X> T_1_26.lc_trk_g0_6
 (26 3)  (44 419)  (44 419)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 419)  (47 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 419)  (48 419)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 419)  (54 419)  LC_1 Logic Functioning bit
 (37 3)  (55 419)  (55 419)  LC_1 Logic Functioning bit
 (38 3)  (56 419)  (56 419)  LC_1 Logic Functioning bit
 (41 3)  (59 419)  (59 419)  LC_1 Logic Functioning bit
 (42 3)  (60 419)  (60 419)  LC_1 Logic Functioning bit
 (0 4)  (18 420)  (18 420)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (1 4)  (19 420)  (19 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (39 420)  (39 420)  routing T_1_26.sp4_v_b_11 <X> T_1_26.lc_trk_g1_3
 (22 4)  (40 420)  (40 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (41 420)  (41 420)  routing T_1_26.sp4_v_b_11 <X> T_1_26.lc_trk_g1_3
 (26 4)  (44 420)  (44 420)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 420)  (45 420)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 420)  (47 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 420)  (48 420)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 420)  (50 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 420)  (52 420)  routing T_1_26.lc_trk_g1_2 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 420)  (55 420)  LC_2 Logic Functioning bit
 (39 4)  (57 420)  (57 420)  LC_2 Logic Functioning bit
 (45 4)  (63 420)  (63 420)  LC_2 Logic Functioning bit
 (50 4)  (68 420)  (68 420)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (19 421)  (19 421)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (21 5)  (39 421)  (39 421)  routing T_1_26.sp4_v_b_11 <X> T_1_26.lc_trk_g1_3
 (22 5)  (40 421)  (40 421)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 421)  (42 421)  routing T_1_26.bot_op_2 <X> T_1_26.lc_trk_g1_2
 (29 5)  (47 421)  (47 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 421)  (49 421)  routing T_1_26.lc_trk_g1_2 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 421)  (54 421)  LC_2 Logic Functioning bit
 (37 5)  (55 421)  (55 421)  LC_2 Logic Functioning bit
 (38 5)  (56 421)  (56 421)  LC_2 Logic Functioning bit
 (42 5)  (60 421)  (60 421)  LC_2 Logic Functioning bit
 (26 6)  (44 422)  (44 422)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 422)  (45 422)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 422)  (46 422)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 422)  (47 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 422)  (50 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 422)  (52 422)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 422)  (54 422)  LC_3 Logic Functioning bit
 (37 6)  (55 422)  (55 422)  LC_3 Logic Functioning bit
 (39 6)  (57 422)  (57 422)  LC_3 Logic Functioning bit
 (41 6)  (59 422)  (59 422)  LC_3 Logic Functioning bit
 (43 6)  (61 422)  (61 422)  LC_3 Logic Functioning bit
 (17 7)  (35 423)  (35 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (45 423)  (45 423)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 423)  (46 423)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 423)  (47 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 423)  (48 423)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 423)  (49 423)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 423)  (50 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 423)  (51 423)  routing T_1_26.lc_trk_g3_2 <X> T_1_26.input_2_3
 (34 7)  (52 423)  (52 423)  routing T_1_26.lc_trk_g3_2 <X> T_1_26.input_2_3
 (35 7)  (53 423)  (53 423)  routing T_1_26.lc_trk_g3_2 <X> T_1_26.input_2_3
 (36 7)  (54 423)  (54 423)  LC_3 Logic Functioning bit
 (37 7)  (55 423)  (55 423)  LC_3 Logic Functioning bit
 (39 7)  (57 423)  (57 423)  LC_3 Logic Functioning bit
 (14 8)  (32 424)  (32 424)  routing T_1_26.sp4_h_l_21 <X> T_1_26.lc_trk_g2_0
 (25 8)  (43 424)  (43 424)  routing T_1_26.sp4_h_r_42 <X> T_1_26.lc_trk_g2_2
 (26 8)  (44 424)  (44 424)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 424)  (47 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 424)  (49 424)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 424)  (50 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 424)  (52 424)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 424)  (53 424)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.input_2_4
 (43 8)  (61 424)  (61 424)  LC_4 Logic Functioning bit
 (45 8)  (63 424)  (63 424)  LC_4 Logic Functioning bit
 (15 9)  (33 425)  (33 425)  routing T_1_26.sp4_h_l_21 <X> T_1_26.lc_trk_g2_0
 (16 9)  (34 425)  (34 425)  routing T_1_26.sp4_h_l_21 <X> T_1_26.lc_trk_g2_0
 (17 9)  (35 425)  (35 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (40 425)  (40 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (41 425)  (41 425)  routing T_1_26.sp4_h_r_42 <X> T_1_26.lc_trk_g2_2
 (24 9)  (42 425)  (42 425)  routing T_1_26.sp4_h_r_42 <X> T_1_26.lc_trk_g2_2
 (25 9)  (43 425)  (43 425)  routing T_1_26.sp4_h_r_42 <X> T_1_26.lc_trk_g2_2
 (29 9)  (47 425)  (47 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 425)  (50 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (51 425)  (51 425)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.input_2_4
 (36 9)  (54 425)  (54 425)  LC_4 Logic Functioning bit
 (38 9)  (56 425)  (56 425)  LC_4 Logic Functioning bit
 (41 9)  (59 425)  (59 425)  LC_4 Logic Functioning bit
 (42 9)  (60 425)  (60 425)  LC_4 Logic Functioning bit
 (43 9)  (61 425)  (61 425)  LC_4 Logic Functioning bit
 (14 10)  (32 426)  (32 426)  routing T_1_26.rgt_op_4 <X> T_1_26.lc_trk_g2_4
 (15 11)  (33 427)  (33 427)  routing T_1_26.rgt_op_4 <X> T_1_26.lc_trk_g2_4
 (17 11)  (35 427)  (35 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (32 428)  (32 428)  routing T_1_26.sp4_v_t_21 <X> T_1_26.lc_trk_g3_0
 (16 12)  (34 428)  (34 428)  routing T_1_26.sp12_v_t_6 <X> T_1_26.lc_trk_g3_1
 (17 12)  (35 428)  (35 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (39 428)  (39 428)  routing T_1_26.sp4_h_r_35 <X> T_1_26.lc_trk_g3_3
 (22 12)  (40 428)  (40 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (41 428)  (41 428)  routing T_1_26.sp4_h_r_35 <X> T_1_26.lc_trk_g3_3
 (24 12)  (42 428)  (42 428)  routing T_1_26.sp4_h_r_35 <X> T_1_26.lc_trk_g3_3
 (25 12)  (43 428)  (43 428)  routing T_1_26.wire_logic_cluster/lc_2/out <X> T_1_26.lc_trk_g3_2
 (26 12)  (44 428)  (44 428)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 428)  (45 428)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 428)  (47 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 428)  (48 428)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 428)  (49 428)  routing T_1_26.lc_trk_g0_5 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 428)  (50 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (55 428)  (55 428)  LC_6 Logic Functioning bit
 (39 12)  (57 428)  (57 428)  LC_6 Logic Functioning bit
 (45 12)  (63 428)  (63 428)  LC_6 Logic Functioning bit
 (14 13)  (32 429)  (32 429)  routing T_1_26.sp4_v_t_21 <X> T_1_26.lc_trk_g3_0
 (16 13)  (34 429)  (34 429)  routing T_1_26.sp4_v_t_21 <X> T_1_26.lc_trk_g3_0
 (17 13)  (35 429)  (35 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (40 429)  (40 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (47 429)  (47 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 429)  (50 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (53 429)  (53 429)  routing T_1_26.lc_trk_g0_2 <X> T_1_26.input_2_6
 (36 13)  (54 429)  (54 429)  LC_6 Logic Functioning bit
 (37 13)  (55 429)  (55 429)  LC_6 Logic Functioning bit
 (38 13)  (56 429)  (56 429)  LC_6 Logic Functioning bit
 (42 13)  (60 429)  (60 429)  LC_6 Logic Functioning bit
 (51 13)  (69 429)  (69 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (32 430)  (32 430)  routing T_1_26.wire_logic_cluster/lc_4/out <X> T_1_26.lc_trk_g3_4
 (21 14)  (39 430)  (39 430)  routing T_1_26.sp4_h_r_39 <X> T_1_26.lc_trk_g3_7
 (22 14)  (40 430)  (40 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (41 430)  (41 430)  routing T_1_26.sp4_h_r_39 <X> T_1_26.lc_trk_g3_7
 (24 14)  (42 430)  (42 430)  routing T_1_26.sp4_h_r_39 <X> T_1_26.lc_trk_g3_7
 (17 15)  (35 431)  (35 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_2_26

 (21 0)  (93 416)  (93 416)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (22 0)  (94 416)  (94 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (95 416)  (95 416)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (24 0)  (96 416)  (96 416)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (28 0)  (100 416)  (100 416)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 416)  (102 416)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 416)  (108 416)  LC_0 Logic Functioning bit
 (38 0)  (110 416)  (110 416)  LC_0 Logic Functioning bit
 (41 0)  (113 416)  (113 416)  LC_0 Logic Functioning bit
 (21 1)  (93 417)  (93 417)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (26 1)  (98 417)  (98 417)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 417)  (99 417)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 417)  (100 417)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 417)  (101 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 417)  (102 417)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 417)  (103 417)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 417)  (104 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 417)  (105 417)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.input_2_0
 (35 1)  (107 417)  (107 417)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.input_2_0
 (36 1)  (108 417)  (108 417)  LC_0 Logic Functioning bit
 (37 1)  (109 417)  (109 417)  LC_0 Logic Functioning bit
 (38 1)  (110 417)  (110 417)  LC_0 Logic Functioning bit
 (41 1)  (113 417)  (113 417)  LC_0 Logic Functioning bit
 (42 1)  (114 417)  (114 417)  LC_0 Logic Functioning bit
 (0 2)  (72 418)  (72 418)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (84 418)  (84 418)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_h_l_39
 (21 2)  (93 418)  (93 418)  routing T_2_26.wire_logic_cluster/lc_7/out <X> T_2_26.lc_trk_g0_7
 (22 2)  (94 418)  (94 418)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (97 418)  (97 418)  routing T_2_26.wire_logic_cluster/lc_6/out <X> T_2_26.lc_trk_g0_6
 (27 2)  (99 418)  (99 418)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 418)  (100 418)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 418)  (101 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 418)  (102 418)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 418)  (104 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 418)  (105 418)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 418)  (108 418)  LC_1 Logic Functioning bit
 (37 2)  (109 418)  (109 418)  LC_1 Logic Functioning bit
 (41 2)  (113 418)  (113 418)  LC_1 Logic Functioning bit
 (43 2)  (115 418)  (115 418)  LC_1 Logic Functioning bit
 (50 2)  (122 418)  (122 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (13 3)  (85 419)  (85 419)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_h_l_39
 (15 3)  (87 419)  (87 419)  routing T_2_26.sp4_v_t_9 <X> T_2_26.lc_trk_g0_4
 (16 3)  (88 419)  (88 419)  routing T_2_26.sp4_v_t_9 <X> T_2_26.lc_trk_g0_4
 (17 3)  (89 419)  (89 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (94 419)  (94 419)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (98 419)  (98 419)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 419)  (99 419)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 419)  (101 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 419)  (102 419)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 419)  (103 419)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 419)  (108 419)  LC_1 Logic Functioning bit
 (37 3)  (109 419)  (109 419)  LC_1 Logic Functioning bit
 (41 3)  (113 419)  (113 419)  LC_1 Logic Functioning bit
 (42 3)  (114 419)  (114 419)  LC_1 Logic Functioning bit
 (25 4)  (97 420)  (97 420)  routing T_2_26.sp4_h_r_10 <X> T_2_26.lc_trk_g1_2
 (26 4)  (98 420)  (98 420)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 420)  (100 420)  routing T_2_26.lc_trk_g2_3 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 420)  (101 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 420)  (104 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 420)  (105 420)  routing T_2_26.lc_trk_g3_0 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 420)  (106 420)  routing T_2_26.lc_trk_g3_0 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 420)  (108 420)  LC_2 Logic Functioning bit
 (43 4)  (115 420)  (115 420)  LC_2 Logic Functioning bit
 (50 4)  (122 420)  (122 420)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (94 421)  (94 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 421)  (95 421)  routing T_2_26.sp4_h_r_10 <X> T_2_26.lc_trk_g1_2
 (24 5)  (96 421)  (96 421)  routing T_2_26.sp4_h_r_10 <X> T_2_26.lc_trk_g1_2
 (28 5)  (100 421)  (100 421)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 421)  (101 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 421)  (102 421)  routing T_2_26.lc_trk_g2_3 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 421)  (108 421)  LC_2 Logic Functioning bit
 (37 5)  (109 421)  (109 421)  LC_2 Logic Functioning bit
 (38 5)  (110 421)  (110 421)  LC_2 Logic Functioning bit
 (39 5)  (111 421)  (111 421)  LC_2 Logic Functioning bit
 (40 5)  (112 421)  (112 421)  LC_2 Logic Functioning bit
 (42 5)  (114 421)  (114 421)  LC_2 Logic Functioning bit
 (13 6)  (85 422)  (85 422)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_40
 (25 6)  (97 422)  (97 422)  routing T_2_26.sp4_h_r_14 <X> T_2_26.lc_trk_g1_6
 (26 6)  (98 422)  (98 422)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 422)  (101 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 422)  (102 422)  routing T_2_26.lc_trk_g0_4 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 422)  (104 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 422)  (105 422)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 422)  (109 422)  LC_3 Logic Functioning bit
 (38 6)  (110 422)  (110 422)  LC_3 Logic Functioning bit
 (39 6)  (111 422)  (111 422)  LC_3 Logic Functioning bit
 (40 6)  (112 422)  (112 422)  LC_3 Logic Functioning bit
 (41 6)  (113 422)  (113 422)  LC_3 Logic Functioning bit
 (42 6)  (114 422)  (114 422)  LC_3 Logic Functioning bit
 (46 6)  (118 422)  (118 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (84 423)  (84 423)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_40
 (22 7)  (94 423)  (94 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 423)  (95 423)  routing T_2_26.sp4_h_r_14 <X> T_2_26.lc_trk_g1_6
 (24 7)  (96 423)  (96 423)  routing T_2_26.sp4_h_r_14 <X> T_2_26.lc_trk_g1_6
 (26 7)  (98 423)  (98 423)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 423)  (100 423)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 423)  (101 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 423)  (103 423)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 423)  (104 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (105 423)  (105 423)  routing T_2_26.lc_trk_g2_1 <X> T_2_26.input_2_3
 (38 7)  (110 423)  (110 423)  LC_3 Logic Functioning bit
 (39 7)  (111 423)  (111 423)  LC_3 Logic Functioning bit
 (40 7)  (112 423)  (112 423)  LC_3 Logic Functioning bit
 (41 7)  (113 423)  (113 423)  LC_3 Logic Functioning bit
 (42 7)  (114 423)  (114 423)  LC_3 Logic Functioning bit
 (47 7)  (119 423)  (119 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (86 424)  (86 424)  routing T_2_26.sp4_v_t_21 <X> T_2_26.lc_trk_g2_0
 (15 8)  (87 424)  (87 424)  routing T_2_26.sp4_h_r_25 <X> T_2_26.lc_trk_g2_1
 (16 8)  (88 424)  (88 424)  routing T_2_26.sp4_h_r_25 <X> T_2_26.lc_trk_g2_1
 (17 8)  (89 424)  (89 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (93 424)  (93 424)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g2_3
 (22 8)  (94 424)  (94 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (95 424)  (95 424)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g2_3
 (27 8)  (99 424)  (99 424)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 424)  (100 424)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 424)  (101 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 424)  (102 424)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 424)  (103 424)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 424)  (104 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 424)  (106 424)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 424)  (108 424)  LC_4 Logic Functioning bit
 (39 8)  (111 424)  (111 424)  LC_4 Logic Functioning bit
 (43 8)  (115 424)  (115 424)  LC_4 Logic Functioning bit
 (14 9)  (86 425)  (86 425)  routing T_2_26.sp4_v_t_21 <X> T_2_26.lc_trk_g2_0
 (16 9)  (88 425)  (88 425)  routing T_2_26.sp4_v_t_21 <X> T_2_26.lc_trk_g2_0
 (17 9)  (89 425)  (89 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (90 425)  (90 425)  routing T_2_26.sp4_h_r_25 <X> T_2_26.lc_trk_g2_1
 (21 9)  (93 425)  (93 425)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g2_3
 (22 9)  (94 425)  (94 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (98 425)  (98 425)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 425)  (100 425)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 425)  (101 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 425)  (102 425)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 425)  (103 425)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 425)  (104 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 425)  (105 425)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.input_2_4
 (34 9)  (106 425)  (106 425)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.input_2_4
 (36 9)  (108 425)  (108 425)  LC_4 Logic Functioning bit
 (37 9)  (109 425)  (109 425)  LC_4 Logic Functioning bit
 (38 9)  (110 425)  (110 425)  LC_4 Logic Functioning bit
 (42 9)  (114 425)  (114 425)  LC_4 Logic Functioning bit
 (43 9)  (115 425)  (115 425)  LC_4 Logic Functioning bit
 (10 10)  (82 426)  (82 426)  routing T_2_26.sp4_v_b_2 <X> T_2_26.sp4_h_l_42
 (21 10)  (93 426)  (93 426)  routing T_2_26.sp4_h_l_34 <X> T_2_26.lc_trk_g2_7
 (22 10)  (94 426)  (94 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (95 426)  (95 426)  routing T_2_26.sp4_h_l_34 <X> T_2_26.lc_trk_g2_7
 (24 10)  (96 426)  (96 426)  routing T_2_26.sp4_h_l_34 <X> T_2_26.lc_trk_g2_7
 (17 11)  (89 427)  (89 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (93 427)  (93 427)  routing T_2_26.sp4_h_l_34 <X> T_2_26.lc_trk_g2_7
 (22 11)  (94 427)  (94 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 427)  (97 427)  routing T_2_26.sp4_r_v_b_38 <X> T_2_26.lc_trk_g2_6
 (15 12)  (87 428)  (87 428)  routing T_2_26.rgt_op_1 <X> T_2_26.lc_trk_g3_1
 (17 12)  (89 428)  (89 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (90 428)  (90 428)  routing T_2_26.rgt_op_1 <X> T_2_26.lc_trk_g3_1
 (22 12)  (94 428)  (94 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (101 428)  (101 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 428)  (102 428)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (35 12)  (107 428)  (107 428)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.input_2_6
 (36 12)  (108 428)  (108 428)  LC_6 Logic Functioning bit
 (37 12)  (109 428)  (109 428)  LC_6 Logic Functioning bit
 (38 12)  (110 428)  (110 428)  LC_6 Logic Functioning bit
 (41 12)  (113 428)  (113 428)  LC_6 Logic Functioning bit
 (42 12)  (114 428)  (114 428)  LC_6 Logic Functioning bit
 (43 12)  (115 428)  (115 428)  LC_6 Logic Functioning bit
 (45 12)  (117 428)  (117 428)  LC_6 Logic Functioning bit
 (51 12)  (123 428)  (123 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (86 429)  (86 429)  routing T_2_26.sp4_r_v_b_40 <X> T_2_26.lc_trk_g3_0
 (17 13)  (89 429)  (89 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (93 429)  (93 429)  routing T_2_26.sp4_r_v_b_43 <X> T_2_26.lc_trk_g3_3
 (28 13)  (100 429)  (100 429)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 429)  (101 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 429)  (102 429)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 429)  (104 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 429)  (107 429)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.input_2_6
 (36 13)  (108 429)  (108 429)  LC_6 Logic Functioning bit
 (43 13)  (115 429)  (115 429)  LC_6 Logic Functioning bit
 (46 13)  (118 429)  (118 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (76 430)  (76 430)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_44
 (22 14)  (94 430)  (94 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (97 430)  (97 430)  routing T_2_26.sp12_v_b_6 <X> T_2_26.lc_trk_g3_6
 (28 14)  (100 430)  (100 430)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 430)  (101 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 430)  (102 430)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 430)  (104 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 430)  (105 430)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 430)  (107 430)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.input_2_7
 (36 14)  (108 430)  (108 430)  LC_7 Logic Functioning bit
 (38 14)  (110 430)  (110 430)  LC_7 Logic Functioning bit
 (42 14)  (114 430)  (114 430)  LC_7 Logic Functioning bit
 (43 14)  (115 430)  (115 430)  LC_7 Logic Functioning bit
 (45 14)  (117 430)  (117 430)  LC_7 Logic Functioning bit
 (5 15)  (77 431)  (77 431)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_44
 (22 15)  (94 431)  (94 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (96 431)  (96 431)  routing T_2_26.sp12_v_b_6 <X> T_2_26.lc_trk_g3_6
 (25 15)  (97 431)  (97 431)  routing T_2_26.sp12_v_b_6 <X> T_2_26.lc_trk_g3_6
 (30 15)  (102 431)  (102 431)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 431)  (104 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 431)  (107 431)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.input_2_7
 (36 15)  (108 431)  (108 431)  LC_7 Logic Functioning bit
 (38 15)  (110 431)  (110 431)  LC_7 Logic Functioning bit
 (42 15)  (114 431)  (114 431)  LC_7 Logic Functioning bit
 (43 15)  (115 431)  (115 431)  LC_7 Logic Functioning bit
 (48 15)  (120 431)  (120 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_26

 (12 0)  (138 416)  (138 416)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_h_r_2
 (14 0)  (140 416)  (140 416)  routing T_3_26.sp4_v_b_8 <X> T_3_26.lc_trk_g0_0
 (22 0)  (148 416)  (148 416)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (150 416)  (150 416)  routing T_3_26.top_op_3 <X> T_3_26.lc_trk_g0_3
 (25 0)  (151 416)  (151 416)  routing T_3_26.sp4_v_b_10 <X> T_3_26.lc_trk_g0_2
 (28 0)  (154 416)  (154 416)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 416)  (156 416)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 416)  (158 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 416)  (159 416)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 416)  (160 416)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 416)  (162 416)  LC_0 Logic Functioning bit
 (38 0)  (164 416)  (164 416)  LC_0 Logic Functioning bit
 (41 0)  (167 416)  (167 416)  LC_0 Logic Functioning bit
 (43 0)  (169 416)  (169 416)  LC_0 Logic Functioning bit
 (45 0)  (171 416)  (171 416)  LC_0 Logic Functioning bit
 (53 0)  (179 416)  (179 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (10 1)  (136 417)  (136 417)  routing T_3_26.sp4_h_r_8 <X> T_3_26.sp4_v_b_1
 (11 1)  (137 417)  (137 417)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_h_r_2
 (13 1)  (139 417)  (139 417)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_h_r_2
 (14 1)  (140 417)  (140 417)  routing T_3_26.sp4_v_b_8 <X> T_3_26.lc_trk_g0_0
 (16 1)  (142 417)  (142 417)  routing T_3_26.sp4_v_b_8 <X> T_3_26.lc_trk_g0_0
 (17 1)  (143 417)  (143 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (147 417)  (147 417)  routing T_3_26.top_op_3 <X> T_3_26.lc_trk_g0_3
 (22 1)  (148 417)  (148 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (149 417)  (149 417)  routing T_3_26.sp4_v_b_10 <X> T_3_26.lc_trk_g0_2
 (25 1)  (151 417)  (151 417)  routing T_3_26.sp4_v_b_10 <X> T_3_26.lc_trk_g0_2
 (27 1)  (153 417)  (153 417)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 417)  (154 417)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 417)  (155 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 417)  (156 417)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 417)  (157 417)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 417)  (158 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (159 417)  (159 417)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.input_2_0
 (34 1)  (160 417)  (160 417)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.input_2_0
 (35 1)  (161 417)  (161 417)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.input_2_0
 (37 1)  (163 417)  (163 417)  LC_0 Logic Functioning bit
 (39 1)  (165 417)  (165 417)  LC_0 Logic Functioning bit
 (41 1)  (167 417)  (167 417)  LC_0 Logic Functioning bit
 (42 1)  (168 417)  (168 417)  LC_0 Logic Functioning bit
 (46 1)  (172 417)  (172 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (126 418)  (126 418)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 418)  (140 418)  routing T_3_26.sp4_h_l_1 <X> T_3_26.lc_trk_g0_4
 (15 2)  (141 418)  (141 418)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (16 2)  (142 418)  (142 418)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (17 2)  (143 418)  (143 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (144 418)  (144 418)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (29 2)  (155 418)  (155 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 418)  (158 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 418)  (162 418)  LC_1 Logic Functioning bit
 (41 2)  (167 418)  (167 418)  LC_1 Logic Functioning bit
 (43 2)  (169 418)  (169 418)  LC_1 Logic Functioning bit
 (0 3)  (126 419)  (126 419)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (15 3)  (141 419)  (141 419)  routing T_3_26.sp4_h_l_1 <X> T_3_26.lc_trk_g0_4
 (16 3)  (142 419)  (142 419)  routing T_3_26.sp4_h_l_1 <X> T_3_26.lc_trk_g0_4
 (17 3)  (143 419)  (143 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (144 419)  (144 419)  routing T_3_26.sp4_h_r_21 <X> T_3_26.lc_trk_g0_5
 (22 3)  (148 419)  (148 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (151 419)  (151 419)  routing T_3_26.sp4_r_v_b_30 <X> T_3_26.lc_trk_g0_6
 (27 3)  (153 419)  (153 419)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 419)  (155 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 419)  (157 419)  routing T_3_26.lc_trk_g0_2 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 419)  (158 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (161 419)  (161 419)  routing T_3_26.lc_trk_g0_3 <X> T_3_26.input_2_1
 (36 3)  (162 419)  (162 419)  LC_1 Logic Functioning bit
 (37 3)  (163 419)  (163 419)  LC_1 Logic Functioning bit
 (39 3)  (165 419)  (165 419)  LC_1 Logic Functioning bit
 (41 3)  (167 419)  (167 419)  LC_1 Logic Functioning bit
 (43 3)  (169 419)  (169 419)  LC_1 Logic Functioning bit
 (4 4)  (130 420)  (130 420)  routing T_3_26.sp4_h_l_38 <X> T_3_26.sp4_v_b_3
 (16 4)  (142 420)  (142 420)  routing T_3_26.sp4_v_b_1 <X> T_3_26.lc_trk_g1_1
 (17 4)  (143 420)  (143 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (144 420)  (144 420)  routing T_3_26.sp4_v_b_1 <X> T_3_26.lc_trk_g1_1
 (21 4)  (147 420)  (147 420)  routing T_3_26.wire_logic_cluster/lc_3/out <X> T_3_26.lc_trk_g1_3
 (22 4)  (148 420)  (148 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 420)  (151 420)  routing T_3_26.sp4_v_b_10 <X> T_3_26.lc_trk_g1_2
 (27 4)  (153 420)  (153 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 420)  (154 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 420)  (155 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 420)  (157 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 420)  (158 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 420)  (160 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 420)  (162 420)  LC_2 Logic Functioning bit
 (37 4)  (163 420)  (163 420)  LC_2 Logic Functioning bit
 (38 4)  (164 420)  (164 420)  LC_2 Logic Functioning bit
 (42 4)  (168 420)  (168 420)  LC_2 Logic Functioning bit
 (45 4)  (171 420)  (171 420)  LC_2 Logic Functioning bit
 (46 4)  (172 420)  (172 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (130 421)  (130 421)  routing T_3_26.sp4_v_t_47 <X> T_3_26.sp4_h_r_3
 (5 5)  (131 421)  (131 421)  routing T_3_26.sp4_h_l_38 <X> T_3_26.sp4_v_b_3
 (14 5)  (140 421)  (140 421)  routing T_3_26.sp4_r_v_b_24 <X> T_3_26.lc_trk_g1_0
 (17 5)  (143 421)  (143 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (148 421)  (148 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (149 421)  (149 421)  routing T_3_26.sp4_v_b_10 <X> T_3_26.lc_trk_g1_2
 (25 5)  (151 421)  (151 421)  routing T_3_26.sp4_v_b_10 <X> T_3_26.lc_trk_g1_2
 (26 5)  (152 421)  (152 421)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 421)  (153 421)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 421)  (154 421)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 421)  (155 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 421)  (156 421)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 421)  (158 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (159 421)  (159 421)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.input_2_2
 (35 5)  (161 421)  (161 421)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.input_2_2
 (36 5)  (162 421)  (162 421)  LC_2 Logic Functioning bit
 (37 5)  (163 421)  (163 421)  LC_2 Logic Functioning bit
 (38 5)  (164 421)  (164 421)  LC_2 Logic Functioning bit
 (39 5)  (165 421)  (165 421)  LC_2 Logic Functioning bit
 (51 5)  (177 421)  (177 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (179 421)  (179 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (130 422)  (130 422)  routing T_3_26.sp4_v_b_7 <X> T_3_26.sp4_v_t_38
 (6 6)  (132 422)  (132 422)  routing T_3_26.sp4_v_b_7 <X> T_3_26.sp4_v_t_38
 (14 6)  (140 422)  (140 422)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (27 6)  (153 422)  (153 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 422)  (154 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 422)  (155 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 422)  (156 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 422)  (160 422)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 422)  (162 422)  LC_3 Logic Functioning bit
 (37 6)  (163 422)  (163 422)  LC_3 Logic Functioning bit
 (38 6)  (164 422)  (164 422)  LC_3 Logic Functioning bit
 (39 6)  (165 422)  (165 422)  LC_3 Logic Functioning bit
 (41 6)  (167 422)  (167 422)  LC_3 Logic Functioning bit
 (43 6)  (169 422)  (169 422)  LC_3 Logic Functioning bit
 (45 6)  (171 422)  (171 422)  LC_3 Logic Functioning bit
 (47 6)  (173 422)  (173 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (9 7)  (135 423)  (135 423)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_v_t_41
 (10 7)  (136 423)  (136 423)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_v_t_41
 (14 7)  (140 423)  (140 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (15 7)  (141 423)  (141 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (16 7)  (142 423)  (142 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (17 7)  (143 423)  (143 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (148 423)  (148 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 423)  (150 423)  routing T_3_26.top_op_6 <X> T_3_26.lc_trk_g1_6
 (25 7)  (151 423)  (151 423)  routing T_3_26.top_op_6 <X> T_3_26.lc_trk_g1_6
 (26 7)  (152 423)  (152 423)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 423)  (154 423)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 423)  (155 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 423)  (156 423)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 423)  (157 423)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 423)  (162 423)  LC_3 Logic Functioning bit
 (38 7)  (164 423)  (164 423)  LC_3 Logic Functioning bit
 (14 8)  (140 424)  (140 424)  routing T_3_26.sp4_h_l_21 <X> T_3_26.lc_trk_g2_0
 (15 8)  (141 424)  (141 424)  routing T_3_26.sp4_v_t_28 <X> T_3_26.lc_trk_g2_1
 (16 8)  (142 424)  (142 424)  routing T_3_26.sp4_v_t_28 <X> T_3_26.lc_trk_g2_1
 (17 8)  (143 424)  (143 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (148 424)  (148 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (151 424)  (151 424)  routing T_3_26.sp4_h_r_42 <X> T_3_26.lc_trk_g2_2
 (28 8)  (154 424)  (154 424)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 424)  (155 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (36 8)  (162 424)  (162 424)  LC_4 Logic Functioning bit
 (37 8)  (163 424)  (163 424)  LC_4 Logic Functioning bit
 (38 8)  (164 424)  (164 424)  LC_4 Logic Functioning bit
 (41 8)  (167 424)  (167 424)  LC_4 Logic Functioning bit
 (42 8)  (168 424)  (168 424)  LC_4 Logic Functioning bit
 (43 8)  (169 424)  (169 424)  LC_4 Logic Functioning bit
 (45 8)  (171 424)  (171 424)  LC_4 Logic Functioning bit
 (15 9)  (141 425)  (141 425)  routing T_3_26.sp4_h_l_21 <X> T_3_26.lc_trk_g2_0
 (16 9)  (142 425)  (142 425)  routing T_3_26.sp4_h_l_21 <X> T_3_26.lc_trk_g2_0
 (17 9)  (143 425)  (143 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (147 425)  (147 425)  routing T_3_26.sp4_r_v_b_35 <X> T_3_26.lc_trk_g2_3
 (22 9)  (148 425)  (148 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (149 425)  (149 425)  routing T_3_26.sp4_h_r_42 <X> T_3_26.lc_trk_g2_2
 (24 9)  (150 425)  (150 425)  routing T_3_26.sp4_h_r_42 <X> T_3_26.lc_trk_g2_2
 (25 9)  (151 425)  (151 425)  routing T_3_26.sp4_h_r_42 <X> T_3_26.lc_trk_g2_2
 (26 9)  (152 425)  (152 425)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 425)  (154 425)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 425)  (155 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 425)  (156 425)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 425)  (158 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (160 425)  (160 425)  routing T_3_26.lc_trk_g1_1 <X> T_3_26.input_2_4
 (37 9)  (163 425)  (163 425)  LC_4 Logic Functioning bit
 (42 9)  (168 425)  (168 425)  LC_4 Logic Functioning bit
 (46 9)  (172 425)  (172 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (130 426)  (130 426)  routing T_3_26.sp4_v_b_10 <X> T_3_26.sp4_v_t_43
 (6 10)  (132 426)  (132 426)  routing T_3_26.sp4_v_b_10 <X> T_3_26.sp4_v_t_43
 (22 10)  (148 426)  (148 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (149 426)  (149 426)  routing T_3_26.sp4_v_b_47 <X> T_3_26.lc_trk_g2_7
 (24 10)  (150 426)  (150 426)  routing T_3_26.sp4_v_b_47 <X> T_3_26.lc_trk_g2_7
 (29 10)  (155 426)  (155 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 426)  (156 426)  routing T_3_26.lc_trk_g0_4 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 426)  (157 426)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 426)  (158 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 426)  (159 426)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 426)  (161 426)  routing T_3_26.lc_trk_g0_5 <X> T_3_26.input_2_5
 (36 10)  (162 426)  (162 426)  LC_5 Logic Functioning bit
 (39 10)  (165 426)  (165 426)  LC_5 Logic Functioning bit
 (43 10)  (169 426)  (169 426)  LC_5 Logic Functioning bit
 (46 10)  (172 426)  (172 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (137 427)  (137 427)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_h_l_45
 (13 11)  (139 427)  (139 427)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_h_l_45
 (14 11)  (140 427)  (140 427)  routing T_3_26.sp4_h_l_17 <X> T_3_26.lc_trk_g2_4
 (15 11)  (141 427)  (141 427)  routing T_3_26.sp4_h_l_17 <X> T_3_26.lc_trk_g2_4
 (16 11)  (142 427)  (142 427)  routing T_3_26.sp4_h_l_17 <X> T_3_26.lc_trk_g2_4
 (17 11)  (143 427)  (143 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (152 427)  (152 427)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 427)  (153 427)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 427)  (155 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 427)  (158 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (162 427)  (162 427)  LC_5 Logic Functioning bit
 (37 11)  (163 427)  (163 427)  LC_5 Logic Functioning bit
 (38 11)  (164 427)  (164 427)  LC_5 Logic Functioning bit
 (42 11)  (168 427)  (168 427)  LC_5 Logic Functioning bit
 (43 11)  (169 427)  (169 427)  LC_5 Logic Functioning bit
 (17 12)  (143 428)  (143 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (147 428)  (147 428)  routing T_3_26.sp4_v_t_22 <X> T_3_26.lc_trk_g3_3
 (22 12)  (148 428)  (148 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (149 428)  (149 428)  routing T_3_26.sp4_v_t_22 <X> T_3_26.lc_trk_g3_3
 (28 12)  (154 428)  (154 428)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 428)  (155 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 428)  (157 428)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 428)  (158 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 428)  (159 428)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 428)  (160 428)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 428)  (162 428)  LC_6 Logic Functioning bit
 (37 12)  (163 428)  (163 428)  LC_6 Logic Functioning bit
 (38 12)  (164 428)  (164 428)  LC_6 Logic Functioning bit
 (39 12)  (165 428)  (165 428)  LC_6 Logic Functioning bit
 (41 12)  (167 428)  (167 428)  LC_6 Logic Functioning bit
 (43 12)  (169 428)  (169 428)  LC_6 Logic Functioning bit
 (45 12)  (171 428)  (171 428)  LC_6 Logic Functioning bit
 (47 12)  (173 428)  (173 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (147 429)  (147 429)  routing T_3_26.sp4_v_t_22 <X> T_3_26.lc_trk_g3_3
 (22 13)  (148 429)  (148 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (153 429)  (153 429)  routing T_3_26.lc_trk_g1_1 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 429)  (155 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 429)  (156 429)  routing T_3_26.lc_trk_g2_3 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 429)  (157 429)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 429)  (163 429)  LC_6 Logic Functioning bit
 (39 13)  (165 429)  (165 429)  LC_6 Logic Functioning bit
 (8 14)  (134 430)  (134 430)  routing T_3_26.sp4_v_t_41 <X> T_3_26.sp4_h_l_47
 (9 14)  (135 430)  (135 430)  routing T_3_26.sp4_v_t_41 <X> T_3_26.sp4_h_l_47
 (10 14)  (136 430)  (136 430)  routing T_3_26.sp4_v_t_41 <X> T_3_26.sp4_h_l_47
 (12 14)  (138 430)  (138 430)  routing T_3_26.sp4_v_b_11 <X> T_3_26.sp4_h_l_46
 (22 14)  (148 430)  (148 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (149 430)  (149 430)  routing T_3_26.sp12_v_b_23 <X> T_3_26.lc_trk_g3_7
 (25 14)  (151 430)  (151 430)  routing T_3_26.wire_logic_cluster/lc_6/out <X> T_3_26.lc_trk_g3_6
 (26 14)  (152 430)  (152 430)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 430)  (155 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 430)  (156 430)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 430)  (158 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 430)  (159 430)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (164 430)  (164 430)  LC_7 Logic Functioning bit
 (39 14)  (165 430)  (165 430)  LC_7 Logic Functioning bit
 (42 14)  (168 430)  (168 430)  LC_7 Logic Functioning bit
 (43 14)  (169 430)  (169 430)  LC_7 Logic Functioning bit
 (21 15)  (147 431)  (147 431)  routing T_3_26.sp12_v_b_23 <X> T_3_26.lc_trk_g3_7
 (22 15)  (148 431)  (148 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (152 431)  (152 431)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 431)  (153 431)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 431)  (155 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 431)  (156 431)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 431)  (158 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (159 431)  (159 431)  routing T_3_26.lc_trk_g2_1 <X> T_3_26.input_2_7
 (36 15)  (162 431)  (162 431)  LC_7 Logic Functioning bit
 (37 15)  (163 431)  (163 431)  LC_7 Logic Functioning bit
 (40 15)  (166 431)  (166 431)  LC_7 Logic Functioning bit
 (41 15)  (167 431)  (167 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (15 0)  (195 416)  (195 416)  routing T_4_26.sp4_h_r_1 <X> T_4_26.lc_trk_g0_1
 (16 0)  (196 416)  (196 416)  routing T_4_26.sp4_h_r_1 <X> T_4_26.lc_trk_g0_1
 (17 0)  (197 416)  (197 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (202 416)  (202 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (203 416)  (203 416)  routing T_4_26.sp4_h_r_3 <X> T_4_26.lc_trk_g0_3
 (24 0)  (204 416)  (204 416)  routing T_4_26.sp4_h_r_3 <X> T_4_26.lc_trk_g0_3
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 416)  (211 416)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 416)  (214 416)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 416)  (218 416)  LC_0 Logic Functioning bit
 (39 0)  (219 416)  (219 416)  LC_0 Logic Functioning bit
 (42 0)  (222 416)  (222 416)  LC_0 Logic Functioning bit
 (43 0)  (223 416)  (223 416)  LC_0 Logic Functioning bit
 (16 1)  (196 417)  (196 417)  routing T_4_26.sp12_h_r_8 <X> T_4_26.lc_trk_g0_0
 (17 1)  (197 417)  (197 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (198 417)  (198 417)  routing T_4_26.sp4_h_r_1 <X> T_4_26.lc_trk_g0_1
 (21 1)  (201 417)  (201 417)  routing T_4_26.sp4_h_r_3 <X> T_4_26.lc_trk_g0_3
 (22 1)  (202 417)  (202 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (205 417)  (205 417)  routing T_4_26.sp4_r_v_b_33 <X> T_4_26.lc_trk_g0_2
 (26 1)  (206 417)  (206 417)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 417)  (207 417)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 417)  (209 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 417)  (210 417)  routing T_4_26.lc_trk_g0_3 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 417)  (212 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 417)  (213 417)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_0
 (34 1)  (214 417)  (214 417)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_0
 (35 1)  (215 417)  (215 417)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_0
 (36 1)  (216 417)  (216 417)  LC_0 Logic Functioning bit
 (37 1)  (217 417)  (217 417)  LC_0 Logic Functioning bit
 (40 1)  (220 417)  (220 417)  LC_0 Logic Functioning bit
 (41 1)  (221 417)  (221 417)  LC_0 Logic Functioning bit
 (9 2)  (189 418)  (189 418)  routing T_4_26.sp4_v_b_1 <X> T_4_26.sp4_h_l_36
 (21 2)  (201 418)  (201 418)  routing T_4_26.lft_op_7 <X> T_4_26.lc_trk_g0_7
 (22 2)  (202 418)  (202 418)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 418)  (204 418)  routing T_4_26.lft_op_7 <X> T_4_26.lc_trk_g0_7
 (26 2)  (206 418)  (206 418)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 418)  (207 418)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 418)  (208 418)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 418)  (210 418)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 418)  (213 418)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 418)  (218 418)  LC_1 Logic Functioning bit
 (39 2)  (219 418)  (219 418)  LC_1 Logic Functioning bit
 (42 2)  (222 418)  (222 418)  LC_1 Logic Functioning bit
 (43 2)  (223 418)  (223 418)  LC_1 Logic Functioning bit
 (26 3)  (206 419)  (206 419)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 419)  (208 419)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 419)  (210 419)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 419)  (211 419)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 419)  (212 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (37 3)  (217 419)  (217 419)  LC_1 Logic Functioning bit
 (40 3)  (220 419)  (220 419)  LC_1 Logic Functioning bit
 (41 3)  (221 419)  (221 419)  LC_1 Logic Functioning bit
 (10 4)  (190 420)  (190 420)  routing T_4_26.sp4_v_t_46 <X> T_4_26.sp4_h_r_4
 (12 4)  (192 420)  (192 420)  routing T_4_26.sp4_v_t_40 <X> T_4_26.sp4_h_r_5
 (14 4)  (194 420)  (194 420)  routing T_4_26.sp4_h_l_5 <X> T_4_26.lc_trk_g1_0
 (15 4)  (195 420)  (195 420)  routing T_4_26.sp12_h_r_1 <X> T_4_26.lc_trk_g1_1
 (17 4)  (197 420)  (197 420)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (198 420)  (198 420)  routing T_4_26.sp12_h_r_1 <X> T_4_26.lc_trk_g1_1
 (21 4)  (201 420)  (201 420)  routing T_4_26.wire_logic_cluster/lc_3/out <X> T_4_26.lc_trk_g1_3
 (22 4)  (202 420)  (202 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (208 420)  (208 420)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 420)  (209 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 420)  (214 420)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 420)  (218 420)  LC_2 Logic Functioning bit
 (39 4)  (219 420)  (219 420)  LC_2 Logic Functioning bit
 (42 4)  (222 420)  (222 420)  LC_2 Logic Functioning bit
 (43 4)  (223 420)  (223 420)  LC_2 Logic Functioning bit
 (46 4)  (226 420)  (226 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (230 420)  (230 420)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (194 421)  (194 421)  routing T_4_26.sp4_h_l_5 <X> T_4_26.lc_trk_g1_0
 (15 5)  (195 421)  (195 421)  routing T_4_26.sp4_h_l_5 <X> T_4_26.lc_trk_g1_0
 (16 5)  (196 421)  (196 421)  routing T_4_26.sp4_h_l_5 <X> T_4_26.lc_trk_g1_0
 (17 5)  (197 421)  (197 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (198 421)  (198 421)  routing T_4_26.sp12_h_r_1 <X> T_4_26.lc_trk_g1_1
 (19 5)  (199 421)  (199 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (202 421)  (202 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (205 421)  (205 421)  routing T_4_26.sp4_r_v_b_26 <X> T_4_26.lc_trk_g1_2
 (26 5)  (206 421)  (206 421)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 421)  (209 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 421)  (210 421)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 421)  (216 421)  LC_2 Logic Functioning bit
 (37 5)  (217 421)  (217 421)  LC_2 Logic Functioning bit
 (40 5)  (220 421)  (220 421)  LC_2 Logic Functioning bit
 (41 5)  (221 421)  (221 421)  LC_2 Logic Functioning bit
 (5 6)  (185 422)  (185 422)  routing T_4_26.sp4_v_t_38 <X> T_4_26.sp4_h_l_38
 (22 6)  (202 422)  (202 422)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (204 422)  (204 422)  routing T_4_26.top_op_7 <X> T_4_26.lc_trk_g1_7
 (27 6)  (207 422)  (207 422)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 422)  (208 422)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 422)  (209 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 422)  (211 422)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 422)  (213 422)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 422)  (217 422)  LC_3 Logic Functioning bit
 (39 6)  (219 422)  (219 422)  LC_3 Logic Functioning bit
 (41 6)  (221 422)  (221 422)  LC_3 Logic Functioning bit
 (43 6)  (223 422)  (223 422)  LC_3 Logic Functioning bit
 (6 7)  (186 423)  (186 423)  routing T_4_26.sp4_v_t_38 <X> T_4_26.sp4_h_l_38
 (14 7)  (194 423)  (194 423)  routing T_4_26.sp4_r_v_b_28 <X> T_4_26.lc_trk_g1_4
 (17 7)  (197 423)  (197 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (201 423)  (201 423)  routing T_4_26.top_op_7 <X> T_4_26.lc_trk_g1_7
 (31 7)  (211 423)  (211 423)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 423)  (217 423)  LC_3 Logic Functioning bit
 (39 7)  (219 423)  (219 423)  LC_3 Logic Functioning bit
 (41 7)  (221 423)  (221 423)  LC_3 Logic Functioning bit
 (43 7)  (223 423)  (223 423)  LC_3 Logic Functioning bit
 (12 8)  (192 424)  (192 424)  routing T_4_26.sp4_v_b_8 <X> T_4_26.sp4_h_r_8
 (14 8)  (194 424)  (194 424)  routing T_4_26.wire_logic_cluster/lc_0/out <X> T_4_26.lc_trk_g2_0
 (17 8)  (197 424)  (197 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 424)  (198 424)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g2_1
 (22 8)  (202 424)  (202 424)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (204 424)  (204 424)  routing T_4_26.tnr_op_3 <X> T_4_26.lc_trk_g2_3
 (27 8)  (207 424)  (207 424)  routing T_4_26.lc_trk_g1_2 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 424)  (213 424)  routing T_4_26.lc_trk_g2_1 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 424)  (218 424)  LC_4 Logic Functioning bit
 (39 8)  (219 424)  (219 424)  LC_4 Logic Functioning bit
 (42 8)  (222 424)  (222 424)  LC_4 Logic Functioning bit
 (43 8)  (223 424)  (223 424)  LC_4 Logic Functioning bit
 (11 9)  (191 425)  (191 425)  routing T_4_26.sp4_v_b_8 <X> T_4_26.sp4_h_r_8
 (17 9)  (197 425)  (197 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (202 425)  (202 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (203 425)  (203 425)  routing T_4_26.sp12_v_t_9 <X> T_4_26.lc_trk_g2_2
 (29 9)  (209 425)  (209 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 425)  (210 425)  routing T_4_26.lc_trk_g1_2 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 425)  (212 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (214 425)  (214 425)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.input_2_4
 (36 9)  (216 425)  (216 425)  LC_4 Logic Functioning bit
 (37 9)  (217 425)  (217 425)  LC_4 Logic Functioning bit
 (40 9)  (220 425)  (220 425)  LC_4 Logic Functioning bit
 (41 9)  (221 425)  (221 425)  LC_4 Logic Functioning bit
 (8 10)  (188 426)  (188 426)  routing T_4_26.sp4_v_t_42 <X> T_4_26.sp4_h_l_42
 (9 10)  (189 426)  (189 426)  routing T_4_26.sp4_v_t_42 <X> T_4_26.sp4_h_l_42
 (22 10)  (202 426)  (202 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 426)  (203 426)  routing T_4_26.sp4_v_b_47 <X> T_4_26.lc_trk_g2_7
 (24 10)  (204 426)  (204 426)  routing T_4_26.sp4_v_b_47 <X> T_4_26.lc_trk_g2_7
 (26 10)  (206 426)  (206 426)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 426)  (208 426)  routing T_4_26.lc_trk_g2_0 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 426)  (209 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 426)  (211 426)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 426)  (214 426)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 426)  (216 426)  LC_5 Logic Functioning bit
 (37 10)  (217 426)  (217 426)  LC_5 Logic Functioning bit
 (38 10)  (218 426)  (218 426)  LC_5 Logic Functioning bit
 (39 10)  (219 426)  (219 426)  LC_5 Logic Functioning bit
 (42 10)  (222 426)  (222 426)  LC_5 Logic Functioning bit
 (43 10)  (223 426)  (223 426)  LC_5 Logic Functioning bit
 (50 10)  (230 426)  (230 426)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (202 427)  (202 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (206 427)  (206 427)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 427)  (209 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 427)  (211 427)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 427)  (216 427)  LC_5 Logic Functioning bit
 (37 11)  (217 427)  (217 427)  LC_5 Logic Functioning bit
 (38 11)  (218 427)  (218 427)  LC_5 Logic Functioning bit
 (39 11)  (219 427)  (219 427)  LC_5 Logic Functioning bit
 (40 11)  (220 427)  (220 427)  LC_5 Logic Functioning bit
 (41 11)  (221 427)  (221 427)  LC_5 Logic Functioning bit
 (9 12)  (189 428)  (189 428)  routing T_4_26.sp4_v_t_47 <X> T_4_26.sp4_h_r_10
 (16 12)  (196 428)  (196 428)  routing T_4_26.sp4_v_t_12 <X> T_4_26.lc_trk_g3_1
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (198 428)  (198 428)  routing T_4_26.sp4_v_t_12 <X> T_4_26.lc_trk_g3_1
 (21 12)  (201 428)  (201 428)  routing T_4_26.sp4_v_t_14 <X> T_4_26.lc_trk_g3_3
 (22 12)  (202 428)  (202 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (203 428)  (203 428)  routing T_4_26.sp4_v_t_14 <X> T_4_26.lc_trk_g3_3
 (13 13)  (193 429)  (193 429)  routing T_4_26.sp4_v_t_43 <X> T_4_26.sp4_h_r_11
 (3 14)  (183 430)  (183 430)  routing T_4_26.sp12_h_r_1 <X> T_4_26.sp12_v_t_22
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 430)  (203 430)  routing T_4_26.sp4_h_r_31 <X> T_4_26.lc_trk_g3_7
 (24 14)  (204 430)  (204 430)  routing T_4_26.sp4_h_r_31 <X> T_4_26.lc_trk_g3_7
 (3 15)  (183 431)  (183 431)  routing T_4_26.sp12_h_r_1 <X> T_4_26.sp12_v_t_22
 (21 15)  (201 431)  (201 431)  routing T_4_26.sp4_h_r_31 <X> T_4_26.lc_trk_g3_7


LogicTile_5_26

 (6 0)  (240 416)  (240 416)  routing T_5_26.sp4_h_r_7 <X> T_5_26.sp4_v_b_0
 (14 0)  (248 416)  (248 416)  routing T_5_26.sp4_h_r_8 <X> T_5_26.lc_trk_g0_0
 (28 0)  (262 416)  (262 416)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 416)  (265 416)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 416)  (267 416)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (38 0)  (272 416)  (272 416)  LC_0 Logic Functioning bit
 (39 0)  (273 416)  (273 416)  LC_0 Logic Functioning bit
 (42 0)  (276 416)  (276 416)  LC_0 Logic Functioning bit
 (43 0)  (277 416)  (277 416)  LC_0 Logic Functioning bit
 (15 1)  (249 417)  (249 417)  routing T_5_26.sp4_h_r_8 <X> T_5_26.lc_trk_g0_0
 (16 1)  (250 417)  (250 417)  routing T_5_26.sp4_h_r_8 <X> T_5_26.lc_trk_g0_0
 (17 1)  (251 417)  (251 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (256 417)  (256 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (257 417)  (257 417)  routing T_5_26.sp4_h_r_2 <X> T_5_26.lc_trk_g0_2
 (24 1)  (258 417)  (258 417)  routing T_5_26.sp4_h_r_2 <X> T_5_26.lc_trk_g0_2
 (25 1)  (259 417)  (259 417)  routing T_5_26.sp4_h_r_2 <X> T_5_26.lc_trk_g0_2
 (29 1)  (263 417)  (263 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 417)  (264 417)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 417)  (265 417)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 417)  (266 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (267 417)  (267 417)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_0
 (34 1)  (268 417)  (268 417)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_0
 (35 1)  (269 417)  (269 417)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_0
 (36 1)  (270 417)  (270 417)  LC_0 Logic Functioning bit
 (37 1)  (271 417)  (271 417)  LC_0 Logic Functioning bit
 (40 1)  (274 417)  (274 417)  LC_0 Logic Functioning bit
 (41 1)  (275 417)  (275 417)  LC_0 Logic Functioning bit
 (0 2)  (234 418)  (234 418)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (249 418)  (249 418)  routing T_5_26.sp4_v_b_21 <X> T_5_26.lc_trk_g0_5
 (16 2)  (250 418)  (250 418)  routing T_5_26.sp4_v_b_21 <X> T_5_26.lc_trk_g0_5
 (17 2)  (251 418)  (251 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (255 418)  (255 418)  routing T_5_26.sp4_v_b_15 <X> T_5_26.lc_trk_g0_7
 (22 2)  (256 418)  (256 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (257 418)  (257 418)  routing T_5_26.sp4_v_b_15 <X> T_5_26.lc_trk_g0_7
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 418)  (265 418)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 418)  (267 418)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (39 2)  (273 418)  (273 418)  LC_1 Logic Functioning bit
 (42 2)  (276 418)  (276 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (50 2)  (284 418)  (284 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 419)  (234 419)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (14 3)  (248 419)  (248 419)  routing T_5_26.sp4_h_r_4 <X> T_5_26.lc_trk_g0_4
 (15 3)  (249 419)  (249 419)  routing T_5_26.sp4_h_r_4 <X> T_5_26.lc_trk_g0_4
 (16 3)  (250 419)  (250 419)  routing T_5_26.sp4_h_r_4 <X> T_5_26.lc_trk_g0_4
 (17 3)  (251 419)  (251 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (255 419)  (255 419)  routing T_5_26.sp4_v_b_15 <X> T_5_26.lc_trk_g0_7
 (26 3)  (260 419)  (260 419)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 419)  (261 419)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 419)  (265 419)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (37 3)  (271 419)  (271 419)  LC_1 Logic Functioning bit
 (40 3)  (274 419)  (274 419)  LC_1 Logic Functioning bit
 (41 3)  (275 419)  (275 419)  LC_1 Logic Functioning bit
 (9 4)  (243 420)  (243 420)  routing T_5_26.sp4_h_l_36 <X> T_5_26.sp4_h_r_4
 (10 4)  (244 420)  (244 420)  routing T_5_26.sp4_h_l_36 <X> T_5_26.sp4_h_r_4
 (11 4)  (245 420)  (245 420)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_v_b_5
 (13 4)  (247 420)  (247 420)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_v_b_5
 (15 4)  (249 420)  (249 420)  routing T_5_26.sp12_h_r_1 <X> T_5_26.lc_trk_g1_1
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (252 420)  (252 420)  routing T_5_26.sp12_h_r_1 <X> T_5_26.lc_trk_g1_1
 (26 4)  (260 420)  (260 420)  routing T_5_26.lc_trk_g0_4 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 420)  (264 420)  routing T_5_26.lc_trk_g0_5 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 420)  (265 420)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (37 4)  (271 420)  (271 420)  LC_2 Logic Functioning bit
 (43 4)  (277 420)  (277 420)  LC_2 Logic Functioning bit
 (45 4)  (279 420)  (279 420)  LC_2 Logic Functioning bit
 (47 4)  (281 420)  (281 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (246 421)  (246 421)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_v_b_5
 (18 5)  (252 421)  (252 421)  routing T_5_26.sp12_h_r_1 <X> T_5_26.lc_trk_g1_1
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 421)  (265 421)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 421)  (266 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 421)  (267 421)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.input_2_2
 (35 5)  (269 421)  (269 421)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.input_2_2
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (37 5)  (271 421)  (271 421)  LC_2 Logic Functioning bit
 (40 5)  (274 421)  (274 421)  LC_2 Logic Functioning bit
 (42 5)  (276 421)  (276 421)  LC_2 Logic Functioning bit
 (43 5)  (277 421)  (277 421)  LC_2 Logic Functioning bit
 (51 5)  (285 421)  (285 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (239 422)  (239 422)  routing T_5_26.sp4_v_t_38 <X> T_5_26.sp4_h_l_38
 (8 6)  (242 422)  (242 422)  routing T_5_26.sp4_v_t_47 <X> T_5_26.sp4_h_l_41
 (9 6)  (243 422)  (243 422)  routing T_5_26.sp4_v_t_47 <X> T_5_26.sp4_h_l_41
 (10 6)  (244 422)  (244 422)  routing T_5_26.sp4_v_t_47 <X> T_5_26.sp4_h_l_41
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (261 422)  (261 422)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 422)  (264 422)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 422)  (265 422)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 422)  (267 422)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (37 6)  (271 422)  (271 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (6 7)  (240 423)  (240 423)  routing T_5_26.sp4_v_t_38 <X> T_5_26.sp4_h_l_38
 (21 7)  (255 423)  (255 423)  routing T_5_26.sp4_r_v_b_31 <X> T_5_26.lc_trk_g1_7
 (26 7)  (260 423)  (260 423)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 423)  (261 423)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 423)  (264 423)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 423)  (265 423)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (274 423)  (274 423)  LC_3 Logic Functioning bit
 (41 7)  (275 423)  (275 423)  LC_3 Logic Functioning bit
 (42 7)  (276 423)  (276 423)  LC_3 Logic Functioning bit
 (43 7)  (277 423)  (277 423)  LC_3 Logic Functioning bit
 (15 8)  (249 424)  (249 424)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g2_1
 (16 8)  (250 424)  (250 424)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g2_1
 (17 8)  (251 424)  (251 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (256 424)  (256 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 424)  (257 424)  routing T_5_26.sp4_h_r_27 <X> T_5_26.lc_trk_g2_3
 (24 8)  (258 424)  (258 424)  routing T_5_26.sp4_h_r_27 <X> T_5_26.lc_trk_g2_3
 (25 8)  (259 424)  (259 424)  routing T_5_26.wire_logic_cluster/lc_2/out <X> T_5_26.lc_trk_g2_2
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 424)  (262 424)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 424)  (267 424)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (39 8)  (273 424)  (273 424)  LC_4 Logic Functioning bit
 (42 8)  (276 424)  (276 424)  LC_4 Logic Functioning bit
 (43 8)  (277 424)  (277 424)  LC_4 Logic Functioning bit
 (50 8)  (284 424)  (284 424)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (252 425)  (252 425)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g2_1
 (21 9)  (255 425)  (255 425)  routing T_5_26.sp4_h_r_27 <X> T_5_26.lc_trk_g2_3
 (22 9)  (256 425)  (256 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (260 425)  (260 425)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 425)  (264 425)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (37 9)  (271 425)  (271 425)  LC_4 Logic Functioning bit
 (40 9)  (274 425)  (274 425)  LC_4 Logic Functioning bit
 (41 9)  (275 425)  (275 425)  LC_4 Logic Functioning bit
 (5 10)  (239 426)  (239 426)  routing T_5_26.sp4_v_t_43 <X> T_5_26.sp4_h_l_43
 (12 10)  (246 426)  (246 426)  routing T_5_26.sp4_v_t_39 <X> T_5_26.sp4_h_l_45
 (22 10)  (256 426)  (256 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (257 426)  (257 426)  routing T_5_26.sp4_v_b_47 <X> T_5_26.lc_trk_g2_7
 (24 10)  (258 426)  (258 426)  routing T_5_26.sp4_v_b_47 <X> T_5_26.lc_trk_g2_7
 (27 10)  (261 426)  (261 426)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 426)  (262 426)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 426)  (263 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 426)  (265 426)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 426)  (267 426)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 426)  (268 426)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (37 10)  (271 426)  (271 426)  LC_5 Logic Functioning bit
 (38 10)  (272 426)  (272 426)  LC_5 Logic Functioning bit
 (39 10)  (273 426)  (273 426)  LC_5 Logic Functioning bit
 (40 10)  (274 426)  (274 426)  LC_5 Logic Functioning bit
 (41 10)  (275 426)  (275 426)  LC_5 Logic Functioning bit
 (43 10)  (277 426)  (277 426)  LC_5 Logic Functioning bit
 (50 10)  (284 426)  (284 426)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (240 427)  (240 427)  routing T_5_26.sp4_v_t_43 <X> T_5_26.sp4_h_l_43
 (11 11)  (245 427)  (245 427)  routing T_5_26.sp4_v_t_39 <X> T_5_26.sp4_h_l_45
 (13 11)  (247 427)  (247 427)  routing T_5_26.sp4_v_t_39 <X> T_5_26.sp4_h_l_45
 (19 11)  (253 427)  (253 427)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (256 427)  (256 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 427)  (257 427)  routing T_5_26.sp4_h_r_30 <X> T_5_26.lc_trk_g2_6
 (24 11)  (258 427)  (258 427)  routing T_5_26.sp4_h_r_30 <X> T_5_26.lc_trk_g2_6
 (25 11)  (259 427)  (259 427)  routing T_5_26.sp4_h_r_30 <X> T_5_26.lc_trk_g2_6
 (27 11)  (261 427)  (261 427)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 427)  (262 427)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 427)  (263 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 427)  (270 427)  LC_5 Logic Functioning bit
 (37 11)  (271 427)  (271 427)  LC_5 Logic Functioning bit
 (38 11)  (272 427)  (272 427)  LC_5 Logic Functioning bit
 (39 11)  (273 427)  (273 427)  LC_5 Logic Functioning bit
 (41 11)  (275 427)  (275 427)  LC_5 Logic Functioning bit
 (42 11)  (276 427)  (276 427)  LC_5 Logic Functioning bit
 (43 11)  (277 427)  (277 427)  LC_5 Logic Functioning bit
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 428)  (252 428)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g3_1
 (22 12)  (256 428)  (256 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 428)  (257 428)  routing T_5_26.sp4_v_t_30 <X> T_5_26.lc_trk_g3_3
 (24 12)  (258 428)  (258 428)  routing T_5_26.sp4_v_t_30 <X> T_5_26.lc_trk_g3_3
 (14 13)  (248 429)  (248 429)  routing T_5_26.tnl_op_0 <X> T_5_26.lc_trk_g3_0
 (15 13)  (249 429)  (249 429)  routing T_5_26.tnl_op_0 <X> T_5_26.lc_trk_g3_0
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (15 14)  (249 430)  (249 430)  routing T_5_26.tnr_op_5 <X> T_5_26.lc_trk_g3_5
 (17 14)  (251 430)  (251 430)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (256 430)  (256 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (259 430)  (259 430)  routing T_5_26.sp4_v_b_30 <X> T_5_26.lc_trk_g3_6
 (21 15)  (255 431)  (255 431)  routing T_5_26.sp4_r_v_b_47 <X> T_5_26.lc_trk_g3_7
 (22 15)  (256 431)  (256 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (257 431)  (257 431)  routing T_5_26.sp4_v_b_30 <X> T_5_26.lc_trk_g3_6


LogicTile_6_26

 (10 0)  (298 416)  (298 416)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_h_r_1
 (26 0)  (314 416)  (314 416)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 416)  (321 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 416)  (322 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (37 0)  (325 416)  (325 416)  LC_0 Logic Functioning bit
 (38 0)  (326 416)  (326 416)  LC_0 Logic Functioning bit
 (39 0)  (327 416)  (327 416)  LC_0 Logic Functioning bit
 (41 0)  (329 416)  (329 416)  LC_0 Logic Functioning bit
 (43 0)  (331 416)  (331 416)  LC_0 Logic Functioning bit
 (45 0)  (333 416)  (333 416)  LC_0 Logic Functioning bit
 (4 1)  (292 417)  (292 417)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_h_r_0
 (22 1)  (310 417)  (310 417)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 417)  (312 417)  routing T_6_26.top_op_2 <X> T_6_26.lc_trk_g0_2
 (25 1)  (313 417)  (313 417)  routing T_6_26.top_op_2 <X> T_6_26.lc_trk_g0_2
 (26 1)  (314 417)  (314 417)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 417)  (316 417)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 417)  (317 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 417)  (318 417)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 417)  (324 417)  LC_0 Logic Functioning bit
 (38 1)  (326 417)  (326 417)  LC_0 Logic Functioning bit
 (51 1)  (339 417)  (339 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 418)  (288 418)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (296 418)  (296 418)  routing T_6_26.sp4_v_t_36 <X> T_6_26.sp4_h_l_36
 (9 2)  (297 418)  (297 418)  routing T_6_26.sp4_v_t_36 <X> T_6_26.sp4_h_l_36
 (21 2)  (309 418)  (309 418)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (22 2)  (310 418)  (310 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 418)  (311 418)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (24 2)  (312 418)  (312 418)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (25 2)  (313 418)  (313 418)  routing T_6_26.sp4_h_r_14 <X> T_6_26.lc_trk_g0_6
 (28 2)  (316 418)  (316 418)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 418)  (319 418)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 418)  (321 418)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 418)  (325 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (41 2)  (329 418)  (329 418)  LC_1 Logic Functioning bit
 (43 2)  (331 418)  (331 418)  LC_1 Logic Functioning bit
 (48 2)  (336 418)  (336 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (14 3)  (302 419)  (302 419)  routing T_6_26.sp4_h_r_4 <X> T_6_26.lc_trk_g0_4
 (15 3)  (303 419)  (303 419)  routing T_6_26.sp4_h_r_4 <X> T_6_26.lc_trk_g0_4
 (16 3)  (304 419)  (304 419)  routing T_6_26.sp4_h_r_4 <X> T_6_26.lc_trk_g0_4
 (17 3)  (305 419)  (305 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (309 419)  (309 419)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (22 3)  (310 419)  (310 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 419)  (311 419)  routing T_6_26.sp4_h_r_14 <X> T_6_26.lc_trk_g0_6
 (24 3)  (312 419)  (312 419)  routing T_6_26.sp4_h_r_14 <X> T_6_26.lc_trk_g0_6
 (30 3)  (318 419)  (318 419)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (37 3)  (325 419)  (325 419)  LC_1 Logic Functioning bit
 (39 3)  (327 419)  (327 419)  LC_1 Logic Functioning bit
 (41 3)  (329 419)  (329 419)  LC_1 Logic Functioning bit
 (43 3)  (331 419)  (331 419)  LC_1 Logic Functioning bit
 (3 4)  (291 420)  (291 420)  routing T_6_26.sp12_v_t_23 <X> T_6_26.sp12_h_r_0
 (6 4)  (294 420)  (294 420)  routing T_6_26.sp4_h_r_10 <X> T_6_26.sp4_v_b_3
 (14 4)  (302 420)  (302 420)  routing T_6_26.sp4_h_r_8 <X> T_6_26.lc_trk_g1_0
 (22 4)  (310 420)  (310 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (311 420)  (311 420)  routing T_6_26.sp12_h_l_16 <X> T_6_26.lc_trk_g1_3
 (13 5)  (301 421)  (301 421)  routing T_6_26.sp4_v_t_37 <X> T_6_26.sp4_h_r_5
 (15 5)  (303 421)  (303 421)  routing T_6_26.sp4_h_r_8 <X> T_6_26.lc_trk_g1_0
 (16 5)  (304 421)  (304 421)  routing T_6_26.sp4_h_r_8 <X> T_6_26.lc_trk_g1_0
 (17 5)  (305 421)  (305 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (309 421)  (309 421)  routing T_6_26.sp12_h_l_16 <X> T_6_26.lc_trk_g1_3
 (22 5)  (310 421)  (310 421)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 421)  (312 421)  routing T_6_26.bot_op_2 <X> T_6_26.lc_trk_g1_2
 (13 7)  (301 423)  (301 423)  routing T_6_26.sp4_v_b_0 <X> T_6_26.sp4_h_l_40
 (21 8)  (309 424)  (309 424)  routing T_6_26.sp4_h_r_35 <X> T_6_26.lc_trk_g2_3
 (22 8)  (310 424)  (310 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (311 424)  (311 424)  routing T_6_26.sp4_h_r_35 <X> T_6_26.lc_trk_g2_3
 (24 8)  (312 424)  (312 424)  routing T_6_26.sp4_h_r_35 <X> T_6_26.lc_trk_g2_3
 (27 8)  (315 424)  (315 424)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 424)  (319 424)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 424)  (321 424)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (39 8)  (327 424)  (327 424)  LC_4 Logic Functioning bit
 (42 8)  (330 424)  (330 424)  LC_4 Logic Functioning bit
 (43 8)  (331 424)  (331 424)  LC_4 Logic Functioning bit
 (22 9)  (310 425)  (310 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (311 425)  (311 425)  routing T_6_26.sp12_v_b_18 <X> T_6_26.lc_trk_g2_2
 (25 9)  (313 425)  (313 425)  routing T_6_26.sp12_v_b_18 <X> T_6_26.lc_trk_g2_2
 (26 9)  (314 425)  (314 425)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 425)  (315 425)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 425)  (317 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 425)  (318 425)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 425)  (320 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 425)  (321 425)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.input_2_4
 (34 9)  (322 425)  (322 425)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.input_2_4
 (35 9)  (323 425)  (323 425)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.input_2_4
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (37 9)  (325 425)  (325 425)  LC_4 Logic Functioning bit
 (40 9)  (328 425)  (328 425)  LC_4 Logic Functioning bit
 (41 9)  (329 425)  (329 425)  LC_4 Logic Functioning bit
 (8 10)  (296 426)  (296 426)  routing T_6_26.sp4_h_r_7 <X> T_6_26.sp4_h_l_42
 (12 10)  (300 426)  (300 426)  routing T_6_26.sp4_v_b_8 <X> T_6_26.sp4_h_l_45
 (14 10)  (302 426)  (302 426)  routing T_6_26.sp4_v_b_36 <X> T_6_26.lc_trk_g2_4
 (15 10)  (303 426)  (303 426)  routing T_6_26.sp4_v_t_32 <X> T_6_26.lc_trk_g2_5
 (16 10)  (304 426)  (304 426)  routing T_6_26.sp4_v_t_32 <X> T_6_26.lc_trk_g2_5
 (17 10)  (305 426)  (305 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 10)  (307 426)  (307 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (313 426)  (313 426)  routing T_6_26.sp4_v_b_30 <X> T_6_26.lc_trk_g2_6
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 426)  (318 426)  routing T_6_26.lc_trk_g0_4 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 426)  (323 426)  routing T_6_26.lc_trk_g0_7 <X> T_6_26.input_2_5
 (38 10)  (326 426)  (326 426)  LC_5 Logic Functioning bit
 (39 10)  (327 426)  (327 426)  LC_5 Logic Functioning bit
 (42 10)  (330 426)  (330 426)  LC_5 Logic Functioning bit
 (43 10)  (331 426)  (331 426)  LC_5 Logic Functioning bit
 (14 11)  (302 427)  (302 427)  routing T_6_26.sp4_v_b_36 <X> T_6_26.lc_trk_g2_4
 (16 11)  (304 427)  (304 427)  routing T_6_26.sp4_v_b_36 <X> T_6_26.lc_trk_g2_4
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (310 427)  (310 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (311 427)  (311 427)  routing T_6_26.sp4_v_b_30 <X> T_6_26.lc_trk_g2_6
 (27 11)  (315 427)  (315 427)  routing T_6_26.lc_trk_g1_0 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 427)  (319 427)  routing T_6_26.lc_trk_g0_2 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (323 427)  (323 427)  routing T_6_26.lc_trk_g0_7 <X> T_6_26.input_2_5
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (37 11)  (325 427)  (325 427)  LC_5 Logic Functioning bit
 (40 11)  (328 427)  (328 427)  LC_5 Logic Functioning bit
 (41 11)  (329 427)  (329 427)  LC_5 Logic Functioning bit
 (12 12)  (300 428)  (300 428)  routing T_6_26.sp4_v_b_5 <X> T_6_26.sp4_h_r_11
 (14 12)  (302 428)  (302 428)  routing T_6_26.wire_logic_cluster/lc_0/out <X> T_6_26.lc_trk_g3_0
 (22 12)  (310 428)  (310 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (311 428)  (311 428)  routing T_6_26.sp12_v_b_11 <X> T_6_26.lc_trk_g3_3
 (26 12)  (314 428)  (314 428)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 428)  (315 428)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 428)  (316 428)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 428)  (318 428)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 428)  (319 428)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 428)  (321 428)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 428)  (322 428)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (40 12)  (328 428)  (328 428)  LC_6 Logic Functioning bit
 (41 12)  (329 428)  (329 428)  LC_6 Logic Functioning bit
 (42 12)  (330 428)  (330 428)  LC_6 Logic Functioning bit
 (43 12)  (331 428)  (331 428)  LC_6 Logic Functioning bit
 (50 12)  (338 428)  (338 428)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (296 429)  (296 429)  routing T_6_26.sp4_h_r_10 <X> T_6_26.sp4_v_b_10
 (11 13)  (299 429)  (299 429)  routing T_6_26.sp4_v_b_5 <X> T_6_26.sp4_h_r_11
 (13 13)  (301 429)  (301 429)  routing T_6_26.sp4_v_b_5 <X> T_6_26.sp4_h_r_11
 (17 13)  (305 429)  (305 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (314 429)  (314 429)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 429)  (317 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 429)  (319 429)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (38 13)  (326 429)  (326 429)  LC_6 Logic Functioning bit
 (39 13)  (327 429)  (327 429)  LC_6 Logic Functioning bit
 (42 13)  (330 429)  (330 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (8 14)  (296 430)  (296 430)  routing T_6_26.sp4_h_r_2 <X> T_6_26.sp4_h_l_47
 (10 14)  (298 430)  (298 430)  routing T_6_26.sp4_h_r_2 <X> T_6_26.sp4_h_l_47
 (12 14)  (300 430)  (300 430)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_h_l_46
 (14 14)  (302 430)  (302 430)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (11 15)  (299 431)  (299 431)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_h_l_46
 (14 15)  (302 431)  (302 431)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (15 15)  (303 431)  (303 431)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (16 15)  (304 431)  (304 431)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g3_4
 (17 15)  (305 431)  (305 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (310 431)  (310 431)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (312 431)  (312 431)  routing T_6_26.tnr_op_6 <X> T_6_26.lc_trk_g3_6


LogicTile_7_26

 (17 0)  (359 416)  (359 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (364 416)  (364 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (12 1)  (354 417)  (354 417)  routing T_7_26.sp4_h_r_2 <X> T_7_26.sp4_v_b_2
 (16 1)  (358 417)  (358 417)  routing T_7_26.sp12_h_r_8 <X> T_7_26.lc_trk_g0_0
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (360 417)  (360 417)  routing T_7_26.sp4_r_v_b_34 <X> T_7_26.lc_trk_g0_1
 (21 1)  (363 417)  (363 417)  routing T_7_26.sp4_r_v_b_32 <X> T_7_26.lc_trk_g0_3
 (0 2)  (342 418)  (342 418)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (350 418)  (350 418)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_36
 (9 2)  (351 418)  (351 418)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_36
 (14 2)  (356 418)  (356 418)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (15 2)  (357 418)  (357 418)  routing T_7_26.sp4_v_b_21 <X> T_7_26.lc_trk_g0_5
 (16 2)  (358 418)  (358 418)  routing T_7_26.sp4_v_b_21 <X> T_7_26.lc_trk_g0_5
 (17 2)  (359 418)  (359 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (371 418)  (371 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 418)  (372 418)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 418)  (374 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 418)  (376 418)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 418)  (378 418)  LC_1 Logic Functioning bit
 (37 2)  (379 418)  (379 418)  LC_1 Logic Functioning bit
 (38 2)  (380 418)  (380 418)  LC_1 Logic Functioning bit
 (39 2)  (381 418)  (381 418)  LC_1 Logic Functioning bit
 (41 2)  (383 418)  (383 418)  LC_1 Logic Functioning bit
 (43 2)  (385 418)  (385 418)  LC_1 Logic Functioning bit
 (45 2)  (387 418)  (387 418)  LC_1 Logic Functioning bit
 (53 2)  (395 418)  (395 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (12 3)  (354 419)  (354 419)  routing T_7_26.sp4_h_l_39 <X> T_7_26.sp4_v_t_39
 (14 3)  (356 419)  (356 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (15 3)  (357 419)  (357 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_h_l_9 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (364 419)  (364 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (367 419)  (367 419)  routing T_7_26.sp4_r_v_b_30 <X> T_7_26.lc_trk_g0_6
 (29 3)  (371 419)  (371 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 419)  (378 419)  LC_1 Logic Functioning bit
 (38 3)  (380 419)  (380 419)  LC_1 Logic Functioning bit
 (6 4)  (348 420)  (348 420)  routing T_7_26.sp4_v_t_37 <X> T_7_26.sp4_v_b_3
 (8 4)  (350 420)  (350 420)  routing T_7_26.sp4_h_l_45 <X> T_7_26.sp4_h_r_4
 (10 4)  (352 420)  (352 420)  routing T_7_26.sp4_h_l_45 <X> T_7_26.sp4_h_r_4
 (17 4)  (359 420)  (359 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 420)  (360 420)  routing T_7_26.wire_logic_cluster/lc_1/out <X> T_7_26.lc_trk_g1_1
 (22 4)  (364 420)  (364 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (369 420)  (369 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 420)  (370 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 420)  (371 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 420)  (372 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 420)  (377 420)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.input_2_2
 (38 4)  (380 420)  (380 420)  LC_2 Logic Functioning bit
 (39 4)  (381 420)  (381 420)  LC_2 Logic Functioning bit
 (42 4)  (384 420)  (384 420)  LC_2 Logic Functioning bit
 (43 4)  (385 420)  (385 420)  LC_2 Logic Functioning bit
 (5 5)  (347 421)  (347 421)  routing T_7_26.sp4_v_t_37 <X> T_7_26.sp4_v_b_3
 (21 5)  (363 421)  (363 421)  routing T_7_26.sp4_r_v_b_27 <X> T_7_26.lc_trk_g1_3
 (26 5)  (368 421)  (368 421)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 421)  (369 421)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 421)  (370 421)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 421)  (371 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 421)  (373 421)  routing T_7_26.lc_trk_g0_3 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 421)  (374 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (376 421)  (376 421)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.input_2_2
 (36 5)  (378 421)  (378 421)  LC_2 Logic Functioning bit
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (40 5)  (382 421)  (382 421)  LC_2 Logic Functioning bit
 (41 5)  (383 421)  (383 421)  LC_2 Logic Functioning bit
 (12 6)  (354 422)  (354 422)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_40
 (14 6)  (356 422)  (356 422)  routing T_7_26.sp12_h_l_3 <X> T_7_26.lc_trk_g1_4
 (15 6)  (357 422)  (357 422)  routing T_7_26.sp4_h_r_13 <X> T_7_26.lc_trk_g1_5
 (16 6)  (358 422)  (358 422)  routing T_7_26.sp4_h_r_13 <X> T_7_26.lc_trk_g1_5
 (17 6)  (359 422)  (359 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 422)  (360 422)  routing T_7_26.sp4_h_r_13 <X> T_7_26.lc_trk_g1_5
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 422)  (372 422)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 422)  (375 422)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 422)  (376 422)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 422)  (377 422)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_3
 (36 6)  (378 422)  (378 422)  LC_3 Logic Functioning bit
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (41 6)  (383 422)  (383 422)  LC_3 Logic Functioning bit
 (42 6)  (384 422)  (384 422)  LC_3 Logic Functioning bit
 (43 6)  (385 422)  (385 422)  LC_3 Logic Functioning bit
 (45 6)  (387 422)  (387 422)  LC_3 Logic Functioning bit
 (11 7)  (353 423)  (353 423)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_40
 (14 7)  (356 423)  (356 423)  routing T_7_26.sp12_h_l_3 <X> T_7_26.lc_trk_g1_4
 (15 7)  (357 423)  (357 423)  routing T_7_26.sp12_h_l_3 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (368 423)  (368 423)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 423)  (370 423)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 423)  (372 423)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 423)  (374 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (375 423)  (375 423)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_3
 (34 7)  (376 423)  (376 423)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_3
 (35 7)  (377 423)  (377 423)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_3
 (37 7)  (379 423)  (379 423)  LC_3 Logic Functioning bit
 (39 7)  (381 423)  (381 423)  LC_3 Logic Functioning bit
 (42 7)  (384 423)  (384 423)  LC_3 Logic Functioning bit
 (47 7)  (389 423)  (389 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (390 423)  (390 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (350 424)  (350 424)  routing T_7_26.sp4_v_b_1 <X> T_7_26.sp4_h_r_7
 (9 8)  (351 424)  (351 424)  routing T_7_26.sp4_v_b_1 <X> T_7_26.sp4_h_r_7
 (10 8)  (352 424)  (352 424)  routing T_7_26.sp4_v_b_1 <X> T_7_26.sp4_h_r_7
 (13 8)  (355 424)  (355 424)  routing T_7_26.sp4_v_t_45 <X> T_7_26.sp4_v_b_8
 (14 8)  (356 424)  (356 424)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g2_0
 (15 8)  (357 424)  (357 424)  routing T_7_26.sp4_h_r_41 <X> T_7_26.lc_trk_g2_1
 (16 8)  (358 424)  (358 424)  routing T_7_26.sp4_h_r_41 <X> T_7_26.lc_trk_g2_1
 (17 8)  (359 424)  (359 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 424)  (360 424)  routing T_7_26.sp4_h_r_41 <X> T_7_26.lc_trk_g2_1
 (21 8)  (363 424)  (363 424)  routing T_7_26.wire_logic_cluster/lc_3/out <X> T_7_26.lc_trk_g2_3
 (22 8)  (364 424)  (364 424)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (370 424)  (370 424)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 424)  (371 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 424)  (373 424)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (379 424)  (379 424)  LC_4 Logic Functioning bit
 (39 8)  (381 424)  (381 424)  LC_4 Logic Functioning bit
 (41 8)  (383 424)  (383 424)  LC_4 Logic Functioning bit
 (43 8)  (385 424)  (385 424)  LC_4 Logic Functioning bit
 (5 9)  (347 425)  (347 425)  routing T_7_26.sp4_h_r_6 <X> T_7_26.sp4_v_b_6
 (14 9)  (356 425)  (356 425)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g2_0
 (15 9)  (357 425)  (357 425)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g2_0
 (16 9)  (358 425)  (358 425)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g2_0
 (17 9)  (359 425)  (359 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (360 425)  (360 425)  routing T_7_26.sp4_h_r_41 <X> T_7_26.lc_trk_g2_1
 (30 9)  (372 425)  (372 425)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 425)  (379 425)  LC_4 Logic Functioning bit
 (39 9)  (381 425)  (381 425)  LC_4 Logic Functioning bit
 (41 9)  (383 425)  (383 425)  LC_4 Logic Functioning bit
 (43 9)  (385 425)  (385 425)  LC_4 Logic Functioning bit
 (5 10)  (347 426)  (347 426)  routing T_7_26.sp4_v_t_43 <X> T_7_26.sp4_h_l_43
 (17 10)  (359 426)  (359 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 426)  (360 426)  routing T_7_26.wire_logic_cluster/lc_5/out <X> T_7_26.lc_trk_g2_5
 (22 10)  (364 426)  (364 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (368 426)  (368 426)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 426)  (370 426)  routing T_7_26.lc_trk_g2_0 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 426)  (371 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 426)  (376 426)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 426)  (380 426)  LC_5 Logic Functioning bit
 (39 10)  (381 426)  (381 426)  LC_5 Logic Functioning bit
 (42 10)  (384 426)  (384 426)  LC_5 Logic Functioning bit
 (43 10)  (385 426)  (385 426)  LC_5 Logic Functioning bit
 (50 10)  (392 426)  (392 426)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (348 427)  (348 427)  routing T_7_26.sp4_v_t_43 <X> T_7_26.sp4_h_l_43
 (21 11)  (363 427)  (363 427)  routing T_7_26.sp4_r_v_b_39 <X> T_7_26.lc_trk_g2_7
 (27 11)  (369 427)  (369 427)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 427)  (373 427)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 427)  (378 427)  LC_5 Logic Functioning bit
 (37 11)  (379 427)  (379 427)  LC_5 Logic Functioning bit
 (40 11)  (382 427)  (382 427)  LC_5 Logic Functioning bit
 (41 11)  (383 427)  (383 427)  LC_5 Logic Functioning bit
 (17 12)  (359 428)  (359 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (363 428)  (363 428)  routing T_7_26.sp12_v_t_0 <X> T_7_26.lc_trk_g3_3
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (366 428)  (366 428)  routing T_7_26.sp12_v_t_0 <X> T_7_26.lc_trk_g3_3
 (28 12)  (370 428)  (370 428)  routing T_7_26.lc_trk_g2_1 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 428)  (371 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 428)  (373 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 428)  (375 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 428)  (379 428)  LC_6 Logic Functioning bit
 (39 12)  (381 428)  (381 428)  LC_6 Logic Functioning bit
 (41 12)  (383 428)  (383 428)  LC_6 Logic Functioning bit
 (43 12)  (385 428)  (385 428)  LC_6 Logic Functioning bit
 (21 13)  (363 429)  (363 429)  routing T_7_26.sp12_v_t_0 <X> T_7_26.lc_trk_g3_3
 (31 13)  (373 429)  (373 429)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 429)  (379 429)  LC_6 Logic Functioning bit
 (39 13)  (381 429)  (381 429)  LC_6 Logic Functioning bit
 (41 13)  (383 429)  (383 429)  LC_6 Logic Functioning bit
 (43 13)  (385 429)  (385 429)  LC_6 Logic Functioning bit
 (2 14)  (344 430)  (344 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (6 14)  (348 430)  (348 430)  routing T_7_26.sp4_v_b_6 <X> T_7_26.sp4_v_t_44
 (14 14)  (356 430)  (356 430)  routing T_7_26.sp4_v_b_36 <X> T_7_26.lc_trk_g3_4
 (21 14)  (363 430)  (363 430)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g3_7
 (22 14)  (364 430)  (364 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (365 430)  (365 430)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g3_7
 (24 14)  (366 430)  (366 430)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g3_7
 (26 14)  (368 430)  (368 430)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 430)  (371 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 430)  (373 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 430)  (375 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 430)  (376 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (380 430)  (380 430)  LC_7 Logic Functioning bit
 (39 14)  (381 430)  (381 430)  LC_7 Logic Functioning bit
 (42 14)  (384 430)  (384 430)  LC_7 Logic Functioning bit
 (43 14)  (385 430)  (385 430)  LC_7 Logic Functioning bit
 (50 14)  (392 430)  (392 430)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (347 431)  (347 431)  routing T_7_26.sp4_v_b_6 <X> T_7_26.sp4_v_t_44
 (8 15)  (350 431)  (350 431)  routing T_7_26.sp4_h_r_10 <X> T_7_26.sp4_v_t_47
 (9 15)  (351 431)  (351 431)  routing T_7_26.sp4_h_r_10 <X> T_7_26.sp4_v_t_47
 (14 15)  (356 431)  (356 431)  routing T_7_26.sp4_v_b_36 <X> T_7_26.lc_trk_g3_4
 (16 15)  (358 431)  (358 431)  routing T_7_26.sp4_v_b_36 <X> T_7_26.lc_trk_g3_4
 (17 15)  (359 431)  (359 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (363 431)  (363 431)  routing T_7_26.sp4_h_l_34 <X> T_7_26.lc_trk_g3_7
 (22 15)  (364 431)  (364 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (365 431)  (365 431)  routing T_7_26.sp12_v_t_21 <X> T_7_26.lc_trk_g3_6
 (25 15)  (367 431)  (367 431)  routing T_7_26.sp12_v_t_21 <X> T_7_26.lc_trk_g3_6
 (28 15)  (370 431)  (370 431)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 431)  (371 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 431)  (373 431)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 431)  (378 431)  LC_7 Logic Functioning bit
 (37 15)  (379 431)  (379 431)  LC_7 Logic Functioning bit
 (40 15)  (382 431)  (382 431)  LC_7 Logic Functioning bit
 (41 15)  (383 431)  (383 431)  LC_7 Logic Functioning bit


RAM_Tile_8_26

 (11 0)  (407 416)  (407 416)  routing T_8_26.sp4_v_t_43 <X> T_8_26.sp4_v_b_2
 (13 0)  (409 416)  (409 416)  routing T_8_26.sp4_v_t_43 <X> T_8_26.sp4_v_b_2
 (8 2)  (404 418)  (404 418)  routing T_8_26.sp4_h_r_5 <X> T_8_26.sp4_h_l_36
 (10 2)  (406 418)  (406 418)  routing T_8_26.sp4_h_r_5 <X> T_8_26.sp4_h_l_36
 (5 8)  (401 424)  (401 424)  routing T_8_26.sp4_v_b_0 <X> T_8_26.sp4_h_r_6
 (6 8)  (402 424)  (402 424)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_b_6
 (4 9)  (400 425)  (400 425)  routing T_8_26.sp4_v_b_0 <X> T_8_26.sp4_h_r_6
 (6 9)  (402 425)  (402 425)  routing T_8_26.sp4_v_b_0 <X> T_8_26.sp4_h_r_6
 (12 9)  (408 425)  (408 425)  routing T_8_26.sp4_h_r_8 <X> T_8_26.sp4_v_b_8
 (8 11)  (404 427)  (404 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (9 11)  (405 427)  (405 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (10 11)  (406 427)  (406 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (10 12)  (406 428)  (406 428)  routing T_8_26.sp4_v_t_40 <X> T_8_26.sp4_h_r_10
 (11 12)  (407 428)  (407 428)  routing T_8_26.sp4_h_l_40 <X> T_8_26.sp4_v_b_11
 (12 12)  (408 428)  (408 428)  routing T_8_26.sp4_h_l_45 <X> T_8_26.sp4_h_r_11
 (13 12)  (409 428)  (409 428)  routing T_8_26.sp4_h_l_40 <X> T_8_26.sp4_v_b_11
 (3 13)  (399 429)  (399 429)  routing T_8_26.sp12_h_l_22 <X> T_8_26.sp12_h_r_1
 (12 13)  (408 429)  (408 429)  routing T_8_26.sp4_h_l_40 <X> T_8_26.sp4_v_b_11
 (13 13)  (409 429)  (409 429)  routing T_8_26.sp4_h_l_45 <X> T_8_26.sp4_h_r_11
 (4 14)  (400 430)  (400 430)  routing T_8_26.sp4_h_r_9 <X> T_8_26.sp4_v_t_44
 (5 15)  (401 431)  (401 431)  routing T_8_26.sp4_h_r_9 <X> T_8_26.sp4_v_t_44


LogicTile_9_26

 (3 0)  (441 416)  (441 416)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_v_b_0
 (11 0)  (449 416)  (449 416)  routing T_9_26.sp4_h_r_9 <X> T_9_26.sp4_v_b_2
 (12 0)  (450 416)  (450 416)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_h_r_2
 (26 0)  (464 416)  (464 416)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 416)  (466 416)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 416)  (469 416)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 416)  (471 416)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 416)  (472 416)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (39 0)  (477 416)  (477 416)  LC_0 Logic Functioning bit
 (42 0)  (480 416)  (480 416)  LC_0 Logic Functioning bit
 (43 0)  (481 416)  (481 416)  LC_0 Logic Functioning bit
 (46 0)  (484 416)  (484 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (441 417)  (441 417)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_v_b_0
 (11 1)  (449 417)  (449 417)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_h_r_2
 (13 1)  (451 417)  (451 417)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_h_r_2
 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 417)  (461 417)  routing T_9_26.sp12_h_r_10 <X> T_9_26.lc_trk_g0_2
 (26 1)  (464 417)  (464 417)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 417)  (466 417)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 417)  (468 417)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 417)  (470 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 417)  (471 417)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.input_2_0
 (34 1)  (472 417)  (472 417)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.input_2_0
 (36 1)  (474 417)  (474 417)  LC_0 Logic Functioning bit
 (37 1)  (475 417)  (475 417)  LC_0 Logic Functioning bit
 (40 1)  (478 417)  (478 417)  LC_0 Logic Functioning bit
 (41 1)  (479 417)  (479 417)  LC_0 Logic Functioning bit
 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (441 418)  (441 418)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_h_l_23
 (12 2)  (450 418)  (450 418)  routing T_9_26.sp4_h_r_11 <X> T_9_26.sp4_h_l_39
 (14 2)  (452 418)  (452 418)  routing T_9_26.wire_logic_cluster/lc_4/out <X> T_9_26.lc_trk_g0_4
 (17 2)  (455 418)  (455 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 418)  (456 418)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g0_5
 (25 2)  (463 418)  (463 418)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g0_6
 (26 2)  (464 418)  (464 418)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 418)  (465 418)  routing T_9_26.lc_trk_g1_1 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (39 2)  (477 418)  (477 418)  LC_1 Logic Functioning bit
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (3 3)  (441 419)  (441 419)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_h_l_23
 (13 3)  (451 419)  (451 419)  routing T_9_26.sp4_h_r_11 <X> T_9_26.sp4_h_l_39
 (17 3)  (455 419)  (455 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 419)  (460 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 419)  (461 419)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g0_6
 (25 3)  (463 419)  (463 419)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g0_6
 (26 3)  (464 419)  (464 419)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 419)  (466 419)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (40 3)  (478 419)  (478 419)  LC_1 Logic Functioning bit
 (41 3)  (479 419)  (479 419)  LC_1 Logic Functioning bit
 (42 3)  (480 419)  (480 419)  LC_1 Logic Functioning bit
 (43 3)  (481 419)  (481 419)  LC_1 Logic Functioning bit
 (48 3)  (486 419)  (486 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (453 420)  (453 420)  routing T_9_26.bot_op_1 <X> T_9_26.lc_trk_g1_1
 (17 4)  (455 420)  (455 420)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (467 420)  (467 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 420)  (468 420)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 420)  (469 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 420)  (471 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 420)  (473 420)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (38 4)  (476 420)  (476 420)  LC_2 Logic Functioning bit
 (39 4)  (477 420)  (477 420)  LC_2 Logic Functioning bit
 (42 4)  (480 420)  (480 420)  LC_2 Logic Functioning bit
 (43 4)  (481 420)  (481 420)  LC_2 Logic Functioning bit
 (47 4)  (485 420)  (485 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (459 421)  (459 421)  routing T_9_26.sp4_r_v_b_27 <X> T_9_26.lc_trk_g1_3
 (27 5)  (465 421)  (465 421)  routing T_9_26.lc_trk_g1_1 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 421)  (467 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 421)  (470 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 421)  (471 421)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (34 5)  (472 421)  (472 421)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.input_2_2
 (36 5)  (474 421)  (474 421)  LC_2 Logic Functioning bit
 (37 5)  (475 421)  (475 421)  LC_2 Logic Functioning bit
 (40 5)  (478 421)  (478 421)  LC_2 Logic Functioning bit
 (41 5)  (479 421)  (479 421)  LC_2 Logic Functioning bit
 (3 6)  (441 422)  (441 422)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_v_t_23
 (5 6)  (443 422)  (443 422)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_h_l_38
 (15 6)  (453 422)  (453 422)  routing T_9_26.bot_op_5 <X> T_9_26.lc_trk_g1_5
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (459 422)  (459 422)  routing T_9_26.wire_logic_cluster/lc_7/out <X> T_9_26.lc_trk_g1_7
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 422)  (463 422)  routing T_9_26.wire_logic_cluster/lc_6/out <X> T_9_26.lc_trk_g1_6
 (27 6)  (465 422)  (465 422)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 422)  (468 422)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (39 6)  (477 422)  (477 422)  LC_3 Logic Functioning bit
 (42 6)  (480 422)  (480 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (50 6)  (488 422)  (488 422)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (441 423)  (441 423)  routing T_9_26.sp12_h_r_0 <X> T_9_26.sp12_v_t_23
 (4 7)  (442 423)  (442 423)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_h_l_38
 (6 7)  (444 423)  (444 423)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_h_l_38
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (465 423)  (465 423)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 423)  (466 423)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 423)  (474 423)  LC_3 Logic Functioning bit
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (40 7)  (478 423)  (478 423)  LC_3 Logic Functioning bit
 (41 7)  (479 423)  (479 423)  LC_3 Logic Functioning bit
 (48 7)  (486 423)  (486 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (440 424)  (440 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (443 424)  (443 424)  routing T_9_26.sp4_v_t_43 <X> T_9_26.sp4_h_r_6
 (21 8)  (459 424)  (459 424)  routing T_9_26.sp4_h_r_43 <X> T_9_26.lc_trk_g2_3
 (22 8)  (460 424)  (460 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 424)  (461 424)  routing T_9_26.sp4_h_r_43 <X> T_9_26.lc_trk_g2_3
 (24 8)  (462 424)  (462 424)  routing T_9_26.sp4_h_r_43 <X> T_9_26.lc_trk_g2_3
 (25 8)  (463 424)  (463 424)  routing T_9_26.sp4_v_b_26 <X> T_9_26.lc_trk_g2_2
 (26 8)  (464 424)  (464 424)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 424)  (465 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 424)  (466 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 424)  (467 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 424)  (468 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 424)  (471 424)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 424)  (472 424)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 424)  (473 424)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.input_2_4
 (36 8)  (474 424)  (474 424)  LC_4 Logic Functioning bit
 (37 8)  (475 424)  (475 424)  LC_4 Logic Functioning bit
 (39 8)  (477 424)  (477 424)  LC_4 Logic Functioning bit
 (43 8)  (481 424)  (481 424)  LC_4 Logic Functioning bit
 (45 8)  (483 424)  (483 424)  LC_4 Logic Functioning bit
 (21 9)  (459 425)  (459 425)  routing T_9_26.sp4_h_r_43 <X> T_9_26.lc_trk_g2_3
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 425)  (461 425)  routing T_9_26.sp4_v_b_26 <X> T_9_26.lc_trk_g2_2
 (26 9)  (464 425)  (464 425)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 425)  (469 425)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 425)  (470 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 425)  (474 425)  LC_4 Logic Functioning bit
 (37 9)  (475 425)  (475 425)  LC_4 Logic Functioning bit
 (42 9)  (480 425)  (480 425)  LC_4 Logic Functioning bit
 (43 9)  (481 425)  (481 425)  LC_4 Logic Functioning bit
 (51 9)  (489 425)  (489 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 10)  (447 426)  (447 426)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_h_l_42
 (10 10)  (448 426)  (448 426)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_h_l_42
 (12 10)  (450 426)  (450 426)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_h_l_45
 (14 10)  (452 426)  (452 426)  routing T_9_26.sp4_h_r_36 <X> T_9_26.lc_trk_g2_4
 (15 10)  (453 426)  (453 426)  routing T_9_26.rgt_op_5 <X> T_9_26.lc_trk_g2_5
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 426)  (456 426)  routing T_9_26.rgt_op_5 <X> T_9_26.lc_trk_g2_5
 (22 10)  (460 426)  (460 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 426)  (464 426)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 426)  (473 426)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.input_2_5
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (38 10)  (476 426)  (476 426)  LC_5 Logic Functioning bit
 (41 10)  (479 426)  (479 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (45 10)  (483 426)  (483 426)  LC_5 Logic Functioning bit
 (11 11)  (449 427)  (449 427)  routing T_9_26.sp4_v_t_45 <X> T_9_26.sp4_h_l_45
 (15 11)  (453 427)  (453 427)  routing T_9_26.sp4_h_r_36 <X> T_9_26.lc_trk_g2_4
 (16 11)  (454 427)  (454 427)  routing T_9_26.sp4_h_r_36 <X> T_9_26.lc_trk_g2_4
 (17 11)  (455 427)  (455 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (459 427)  (459 427)  routing T_9_26.sp4_r_v_b_39 <X> T_9_26.lc_trk_g2_7
 (22 11)  (460 427)  (460 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (461 427)  (461 427)  routing T_9_26.sp12_v_t_21 <X> T_9_26.lc_trk_g2_6
 (25 11)  (463 427)  (463 427)  routing T_9_26.sp12_v_t_21 <X> T_9_26.lc_trk_g2_6
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 427)  (468 427)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 427)  (469 427)  routing T_9_26.lc_trk_g0_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 427)  (470 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (471 427)  (471 427)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.input_2_5
 (34 11)  (472 427)  (472 427)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.input_2_5
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (39 11)  (477 427)  (477 427)  LC_5 Logic Functioning bit
 (41 11)  (479 427)  (479 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (46 11)  (484 427)  (484 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (452 428)  (452 428)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g3_0
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 428)  (456 428)  routing T_9_26.wire_logic_cluster/lc_1/out <X> T_9_26.lc_trk_g3_1
 (27 12)  (465 428)  (465 428)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 428)  (466 428)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 428)  (469 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 428)  (472 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 428)  (474 428)  LC_6 Logic Functioning bit
 (37 12)  (475 428)  (475 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (39 12)  (477 428)  (477 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (43 12)  (481 428)  (481 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (14 13)  (452 429)  (452 429)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g3_0
 (15 13)  (453 429)  (453 429)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g3_0
 (16 13)  (454 429)  (454 429)  routing T_9_26.sp4_h_r_40 <X> T_9_26.lc_trk_g3_0
 (17 13)  (455 429)  (455 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 429)  (465 429)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 429)  (468 429)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 429)  (474 429)  LC_6 Logic Functioning bit
 (38 13)  (476 429)  (476 429)  LC_6 Logic Functioning bit
 (9 14)  (447 430)  (447 430)  routing T_9_26.sp4_h_r_7 <X> T_9_26.sp4_h_l_47
 (10 14)  (448 430)  (448 430)  routing T_9_26.sp4_h_r_7 <X> T_9_26.sp4_h_l_47
 (15 14)  (453 430)  (453 430)  routing T_9_26.tnr_op_5 <X> T_9_26.lc_trk_g3_5
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (464 430)  (464 430)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 430)  (472 430)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (37 14)  (475 430)  (475 430)  LC_7 Logic Functioning bit
 (38 14)  (476 430)  (476 430)  LC_7 Logic Functioning bit
 (39 14)  (477 430)  (477 430)  LC_7 Logic Functioning bit
 (41 14)  (479 430)  (479 430)  LC_7 Logic Functioning bit
 (43 14)  (481 430)  (481 430)  LC_7 Logic Functioning bit
 (45 14)  (483 430)  (483 430)  LC_7 Logic Functioning bit
 (46 14)  (484 430)  (484 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (453 431)  (453 431)  routing T_9_26.sp4_v_t_33 <X> T_9_26.lc_trk_g3_4
 (16 15)  (454 431)  (454 431)  routing T_9_26.sp4_v_t_33 <X> T_9_26.lc_trk_g3_4
 (17 15)  (455 431)  (455 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 431)  (460 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (464 431)  (464 431)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 431)  (465 431)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 431)  (468 431)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 431)  (469 431)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (39 15)  (477 431)  (477 431)  LC_7 Logic Functioning bit


LogicTile_10_26

 (21 0)  (513 416)  (513 416)  routing T_10_26.wire_logic_cluster/lc_3/out <X> T_10_26.lc_trk_g0_3
 (22 0)  (514 416)  (514 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 416)  (518 416)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 416)  (520 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 416)  (525 416)  routing T_10_26.lc_trk_g2_3 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 416)  (527 416)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.input_2_0
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (39 0)  (531 416)  (531 416)  LC_0 Logic Functioning bit
 (43 0)  (535 416)  (535 416)  LC_0 Logic Functioning bit
 (46 0)  (538 416)  (538 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (501 417)  (501 417)  routing T_10_26.sp4_v_t_40 <X> T_10_26.sp4_v_b_1
 (10 1)  (502 417)  (502 417)  routing T_10_26.sp4_v_t_40 <X> T_10_26.sp4_v_b_1
 (26 1)  (518 417)  (518 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 417)  (519 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 417)  (520 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 417)  (523 417)  routing T_10_26.lc_trk_g2_3 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 417)  (524 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 417)  (526 417)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.input_2_0
 (35 1)  (527 417)  (527 417)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.input_2_0
 (36 1)  (528 417)  (528 417)  LC_0 Logic Functioning bit
 (37 1)  (529 417)  (529 417)  LC_0 Logic Functioning bit
 (39 1)  (531 417)  (531 417)  LC_0 Logic Functioning bit
 (42 1)  (534 417)  (534 417)  LC_0 Logic Functioning bit
 (43 1)  (535 417)  (535 417)  LC_0 Logic Functioning bit
 (0 2)  (492 418)  (492 418)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 418)  (504 418)  routing T_10_26.sp4_v_t_45 <X> T_10_26.sp4_h_l_39
 (14 2)  (506 418)  (506 418)  routing T_10_26.sp4_h_l_1 <X> T_10_26.lc_trk_g0_4
 (15 2)  (507 418)  (507 418)  routing T_10_26.sp12_h_r_5 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.sp12_h_r_5 <X> T_10_26.lc_trk_g0_5
 (22 2)  (514 418)  (514 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (515 418)  (515 418)  routing T_10_26.sp12_h_r_23 <X> T_10_26.lc_trk_g0_7
 (26 2)  (518 418)  (518 418)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 418)  (520 418)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 418)  (521 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 418)  (522 418)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 418)  (525 418)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 418)  (526 418)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 418)  (527 418)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.input_2_1
 (38 2)  (530 418)  (530 418)  LC_1 Logic Functioning bit
 (39 2)  (531 418)  (531 418)  LC_1 Logic Functioning bit
 (42 2)  (534 418)  (534 418)  LC_1 Logic Functioning bit
 (43 2)  (535 418)  (535 418)  LC_1 Logic Functioning bit
 (47 2)  (539 418)  (539 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 419)  (492 419)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (11 3)  (503 419)  (503 419)  routing T_10_26.sp4_v_t_45 <X> T_10_26.sp4_h_l_39
 (13 3)  (505 419)  (505 419)  routing T_10_26.sp4_v_t_45 <X> T_10_26.sp4_h_l_39
 (15 3)  (507 419)  (507 419)  routing T_10_26.sp4_h_l_1 <X> T_10_26.lc_trk_g0_4
 (16 3)  (508 419)  (508 419)  routing T_10_26.sp4_h_l_1 <X> T_10_26.lc_trk_g0_4
 (17 3)  (509 419)  (509 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (510 419)  (510 419)  routing T_10_26.sp12_h_r_5 <X> T_10_26.lc_trk_g0_5
 (21 3)  (513 419)  (513 419)  routing T_10_26.sp12_h_r_23 <X> T_10_26.lc_trk_g0_7
 (27 3)  (519 419)  (519 419)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 419)  (520 419)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 419)  (521 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 419)  (523 419)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 419)  (524 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (528 419)  (528 419)  LC_1 Logic Functioning bit
 (37 3)  (529 419)  (529 419)  LC_1 Logic Functioning bit
 (40 3)  (532 419)  (532 419)  LC_1 Logic Functioning bit
 (41 3)  (533 419)  (533 419)  LC_1 Logic Functioning bit
 (5 4)  (497 420)  (497 420)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_h_r_3
 (15 4)  (507 420)  (507 420)  routing T_10_26.sp12_h_r_1 <X> T_10_26.lc_trk_g1_1
 (17 4)  (509 420)  (509 420)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (510 420)  (510 420)  routing T_10_26.sp12_h_r_1 <X> T_10_26.lc_trk_g1_1
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (517 420)  (517 420)  routing T_10_26.bnr_op_2 <X> T_10_26.lc_trk_g1_2
 (26 4)  (518 420)  (518 420)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 420)  (519 420)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 420)  (522 420)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 420)  (525 420)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 420)  (526 420)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (38 4)  (530 420)  (530 420)  LC_2 Logic Functioning bit
 (42 4)  (534 420)  (534 420)  LC_2 Logic Functioning bit
 (45 4)  (537 420)  (537 420)  LC_2 Logic Functioning bit
 (51 4)  (543 420)  (543 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (6 5)  (498 421)  (498 421)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_h_r_3
 (18 5)  (510 421)  (510 421)  routing T_10_26.sp12_h_r_1 <X> T_10_26.lc_trk_g1_1
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 421)  (517 421)  routing T_10_26.bnr_op_2 <X> T_10_26.lc_trk_g1_2
 (27 5)  (519 421)  (519 421)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 421)  (522 421)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 421)  (523 421)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 421)  (524 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 421)  (526 421)  routing T_10_26.lc_trk_g1_1 <X> T_10_26.input_2_2
 (36 5)  (528 421)  (528 421)  LC_2 Logic Functioning bit
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (38 5)  (530 421)  (530 421)  LC_2 Logic Functioning bit
 (39 5)  (531 421)  (531 421)  LC_2 Logic Functioning bit
 (51 5)  (543 421)  (543 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (501 422)  (501 422)  routing T_10_26.sp4_h_r_1 <X> T_10_26.sp4_h_l_41
 (10 6)  (502 422)  (502 422)  routing T_10_26.sp4_h_r_1 <X> T_10_26.sp4_h_l_41
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (513 422)  (513 422)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g1_7
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (515 422)  (515 422)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g1_7
 (24 6)  (516 422)  (516 422)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g1_7
 (25 6)  (517 422)  (517 422)  routing T_10_26.sp4_v_t_3 <X> T_10_26.lc_trk_g1_6
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g0_4 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 422)  (523 422)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 422)  (526 422)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 422)  (527 422)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.input_2_3
 (36 6)  (528 422)  (528 422)  LC_3 Logic Functioning bit
 (38 6)  (530 422)  (530 422)  LC_3 Logic Functioning bit
 (41 6)  (533 422)  (533 422)  LC_3 Logic Functioning bit
 (43 6)  (535 422)  (535 422)  LC_3 Logic Functioning bit
 (45 6)  (537 422)  (537 422)  LC_3 Logic Functioning bit
 (48 6)  (540 422)  (540 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (10 7)  (502 423)  (502 423)  routing T_10_26.sp4_h_l_46 <X> T_10_26.sp4_v_t_41
 (18 7)  (510 423)  (510 423)  routing T_10_26.sp4_r_v_b_29 <X> T_10_26.lc_trk_g1_5
 (22 7)  (514 423)  (514 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 423)  (515 423)  routing T_10_26.sp4_v_t_3 <X> T_10_26.lc_trk_g1_6
 (25 7)  (517 423)  (517 423)  routing T_10_26.sp4_v_t_3 <X> T_10_26.lc_trk_g1_6
 (26 7)  (518 423)  (518 423)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 423)  (524 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (526 423)  (526 423)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.input_2_3
 (35 7)  (527 423)  (527 423)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.input_2_3
 (37 7)  (529 423)  (529 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (41 7)  (533 423)  (533 423)  LC_3 Logic Functioning bit
 (42 7)  (534 423)  (534 423)  LC_3 Logic Functioning bit
 (46 7)  (538 423)  (538 423)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (514 424)  (514 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 424)  (515 424)  routing T_10_26.sp12_v_b_19 <X> T_10_26.lc_trk_g2_3
 (27 8)  (519 424)  (519 424)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 424)  (523 424)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 424)  (525 424)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 424)  (529 424)  LC_4 Logic Functioning bit
 (39 8)  (531 424)  (531 424)  LC_4 Logic Functioning bit
 (41 8)  (533 424)  (533 424)  LC_4 Logic Functioning bit
 (43 8)  (535 424)  (535 424)  LC_4 Logic Functioning bit
 (21 9)  (513 425)  (513 425)  routing T_10_26.sp12_v_b_19 <X> T_10_26.lc_trk_g2_3
 (22 9)  (514 425)  (514 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (515 425)  (515 425)  routing T_10_26.sp12_v_t_9 <X> T_10_26.lc_trk_g2_2
 (30 9)  (522 425)  (522 425)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 425)  (523 425)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (39 9)  (531 425)  (531 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (43 9)  (535 425)  (535 425)  LC_4 Logic Functioning bit
 (5 10)  (497 426)  (497 426)  routing T_10_26.sp4_v_t_37 <X> T_10_26.sp4_h_l_43
 (8 10)  (500 426)  (500 426)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_42
 (9 10)  (501 426)  (501 426)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_42
 (10 10)  (502 426)  (502 426)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_42
 (12 10)  (504 426)  (504 426)  routing T_10_26.sp4_h_r_5 <X> T_10_26.sp4_h_l_45
 (21 10)  (513 426)  (513 426)  routing T_10_26.wire_logic_cluster/lc_7/out <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 426)  (517 426)  routing T_10_26.wire_logic_cluster/lc_6/out <X> T_10_26.lc_trk_g2_6
 (26 10)  (518 426)  (518 426)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 426)  (520 426)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 426)  (522 426)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 426)  (525 426)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 426)  (530 426)  LC_5 Logic Functioning bit
 (39 10)  (531 426)  (531 426)  LC_5 Logic Functioning bit
 (42 10)  (534 426)  (534 426)  LC_5 Logic Functioning bit
 (43 10)  (535 426)  (535 426)  LC_5 Logic Functioning bit
 (50 10)  (542 426)  (542 426)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (496 427)  (496 427)  routing T_10_26.sp4_v_t_37 <X> T_10_26.sp4_h_l_43
 (6 11)  (498 427)  (498 427)  routing T_10_26.sp4_v_t_37 <X> T_10_26.sp4_h_l_43
 (13 11)  (505 427)  (505 427)  routing T_10_26.sp4_h_r_5 <X> T_10_26.sp4_h_l_45
 (17 11)  (509 427)  (509 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 427)  (518 427)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 427)  (522 427)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 427)  (523 427)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 427)  (528 427)  LC_5 Logic Functioning bit
 (37 11)  (529 427)  (529 427)  LC_5 Logic Functioning bit
 (40 11)  (532 427)  (532 427)  LC_5 Logic Functioning bit
 (41 11)  (533 427)  (533 427)  LC_5 Logic Functioning bit
 (3 12)  (495 428)  (495 428)  routing T_10_26.sp12_v_t_22 <X> T_10_26.sp12_h_r_1
 (6 12)  (498 428)  (498 428)  routing T_10_26.sp4_v_t_43 <X> T_10_26.sp4_v_b_9
 (14 12)  (506 428)  (506 428)  routing T_10_26.sp4_v_t_21 <X> T_10_26.lc_trk_g3_0
 (22 12)  (514 428)  (514 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 428)  (515 428)  routing T_10_26.sp4_v_t_30 <X> T_10_26.lc_trk_g3_3
 (24 12)  (516 428)  (516 428)  routing T_10_26.sp4_v_t_30 <X> T_10_26.lc_trk_g3_3
 (25 12)  (517 428)  (517 428)  routing T_10_26.wire_logic_cluster/lc_2/out <X> T_10_26.lc_trk_g3_2
 (27 12)  (519 428)  (519 428)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 428)  (520 428)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 428)  (529 428)  LC_6 Logic Functioning bit
 (39 12)  (531 428)  (531 428)  LC_6 Logic Functioning bit
 (41 12)  (533 428)  (533 428)  LC_6 Logic Functioning bit
 (43 12)  (535 428)  (535 428)  LC_6 Logic Functioning bit
 (48 12)  (540 428)  (540 428)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (497 429)  (497 429)  routing T_10_26.sp4_v_t_43 <X> T_10_26.sp4_v_b_9
 (14 13)  (506 429)  (506 429)  routing T_10_26.sp4_v_t_21 <X> T_10_26.lc_trk_g3_0
 (16 13)  (508 429)  (508 429)  routing T_10_26.sp4_v_t_21 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (514 429)  (514 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (522 429)  (522 429)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 429)  (523 429)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 429)  (529 429)  LC_6 Logic Functioning bit
 (39 13)  (531 429)  (531 429)  LC_6 Logic Functioning bit
 (41 13)  (533 429)  (533 429)  LC_6 Logic Functioning bit
 (43 13)  (535 429)  (535 429)  LC_6 Logic Functioning bit
 (4 14)  (496 430)  (496 430)  routing T_10_26.sp4_h_r_9 <X> T_10_26.sp4_v_t_44
 (5 14)  (497 430)  (497 430)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_44
 (14 14)  (506 430)  (506 430)  routing T_10_26.bnl_op_4 <X> T_10_26.lc_trk_g3_4
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 430)  (527 430)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.input_2_7
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (38 14)  (530 430)  (530 430)  LC_7 Logic Functioning bit
 (41 14)  (533 430)  (533 430)  LC_7 Logic Functioning bit
 (43 14)  (535 430)  (535 430)  LC_7 Logic Functioning bit
 (45 14)  (537 430)  (537 430)  LC_7 Logic Functioning bit
 (51 14)  (543 430)  (543 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (496 431)  (496 431)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_44
 (5 15)  (497 431)  (497 431)  routing T_10_26.sp4_h_r_9 <X> T_10_26.sp4_v_t_44
 (6 15)  (498 431)  (498 431)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_44
 (14 15)  (506 431)  (506 431)  routing T_10_26.bnl_op_4 <X> T_10_26.lc_trk_g3_4
 (17 15)  (509 431)  (509 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (513 431)  (513 431)  routing T_10_26.sp4_r_v_b_47 <X> T_10_26.lc_trk_g3_7
 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 431)  (520 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 431)  (522 431)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 431)  (526 431)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.input_2_7
 (35 15)  (527 431)  (527 431)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.input_2_7
 (37 15)  (529 431)  (529 431)  LC_7 Logic Functioning bit
 (39 15)  (531 431)  (531 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (5 0)  (551 416)  (551 416)  routing T_11_26.sp4_v_t_37 <X> T_11_26.sp4_h_r_0
 (9 0)  (555 416)  (555 416)  routing T_11_26.sp4_v_t_36 <X> T_11_26.sp4_h_r_1
 (11 0)  (557 416)  (557 416)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_v_b_2
 (15 0)  (561 416)  (561 416)  routing T_11_26.sp4_v_b_17 <X> T_11_26.lc_trk_g0_1
 (16 0)  (562 416)  (562 416)  routing T_11_26.sp4_v_b_17 <X> T_11_26.lc_trk_g0_1
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (28 0)  (574 416)  (574 416)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 416)  (577 416)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (42 0)  (588 416)  (588 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (46 0)  (592 416)  (592 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (557 417)  (557 417)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_h_r_2
 (13 1)  (559 417)  (559 417)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_h_r_2
 (17 1)  (563 417)  (563 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 417)  (568 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (572 417)  (572 417)  routing T_11_26.lc_trk_g0_2 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 417)  (578 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 417)  (582 417)  LC_0 Logic Functioning bit
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (40 1)  (586 417)  (586 417)  LC_0 Logic Functioning bit
 (41 1)  (587 417)  (587 417)  LC_0 Logic Functioning bit
 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (558 418)  (558 418)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_h_l_39
 (14 2)  (560 418)  (560 418)  routing T_11_26.bnr_op_4 <X> T_11_26.lc_trk_g0_4
 (17 2)  (563 418)  (563 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 418)  (564 418)  routing T_11_26.wire_logic_cluster/lc_5/out <X> T_11_26.lc_trk_g0_5
 (22 2)  (568 418)  (568 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (572 418)  (572 418)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 418)  (573 418)  routing T_11_26.lc_trk_g1_1 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 418)  (579 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 418)  (580 418)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 418)  (581 418)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.input_2_1
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (37 2)  (583 418)  (583 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (45 2)  (591 418)  (591 418)  LC_1 Logic Functioning bit
 (47 2)  (593 418)  (593 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (546 419)  (546 419)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (11 3)  (557 419)  (557 419)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_h_l_39
 (13 3)  (559 419)  (559 419)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_h_l_39
 (14 3)  (560 419)  (560 419)  routing T_11_26.bnr_op_4 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (567 419)  (567 419)  routing T_11_26.sp4_r_v_b_31 <X> T_11_26.lc_trk_g0_7
 (22 3)  (568 419)  (568 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 419)  (571 419)  routing T_11_26.sp4_r_v_b_30 <X> T_11_26.lc_trk_g0_6
 (26 3)  (572 419)  (572 419)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 419)  (574 419)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 419)  (578 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 419)  (581 419)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.input_2_1
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (37 3)  (583 419)  (583 419)  LC_1 Logic Functioning bit
 (38 3)  (584 419)  (584 419)  LC_1 Logic Functioning bit
 (39 3)  (585 419)  (585 419)  LC_1 Logic Functioning bit
 (40 3)  (586 419)  (586 419)  LC_1 Logic Functioning bit
 (15 4)  (561 420)  (561 420)  routing T_11_26.sp4_v_b_17 <X> T_11_26.lc_trk_g1_1
 (16 4)  (562 420)  (562 420)  routing T_11_26.sp4_v_b_17 <X> T_11_26.lc_trk_g1_1
 (17 4)  (563 420)  (563 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 420)  (576 420)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 420)  (581 420)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.input_2_2
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (37 4)  (583 420)  (583 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (42 4)  (588 420)  (588 420)  LC_2 Logic Functioning bit
 (45 4)  (591 420)  (591 420)  LC_2 Logic Functioning bit
 (47 4)  (593 420)  (593 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (550 421)  (550 421)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_h_r_3
 (6 5)  (552 421)  (552 421)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_h_r_3
 (14 5)  (560 421)  (560 421)  routing T_11_26.sp4_h_r_0 <X> T_11_26.lc_trk_g1_0
 (15 5)  (561 421)  (561 421)  routing T_11_26.sp4_h_r_0 <X> T_11_26.lc_trk_g1_0
 (16 5)  (562 421)  (562 421)  routing T_11_26.sp4_h_r_0 <X> T_11_26.lc_trk_g1_0
 (17 5)  (563 421)  (563 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g1_1 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 421)  (576 421)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 421)  (577 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 421)  (578 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (38 5)  (584 421)  (584 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (47 5)  (593 421)  (593 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (559 422)  (559 422)  routing T_11_26.sp4_v_b_5 <X> T_11_26.sp4_v_t_40
 (14 6)  (560 422)  (560 422)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g1_4
 (19 6)  (565 422)  (565 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (567 422)  (567 422)  routing T_11_26.wire_logic_cluster/lc_7/out <X> T_11_26.lc_trk_g1_7
 (22 6)  (568 422)  (568 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 422)  (572 422)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 422)  (573 422)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 422)  (574 422)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 422)  (576 422)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 422)  (577 422)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 422)  (579 422)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 422)  (580 422)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 422)  (584 422)  LC_3 Logic Functioning bit
 (39 6)  (585 422)  (585 422)  LC_3 Logic Functioning bit
 (42 6)  (588 422)  (588 422)  LC_3 Logic Functioning bit
 (43 6)  (589 422)  (589 422)  LC_3 Logic Functioning bit
 (52 6)  (598 422)  (598 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 423)  (571 423)  routing T_11_26.sp4_r_v_b_30 <X> T_11_26.lc_trk_g1_6
 (28 7)  (574 423)  (574 423)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 423)  (575 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 423)  (577 423)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 423)  (578 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 423)  (580 423)  routing T_11_26.lc_trk_g1_0 <X> T_11_26.input_2_3
 (36 7)  (582 423)  (582 423)  LC_3 Logic Functioning bit
 (37 7)  (583 423)  (583 423)  LC_3 Logic Functioning bit
 (40 7)  (586 423)  (586 423)  LC_3 Logic Functioning bit
 (41 7)  (587 423)  (587 423)  LC_3 Logic Functioning bit
 (5 8)  (551 424)  (551 424)  routing T_11_26.sp4_v_t_43 <X> T_11_26.sp4_h_r_6
 (12 8)  (558 424)  (558 424)  routing T_11_26.sp4_v_b_2 <X> T_11_26.sp4_h_r_8
 (15 8)  (561 424)  (561 424)  routing T_11_26.sp4_h_r_33 <X> T_11_26.lc_trk_g2_1
 (16 8)  (562 424)  (562 424)  routing T_11_26.sp4_h_r_33 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 424)  (564 424)  routing T_11_26.sp4_h_r_33 <X> T_11_26.lc_trk_g2_1
 (25 8)  (571 424)  (571 424)  routing T_11_26.sp4_v_t_23 <X> T_11_26.lc_trk_g2_2
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 424)  (573 424)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 424)  (574 424)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 424)  (576 424)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 424)  (580 424)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (37 8)  (583 424)  (583 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (41 8)  (587 424)  (587 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (45 8)  (591 424)  (591 424)  LC_4 Logic Functioning bit
 (51 8)  (597 424)  (597 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (598 424)  (598 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (554 425)  (554 425)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_v_b_7
 (9 9)  (555 425)  (555 425)  routing T_11_26.sp4_h_l_42 <X> T_11_26.sp4_v_b_7
 (11 9)  (557 425)  (557 425)  routing T_11_26.sp4_v_b_2 <X> T_11_26.sp4_h_r_8
 (13 9)  (559 425)  (559 425)  routing T_11_26.sp4_v_b_2 <X> T_11_26.sp4_h_r_8
 (22 9)  (568 425)  (568 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 425)  (569 425)  routing T_11_26.sp4_v_t_23 <X> T_11_26.lc_trk_g2_2
 (25 9)  (571 425)  (571 425)  routing T_11_26.sp4_v_t_23 <X> T_11_26.lc_trk_g2_2
 (26 9)  (572 425)  (572 425)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (15 10)  (561 426)  (561 426)  routing T_11_26.tnr_op_5 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (567 426)  (567 426)  routing T_11_26.sp4_h_l_34 <X> T_11_26.lc_trk_g2_7
 (22 10)  (568 426)  (568 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 426)  (569 426)  routing T_11_26.sp4_h_l_34 <X> T_11_26.lc_trk_g2_7
 (24 10)  (570 426)  (570 426)  routing T_11_26.sp4_h_l_34 <X> T_11_26.lc_trk_g2_7
 (25 10)  (571 426)  (571 426)  routing T_11_26.wire_logic_cluster/lc_6/out <X> T_11_26.lc_trk_g2_6
 (26 10)  (572 426)  (572 426)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 426)  (576 426)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (45 10)  (591 426)  (591 426)  LC_5 Logic Functioning bit
 (21 11)  (567 427)  (567 427)  routing T_11_26.sp4_h_l_34 <X> T_11_26.lc_trk_g2_7
 (22 11)  (568 427)  (568 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 427)  (576 427)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 427)  (582 427)  LC_5 Logic Functioning bit
 (37 11)  (583 427)  (583 427)  LC_5 Logic Functioning bit
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (39 11)  (585 427)  (585 427)  LC_5 Logic Functioning bit
 (40 11)  (586 427)  (586 427)  LC_5 Logic Functioning bit
 (42 11)  (588 427)  (588 427)  LC_5 Logic Functioning bit
 (48 11)  (594 427)  (594 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (597 427)  (597 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 428)  (564 428)  routing T_11_26.wire_logic_cluster/lc_1/out <X> T_11_26.lc_trk_g3_1
 (25 12)  (571 428)  (571 428)  routing T_11_26.wire_logic_cluster/lc_2/out <X> T_11_26.lc_trk_g3_2
 (31 12)  (577 428)  (577 428)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 428)  (580 428)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 428)  (581 428)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_6
 (36 12)  (582 428)  (582 428)  LC_6 Logic Functioning bit
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (42 12)  (588 428)  (588 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (45 12)  (591 428)  (591 428)  LC_6 Logic Functioning bit
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 429)  (578 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 429)  (579 429)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_6
 (35 13)  (581 429)  (581 429)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.input_2_6
 (37 13)  (583 429)  (583 429)  LC_6 Logic Functioning bit
 (39 13)  (585 429)  (585 429)  LC_6 Logic Functioning bit
 (42 13)  (588 429)  (588 429)  LC_6 Logic Functioning bit
 (43 13)  (589 429)  (589 429)  LC_6 Logic Functioning bit
 (51 13)  (597 429)  (597 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (552 430)  (552 430)  routing T_11_26.sp4_h_l_41 <X> T_11_26.sp4_v_t_44
 (10 14)  (556 430)  (556 430)  routing T_11_26.sp4_v_b_5 <X> T_11_26.sp4_h_l_47
 (14 14)  (560 430)  (560 430)  routing T_11_26.sp12_v_t_3 <X> T_11_26.lc_trk_g3_4
 (16 14)  (562 430)  (562 430)  routing T_11_26.sp12_v_b_21 <X> T_11_26.lc_trk_g3_5
 (17 14)  (563 430)  (563 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (567 430)  (567 430)  routing T_11_26.sp4_v_t_26 <X> T_11_26.lc_trk_g3_7
 (22 14)  (568 430)  (568 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 430)  (569 430)  routing T_11_26.sp4_v_t_26 <X> T_11_26.lc_trk_g3_7
 (26 14)  (572 430)  (572 430)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 430)  (574 430)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 430)  (575 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 430)  (576 430)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 430)  (577 430)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 430)  (580 430)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 430)  (582 430)  LC_7 Logic Functioning bit
 (37 14)  (583 430)  (583 430)  LC_7 Logic Functioning bit
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (45 14)  (591 430)  (591 430)  LC_7 Logic Functioning bit
 (51 14)  (597 430)  (597 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (560 431)  (560 431)  routing T_11_26.sp12_v_t_3 <X> T_11_26.lc_trk_g3_4
 (15 15)  (561 431)  (561 431)  routing T_11_26.sp12_v_t_3 <X> T_11_26.lc_trk_g3_4
 (17 15)  (563 431)  (563 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (564 431)  (564 431)  routing T_11_26.sp12_v_b_21 <X> T_11_26.lc_trk_g3_5
 (21 15)  (567 431)  (567 431)  routing T_11_26.sp4_v_t_26 <X> T_11_26.lc_trk_g3_7
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 431)  (570 431)  routing T_11_26.tnl_op_6 <X> T_11_26.lc_trk_g3_6
 (25 15)  (571 431)  (571 431)  routing T_11_26.tnl_op_6 <X> T_11_26.lc_trk_g3_6
 (26 15)  (572 431)  (572 431)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 431)  (575 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 431)  (576 431)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 431)  (577 431)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 431)  (578 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (37 15)  (583 431)  (583 431)  LC_7 Logic Functioning bit
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (39 15)  (585 431)  (585 431)  LC_7 Logic Functioning bit
 (41 15)  (587 431)  (587 431)  LC_7 Logic Functioning bit
 (48 15)  (594 431)  (594 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_26

 (15 0)  (615 416)  (615 416)  routing T_12_26.sp4_h_r_9 <X> T_12_26.lc_trk_g0_1
 (16 0)  (616 416)  (616 416)  routing T_12_26.sp4_h_r_9 <X> T_12_26.lc_trk_g0_1
 (17 0)  (617 416)  (617 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 416)  (618 416)  routing T_12_26.sp4_h_r_9 <X> T_12_26.lc_trk_g0_1
 (29 0)  (629 416)  (629 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 416)  (630 416)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 416)  (634 416)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (37 0)  (637 416)  (637 416)  LC_0 Logic Functioning bit
 (38 0)  (638 416)  (638 416)  LC_0 Logic Functioning bit
 (39 0)  (639 416)  (639 416)  LC_0 Logic Functioning bit
 (41 0)  (641 416)  (641 416)  LC_0 Logic Functioning bit
 (43 0)  (643 416)  (643 416)  LC_0 Logic Functioning bit
 (45 0)  (645 416)  (645 416)  LC_0 Logic Functioning bit
 (52 0)  (652 416)  (652 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (626 417)  (626 417)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 417)  (628 417)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 417)  (629 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 417)  (630 417)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 417)  (636 417)  LC_0 Logic Functioning bit
 (38 1)  (638 417)  (638 417)  LC_0 Logic Functioning bit
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (617 418)  (617 418)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 418)  (618 418)  routing T_12_26.bnr_op_5 <X> T_12_26.lc_trk_g0_5
 (21 2)  (621 418)  (621 418)  routing T_12_26.sp4_h_l_2 <X> T_12_26.lc_trk_g0_7
 (22 2)  (622 418)  (622 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 418)  (623 418)  routing T_12_26.sp4_h_l_2 <X> T_12_26.lc_trk_g0_7
 (24 2)  (624 418)  (624 418)  routing T_12_26.sp4_h_l_2 <X> T_12_26.lc_trk_g0_7
 (26 2)  (626 418)  (626 418)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 418)  (627 418)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 418)  (631 418)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 418)  (634 418)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (39 2)  (639 418)  (639 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (46 2)  (646 418)  (646 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (8 3)  (608 419)  (608 419)  routing T_12_26.sp4_h_r_7 <X> T_12_26.sp4_v_t_36
 (9 3)  (609 419)  (609 419)  routing T_12_26.sp4_h_r_7 <X> T_12_26.sp4_v_t_36
 (10 3)  (610 419)  (610 419)  routing T_12_26.sp4_h_r_7 <X> T_12_26.sp4_v_t_36
 (18 3)  (618 419)  (618 419)  routing T_12_26.bnr_op_5 <X> T_12_26.lc_trk_g0_5
 (27 3)  (627 419)  (627 419)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 419)  (630 419)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 419)  (631 419)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 419)  (632 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 419)  (636 419)  LC_1 Logic Functioning bit
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (38 3)  (638 419)  (638 419)  LC_1 Logic Functioning bit
 (42 3)  (642 419)  (642 419)  LC_1 Logic Functioning bit
 (43 3)  (643 419)  (643 419)  LC_1 Logic Functioning bit
 (5 4)  (605 420)  (605 420)  routing T_12_26.sp4_v_t_38 <X> T_12_26.sp4_h_r_3
 (14 4)  (614 420)  (614 420)  routing T_12_26.wire_logic_cluster/lc_0/out <X> T_12_26.lc_trk_g1_0
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 6)  (611 422)  (611 422)  routing T_12_26.sp4_h_r_11 <X> T_12_26.sp4_v_t_40
 (13 6)  (613 422)  (613 422)  routing T_12_26.sp4_h_r_11 <X> T_12_26.sp4_v_t_40
 (14 6)  (614 422)  (614 422)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (21 6)  (621 422)  (621 422)  routing T_12_26.wire_logic_cluster/lc_7/out <X> T_12_26.lc_trk_g1_7
 (22 6)  (622 422)  (622 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (612 423)  (612 423)  routing T_12_26.sp4_h_r_11 <X> T_12_26.sp4_v_t_40
 (14 7)  (614 423)  (614 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (15 7)  (615 423)  (615 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (16 7)  (616 423)  (616 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 425)  (625 425)  routing T_12_26.sp4_r_v_b_34 <X> T_12_26.lc_trk_g2_2
 (12 10)  (612 426)  (612 426)  routing T_12_26.sp4_v_t_45 <X> T_12_26.sp4_h_l_45
 (15 10)  (615 426)  (615 426)  routing T_12_26.sp4_h_l_24 <X> T_12_26.lc_trk_g2_5
 (16 10)  (616 426)  (616 426)  routing T_12_26.sp4_h_l_24 <X> T_12_26.lc_trk_g2_5
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 426)  (618 426)  routing T_12_26.sp4_h_l_24 <X> T_12_26.lc_trk_g2_5
 (21 10)  (621 426)  (621 426)  routing T_12_26.sp4_v_t_18 <X> T_12_26.lc_trk_g2_7
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 426)  (623 426)  routing T_12_26.sp4_v_t_18 <X> T_12_26.lc_trk_g2_7
 (25 10)  (625 426)  (625 426)  routing T_12_26.wire_logic_cluster/lc_6/out <X> T_12_26.lc_trk_g2_6
 (26 10)  (626 426)  (626 426)  routing T_12_26.lc_trk_g0_5 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 426)  (627 426)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 426)  (630 426)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 426)  (631 426)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 426)  (633 426)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (37 10)  (637 426)  (637 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (39 10)  (639 426)  (639 426)  LC_5 Logic Functioning bit
 (9 11)  (609 427)  (609 427)  routing T_12_26.sp4_v_b_7 <X> T_12_26.sp4_v_t_42
 (11 11)  (611 427)  (611 427)  routing T_12_26.sp4_v_t_45 <X> T_12_26.sp4_h_l_45
 (22 11)  (622 427)  (622 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 427)  (630 427)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 427)  (631 427)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 427)  (640 427)  LC_5 Logic Functioning bit
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (42 11)  (642 427)  (642 427)  LC_5 Logic Functioning bit
 (43 11)  (643 427)  (643 427)  LC_5 Logic Functioning bit
 (51 11)  (651 427)  (651 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (605 428)  (605 428)  routing T_12_26.sp4_h_l_43 <X> T_12_26.sp4_h_r_9
 (14 12)  (614 428)  (614 428)  routing T_12_26.sp4_v_t_21 <X> T_12_26.lc_trk_g3_0
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (621 428)  (621 428)  routing T_12_26.sp4_h_r_43 <X> T_12_26.lc_trk_g3_3
 (22 12)  (622 428)  (622 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 428)  (623 428)  routing T_12_26.sp4_h_r_43 <X> T_12_26.lc_trk_g3_3
 (24 12)  (624 428)  (624 428)  routing T_12_26.sp4_h_r_43 <X> T_12_26.lc_trk_g3_3
 (26 12)  (626 428)  (626 428)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 428)  (628 428)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 428)  (631 428)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 428)  (636 428)  LC_6 Logic Functioning bit
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (41 12)  (641 428)  (641 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (45 12)  (645 428)  (645 428)  LC_6 Logic Functioning bit
 (4 13)  (604 429)  (604 429)  routing T_12_26.sp4_h_l_43 <X> T_12_26.sp4_h_r_9
 (14 13)  (614 429)  (614 429)  routing T_12_26.sp4_v_t_21 <X> T_12_26.lc_trk_g3_0
 (16 13)  (616 429)  (616 429)  routing T_12_26.sp4_v_t_21 <X> T_12_26.lc_trk_g3_0
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (621 429)  (621 429)  routing T_12_26.sp4_h_r_43 <X> T_12_26.lc_trk_g3_3
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 429)  (628 429)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 429)  (632 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 429)  (633 429)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.input_2_6
 (34 13)  (634 429)  (634 429)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.input_2_6
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (39 13)  (639 429)  (639 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (42 13)  (642 429)  (642 429)  LC_6 Logic Functioning bit
 (51 13)  (651 429)  (651 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (621 430)  (621 430)  routing T_12_26.sp4_h_l_34 <X> T_12_26.lc_trk_g3_7
 (22 14)  (622 430)  (622 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 430)  (623 430)  routing T_12_26.sp4_h_l_34 <X> T_12_26.lc_trk_g3_7
 (24 14)  (624 430)  (624 430)  routing T_12_26.sp4_h_l_34 <X> T_12_26.lc_trk_g3_7
 (26 14)  (626 430)  (626 430)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 430)  (627 430)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 430)  (628 430)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 430)  (631 430)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 430)  (634 430)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (37 14)  (637 430)  (637 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (42 14)  (642 430)  (642 430)  LC_7 Logic Functioning bit
 (45 14)  (645 430)  (645 430)  LC_7 Logic Functioning bit
 (51 14)  (651 430)  (651 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (605 431)  (605 431)  routing T_12_26.sp4_h_l_44 <X> T_12_26.sp4_v_t_44
 (12 15)  (612 431)  (612 431)  routing T_12_26.sp4_h_l_46 <X> T_12_26.sp4_v_t_46
 (21 15)  (621 431)  (621 431)  routing T_12_26.sp4_h_l_34 <X> T_12_26.lc_trk_g3_7
 (26 15)  (626 431)  (626 431)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 431)  (628 431)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 431)  (632 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (633 431)  (633 431)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.input_2_7
 (34 15)  (634 431)  (634 431)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.input_2_7
 (36 15)  (636 431)  (636 431)  LC_7 Logic Functioning bit
 (37 15)  (637 431)  (637 431)  LC_7 Logic Functioning bit
 (38 15)  (638 431)  (638 431)  LC_7 Logic Functioning bit
 (39 15)  (639 431)  (639 431)  LC_7 Logic Functioning bit


LogicTile_13_26

 (8 0)  (662 416)  (662 416)  routing T_13_26.sp4_h_l_40 <X> T_13_26.sp4_h_r_1
 (10 0)  (664 416)  (664 416)  routing T_13_26.sp4_h_l_40 <X> T_13_26.sp4_h_r_1
 (15 0)  (669 416)  (669 416)  routing T_13_26.sp4_v_b_17 <X> T_13_26.lc_trk_g0_1
 (16 0)  (670 416)  (670 416)  routing T_13_26.sp4_v_b_17 <X> T_13_26.lc_trk_g0_1
 (17 0)  (671 416)  (671 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (675 416)  (675 416)  routing T_13_26.wire_logic_cluster/lc_3/out <X> T_13_26.lc_trk_g0_3
 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 416)  (679 416)  routing T_13_26.sp4_v_b_2 <X> T_13_26.lc_trk_g0_2
 (26 0)  (680 416)  (680 416)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 416)  (688 416)  routing T_13_26.lc_trk_g1_0 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (37 0)  (691 416)  (691 416)  LC_0 Logic Functioning bit
 (38 0)  (692 416)  (692 416)  LC_0 Logic Functioning bit
 (42 0)  (696 416)  (696 416)  LC_0 Logic Functioning bit
 (45 0)  (699 416)  (699 416)  LC_0 Logic Functioning bit
 (47 0)  (701 416)  (701 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (669 417)  (669 417)  routing T_13_26.sp4_v_t_5 <X> T_13_26.lc_trk_g0_0
 (16 1)  (670 417)  (670 417)  routing T_13_26.sp4_v_t_5 <X> T_13_26.lc_trk_g0_0
 (17 1)  (671 417)  (671 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 417)  (676 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 417)  (677 417)  routing T_13_26.sp4_v_b_2 <X> T_13_26.lc_trk_g0_2
 (26 1)  (680 417)  (680 417)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 417)  (683 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 417)  (686 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (37 1)  (691 417)  (691 417)  LC_0 Logic Functioning bit
 (38 1)  (692 417)  (692 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (53 1)  (707 417)  (707 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (659 418)  (659 418)  routing T_13_26.sp4_v_t_43 <X> T_13_26.sp4_h_l_37
 (9 2)  (663 418)  (663 418)  routing T_13_26.sp4_v_b_1 <X> T_13_26.sp4_h_l_36
 (22 2)  (676 418)  (676 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (677 418)  (677 418)  routing T_13_26.sp12_h_l_12 <X> T_13_26.lc_trk_g0_7
 (25 2)  (679 418)  (679 418)  routing T_13_26.sp4_v_t_3 <X> T_13_26.lc_trk_g0_6
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 418)  (688 418)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (37 2)  (691 418)  (691 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (39 2)  (693 418)  (693 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (43 2)  (697 418)  (697 418)  LC_1 Logic Functioning bit
 (45 2)  (699 418)  (699 418)  LC_1 Logic Functioning bit
 (46 2)  (700 418)  (700 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (4 3)  (658 419)  (658 419)  routing T_13_26.sp4_v_t_43 <X> T_13_26.sp4_h_l_37
 (6 3)  (660 419)  (660 419)  routing T_13_26.sp4_v_t_43 <X> T_13_26.sp4_h_l_37
 (22 3)  (676 419)  (676 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 419)  (677 419)  routing T_13_26.sp4_v_t_3 <X> T_13_26.lc_trk_g0_6
 (25 3)  (679 419)  (679 419)  routing T_13_26.sp4_v_t_3 <X> T_13_26.lc_trk_g0_6
 (26 3)  (680 419)  (680 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 419)  (681 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 419)  (682 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 419)  (684 419)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (38 3)  (692 419)  (692 419)  LC_1 Logic Functioning bit
 (53 3)  (707 419)  (707 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (668 420)  (668 420)  routing T_13_26.wire_logic_cluster/lc_0/out <X> T_13_26.lc_trk_g1_0
 (17 4)  (671 420)  (671 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 420)  (672 420)  routing T_13_26.wire_logic_cluster/lc_1/out <X> T_13_26.lc_trk_g1_1
 (26 4)  (680 420)  (680 420)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 420)  (682 420)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 420)  (685 420)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 420)  (687 420)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 420)  (689 420)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.input_2_2
 (38 4)  (692 420)  (692 420)  LC_2 Logic Functioning bit
 (39 4)  (693 420)  (693 420)  LC_2 Logic Functioning bit
 (42 4)  (696 420)  (696 420)  LC_2 Logic Functioning bit
 (43 4)  (697 420)  (697 420)  LC_2 Logic Functioning bit
 (17 5)  (671 421)  (671 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 421)  (680 421)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 421)  (681 421)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 421)  (682 421)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 421)  (683 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 421)  (684 421)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 421)  (685 421)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 421)  (686 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 421)  (687 421)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.input_2_2
 (35 5)  (689 421)  (689 421)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.input_2_2
 (36 5)  (690 421)  (690 421)  LC_2 Logic Functioning bit
 (37 5)  (691 421)  (691 421)  LC_2 Logic Functioning bit
 (40 5)  (694 421)  (694 421)  LC_2 Logic Functioning bit
 (41 5)  (695 421)  (695 421)  LC_2 Logic Functioning bit
 (47 5)  (701 421)  (701 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (662 422)  (662 422)  routing T_13_26.sp4_v_t_47 <X> T_13_26.sp4_h_l_41
 (9 6)  (663 422)  (663 422)  routing T_13_26.sp4_v_t_47 <X> T_13_26.sp4_h_l_41
 (10 6)  (664 422)  (664 422)  routing T_13_26.sp4_v_t_47 <X> T_13_26.sp4_h_l_41
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 422)  (672 422)  routing T_13_26.wire_logic_cluster/lc_5/out <X> T_13_26.lc_trk_g1_5
 (21 6)  (675 422)  (675 422)  routing T_13_26.wire_logic_cluster/lc_7/out <X> T_13_26.lc_trk_g1_7
 (22 6)  (676 422)  (676 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 422)  (679 422)  routing T_13_26.wire_logic_cluster/lc_6/out <X> T_13_26.lc_trk_g1_6
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 422)  (684 422)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (37 6)  (691 422)  (691 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (43 6)  (697 422)  (697 422)  LC_3 Logic Functioning bit
 (45 6)  (699 422)  (699 422)  LC_3 Logic Functioning bit
 (46 6)  (700 422)  (700 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (702 422)  (702 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (676 423)  (676 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 423)  (684 423)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 423)  (686 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 423)  (689 423)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.input_2_3
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (42 7)  (696 423)  (696 423)  LC_3 Logic Functioning bit
 (43 7)  (697 423)  (697 423)  LC_3 Logic Functioning bit
 (51 7)  (705 423)  (705 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (668 424)  (668 424)  routing T_13_26.sp4_v_t_21 <X> T_13_26.lc_trk_g2_0
 (15 8)  (669 424)  (669 424)  routing T_13_26.sp4_v_t_28 <X> T_13_26.lc_trk_g2_1
 (16 8)  (670 424)  (670 424)  routing T_13_26.sp4_v_t_28 <X> T_13_26.lc_trk_g2_1
 (17 8)  (671 424)  (671 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (675 424)  (675 424)  routing T_13_26.sp4_h_r_43 <X> T_13_26.lc_trk_g2_3
 (22 8)  (676 424)  (676 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 424)  (677 424)  routing T_13_26.sp4_h_r_43 <X> T_13_26.lc_trk_g2_3
 (24 8)  (678 424)  (678 424)  routing T_13_26.sp4_h_r_43 <X> T_13_26.lc_trk_g2_3
 (25 8)  (679 424)  (679 424)  routing T_13_26.sp4_v_t_23 <X> T_13_26.lc_trk_g2_2
 (26 8)  (680 424)  (680 424)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 424)  (682 424)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 424)  (685 424)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 424)  (688 424)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 424)  (692 424)  LC_4 Logic Functioning bit
 (39 8)  (693 424)  (693 424)  LC_4 Logic Functioning bit
 (42 8)  (696 424)  (696 424)  LC_4 Logic Functioning bit
 (43 8)  (697 424)  (697 424)  LC_4 Logic Functioning bit
 (14 9)  (668 425)  (668 425)  routing T_13_26.sp4_v_t_21 <X> T_13_26.lc_trk_g2_0
 (16 9)  (670 425)  (670 425)  routing T_13_26.sp4_v_t_21 <X> T_13_26.lc_trk_g2_0
 (17 9)  (671 425)  (671 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (675 425)  (675 425)  routing T_13_26.sp4_h_r_43 <X> T_13_26.lc_trk_g2_3
 (22 9)  (676 425)  (676 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 425)  (677 425)  routing T_13_26.sp4_v_t_23 <X> T_13_26.lc_trk_g2_2
 (25 9)  (679 425)  (679 425)  routing T_13_26.sp4_v_t_23 <X> T_13_26.lc_trk_g2_2
 (27 9)  (681 425)  (681 425)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 425)  (682 425)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 425)  (685 425)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 425)  (686 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 425)  (687 425)  routing T_13_26.lc_trk_g2_0 <X> T_13_26.input_2_4
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (37 9)  (691 425)  (691 425)  LC_4 Logic Functioning bit
 (40 9)  (694 425)  (694 425)  LC_4 Logic Functioning bit
 (41 9)  (695 425)  (695 425)  LC_4 Logic Functioning bit
 (46 9)  (700 425)  (700 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (657 426)  (657 426)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_h_l_22
 (8 10)  (662 426)  (662 426)  routing T_13_26.sp4_v_t_36 <X> T_13_26.sp4_h_l_42
 (9 10)  (663 426)  (663 426)  routing T_13_26.sp4_v_t_36 <X> T_13_26.sp4_h_l_42
 (10 10)  (664 426)  (664 426)  routing T_13_26.sp4_v_t_36 <X> T_13_26.sp4_h_l_42
 (22 10)  (676 426)  (676 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 426)  (677 426)  routing T_13_26.sp4_v_b_47 <X> T_13_26.lc_trk_g2_7
 (24 10)  (678 426)  (678 426)  routing T_13_26.sp4_v_b_47 <X> T_13_26.lc_trk_g2_7
 (25 10)  (679 426)  (679 426)  routing T_13_26.sp4_h_r_38 <X> T_13_26.lc_trk_g2_6
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 426)  (684 426)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 426)  (685 426)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 426)  (688 426)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 426)  (689 426)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.input_2_5
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (37 10)  (691 426)  (691 426)  LC_5 Logic Functioning bit
 (38 10)  (692 426)  (692 426)  LC_5 Logic Functioning bit
 (42 10)  (696 426)  (696 426)  LC_5 Logic Functioning bit
 (45 10)  (699 426)  (699 426)  LC_5 Logic Functioning bit
 (48 10)  (702 426)  (702 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (705 426)  (705 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (657 427)  (657 427)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_h_l_22
 (9 11)  (663 427)  (663 427)  routing T_13_26.sp4_v_b_7 <X> T_13_26.sp4_v_t_42
 (22 11)  (676 427)  (676 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 427)  (677 427)  routing T_13_26.sp4_h_r_38 <X> T_13_26.lc_trk_g2_6
 (24 11)  (678 427)  (678 427)  routing T_13_26.sp4_h_r_38 <X> T_13_26.lc_trk_g2_6
 (29 11)  (683 427)  (683 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 427)  (684 427)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 427)  (686 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 427)  (687 427)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.input_2_5
 (34 11)  (688 427)  (688 427)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.input_2_5
 (36 11)  (690 427)  (690 427)  LC_5 Logic Functioning bit
 (37 11)  (691 427)  (691 427)  LC_5 Logic Functioning bit
 (38 11)  (692 427)  (692 427)  LC_5 Logic Functioning bit
 (39 11)  (693 427)  (693 427)  LC_5 Logic Functioning bit
 (25 12)  (679 428)  (679 428)  routing T_13_26.sp4_v_t_23 <X> T_13_26.lc_trk_g3_2
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 428)  (684 428)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 428)  (685 428)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 428)  (688 428)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (37 12)  (691 428)  (691 428)  LC_6 Logic Functioning bit
 (38 12)  (692 428)  (692 428)  LC_6 Logic Functioning bit
 (39 12)  (693 428)  (693 428)  LC_6 Logic Functioning bit
 (41 12)  (695 428)  (695 428)  LC_6 Logic Functioning bit
 (43 12)  (697 428)  (697 428)  LC_6 Logic Functioning bit
 (45 12)  (699 428)  (699 428)  LC_6 Logic Functioning bit
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp4_v_t_23 <X> T_13_26.lc_trk_g3_2
 (25 13)  (679 429)  (679 429)  routing T_13_26.sp4_v_t_23 <X> T_13_26.lc_trk_g3_2
 (26 13)  (680 429)  (680 429)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 429)  (682 429)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 429)  (684 429)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 429)  (685 429)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 429)  (690 429)  LC_6 Logic Functioning bit
 (38 13)  (692 429)  (692 429)  LC_6 Logic Functioning bit
 (47 13)  (701 429)  (701 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (659 430)  (659 430)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_l_44
 (12 14)  (666 430)  (666 430)  routing T_13_26.sp4_h_r_8 <X> T_13_26.sp4_h_l_46
 (14 14)  (668 430)  (668 430)  routing T_13_26.sp4_v_t_17 <X> T_13_26.lc_trk_g3_4
 (17 14)  (671 430)  (671 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (675 430)  (675 430)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g3_7
 (22 14)  (676 430)  (676 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 430)  (677 430)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g3_7
 (26 14)  (680 430)  (680 430)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 430)  (685 430)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 430)  (688 430)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 430)  (690 430)  LC_7 Logic Functioning bit
 (37 14)  (691 430)  (691 430)  LC_7 Logic Functioning bit
 (38 14)  (692 430)  (692 430)  LC_7 Logic Functioning bit
 (39 14)  (693 430)  (693 430)  LC_7 Logic Functioning bit
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (43 14)  (697 430)  (697 430)  LC_7 Logic Functioning bit
 (45 14)  (699 430)  (699 430)  LC_7 Logic Functioning bit
 (6 15)  (660 431)  (660 431)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_l_44
 (13 15)  (667 431)  (667 431)  routing T_13_26.sp4_h_r_8 <X> T_13_26.sp4_h_l_46
 (16 15)  (670 431)  (670 431)  routing T_13_26.sp4_v_t_17 <X> T_13_26.lc_trk_g3_4
 (17 15)  (671 431)  (671 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (672 431)  (672 431)  routing T_13_26.sp4_r_v_b_45 <X> T_13_26.lc_trk_g3_5
 (21 15)  (675 431)  (675 431)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g3_7
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 431)  (677 431)  routing T_13_26.sp4_h_r_30 <X> T_13_26.lc_trk_g3_6
 (24 15)  (678 431)  (678 431)  routing T_13_26.sp4_h_r_30 <X> T_13_26.lc_trk_g3_6
 (25 15)  (679 431)  (679 431)  routing T_13_26.sp4_h_r_30 <X> T_13_26.lc_trk_g3_6
 (26 15)  (680 431)  (680 431)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 431)  (681 431)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 431)  (683 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 431)  (684 431)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 431)  (685 431)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 431)  (691 431)  LC_7 Logic Functioning bit
 (39 15)  (693 431)  (693 431)  LC_7 Logic Functioning bit
 (51 15)  (705 431)  (705 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_26

 (17 0)  (725 416)  (725 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 416)  (726 416)  routing T_14_26.wire_logic_cluster/lc_1/out <X> T_14_26.lc_trk_g0_1
 (26 0)  (734 416)  (734 416)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 416)  (736 416)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 416)  (739 416)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 416)  (743 416)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.input_2_0
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (26 1)  (734 417)  (734 417)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 417)  (736 417)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 417)  (739 417)  routing T_14_26.lc_trk_g0_7 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 417)  (741 417)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.input_2_0
 (34 1)  (742 417)  (742 417)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.input_2_0
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (37 1)  (745 417)  (745 417)  LC_0 Logic Functioning bit
 (39 1)  (747 417)  (747 417)  LC_0 Logic Functioning bit
 (40 1)  (748 417)  (748 417)  LC_0 Logic Functioning bit
 (43 1)  (751 417)  (751 417)  LC_0 Logic Functioning bit
 (14 2)  (722 418)  (722 418)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g0_4
 (21 2)  (729 418)  (729 418)  routing T_14_26.sp4_v_b_15 <X> T_14_26.lc_trk_g0_7
 (22 2)  (730 418)  (730 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 418)  (731 418)  routing T_14_26.sp4_v_b_15 <X> T_14_26.lc_trk_g0_7
 (26 2)  (734 418)  (734 418)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 418)  (739 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 418)  (741 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (37 2)  (745 418)  (745 418)  LC_1 Logic Functioning bit
 (43 2)  (751 418)  (751 418)  LC_1 Logic Functioning bit
 (50 2)  (758 418)  (758 418)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 419)  (723 419)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g0_4
 (16 3)  (724 419)  (724 419)  routing T_14_26.sp4_h_l_1 <X> T_14_26.lc_trk_g0_4
 (17 3)  (725 419)  (725 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 419)  (729 419)  routing T_14_26.sp4_v_b_15 <X> T_14_26.lc_trk_g0_7
 (28 3)  (736 419)  (736 419)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 419)  (737 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 419)  (738 419)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 419)  (744 419)  LC_1 Logic Functioning bit
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (38 3)  (746 419)  (746 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (42 3)  (750 419)  (750 419)  LC_1 Logic Functioning bit
 (26 6)  (734 422)  (734 422)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 422)  (735 422)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 422)  (736 422)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 422)  (741 422)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 422)  (742 422)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 422)  (743 422)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.input_2_3
 (36 6)  (744 422)  (744 422)  LC_3 Logic Functioning bit
 (38 6)  (746 422)  (746 422)  LC_3 Logic Functioning bit
 (43 6)  (751 422)  (751 422)  LC_3 Logic Functioning bit
 (26 7)  (734 423)  (734 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 423)  (735 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 423)  (736 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 423)  (737 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 423)  (739 423)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 423)  (740 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 423)  (741 423)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.input_2_3
 (37 7)  (745 423)  (745 423)  LC_3 Logic Functioning bit
 (38 7)  (746 423)  (746 423)  LC_3 Logic Functioning bit
 (39 7)  (747 423)  (747 423)  LC_3 Logic Functioning bit
 (41 7)  (749 423)  (749 423)  LC_3 Logic Functioning bit
 (42 7)  (750 423)  (750 423)  LC_3 Logic Functioning bit
 (14 8)  (722 424)  (722 424)  routing T_14_26.sp4_v_b_24 <X> T_14_26.lc_trk_g2_0
 (17 8)  (725 424)  (725 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (733 424)  (733 424)  routing T_14_26.sp4_v_b_26 <X> T_14_26.lc_trk_g2_2
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 424)  (739 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (37 8)  (745 424)  (745 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (41 8)  (749 424)  (749 424)  LC_4 Logic Functioning bit
 (43 8)  (751 424)  (751 424)  LC_4 Logic Functioning bit
 (50 8)  (758 424)  (758 424)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (724 425)  (724 425)  routing T_14_26.sp4_v_b_24 <X> T_14_26.lc_trk_g2_0
 (17 9)  (725 425)  (725 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (726 425)  (726 425)  routing T_14_26.sp4_r_v_b_33 <X> T_14_26.lc_trk_g2_1
 (22 9)  (730 425)  (730 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 425)  (731 425)  routing T_14_26.sp4_v_b_26 <X> T_14_26.lc_trk_g2_2
 (28 9)  (736 425)  (736 425)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 425)  (737 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 425)  (744 425)  LC_4 Logic Functioning bit
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (38 9)  (746 425)  (746 425)  LC_4 Logic Functioning bit
 (14 10)  (722 426)  (722 426)  routing T_14_26.sp4_h_r_36 <X> T_14_26.lc_trk_g2_4
 (15 10)  (723 426)  (723 426)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (16 10)  (724 426)  (724 426)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (17 10)  (725 426)  (725 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 426)  (726 426)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (25 10)  (733 426)  (733 426)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g2_6
 (29 10)  (737 426)  (737 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 426)  (738 426)  routing T_14_26.lc_trk_g0_4 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 426)  (741 426)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 426)  (744 426)  LC_5 Logic Functioning bit
 (37 10)  (745 426)  (745 426)  LC_5 Logic Functioning bit
 (41 10)  (749 426)  (749 426)  LC_5 Logic Functioning bit
 (43 10)  (751 426)  (751 426)  LC_5 Logic Functioning bit
 (47 10)  (755 426)  (755 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (758 426)  (758 426)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 427)  (723 427)  routing T_14_26.sp4_h_r_36 <X> T_14_26.lc_trk_g2_4
 (16 11)  (724 427)  (724 427)  routing T_14_26.sp4_h_r_36 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (726 427)  (726 427)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (22 11)  (730 427)  (730 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 427)  (731 427)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g2_6
 (24 11)  (732 427)  (732 427)  routing T_14_26.sp4_h_r_38 <X> T_14_26.lc_trk_g2_6
 (26 11)  (734 427)  (734 427)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 427)  (735 427)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 427)  (736 427)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 427)  (737 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 427)  (744 427)  LC_5 Logic Functioning bit
 (37 11)  (745 427)  (745 427)  LC_5 Logic Functioning bit
 (40 11)  (748 427)  (748 427)  LC_5 Logic Functioning bit
 (43 11)  (751 427)  (751 427)  LC_5 Logic Functioning bit
 (15 12)  (723 428)  (723 428)  routing T_14_26.sp4_v_t_28 <X> T_14_26.lc_trk_g3_1
 (16 12)  (724 428)  (724 428)  routing T_14_26.sp4_v_t_28 <X> T_14_26.lc_trk_g3_1
 (17 12)  (725 428)  (725 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 428)  (731 428)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (24 12)  (732 428)  (732 428)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (25 12)  (733 428)  (733 428)  routing T_14_26.sp4_h_r_42 <X> T_14_26.lc_trk_g3_2
 (21 13)  (729 429)  (729 429)  routing T_14_26.sp4_h_r_27 <X> T_14_26.lc_trk_g3_3
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 429)  (731 429)  routing T_14_26.sp4_h_r_42 <X> T_14_26.lc_trk_g3_2
 (24 13)  (732 429)  (732 429)  routing T_14_26.sp4_h_r_42 <X> T_14_26.lc_trk_g3_2
 (25 13)  (733 429)  (733 429)  routing T_14_26.sp4_h_r_42 <X> T_14_26.lc_trk_g3_2
 (11 14)  (719 430)  (719 430)  routing T_14_26.sp4_v_b_8 <X> T_14_26.sp4_v_t_46
 (17 14)  (725 430)  (725 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (12 15)  (720 431)  (720 431)  routing T_14_26.sp4_v_b_8 <X> T_14_26.sp4_v_t_46
 (17 15)  (725 431)  (725 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (726 431)  (726 431)  routing T_14_26.sp4_r_v_b_45 <X> T_14_26.lc_trk_g3_5
 (22 15)  (730 431)  (730 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_26

 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (41 0)  (803 416)  (803 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (44 0)  (806 416)  (806 416)  LC_0 Logic Functioning bit
 (45 0)  (807 416)  (807 416)  LC_0 Logic Functioning bit
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (42 1)  (804 417)  (804 417)  LC_0 Logic Functioning bit
 (49 1)  (811 417)  (811 417)  Carry_In_Mux bit 

 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 418)  (789 418)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 418)  (790 418)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (42 2)  (804 418)  (804 418)  LC_1 Logic Functioning bit
 (44 2)  (806 418)  (806 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (0 3)  (762 419)  (762 419)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (41 3)  (803 419)  (803 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (21 4)  (783 420)  (783 420)  routing T_15_26.wire_logic_cluster/lc_3/out <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 420)  (787 420)  routing T_15_26.wire_logic_cluster/lc_2/out <X> T_15_26.lc_trk_g1_2
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (42 4)  (804 420)  (804 420)  LC_2 Logic Functioning bit
 (44 4)  (806 420)  (806 420)  LC_2 Logic Functioning bit
 (45 4)  (807 420)  (807 420)  LC_2 Logic Functioning bit
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (42 5)  (804 421)  (804 421)  LC_2 Logic Functioning bit
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 422)  (780 422)  routing T_15_26.wire_logic_cluster/lc_5/out <X> T_15_26.lc_trk_g1_5
 (25 6)  (787 422)  (787 422)  routing T_15_26.wire_logic_cluster/lc_6/out <X> T_15_26.lc_trk_g1_6
 (27 6)  (789 422)  (789 422)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (39 6)  (801 422)  (801 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (42 6)  (804 422)  (804 422)  LC_3 Logic Functioning bit
 (44 6)  (806 422)  (806 422)  LC_3 Logic Functioning bit
 (45 6)  (807 422)  (807 422)  LC_3 Logic Functioning bit
 (22 7)  (784 423)  (784 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (42 7)  (804 423)  (804 423)  LC_3 Logic Functioning bit
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (42 8)  (804 424)  (804 424)  LC_4 Logic Functioning bit
 (44 8)  (806 424)  (806 424)  LC_4 Logic Functioning bit
 (45 8)  (807 424)  (807 424)  LC_4 Logic Functioning bit
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (39 9)  (801 425)  (801 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (42 9)  (804 425)  (804 425)  LC_4 Logic Functioning bit
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (42 10)  (804 426)  (804 426)  LC_5 Logic Functioning bit
 (44 10)  (806 426)  (806 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (42 11)  (804 427)  (804 427)  LC_5 Logic Functioning bit
 (4 12)  (766 428)  (766 428)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_9
 (6 12)  (768 428)  (768 428)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_9
 (14 12)  (776 428)  (776 428)  routing T_15_26.wire_logic_cluster/lc_0/out <X> T_15_26.lc_trk_g3_0
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 428)  (780 428)  routing T_15_26.wire_logic_cluster/lc_1/out <X> T_15_26.lc_trk_g3_1
 (27 12)  (789 428)  (789 428)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 428)  (792 428)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (42 12)  (804 428)  (804 428)  LC_6 Logic Functioning bit
 (44 12)  (806 428)  (806 428)  LC_6 Logic Functioning bit
 (45 12)  (807 428)  (807 428)  LC_6 Logic Functioning bit
 (5 13)  (767 429)  (767 429)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_9
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (39 13)  (801 429)  (801 429)  LC_6 Logic Functioning bit
 (41 13)  (803 429)  (803 429)  LC_6 Logic Functioning bit
 (42 13)  (804 429)  (804 429)  LC_6 Logic Functioning bit
 (5 14)  (767 430)  (767 430)  routing T_15_26.sp4_v_t_44 <X> T_15_26.sp4_h_l_44
 (14 14)  (776 430)  (776 430)  routing T_15_26.wire_logic_cluster/lc_4/out <X> T_15_26.lc_trk_g3_4
 (21 14)  (783 430)  (783 430)  routing T_15_26.wire_logic_cluster/lc_7/out <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 430)  (789 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 430)  (790 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 430)  (792 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (39 14)  (801 430)  (801 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (42 14)  (804 430)  (804 430)  LC_7 Logic Functioning bit
 (44 14)  (806 430)  (806 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (6 15)  (768 431)  (768 431)  routing T_15_26.sp4_v_t_44 <X> T_15_26.sp4_h_l_44
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (39 15)  (801 431)  (801 431)  LC_7 Logic Functioning bit
 (41 15)  (803 431)  (803 431)  LC_7 Logic Functioning bit
 (42 15)  (804 431)  (804 431)  LC_7 Logic Functioning bit


IO_Tile_0_25



LogicTile_1_25

 (21 0)  (39 400)  (39 400)  routing T_1_25.bnr_op_3 <X> T_1_25.lc_trk_g0_3
 (22 0)  (40 400)  (40 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (44 400)  (44 400)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 400)  (46 400)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 400)  (49 400)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 400)  (51 400)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 400)  (54 400)  LC_0 Logic Functioning bit
 (37 0)  (55 400)  (55 400)  LC_0 Logic Functioning bit
 (39 0)  (57 400)  (57 400)  LC_0 Logic Functioning bit
 (41 0)  (59 400)  (59 400)  LC_0 Logic Functioning bit
 (43 0)  (61 400)  (61 400)  LC_0 Logic Functioning bit
 (21 1)  (39 401)  (39 401)  routing T_1_25.bnr_op_3 <X> T_1_25.lc_trk_g0_3
 (22 1)  (40 401)  (40 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (41 401)  (41 401)  routing T_1_25.sp12_h_l_17 <X> T_1_25.lc_trk_g0_2
 (25 1)  (43 401)  (43 401)  routing T_1_25.sp12_h_l_17 <X> T_1_25.lc_trk_g0_2
 (28 1)  (46 401)  (46 401)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 401)  (47 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 401)  (48 401)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 401)  (50 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (51 401)  (51 401)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.input_2_0
 (34 1)  (52 401)  (52 401)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.input_2_0
 (35 1)  (53 401)  (53 401)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.input_2_0
 (36 1)  (54 401)  (54 401)  LC_0 Logic Functioning bit
 (37 1)  (55 401)  (55 401)  LC_0 Logic Functioning bit
 (38 1)  (56 401)  (56 401)  LC_0 Logic Functioning bit
 (21 2)  (39 402)  (39 402)  routing T_1_25.sp4_h_l_10 <X> T_1_25.lc_trk_g0_7
 (22 2)  (40 402)  (40 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (41 402)  (41 402)  routing T_1_25.sp4_h_l_10 <X> T_1_25.lc_trk_g0_7
 (24 2)  (42 402)  (42 402)  routing T_1_25.sp4_h_l_10 <X> T_1_25.lc_trk_g0_7
 (28 2)  (46 402)  (46 402)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 402)  (47 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 402)  (48 402)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 402)  (50 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 402)  (51 402)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 402)  (52 402)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 402)  (54 402)  LC_1 Logic Functioning bit
 (37 2)  (55 402)  (55 402)  LC_1 Logic Functioning bit
 (43 2)  (61 402)  (61 402)  LC_1 Logic Functioning bit
 (50 2)  (68 402)  (68 402)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (39 403)  (39 403)  routing T_1_25.sp4_h_l_10 <X> T_1_25.lc_trk_g0_7
 (27 3)  (45 403)  (45 403)  routing T_1_25.lc_trk_g3_0 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 403)  (46 403)  routing T_1_25.lc_trk_g3_0 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 403)  (47 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 403)  (54 403)  LC_1 Logic Functioning bit
 (37 3)  (55 403)  (55 403)  LC_1 Logic Functioning bit
 (39 3)  (57 403)  (57 403)  LC_1 Logic Functioning bit
 (40 3)  (58 403)  (58 403)  LC_1 Logic Functioning bit
 (43 3)  (61 403)  (61 403)  LC_1 Logic Functioning bit
 (22 4)  (40 404)  (40 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 404)  (42 404)  routing T_1_25.top_op_3 <X> T_1_25.lc_trk_g1_3
 (26 4)  (44 404)  (44 404)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 404)  (45 404)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 404)  (46 404)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 404)  (47 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 404)  (48 404)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 404)  (50 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 404)  (51 404)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 404)  (52 404)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 404)  (54 404)  LC_2 Logic Functioning bit
 (38 4)  (56 404)  (56 404)  LC_2 Logic Functioning bit
 (42 4)  (60 404)  (60 404)  LC_2 Logic Functioning bit
 (21 5)  (39 405)  (39 405)  routing T_1_25.top_op_3 <X> T_1_25.lc_trk_g1_3
 (27 5)  (45 405)  (45 405)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 405)  (47 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 405)  (48 405)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 405)  (49 405)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 405)  (50 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (53 405)  (53 405)  routing T_1_25.lc_trk_g0_2 <X> T_1_25.input_2_2
 (36 5)  (54 405)  (54 405)  LC_2 Logic Functioning bit
 (37 5)  (55 405)  (55 405)  LC_2 Logic Functioning bit
 (38 5)  (56 405)  (56 405)  LC_2 Logic Functioning bit
 (39 5)  (57 405)  (57 405)  LC_2 Logic Functioning bit
 (42 5)  (60 405)  (60 405)  LC_2 Logic Functioning bit
 (3 6)  (21 406)  (21 406)  routing T_1_25.sp12_h_r_0 <X> T_1_25.sp12_v_t_23
 (17 6)  (35 406)  (35 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (43 406)  (43 406)  routing T_1_25.sp4_h_r_14 <X> T_1_25.lc_trk_g1_6
 (28 6)  (46 406)  (46 406)  routing T_1_25.lc_trk_g2_2 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 406)  (47 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 406)  (50 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 406)  (52 406)  routing T_1_25.lc_trk_g1_3 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 406)  (53 406)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.input_2_3
 (36 6)  (54 406)  (54 406)  LC_3 Logic Functioning bit
 (37 6)  (55 406)  (55 406)  LC_3 Logic Functioning bit
 (38 6)  (56 406)  (56 406)  LC_3 Logic Functioning bit
 (41 6)  (59 406)  (59 406)  LC_3 Logic Functioning bit
 (3 7)  (21 407)  (21 407)  routing T_1_25.sp12_h_r_0 <X> T_1_25.sp12_v_t_23
 (22 7)  (40 407)  (40 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (41 407)  (41 407)  routing T_1_25.sp4_h_r_14 <X> T_1_25.lc_trk_g1_6
 (24 7)  (42 407)  (42 407)  routing T_1_25.sp4_h_r_14 <X> T_1_25.lc_trk_g1_6
 (28 7)  (46 407)  (46 407)  routing T_1_25.lc_trk_g2_1 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 407)  (47 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 407)  (48 407)  routing T_1_25.lc_trk_g2_2 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 407)  (49 407)  routing T_1_25.lc_trk_g1_3 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 407)  (50 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (52 407)  (52 407)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.input_2_3
 (35 7)  (53 407)  (53 407)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.input_2_3
 (36 7)  (54 407)  (54 407)  LC_3 Logic Functioning bit
 (37 7)  (55 407)  (55 407)  LC_3 Logic Functioning bit
 (39 7)  (57 407)  (57 407)  LC_3 Logic Functioning bit
 (41 7)  (59 407)  (59 407)  LC_3 Logic Functioning bit
 (15 8)  (33 408)  (33 408)  routing T_1_25.sp4_v_t_28 <X> T_1_25.lc_trk_g2_1
 (16 8)  (34 408)  (34 408)  routing T_1_25.sp4_v_t_28 <X> T_1_25.lc_trk_g2_1
 (17 8)  (35 408)  (35 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (39 408)  (39 408)  routing T_1_25.sp4_v_t_14 <X> T_1_25.lc_trk_g2_3
 (22 8)  (40 408)  (40 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (41 408)  (41 408)  routing T_1_25.sp4_v_t_14 <X> T_1_25.lc_trk_g2_3
 (25 8)  (43 408)  (43 408)  routing T_1_25.rgt_op_2 <X> T_1_25.lc_trk_g2_2
 (29 8)  (47 408)  (47 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 408)  (48 408)  routing T_1_25.lc_trk_g0_7 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 408)  (50 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 408)  (54 408)  LC_4 Logic Functioning bit
 (37 8)  (55 408)  (55 408)  LC_4 Logic Functioning bit
 (39 8)  (57 408)  (57 408)  LC_4 Logic Functioning bit
 (43 8)  (61 408)  (61 408)  LC_4 Logic Functioning bit
 (50 8)  (68 408)  (68 408)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (69 408)  (69 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (40 409)  (40 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 409)  (42 409)  routing T_1_25.rgt_op_2 <X> T_1_25.lc_trk_g2_2
 (30 9)  (48 409)  (48 409)  routing T_1_25.lc_trk_g0_7 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 409)  (49 409)  routing T_1_25.lc_trk_g0_3 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 409)  (54 409)  LC_4 Logic Functioning bit
 (37 9)  (55 409)  (55 409)  LC_4 Logic Functioning bit
 (39 9)  (57 409)  (57 409)  LC_4 Logic Functioning bit
 (43 9)  (61 409)  (61 409)  LC_4 Logic Functioning bit
 (7 10)  (25 410)  (25 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (33 410)  (33 410)  routing T_1_25.sp4_v_t_32 <X> T_1_25.lc_trk_g2_5
 (16 10)  (34 410)  (34 410)  routing T_1_25.sp4_v_t_32 <X> T_1_25.lc_trk_g2_5
 (17 10)  (35 410)  (35 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (32 411)  (32 411)  routing T_1_25.sp4_r_v_b_36 <X> T_1_25.lc_trk_g2_4
 (17 11)  (35 411)  (35 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (33 412)  (33 412)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g3_1
 (16 12)  (34 412)  (34 412)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g3_1
 (17 12)  (35 412)  (35 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (40 412)  (40 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 412)  (41 412)  routing T_1_25.sp12_v_b_11 <X> T_1_25.lc_trk_g3_3
 (14 13)  (32 413)  (32 413)  routing T_1_25.sp4_r_v_b_40 <X> T_1_25.lc_trk_g3_0
 (17 13)  (35 413)  (35 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (36 413)  (36 413)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g3_1
 (22 13)  (40 413)  (40 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 413)  (42 413)  routing T_1_25.tnr_op_2 <X> T_1_25.lc_trk_g3_2
 (22 15)  (40 415)  (40 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 415)  (43 415)  routing T_1_25.sp4_r_v_b_46 <X> T_1_25.lc_trk_g3_6


LogicTile_2_25

 (17 0)  (89 400)  (89 400)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (90 400)  (90 400)  routing T_2_25.bnr_op_1 <X> T_2_25.lc_trk_g0_1
 (21 0)  (93 400)  (93 400)  routing T_2_25.sp4_h_r_11 <X> T_2_25.lc_trk_g0_3
 (22 0)  (94 400)  (94 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 400)  (95 400)  routing T_2_25.sp4_h_r_11 <X> T_2_25.lc_trk_g0_3
 (24 0)  (96 400)  (96 400)  routing T_2_25.sp4_h_r_11 <X> T_2_25.lc_trk_g0_3
 (26 0)  (98 400)  (98 400)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 400)  (101 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 400)  (104 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 400)  (106 400)  routing T_2_25.lc_trk_g1_0 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 400)  (108 400)  LC_0 Logic Functioning bit
 (37 0)  (109 400)  (109 400)  LC_0 Logic Functioning bit
 (39 0)  (111 400)  (111 400)  LC_0 Logic Functioning bit
 (41 0)  (113 400)  (113 400)  LC_0 Logic Functioning bit
 (43 0)  (115 400)  (115 400)  LC_0 Logic Functioning bit
 (53 0)  (125 400)  (125 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (90 401)  (90 401)  routing T_2_25.bnr_op_1 <X> T_2_25.lc_trk_g0_1
 (28 1)  (100 401)  (100 401)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 401)  (101 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 401)  (104 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 401)  (105 401)  routing T_2_25.lc_trk_g2_0 <X> T_2_25.input_2_0
 (36 1)  (108 401)  (108 401)  LC_0 Logic Functioning bit
 (37 1)  (109 401)  (109 401)  LC_0 Logic Functioning bit
 (39 1)  (111 401)  (111 401)  LC_0 Logic Functioning bit
 (0 2)  (72 402)  (72 402)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (74 402)  (74 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 403)  (72 403)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (22 3)  (94 403)  (94 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 403)  (96 403)  routing T_2_25.bot_op_6 <X> T_2_25.lc_trk_g0_6
 (0 4)  (72 404)  (72 404)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/cen
 (1 4)  (73 404)  (73 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (86 404)  (86 404)  routing T_2_25.bnr_op_0 <X> T_2_25.lc_trk_g1_0
 (26 4)  (98 404)  (98 404)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 404)  (99 404)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 404)  (102 404)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (107 404)  (107 404)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.input_2_2
 (37 4)  (109 404)  (109 404)  LC_2 Logic Functioning bit
 (39 4)  (111 404)  (111 404)  LC_2 Logic Functioning bit
 (45 4)  (117 404)  (117 404)  LC_2 Logic Functioning bit
 (0 5)  (72 405)  (72 405)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/cen
 (1 5)  (73 405)  (73 405)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/cen
 (14 5)  (86 405)  (86 405)  routing T_2_25.bnr_op_0 <X> T_2_25.lc_trk_g1_0
 (17 5)  (89 405)  (89 405)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (98 405)  (98 405)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 405)  (101 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 405)  (103 405)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 405)  (104 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (105 405)  (105 405)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.input_2_2
 (34 5)  (106 405)  (106 405)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.input_2_2
 (35 5)  (107 405)  (107 405)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.input_2_2
 (36 5)  (108 405)  (108 405)  LC_2 Logic Functioning bit
 (37 5)  (109 405)  (109 405)  LC_2 Logic Functioning bit
 (39 5)  (111 405)  (111 405)  LC_2 Logic Functioning bit
 (43 5)  (115 405)  (115 405)  LC_2 Logic Functioning bit
 (14 6)  (86 406)  (86 406)  routing T_2_25.bnr_op_4 <X> T_2_25.lc_trk_g1_4
 (14 7)  (86 407)  (86 407)  routing T_2_25.bnr_op_4 <X> T_2_25.lc_trk_g1_4
 (17 7)  (89 407)  (89 407)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 8)  (93 408)  (93 408)  routing T_2_25.rgt_op_3 <X> T_2_25.lc_trk_g2_3
 (22 8)  (94 408)  (94 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 408)  (96 408)  routing T_2_25.rgt_op_3 <X> T_2_25.lc_trk_g2_3
 (25 8)  (97 408)  (97 408)  routing T_2_25.rgt_op_2 <X> T_2_25.lc_trk_g2_2
 (14 9)  (86 409)  (86 409)  routing T_2_25.sp4_h_r_24 <X> T_2_25.lc_trk_g2_0
 (15 9)  (87 409)  (87 409)  routing T_2_25.sp4_h_r_24 <X> T_2_25.lc_trk_g2_0
 (16 9)  (88 409)  (88 409)  routing T_2_25.sp4_h_r_24 <X> T_2_25.lc_trk_g2_0
 (17 9)  (89 409)  (89 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (94 409)  (94 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (96 409)  (96 409)  routing T_2_25.rgt_op_2 <X> T_2_25.lc_trk_g2_2
 (7 10)  (79 410)  (79 410)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (98 410)  (98 410)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 410)  (102 410)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 410)  (103 410)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 410)  (105 410)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 410)  (106 410)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 410)  (109 410)  LC_5 Logic Functioning bit
 (39 10)  (111 410)  (111 410)  LC_5 Logic Functioning bit
 (45 10)  (117 410)  (117 410)  LC_5 Logic Functioning bit
 (14 11)  (86 411)  (86 411)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g2_4
 (15 11)  (87 411)  (87 411)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g2_4
 (16 11)  (88 411)  (88 411)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g2_4
 (17 11)  (89 411)  (89 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (99 411)  (99 411)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 411)  (101 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 411)  (102 411)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 411)  (104 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (105 411)  (105 411)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.input_2_5
 (35 11)  (107 411)  (107 411)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.input_2_5
 (36 11)  (108 411)  (108 411)  LC_5 Logic Functioning bit
 (37 11)  (109 411)  (109 411)  LC_5 Logic Functioning bit
 (38 11)  (110 411)  (110 411)  LC_5 Logic Functioning bit
 (42 11)  (114 411)  (114 411)  LC_5 Logic Functioning bit
 (22 12)  (94 412)  (94 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 412)  (95 412)  routing T_2_25.sp4_v_t_30 <X> T_2_25.lc_trk_g3_3
 (24 12)  (96 412)  (96 412)  routing T_2_25.sp4_v_t_30 <X> T_2_25.lc_trk_g3_3
 (22 13)  (94 413)  (94 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (95 413)  (95 413)  routing T_2_25.sp12_v_b_18 <X> T_2_25.lc_trk_g3_2
 (25 13)  (97 413)  (97 413)  routing T_2_25.sp12_v_b_18 <X> T_2_25.lc_trk_g3_2
 (16 14)  (88 414)  (88 414)  routing T_2_25.sp12_v_b_21 <X> T_2_25.lc_trk_g3_5
 (17 14)  (89 414)  (89 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (93 414)  (93 414)  routing T_2_25.sp4_h_l_34 <X> T_2_25.lc_trk_g3_7
 (22 14)  (94 414)  (94 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (95 414)  (95 414)  routing T_2_25.sp4_h_l_34 <X> T_2_25.lc_trk_g3_7
 (24 14)  (96 414)  (96 414)  routing T_2_25.sp4_h_l_34 <X> T_2_25.lc_trk_g3_7
 (26 14)  (98 414)  (98 414)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 414)  (101 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 414)  (102 414)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 414)  (104 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 414)  (105 414)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 414)  (109 414)  LC_7 Logic Functioning bit
 (39 14)  (111 414)  (111 414)  LC_7 Logic Functioning bit
 (45 14)  (117 414)  (117 414)  LC_7 Logic Functioning bit
 (18 15)  (90 415)  (90 415)  routing T_2_25.sp12_v_b_21 <X> T_2_25.lc_trk_g3_5
 (21 15)  (93 415)  (93 415)  routing T_2_25.sp4_h_l_34 <X> T_2_25.lc_trk_g3_7
 (27 15)  (99 415)  (99 415)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 415)  (101 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 415)  (102 415)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 415)  (103 415)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 415)  (104 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (105 415)  (105 415)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.input_2_7
 (34 15)  (106 415)  (106 415)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.input_2_7
 (35 15)  (107 415)  (107 415)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.input_2_7
 (36 15)  (108 415)  (108 415)  LC_7 Logic Functioning bit
 (37 15)  (109 415)  (109 415)  LC_7 Logic Functioning bit
 (38 15)  (110 415)  (110 415)  LC_7 Logic Functioning bit
 (42 15)  (114 415)  (114 415)  LC_7 Logic Functioning bit


LogicTile_3_25

 (6 0)  (132 400)  (132 400)  routing T_3_25.sp4_h_r_7 <X> T_3_25.sp4_v_b_0
 (12 0)  (138 400)  (138 400)  routing T_3_25.sp4_v_t_39 <X> T_3_25.sp4_h_r_2
 (15 0)  (141 400)  (141 400)  routing T_3_25.bot_op_1 <X> T_3_25.lc_trk_g0_1
 (17 0)  (143 400)  (143 400)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (148 400)  (148 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (150 400)  (150 400)  routing T_3_25.bot_op_3 <X> T_3_25.lc_trk_g0_3
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (149 401)  (149 401)  routing T_3_25.sp12_h_r_10 <X> T_3_25.lc_trk_g0_2
 (0 2)  (126 402)  (126 402)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (134 402)  (134 402)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_h_l_36
 (9 2)  (135 402)  (135 402)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_h_l_36
 (10 2)  (136 402)  (136 402)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_h_l_36
 (29 2)  (155 402)  (155 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 402)  (158 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 402)  (159 402)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 402)  (160 402)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 402)  (162 402)  LC_1 Logic Functioning bit
 (37 2)  (163 402)  (163 402)  LC_1 Logic Functioning bit
 (38 2)  (164 402)  (164 402)  LC_1 Logic Functioning bit
 (41 2)  (167 402)  (167 402)  LC_1 Logic Functioning bit
 (43 2)  (169 402)  (169 402)  LC_1 Logic Functioning bit
 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (26 3)  (152 403)  (152 403)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 403)  (153 403)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 403)  (155 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 403)  (156 403)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 403)  (157 403)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 403)  (158 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (161 403)  (161 403)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.input_2_1
 (36 3)  (162 403)  (162 403)  LC_1 Logic Functioning bit
 (39 3)  (165 403)  (165 403)  LC_1 Logic Functioning bit
 (40 3)  (166 403)  (166 403)  LC_1 Logic Functioning bit
 (26 4)  (152 404)  (152 404)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 404)  (155 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 404)  (159 404)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 404)  (160 404)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 404)  (162 404)  LC_2 Logic Functioning bit
 (37 4)  (163 404)  (163 404)  LC_2 Logic Functioning bit
 (43 4)  (169 404)  (169 404)  LC_2 Logic Functioning bit
 (50 4)  (176 404)  (176 404)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (148 405)  (148 405)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (150 405)  (150 405)  routing T_3_25.bot_op_2 <X> T_3_25.lc_trk_g1_2
 (27 5)  (153 405)  (153 405)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 405)  (154 405)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 405)  (156 405)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 405)  (157 405)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 405)  (162 405)  LC_2 Logic Functioning bit
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (39 5)  (165 405)  (165 405)  LC_2 Logic Functioning bit
 (40 5)  (166 405)  (166 405)  LC_2 Logic Functioning bit
 (43 5)  (169 405)  (169 405)  LC_2 Logic Functioning bit
 (17 6)  (143 406)  (143 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (151 406)  (151 406)  routing T_3_25.sp4_h_r_14 <X> T_3_25.lc_trk_g1_6
 (28 6)  (154 406)  (154 406)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 406)  (157 406)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 406)  (159 406)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 406)  (160 406)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (37 6)  (163 406)  (163 406)  LC_3 Logic Functioning bit
 (43 6)  (169 406)  (169 406)  LC_3 Logic Functioning bit
 (18 7)  (144 407)  (144 407)  routing T_3_25.sp4_r_v_b_29 <X> T_3_25.lc_trk_g1_5
 (22 7)  (148 407)  (148 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (149 407)  (149 407)  routing T_3_25.sp4_h_r_14 <X> T_3_25.lc_trk_g1_6
 (24 7)  (150 407)  (150 407)  routing T_3_25.sp4_h_r_14 <X> T_3_25.lc_trk_g1_6
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 407)  (157 407)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 407)  (158 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (159 407)  (159 407)  routing T_3_25.lc_trk_g3_0 <X> T_3_25.input_2_3
 (34 7)  (160 407)  (160 407)  routing T_3_25.lc_trk_g3_0 <X> T_3_25.input_2_3
 (36 7)  (162 407)  (162 407)  LC_3 Logic Functioning bit
 (37 7)  (163 407)  (163 407)  LC_3 Logic Functioning bit
 (38 7)  (164 407)  (164 407)  LC_3 Logic Functioning bit
 (41 7)  (167 407)  (167 407)  LC_3 Logic Functioning bit
 (42 7)  (168 407)  (168 407)  LC_3 Logic Functioning bit
 (12 8)  (138 408)  (138 408)  routing T_3_25.sp4_v_t_45 <X> T_3_25.sp4_h_r_8
 (14 8)  (140 408)  (140 408)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g2_0
 (14 9)  (140 409)  (140 409)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g2_0
 (15 9)  (141 409)  (141 409)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g2_0
 (16 9)  (142 409)  (142 409)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g2_0
 (17 9)  (143 409)  (143 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (148 409)  (148 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (149 409)  (149 409)  routing T_3_25.sp4_h_l_15 <X> T_3_25.lc_trk_g2_2
 (24 9)  (150 409)  (150 409)  routing T_3_25.sp4_h_l_15 <X> T_3_25.lc_trk_g2_2
 (25 9)  (151 409)  (151 409)  routing T_3_25.sp4_h_l_15 <X> T_3_25.lc_trk_g2_2
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (147 410)  (147 410)  routing T_3_25.sp4_v_t_26 <X> T_3_25.lc_trk_g2_7
 (22 10)  (148 410)  (148 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (149 410)  (149 410)  routing T_3_25.sp4_v_t_26 <X> T_3_25.lc_trk_g2_7
 (21 11)  (147 411)  (147 411)  routing T_3_25.sp4_v_t_26 <X> T_3_25.lc_trk_g2_7
 (3 12)  (129 412)  (129 412)  routing T_3_25.sp12_v_b_1 <X> T_3_25.sp12_h_r_1
 (8 12)  (134 412)  (134 412)  routing T_3_25.sp4_v_b_4 <X> T_3_25.sp4_h_r_10
 (9 12)  (135 412)  (135 412)  routing T_3_25.sp4_v_b_4 <X> T_3_25.sp4_h_r_10
 (10 12)  (136 412)  (136 412)  routing T_3_25.sp4_v_b_4 <X> T_3_25.sp4_h_r_10
 (14 12)  (140 412)  (140 412)  routing T_3_25.sp4_h_l_21 <X> T_3_25.lc_trk_g3_0
 (17 12)  (143 412)  (143 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (147 412)  (147 412)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (22 12)  (148 412)  (148 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (149 412)  (149 412)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (24 12)  (150 412)  (150 412)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (28 12)  (154 412)  (154 412)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 412)  (155 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 412)  (156 412)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 412)  (157 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 412)  (158 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 412)  (159 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 412)  (160 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 412)  (162 412)  LC_6 Logic Functioning bit
 (37 12)  (163 412)  (163 412)  LC_6 Logic Functioning bit
 (38 12)  (164 412)  (164 412)  LC_6 Logic Functioning bit
 (39 12)  (165 412)  (165 412)  LC_6 Logic Functioning bit
 (41 12)  (167 412)  (167 412)  LC_6 Logic Functioning bit
 (43 12)  (169 412)  (169 412)  LC_6 Logic Functioning bit
 (45 12)  (171 412)  (171 412)  LC_6 Logic Functioning bit
 (51 12)  (177 412)  (177 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (178 412)  (178 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (129 413)  (129 413)  routing T_3_25.sp12_v_b_1 <X> T_3_25.sp12_h_r_1
 (15 13)  (141 413)  (141 413)  routing T_3_25.sp4_h_l_21 <X> T_3_25.lc_trk_g3_0
 (16 13)  (142 413)  (142 413)  routing T_3_25.sp4_h_l_21 <X> T_3_25.lc_trk_g3_0
 (17 13)  (143 413)  (143 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (144 413)  (144 413)  routing T_3_25.sp4_r_v_b_41 <X> T_3_25.lc_trk_g3_1
 (21 13)  (147 413)  (147 413)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (22 13)  (148 413)  (148 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (149 413)  (149 413)  routing T_3_25.sp4_v_b_42 <X> T_3_25.lc_trk_g3_2
 (24 13)  (150 413)  (150 413)  routing T_3_25.sp4_v_b_42 <X> T_3_25.lc_trk_g3_2
 (27 13)  (153 413)  (153 413)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 413)  (154 413)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 413)  (155 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 413)  (156 413)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 413)  (157 413)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 413)  (162 413)  LC_6 Logic Functioning bit
 (38 13)  (164 413)  (164 413)  LC_6 Logic Functioning bit
 (51 13)  (177 413)  (177 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (9 14)  (135 414)  (135 414)  routing T_3_25.sp4_v_b_10 <X> T_3_25.sp4_h_l_47
 (15 14)  (141 414)  (141 414)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g3_5
 (16 14)  (142 414)  (142 414)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g3_5
 (17 14)  (143 414)  (143 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (144 414)  (144 414)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g3_5
 (22 14)  (148 414)  (148 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (151 414)  (151 414)  routing T_3_25.wire_logic_cluster/lc_6/out <X> T_3_25.lc_trk_g3_6
 (27 14)  (153 414)  (153 414)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 414)  (155 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 414)  (156 414)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 414)  (158 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 414)  (159 414)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 414)  (161 414)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.input_2_7
 (36 14)  (162 414)  (162 414)  LC_7 Logic Functioning bit
 (39 14)  (165 414)  (165 414)  LC_7 Logic Functioning bit
 (43 14)  (169 414)  (169 414)  LC_7 Logic Functioning bit
 (48 14)  (174 414)  (174 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (144 415)  (144 415)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g3_5
 (21 15)  (147 415)  (147 415)  routing T_3_25.sp4_r_v_b_47 <X> T_3_25.lc_trk_g3_7
 (22 15)  (148 415)  (148 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (155 415)  (155 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 415)  (157 415)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 415)  (158 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (160 415)  (160 415)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.input_2_7
 (35 15)  (161 415)  (161 415)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.input_2_7
 (36 15)  (162 415)  (162 415)  LC_7 Logic Functioning bit
 (37 15)  (163 415)  (163 415)  LC_7 Logic Functioning bit
 (38 15)  (164 415)  (164 415)  LC_7 Logic Functioning bit
 (42 15)  (168 415)  (168 415)  LC_7 Logic Functioning bit
 (43 15)  (169 415)  (169 415)  LC_7 Logic Functioning bit


LogicTile_4_25

 (9 0)  (189 400)  (189 400)  routing T_4_25.sp4_v_t_36 <X> T_4_25.sp4_h_r_1
 (22 0)  (202 400)  (202 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (204 400)  (204 400)  routing T_4_25.bot_op_3 <X> T_4_25.lc_trk_g0_3
 (26 0)  (206 400)  (206 400)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 400)  (208 400)  routing T_4_25.lc_trk_g2_3 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 400)  (209 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 400)  (212 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 400)  (213 400)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 400)  (214 400)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 400)  (216 400)  LC_0 Logic Functioning bit
 (37 0)  (217 400)  (217 400)  LC_0 Logic Functioning bit
 (38 0)  (218 400)  (218 400)  LC_0 Logic Functioning bit
 (39 0)  (219 400)  (219 400)  LC_0 Logic Functioning bit
 (41 0)  (221 400)  (221 400)  LC_0 Logic Functioning bit
 (43 0)  (223 400)  (223 400)  LC_0 Logic Functioning bit
 (45 0)  (225 400)  (225 400)  LC_0 Logic Functioning bit
 (52 0)  (232 400)  (232 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (202 401)  (202 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (203 401)  (203 401)  routing T_4_25.sp12_h_r_10 <X> T_4_25.lc_trk_g0_2
 (26 1)  (206 401)  (206 401)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 401)  (207 401)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 401)  (208 401)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 401)  (209 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 401)  (210 401)  routing T_4_25.lc_trk_g2_3 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 401)  (216 401)  LC_0 Logic Functioning bit
 (38 1)  (218 401)  (218 401)  LC_0 Logic Functioning bit
 (47 1)  (227 401)  (227 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (180 402)  (180 402)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 402)  (194 402)  routing T_4_25.sp4_h_l_1 <X> T_4_25.lc_trk_g0_4
 (15 2)  (195 402)  (195 402)  routing T_4_25.sp4_h_r_21 <X> T_4_25.lc_trk_g0_5
 (16 2)  (196 402)  (196 402)  routing T_4_25.sp4_h_r_21 <X> T_4_25.lc_trk_g0_5
 (17 2)  (197 402)  (197 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (198 402)  (198 402)  routing T_4_25.sp4_h_r_21 <X> T_4_25.lc_trk_g0_5
 (21 2)  (201 402)  (201 402)  routing T_4_25.sp4_h_l_2 <X> T_4_25.lc_trk_g0_7
 (22 2)  (202 402)  (202 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 402)  (203 402)  routing T_4_25.sp4_h_l_2 <X> T_4_25.lc_trk_g0_7
 (24 2)  (204 402)  (204 402)  routing T_4_25.sp4_h_l_2 <X> T_4_25.lc_trk_g0_7
 (32 2)  (212 402)  (212 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 402)  (213 402)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 402)  (214 402)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (220 402)  (220 402)  LC_1 Logic Functioning bit
 (42 2)  (222 402)  (222 402)  LC_1 Logic Functioning bit
 (46 2)  (226 402)  (226 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (6 3)  (186 403)  (186 403)  routing T_4_25.sp4_h_r_0 <X> T_4_25.sp4_h_l_37
 (15 3)  (195 403)  (195 403)  routing T_4_25.sp4_h_l_1 <X> T_4_25.lc_trk_g0_4
 (16 3)  (196 403)  (196 403)  routing T_4_25.sp4_h_l_1 <X> T_4_25.lc_trk_g0_4
 (17 3)  (197 403)  (197 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (198 403)  (198 403)  routing T_4_25.sp4_h_r_21 <X> T_4_25.lc_trk_g0_5
 (26 3)  (206 403)  (206 403)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 403)  (209 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 403)  (211 403)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (41 3)  (221 403)  (221 403)  LC_1 Logic Functioning bit
 (43 3)  (223 403)  (223 403)  LC_1 Logic Functioning bit
 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0
 (14 4)  (194 404)  (194 404)  routing T_4_25.sp4_h_l_5 <X> T_4_25.lc_trk_g1_0
 (21 4)  (201 404)  (201 404)  routing T_4_25.bnr_op_3 <X> T_4_25.lc_trk_g1_3
 (22 4)  (202 404)  (202 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (207 404)  (207 404)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 404)  (208 404)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 404)  (209 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 404)  (210 404)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 404)  (211 404)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (217 404)  (217 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (41 4)  (221 404)  (221 404)  LC_2 Logic Functioning bit
 (43 4)  (223 404)  (223 404)  LC_2 Logic Functioning bit
 (46 4)  (226 404)  (226 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (194 405)  (194 405)  routing T_4_25.sp4_h_l_5 <X> T_4_25.lc_trk_g1_0
 (15 5)  (195 405)  (195 405)  routing T_4_25.sp4_h_l_5 <X> T_4_25.lc_trk_g1_0
 (16 5)  (196 405)  (196 405)  routing T_4_25.sp4_h_l_5 <X> T_4_25.lc_trk_g1_0
 (17 5)  (197 405)  (197 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (201 405)  (201 405)  routing T_4_25.bnr_op_3 <X> T_4_25.lc_trk_g1_3
 (30 5)  (210 405)  (210 405)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 405)  (211 405)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 405)  (217 405)  LC_2 Logic Functioning bit
 (39 5)  (219 405)  (219 405)  LC_2 Logic Functioning bit
 (41 5)  (221 405)  (221 405)  LC_2 Logic Functioning bit
 (43 5)  (223 405)  (223 405)  LC_2 Logic Functioning bit
 (5 6)  (185 406)  (185 406)  routing T_4_25.sp4_v_b_3 <X> T_4_25.sp4_h_l_38
 (8 6)  (188 406)  (188 406)  routing T_4_25.sp4_v_t_41 <X> T_4_25.sp4_h_l_41
 (9 6)  (189 406)  (189 406)  routing T_4_25.sp4_v_t_41 <X> T_4_25.sp4_h_l_41
 (11 6)  (191 406)  (191 406)  routing T_4_25.sp4_h_r_11 <X> T_4_25.sp4_v_t_40
 (12 6)  (192 406)  (192 406)  routing T_4_25.sp4_h_r_2 <X> T_4_25.sp4_h_l_40
 (13 6)  (193 406)  (193 406)  routing T_4_25.sp4_h_r_11 <X> T_4_25.sp4_v_t_40
 (19 6)  (199 406)  (199 406)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (205 406)  (205 406)  routing T_4_25.sp4_h_r_14 <X> T_4_25.lc_trk_g1_6
 (27 6)  (207 406)  (207 406)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 406)  (209 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 406)  (211 406)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 406)  (212 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 406)  (213 406)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 406)  (214 406)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (218 406)  (218 406)  LC_3 Logic Functioning bit
 (39 6)  (219 406)  (219 406)  LC_3 Logic Functioning bit
 (42 6)  (222 406)  (222 406)  LC_3 Logic Functioning bit
 (43 6)  (223 406)  (223 406)  LC_3 Logic Functioning bit
 (50 6)  (230 406)  (230 406)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (192 407)  (192 407)  routing T_4_25.sp4_h_r_11 <X> T_4_25.sp4_v_t_40
 (13 7)  (193 407)  (193 407)  routing T_4_25.sp4_h_r_2 <X> T_4_25.sp4_h_l_40
 (22 7)  (202 407)  (202 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (203 407)  (203 407)  routing T_4_25.sp4_h_r_14 <X> T_4_25.lc_trk_g1_6
 (24 7)  (204 407)  (204 407)  routing T_4_25.sp4_h_r_14 <X> T_4_25.lc_trk_g1_6
 (27 7)  (207 407)  (207 407)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 407)  (209 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 407)  (210 407)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 407)  (216 407)  LC_3 Logic Functioning bit
 (37 7)  (217 407)  (217 407)  LC_3 Logic Functioning bit
 (40 7)  (220 407)  (220 407)  LC_3 Logic Functioning bit
 (41 7)  (221 407)  (221 407)  LC_3 Logic Functioning bit
 (53 7)  (233 407)  (233 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (202 408)  (202 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (208 408)  (208 408)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 408)  (209 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 408)  (210 408)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 408)  (211 408)  routing T_4_25.lc_trk_g0_5 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 408)  (212 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 408)  (216 408)  LC_4 Logic Functioning bit
 (39 8)  (219 408)  (219 408)  LC_4 Logic Functioning bit
 (41 8)  (221 408)  (221 408)  LC_4 Logic Functioning bit
 (42 8)  (222 408)  (222 408)  LC_4 Logic Functioning bit
 (50 8)  (230 408)  (230 408)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (201 409)  (201 409)  routing T_4_25.sp4_r_v_b_35 <X> T_4_25.lc_trk_g2_3
 (36 9)  (216 409)  (216 409)  LC_4 Logic Functioning bit
 (39 9)  (219 409)  (219 409)  LC_4 Logic Functioning bit
 (41 9)  (221 409)  (221 409)  LC_4 Logic Functioning bit
 (42 9)  (222 409)  (222 409)  LC_4 Logic Functioning bit
 (4 10)  (184 410)  (184 410)  routing T_4_25.sp4_h_r_6 <X> T_4_25.sp4_v_t_43
 (5 10)  (185 410)  (185 410)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_h_l_43
 (7 10)  (187 410)  (187 410)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (191 410)  (191 410)  routing T_4_25.sp4_h_r_2 <X> T_4_25.sp4_v_t_45
 (12 10)  (192 410)  (192 410)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_45
 (13 10)  (193 410)  (193 410)  routing T_4_25.sp4_h_r_2 <X> T_4_25.sp4_v_t_45
 (15 10)  (195 410)  (195 410)  routing T_4_25.sp4_v_t_32 <X> T_4_25.lc_trk_g2_5
 (16 10)  (196 410)  (196 410)  routing T_4_25.sp4_v_t_32 <X> T_4_25.lc_trk_g2_5
 (17 10)  (197 410)  (197 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (206 410)  (206 410)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 410)  (209 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 410)  (210 410)  routing T_4_25.lc_trk_g0_4 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 410)  (211 410)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 410)  (212 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 410)  (213 410)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (218 410)  (218 410)  LC_5 Logic Functioning bit
 (39 10)  (219 410)  (219 410)  LC_5 Logic Functioning bit
 (42 10)  (222 410)  (222 410)  LC_5 Logic Functioning bit
 (43 10)  (223 410)  (223 410)  LC_5 Logic Functioning bit
 (50 10)  (230 410)  (230 410)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (184 411)  (184 411)  routing T_4_25.sp4_h_r_3 <X> T_4_25.sp4_h_l_43
 (5 11)  (185 411)  (185 411)  routing T_4_25.sp4_h_r_6 <X> T_4_25.sp4_v_t_43
 (12 11)  (192 411)  (192 411)  routing T_4_25.sp4_h_r_2 <X> T_4_25.sp4_v_t_45
 (13 11)  (193 411)  (193 411)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_45
 (22 11)  (202 411)  (202 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (205 411)  (205 411)  routing T_4_25.sp4_r_v_b_38 <X> T_4_25.lc_trk_g2_6
 (27 11)  (207 411)  (207 411)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 411)  (208 411)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 411)  (209 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 411)  (211 411)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 411)  (216 411)  LC_5 Logic Functioning bit
 (37 11)  (217 411)  (217 411)  LC_5 Logic Functioning bit
 (40 11)  (220 411)  (220 411)  LC_5 Logic Functioning bit
 (41 11)  (221 411)  (221 411)  LC_5 Logic Functioning bit
 (14 12)  (194 412)  (194 412)  routing T_4_25.wire_logic_cluster/lc_0/out <X> T_4_25.lc_trk_g3_0
 (21 12)  (201 412)  (201 412)  routing T_4_25.rgt_op_3 <X> T_4_25.lc_trk_g3_3
 (22 12)  (202 412)  (202 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 412)  (204 412)  routing T_4_25.rgt_op_3 <X> T_4_25.lc_trk_g3_3
 (27 12)  (207 412)  (207 412)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 412)  (209 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 412)  (210 412)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 412)  (212 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 412)  (213 412)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 412)  (214 412)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (218 412)  (218 412)  LC_6 Logic Functioning bit
 (39 12)  (219 412)  (219 412)  LC_6 Logic Functioning bit
 (42 12)  (222 412)  (222 412)  LC_6 Logic Functioning bit
 (43 12)  (223 412)  (223 412)  LC_6 Logic Functioning bit
 (50 12)  (230 412)  (230 412)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (197 413)  (197 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (202 413)  (202 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (205 413)  (205 413)  routing T_4_25.sp4_r_v_b_42 <X> T_4_25.lc_trk_g3_2
 (26 13)  (206 413)  (206 413)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 413)  (209 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 413)  (210 413)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 413)  (211 413)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 413)  (216 413)  LC_6 Logic Functioning bit
 (37 13)  (217 413)  (217 413)  LC_6 Logic Functioning bit
 (40 13)  (220 413)  (220 413)  LC_6 Logic Functioning bit
 (41 13)  (221 413)  (221 413)  LC_6 Logic Functioning bit
 (3 14)  (183 414)  (183 414)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_t_22
 (10 14)  (190 414)  (190 414)  routing T_4_25.sp4_v_b_5 <X> T_4_25.sp4_h_l_47
 (15 14)  (195 414)  (195 414)  routing T_4_25.sp4_h_l_24 <X> T_4_25.lc_trk_g3_5
 (16 14)  (196 414)  (196 414)  routing T_4_25.sp4_h_l_24 <X> T_4_25.lc_trk_g3_5
 (17 14)  (197 414)  (197 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (198 414)  (198 414)  routing T_4_25.sp4_h_l_24 <X> T_4_25.lc_trk_g3_5
 (22 14)  (202 414)  (202 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (203 414)  (203 414)  routing T_4_25.sp12_v_t_12 <X> T_4_25.lc_trk_g3_7
 (25 14)  (205 414)  (205 414)  routing T_4_25.sp4_h_r_46 <X> T_4_25.lc_trk_g3_6
 (3 15)  (183 415)  (183 415)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_t_22
 (17 15)  (197 415)  (197 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (202 415)  (202 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (203 415)  (203 415)  routing T_4_25.sp4_h_r_46 <X> T_4_25.lc_trk_g3_6
 (24 15)  (204 415)  (204 415)  routing T_4_25.sp4_h_r_46 <X> T_4_25.lc_trk_g3_6
 (25 15)  (205 415)  (205 415)  routing T_4_25.sp4_h_r_46 <X> T_4_25.lc_trk_g3_6


LogicTile_5_25

 (12 0)  (246 400)  (246 400)  routing T_5_25.sp4_v_t_39 <X> T_5_25.sp4_h_r_2
 (17 0)  (251 400)  (251 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (260 400)  (260 400)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 400)  (261 400)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 400)  (264 400)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 400)  (265 400)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (269 400)  (269 400)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.input_2_0
 (38 0)  (272 400)  (272 400)  LC_0 Logic Functioning bit
 (39 0)  (273 400)  (273 400)  LC_0 Logic Functioning bit
 (42 0)  (276 400)  (276 400)  LC_0 Logic Functioning bit
 (43 0)  (277 400)  (277 400)  LC_0 Logic Functioning bit
 (18 1)  (252 401)  (252 401)  routing T_5_25.sp4_r_v_b_34 <X> T_5_25.lc_trk_g0_1
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (257 401)  (257 401)  routing T_5_25.sp12_h_r_10 <X> T_5_25.lc_trk_g0_2
 (27 1)  (261 401)  (261 401)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 401)  (262 401)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 401)  (265 401)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 401)  (266 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (267 401)  (267 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.input_2_0
 (34 1)  (268 401)  (268 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.input_2_0
 (35 1)  (269 401)  (269 401)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.input_2_0
 (36 1)  (270 401)  (270 401)  LC_0 Logic Functioning bit
 (37 1)  (271 401)  (271 401)  LC_0 Logic Functioning bit
 (40 1)  (274 401)  (274 401)  LC_0 Logic Functioning bit
 (41 1)  (275 401)  (275 401)  LC_0 Logic Functioning bit
 (12 2)  (246 402)  (246 402)  routing T_5_25.sp4_v_t_45 <X> T_5_25.sp4_h_l_39
 (14 2)  (248 402)  (248 402)  routing T_5_25.wire_logic_cluster/lc_4/out <X> T_5_25.lc_trk_g0_4
 (21 2)  (255 402)  (255 402)  routing T_5_25.sp4_h_l_10 <X> T_5_25.lc_trk_g0_7
 (22 2)  (256 402)  (256 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (257 402)  (257 402)  routing T_5_25.sp4_h_l_10 <X> T_5_25.lc_trk_g0_7
 (24 2)  (258 402)  (258 402)  routing T_5_25.sp4_h_l_10 <X> T_5_25.lc_trk_g0_7
 (26 2)  (260 402)  (260 402)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 402)  (263 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 402)  (268 402)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 402)  (272 402)  LC_1 Logic Functioning bit
 (39 2)  (273 402)  (273 402)  LC_1 Logic Functioning bit
 (42 2)  (276 402)  (276 402)  LC_1 Logic Functioning bit
 (43 2)  (277 402)  (277 402)  LC_1 Logic Functioning bit
 (50 2)  (284 402)  (284 402)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (240 403)  (240 403)  routing T_5_25.sp4_h_r_0 <X> T_5_25.sp4_h_l_37
 (11 3)  (245 403)  (245 403)  routing T_5_25.sp4_v_t_45 <X> T_5_25.sp4_h_l_39
 (13 3)  (247 403)  (247 403)  routing T_5_25.sp4_v_t_45 <X> T_5_25.sp4_h_l_39
 (17 3)  (251 403)  (251 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (255 403)  (255 403)  routing T_5_25.sp4_h_l_10 <X> T_5_25.lc_trk_g0_7
 (27 3)  (261 403)  (261 403)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 403)  (262 403)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 403)  (263 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 403)  (264 403)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 403)  (270 403)  LC_1 Logic Functioning bit
 (37 3)  (271 403)  (271 403)  LC_1 Logic Functioning bit
 (40 3)  (274 403)  (274 403)  LC_1 Logic Functioning bit
 (41 3)  (275 403)  (275 403)  LC_1 Logic Functioning bit
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0
 (15 4)  (249 404)  (249 404)  routing T_5_25.sp4_h_l_4 <X> T_5_25.lc_trk_g1_1
 (16 4)  (250 404)  (250 404)  routing T_5_25.sp4_h_l_4 <X> T_5_25.lc_trk_g1_1
 (17 4)  (251 404)  (251 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (252 404)  (252 404)  routing T_5_25.sp4_h_l_4 <X> T_5_25.lc_trk_g1_1
 (26 4)  (260 404)  (260 404)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 404)  (262 404)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 404)  (264 404)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 404)  (268 404)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 404)  (269 404)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.input_2_2
 (36 4)  (270 404)  (270 404)  LC_2 Logic Functioning bit
 (37 4)  (271 404)  (271 404)  LC_2 Logic Functioning bit
 (38 4)  (272 404)  (272 404)  LC_2 Logic Functioning bit
 (39 4)  (273 404)  (273 404)  LC_2 Logic Functioning bit
 (41 4)  (275 404)  (275 404)  LC_2 Logic Functioning bit
 (42 4)  (276 404)  (276 404)  LC_2 Logic Functioning bit
 (43 4)  (277 404)  (277 404)  LC_2 Logic Functioning bit
 (18 5)  (252 405)  (252 405)  routing T_5_25.sp4_h_l_4 <X> T_5_25.lc_trk_g1_1
 (22 5)  (256 405)  (256 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 405)  (257 405)  routing T_5_25.sp4_h_r_2 <X> T_5_25.lc_trk_g1_2
 (24 5)  (258 405)  (258 405)  routing T_5_25.sp4_h_r_2 <X> T_5_25.lc_trk_g1_2
 (25 5)  (259 405)  (259 405)  routing T_5_25.sp4_h_r_2 <X> T_5_25.lc_trk_g1_2
 (28 5)  (262 405)  (262 405)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 405)  (263 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 405)  (265 405)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 405)  (266 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (267 405)  (267 405)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.input_2_2
 (35 5)  (269 405)  (269 405)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.input_2_2
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (37 5)  (271 405)  (271 405)  LC_2 Logic Functioning bit
 (38 5)  (272 405)  (272 405)  LC_2 Logic Functioning bit
 (39 5)  (273 405)  (273 405)  LC_2 Logic Functioning bit
 (40 5)  (274 405)  (274 405)  LC_2 Logic Functioning bit
 (41 5)  (275 405)  (275 405)  LC_2 Logic Functioning bit
 (42 5)  (276 405)  (276 405)  LC_2 Logic Functioning bit
 (43 5)  (277 405)  (277 405)  LC_2 Logic Functioning bit
 (15 6)  (249 406)  (249 406)  routing T_5_25.top_op_5 <X> T_5_25.lc_trk_g1_5
 (17 6)  (251 406)  (251 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (256 406)  (256 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (257 406)  (257 406)  routing T_5_25.sp4_h_r_7 <X> T_5_25.lc_trk_g1_7
 (24 6)  (258 406)  (258 406)  routing T_5_25.sp4_h_r_7 <X> T_5_25.lc_trk_g1_7
 (25 6)  (259 406)  (259 406)  routing T_5_25.lft_op_6 <X> T_5_25.lc_trk_g1_6
 (29 6)  (263 406)  (263 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 406)  (264 406)  routing T_5_25.lc_trk_g0_4 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 406)  (265 406)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 406)  (268 406)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 406)  (270 406)  LC_3 Logic Functioning bit
 (37 6)  (271 406)  (271 406)  LC_3 Logic Functioning bit
 (38 6)  (272 406)  (272 406)  LC_3 Logic Functioning bit
 (39 6)  (273 406)  (273 406)  LC_3 Logic Functioning bit
 (41 6)  (275 406)  (275 406)  LC_3 Logic Functioning bit
 (42 6)  (276 406)  (276 406)  LC_3 Logic Functioning bit
 (43 6)  (277 406)  (277 406)  LC_3 Logic Functioning bit
 (50 6)  (284 406)  (284 406)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (242 407)  (242 407)  routing T_5_25.sp4_h_r_10 <X> T_5_25.sp4_v_t_41
 (9 7)  (243 407)  (243 407)  routing T_5_25.sp4_h_r_10 <X> T_5_25.sp4_v_t_41
 (10 7)  (244 407)  (244 407)  routing T_5_25.sp4_h_r_10 <X> T_5_25.sp4_v_t_41
 (14 7)  (248 407)  (248 407)  routing T_5_25.sp4_r_v_b_28 <X> T_5_25.lc_trk_g1_4
 (17 7)  (251 407)  (251 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (252 407)  (252 407)  routing T_5_25.top_op_5 <X> T_5_25.lc_trk_g1_5
 (21 7)  (255 407)  (255 407)  routing T_5_25.sp4_h_r_7 <X> T_5_25.lc_trk_g1_7
 (22 7)  (256 407)  (256 407)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (258 407)  (258 407)  routing T_5_25.lft_op_6 <X> T_5_25.lc_trk_g1_6
 (29 7)  (263 407)  (263 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 407)  (270 407)  LC_3 Logic Functioning bit
 (37 7)  (271 407)  (271 407)  LC_3 Logic Functioning bit
 (38 7)  (272 407)  (272 407)  LC_3 Logic Functioning bit
 (39 7)  (273 407)  (273 407)  LC_3 Logic Functioning bit
 (40 7)  (274 407)  (274 407)  LC_3 Logic Functioning bit
 (41 7)  (275 407)  (275 407)  LC_3 Logic Functioning bit
 (42 7)  (276 407)  (276 407)  LC_3 Logic Functioning bit
 (43 7)  (277 407)  (277 407)  LC_3 Logic Functioning bit
 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 408)  (252 408)  routing T_5_25.wire_logic_cluster/lc_1/out <X> T_5_25.lc_trk_g2_1
 (28 8)  (262 408)  (262 408)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 408)  (265 408)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 408)  (268 408)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 408)  (269 408)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.input_2_4
 (36 8)  (270 408)  (270 408)  LC_4 Logic Functioning bit
 (37 8)  (271 408)  (271 408)  LC_4 Logic Functioning bit
 (38 8)  (272 408)  (272 408)  LC_4 Logic Functioning bit
 (39 8)  (273 408)  (273 408)  LC_4 Logic Functioning bit
 (40 8)  (274 408)  (274 408)  LC_4 Logic Functioning bit
 (41 8)  (275 408)  (275 408)  LC_4 Logic Functioning bit
 (42 8)  (276 408)  (276 408)  LC_4 Logic Functioning bit
 (43 8)  (277 408)  (277 408)  LC_4 Logic Functioning bit
 (19 9)  (253 409)  (253 409)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (27 9)  (261 409)  (261 409)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 409)  (262 409)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 409)  (263 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 409)  (265 409)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 409)  (266 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (268 409)  (268 409)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.input_2_4
 (35 9)  (269 409)  (269 409)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.input_2_4
 (36 9)  (270 409)  (270 409)  LC_4 Logic Functioning bit
 (37 9)  (271 409)  (271 409)  LC_4 Logic Functioning bit
 (38 9)  (272 409)  (272 409)  LC_4 Logic Functioning bit
 (39 9)  (273 409)  (273 409)  LC_4 Logic Functioning bit
 (40 9)  (274 409)  (274 409)  LC_4 Logic Functioning bit
 (41 9)  (275 409)  (275 409)  LC_4 Logic Functioning bit
 (42 9)  (276 409)  (276 409)  LC_4 Logic Functioning bit
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (248 410)  (248 410)  routing T_5_25.sp4_v_b_36 <X> T_5_25.lc_trk_g2_4
 (15 10)  (249 410)  (249 410)  routing T_5_25.tnl_op_5 <X> T_5_25.lc_trk_g2_5
 (17 10)  (251 410)  (251 410)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (9 11)  (243 411)  (243 411)  routing T_5_25.sp4_v_b_7 <X> T_5_25.sp4_v_t_42
 (13 11)  (247 411)  (247 411)  routing T_5_25.sp4_v_b_3 <X> T_5_25.sp4_h_l_45
 (14 11)  (248 411)  (248 411)  routing T_5_25.sp4_v_b_36 <X> T_5_25.lc_trk_g2_4
 (16 11)  (250 411)  (250 411)  routing T_5_25.sp4_v_b_36 <X> T_5_25.lc_trk_g2_4
 (17 11)  (251 411)  (251 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (252 411)  (252 411)  routing T_5_25.tnl_op_5 <X> T_5_25.lc_trk_g2_5
 (22 11)  (256 411)  (256 411)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (258 411)  (258 411)  routing T_5_25.tnr_op_6 <X> T_5_25.lc_trk_g2_6
 (8 12)  (242 412)  (242 412)  routing T_5_25.sp4_v_b_10 <X> T_5_25.sp4_h_r_10
 (9 12)  (243 412)  (243 412)  routing T_5_25.sp4_v_b_10 <X> T_5_25.sp4_h_r_10
 (17 12)  (251 412)  (251 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (4 13)  (238 413)  (238 413)  routing T_5_25.sp4_v_t_41 <X> T_5_25.sp4_h_r_9
 (18 13)  (252 413)  (252 413)  routing T_5_25.sp4_r_v_b_41 <X> T_5_25.lc_trk_g3_1
 (12 14)  (246 414)  (246 414)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_l_46
 (13 14)  (247 414)  (247 414)  routing T_5_25.sp4_h_r_11 <X> T_5_25.sp4_v_t_46
 (15 14)  (249 414)  (249 414)  routing T_5_25.rgt_op_5 <X> T_5_25.lc_trk_g3_5
 (17 14)  (251 414)  (251 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 414)  (252 414)  routing T_5_25.rgt_op_5 <X> T_5_25.lc_trk_g3_5
 (22 14)  (256 414)  (256 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 414)  (257 414)  routing T_5_25.sp4_v_b_47 <X> T_5_25.lc_trk_g3_7
 (24 14)  (258 414)  (258 414)  routing T_5_25.sp4_v_b_47 <X> T_5_25.lc_trk_g3_7
 (11 15)  (245 415)  (245 415)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_l_46
 (12 15)  (246 415)  (246 415)  routing T_5_25.sp4_h_r_11 <X> T_5_25.sp4_v_t_46
 (13 15)  (247 415)  (247 415)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_l_46
 (14 15)  (248 415)  (248 415)  routing T_5_25.sp4_r_v_b_44 <X> T_5_25.lc_trk_g3_4
 (17 15)  (251 415)  (251 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_6_25

 (3 0)  (291 400)  (291 400)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_v_b_0
 (5 0)  (293 400)  (293 400)  routing T_6_25.sp4_v_t_37 <X> T_6_25.sp4_h_r_0
 (15 0)  (303 400)  (303 400)  routing T_6_25.sp4_h_r_9 <X> T_6_25.lc_trk_g0_1
 (16 0)  (304 400)  (304 400)  routing T_6_25.sp4_h_r_9 <X> T_6_25.lc_trk_g0_1
 (17 0)  (305 400)  (305 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 400)  (306 400)  routing T_6_25.sp4_h_r_9 <X> T_6_25.lc_trk_g0_1
 (21 0)  (309 400)  (309 400)  routing T_6_25.sp4_h_r_19 <X> T_6_25.lc_trk_g0_3
 (22 0)  (310 400)  (310 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 400)  (311 400)  routing T_6_25.sp4_h_r_19 <X> T_6_25.lc_trk_g0_3
 (24 0)  (312 400)  (312 400)  routing T_6_25.sp4_h_r_19 <X> T_6_25.lc_trk_g0_3
 (26 0)  (314 400)  (314 400)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 400)  (316 400)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 400)  (322 400)  routing T_6_25.lc_trk_g1_0 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 400)  (324 400)  LC_0 Logic Functioning bit
 (37 0)  (325 400)  (325 400)  LC_0 Logic Functioning bit
 (38 0)  (326 400)  (326 400)  LC_0 Logic Functioning bit
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (41 0)  (329 400)  (329 400)  LC_0 Logic Functioning bit
 (43 0)  (331 400)  (331 400)  LC_0 Logic Functioning bit
 (45 0)  (333 400)  (333 400)  LC_0 Logic Functioning bit
 (21 1)  (309 401)  (309 401)  routing T_6_25.sp4_h_r_19 <X> T_6_25.lc_trk_g0_3
 (26 1)  (314 401)  (314 401)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 401)  (316 401)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 401)  (317 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 401)  (318 401)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (38 1)  (326 401)  (326 401)  LC_0 Logic Functioning bit
 (48 1)  (336 401)  (336 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (292 402)  (292 402)  routing T_6_25.sp4_v_b_0 <X> T_6_25.sp4_v_t_37
 (22 2)  (310 402)  (310 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 402)  (311 402)  routing T_6_25.sp4_h_r_7 <X> T_6_25.lc_trk_g0_7
 (24 2)  (312 402)  (312 402)  routing T_6_25.sp4_h_r_7 <X> T_6_25.lc_trk_g0_7
 (26 2)  (314 402)  (314 402)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 402)  (318 402)  routing T_6_25.lc_trk_g0_4 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 402)  (321 402)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 402)  (326 402)  LC_1 Logic Functioning bit
 (39 2)  (327 402)  (327 402)  LC_1 Logic Functioning bit
 (42 2)  (330 402)  (330 402)  LC_1 Logic Functioning bit
 (43 2)  (331 402)  (331 402)  LC_1 Logic Functioning bit
 (46 2)  (334 402)  (334 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (14 3)  (302 403)  (302 403)  routing T_6_25.top_op_4 <X> T_6_25.lc_trk_g0_4
 (15 3)  (303 403)  (303 403)  routing T_6_25.top_op_4 <X> T_6_25.lc_trk_g0_4
 (17 3)  (305 403)  (305 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (309 403)  (309 403)  routing T_6_25.sp4_h_r_7 <X> T_6_25.lc_trk_g0_7
 (22 3)  (310 403)  (310 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (313 403)  (313 403)  routing T_6_25.sp4_r_v_b_30 <X> T_6_25.lc_trk_g0_6
 (28 3)  (316 403)  (316 403)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 403)  (317 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 403)  (319 403)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 403)  (320 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (40 3)  (328 403)  (328 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0
 (14 4)  (302 404)  (302 404)  routing T_6_25.wire_logic_cluster/lc_0/out <X> T_6_25.lc_trk_g1_0
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 404)  (319 404)  routing T_6_25.lc_trk_g0_7 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 404)  (325 404)  LC_2 Logic Functioning bit
 (39 4)  (327 404)  (327 404)  LC_2 Logic Functioning bit
 (41 4)  (329 404)  (329 404)  LC_2 Logic Functioning bit
 (43 4)  (331 404)  (331 404)  LC_2 Logic Functioning bit
 (9 5)  (297 405)  (297 405)  routing T_6_25.sp4_v_t_41 <X> T_6_25.sp4_v_b_4
 (17 5)  (305 405)  (305 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 405)  (310 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (311 405)  (311 405)  routing T_6_25.sp4_h_r_2 <X> T_6_25.lc_trk_g1_2
 (24 5)  (312 405)  (312 405)  routing T_6_25.sp4_h_r_2 <X> T_6_25.lc_trk_g1_2
 (25 5)  (313 405)  (313 405)  routing T_6_25.sp4_h_r_2 <X> T_6_25.lc_trk_g1_2
 (30 5)  (318 405)  (318 405)  routing T_6_25.lc_trk_g0_3 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 405)  (319 405)  routing T_6_25.lc_trk_g0_7 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 405)  (325 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (41 5)  (329 405)  (329 405)  LC_2 Logic Functioning bit
 (43 5)  (331 405)  (331 405)  LC_2 Logic Functioning bit
 (4 6)  (292 406)  (292 406)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_v_t_38
 (5 6)  (293 406)  (293 406)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_h_l_38
 (14 6)  (302 406)  (302 406)  routing T_6_25.sp4_h_l_1 <X> T_6_25.lc_trk_g1_4
 (21 6)  (309 406)  (309 406)  routing T_6_25.wire_logic_cluster/lc_7/out <X> T_6_25.lc_trk_g1_7
 (22 6)  (310 406)  (310 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 406)  (313 406)  routing T_6_25.sp4_v_t_3 <X> T_6_25.lc_trk_g1_6
 (27 6)  (315 406)  (315 406)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 406)  (316 406)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 406)  (318 406)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 406)  (319 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 406)  (321 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 406)  (322 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 406)  (326 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (42 6)  (330 406)  (330 406)  LC_3 Logic Functioning bit
 (43 6)  (331 406)  (331 406)  LC_3 Logic Functioning bit
 (50 6)  (338 406)  (338 406)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (293 407)  (293 407)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_v_t_38
 (15 7)  (303 407)  (303 407)  routing T_6_25.sp4_h_l_1 <X> T_6_25.lc_trk_g1_4
 (16 7)  (304 407)  (304 407)  routing T_6_25.sp4_h_l_1 <X> T_6_25.lc_trk_g1_4
 (17 7)  (305 407)  (305 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (310 407)  (310 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (311 407)  (311 407)  routing T_6_25.sp4_v_t_3 <X> T_6_25.lc_trk_g1_6
 (25 7)  (313 407)  (313 407)  routing T_6_25.sp4_v_t_3 <X> T_6_25.lc_trk_g1_6
 (28 7)  (316 407)  (316 407)  routing T_6_25.lc_trk_g2_1 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 407)  (317 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 407)  (319 407)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (37 7)  (325 407)  (325 407)  LC_3 Logic Functioning bit
 (40 7)  (328 407)  (328 407)  LC_3 Logic Functioning bit
 (41 7)  (329 407)  (329 407)  LC_3 Logic Functioning bit
 (47 7)  (335 407)  (335 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (293 408)  (293 408)  routing T_6_25.sp4_v_t_43 <X> T_6_25.sp4_h_r_6
 (13 8)  (301 408)  (301 408)  routing T_6_25.sp4_h_l_45 <X> T_6_25.sp4_v_b_8
 (15 8)  (303 408)  (303 408)  routing T_6_25.rgt_op_1 <X> T_6_25.lc_trk_g2_1
 (17 8)  (305 408)  (305 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 408)  (306 408)  routing T_6_25.rgt_op_1 <X> T_6_25.lc_trk_g2_1
 (21 8)  (309 408)  (309 408)  routing T_6_25.sp4_v_t_22 <X> T_6_25.lc_trk_g2_3
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 408)  (311 408)  routing T_6_25.sp4_v_t_22 <X> T_6_25.lc_trk_g2_3
 (26 8)  (314 408)  (314 408)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 408)  (315 408)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 408)  (316 408)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 408)  (317 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 408)  (318 408)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 408)  (319 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 408)  (321 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 408)  (322 408)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 408)  (324 408)  LC_4 Logic Functioning bit
 (37 8)  (325 408)  (325 408)  LC_4 Logic Functioning bit
 (38 8)  (326 408)  (326 408)  LC_4 Logic Functioning bit
 (39 8)  (327 408)  (327 408)  LC_4 Logic Functioning bit
 (41 8)  (329 408)  (329 408)  LC_4 Logic Functioning bit
 (43 8)  (331 408)  (331 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (12 9)  (300 409)  (300 409)  routing T_6_25.sp4_h_l_45 <X> T_6_25.sp4_v_b_8
 (21 9)  (309 409)  (309 409)  routing T_6_25.sp4_v_t_22 <X> T_6_25.lc_trk_g2_3
 (22 9)  (310 409)  (310 409)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 409)  (312 409)  routing T_6_25.tnr_op_2 <X> T_6_25.lc_trk_g2_2
 (26 9)  (314 409)  (314 409)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 409)  (316 409)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 409)  (317 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 409)  (318 409)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 409)  (324 409)  LC_4 Logic Functioning bit
 (38 9)  (326 409)  (326 409)  LC_4 Logic Functioning bit
 (51 9)  (339 409)  (339 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (341 409)  (341 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (304 410)  (304 410)  routing T_6_25.sp4_v_b_37 <X> T_6_25.lc_trk_g2_5
 (17 10)  (305 410)  (305 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (306 410)  (306 410)  routing T_6_25.sp4_v_b_37 <X> T_6_25.lc_trk_g2_5
 (25 10)  (313 410)  (313 410)  routing T_6_25.sp4_v_b_38 <X> T_6_25.lc_trk_g2_6
 (29 10)  (317 410)  (317 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 410)  (318 410)  routing T_6_25.lc_trk_g0_6 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 410)  (320 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 410)  (321 410)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 410)  (322 410)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 410)  (323 410)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.input_2_5
 (38 10)  (326 410)  (326 410)  LC_5 Logic Functioning bit
 (39 10)  (327 410)  (327 410)  LC_5 Logic Functioning bit
 (42 10)  (330 410)  (330 410)  LC_5 Logic Functioning bit
 (43 10)  (331 410)  (331 410)  LC_5 Logic Functioning bit
 (18 11)  (306 411)  (306 411)  routing T_6_25.sp4_v_b_37 <X> T_6_25.lc_trk_g2_5
 (22 11)  (310 411)  (310 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 411)  (311 411)  routing T_6_25.sp4_v_b_38 <X> T_6_25.lc_trk_g2_6
 (25 11)  (313 411)  (313 411)  routing T_6_25.sp4_v_b_38 <X> T_6_25.lc_trk_g2_6
 (26 11)  (314 411)  (314 411)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 411)  (315 411)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 411)  (317 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 411)  (318 411)  routing T_6_25.lc_trk_g0_6 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 411)  (319 411)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 411)  (320 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (322 411)  (322 411)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.input_2_5
 (36 11)  (324 411)  (324 411)  LC_5 Logic Functioning bit
 (37 11)  (325 411)  (325 411)  LC_5 Logic Functioning bit
 (40 11)  (328 411)  (328 411)  LC_5 Logic Functioning bit
 (41 11)  (329 411)  (329 411)  LC_5 Logic Functioning bit
 (22 12)  (310 412)  (310 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (309 413)  (309 413)  routing T_6_25.sp4_r_v_b_43 <X> T_6_25.lc_trk_g3_3
 (14 14)  (302 414)  (302 414)  routing T_6_25.wire_logic_cluster/lc_4/out <X> T_6_25.lc_trk_g3_4
 (15 14)  (303 414)  (303 414)  routing T_6_25.sp4_h_l_24 <X> T_6_25.lc_trk_g3_5
 (16 14)  (304 414)  (304 414)  routing T_6_25.sp4_h_l_24 <X> T_6_25.lc_trk_g3_5
 (17 14)  (305 414)  (305 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 414)  (306 414)  routing T_6_25.sp4_h_l_24 <X> T_6_25.lc_trk_g3_5
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (312 414)  (312 414)  routing T_6_25.tnr_op_7 <X> T_6_25.lc_trk_g3_7
 (26 14)  (314 414)  (314 414)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 414)  (316 414)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 414)  (319 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 414)  (322 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 414)  (324 414)  LC_7 Logic Functioning bit
 (37 14)  (325 414)  (325 414)  LC_7 Logic Functioning bit
 (38 14)  (326 414)  (326 414)  LC_7 Logic Functioning bit
 (39 14)  (327 414)  (327 414)  LC_7 Logic Functioning bit
 (41 14)  (329 414)  (329 414)  LC_7 Logic Functioning bit
 (43 14)  (331 414)  (331 414)  LC_7 Logic Functioning bit
 (45 14)  (333 414)  (333 414)  LC_7 Logic Functioning bit
 (52 14)  (340 414)  (340 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (13 15)  (301 415)  (301 415)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_h_l_46
 (17 15)  (305 415)  (305 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (310 415)  (310 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (311 415)  (311 415)  routing T_6_25.sp4_v_b_46 <X> T_6_25.lc_trk_g3_6
 (24 15)  (312 415)  (312 415)  routing T_6_25.sp4_v_b_46 <X> T_6_25.lc_trk_g3_6
 (26 15)  (314 415)  (314 415)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 415)  (315 415)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 415)  (317 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 415)  (318 415)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 415)  (319 415)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 415)  (325 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit


LogicTile_7_25

 (4 0)  (346 400)  (346 400)  routing T_7_25.sp4_v_t_41 <X> T_7_25.sp4_v_b_0
 (5 0)  (347 400)  (347 400)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_h_r_0
 (6 0)  (348 400)  (348 400)  routing T_7_25.sp4_v_t_41 <X> T_7_25.sp4_v_b_0
 (16 0)  (358 400)  (358 400)  routing T_7_25.sp12_h_r_9 <X> T_7_25.lc_trk_g0_1
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (364 400)  (364 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (368 400)  (368 400)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 400)  (370 400)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 400)  (373 400)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 400)  (378 400)  LC_0 Logic Functioning bit
 (38 0)  (380 400)  (380 400)  LC_0 Logic Functioning bit
 (45 0)  (387 400)  (387 400)  LC_0 Logic Functioning bit
 (46 0)  (388 400)  (388 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (346 401)  (346 401)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_h_r_0
 (21 1)  (363 401)  (363 401)  routing T_7_25.sp4_r_v_b_32 <X> T_7_25.lc_trk_g0_3
 (26 1)  (368 401)  (368 401)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 401)  (369 401)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 401)  (370 401)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 401)  (373 401)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 401)  (378 401)  LC_0 Logic Functioning bit
 (37 1)  (379 401)  (379 401)  LC_0 Logic Functioning bit
 (38 1)  (380 401)  (380 401)  LC_0 Logic Functioning bit
 (39 1)  (381 401)  (381 401)  LC_0 Logic Functioning bit
 (41 1)  (383 401)  (383 401)  LC_0 Logic Functioning bit
 (43 1)  (385 401)  (385 401)  LC_0 Logic Functioning bit
 (53 1)  (395 401)  (395 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 402)  (347 402)  routing T_7_25.sp4_v_t_37 <X> T_7_25.sp4_h_l_37
 (8 2)  (350 402)  (350 402)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_h_l_36
 (9 2)  (351 402)  (351 402)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_h_l_36
 (10 2)  (352 402)  (352 402)  routing T_7_25.sp4_v_t_42 <X> T_7_25.sp4_h_l_36
 (14 2)  (356 402)  (356 402)  routing T_7_25.sp4_v_t_1 <X> T_7_25.lc_trk_g0_4
 (15 2)  (357 402)  (357 402)  routing T_7_25.sp4_v_b_21 <X> T_7_25.lc_trk_g0_5
 (16 2)  (358 402)  (358 402)  routing T_7_25.sp4_v_b_21 <X> T_7_25.lc_trk_g0_5
 (17 2)  (359 402)  (359 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (363 402)  (363 402)  routing T_7_25.lft_op_7 <X> T_7_25.lc_trk_g0_7
 (22 2)  (364 402)  (364 402)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 402)  (366 402)  routing T_7_25.lft_op_7 <X> T_7_25.lc_trk_g0_7
 (25 2)  (367 402)  (367 402)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (28 2)  (370 402)  (370 402)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 402)  (373 402)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 402)  (375 402)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (41 2)  (383 402)  (383 402)  LC_1 Logic Functioning bit
 (43 2)  (385 402)  (385 402)  LC_1 Logic Functioning bit
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (6 3)  (348 403)  (348 403)  routing T_7_25.sp4_v_t_37 <X> T_7_25.sp4_h_l_37
 (8 3)  (350 403)  (350 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (9 3)  (351 403)  (351 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (10 3)  (352 403)  (352 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (14 3)  (356 403)  (356 403)  routing T_7_25.sp4_v_t_1 <X> T_7_25.lc_trk_g0_4
 (16 3)  (358 403)  (358 403)  routing T_7_25.sp4_v_t_1 <X> T_7_25.lc_trk_g0_4
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 403)  (365 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (24 3)  (366 403)  (366 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (25 3)  (367 403)  (367 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (30 3)  (372 403)  (372 403)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 403)  (373 403)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 403)  (379 403)  LC_1 Logic Functioning bit
 (39 3)  (381 403)  (381 403)  LC_1 Logic Functioning bit
 (41 3)  (383 403)  (383 403)  LC_1 Logic Functioning bit
 (43 3)  (385 403)  (385 403)  LC_1 Logic Functioning bit
 (16 4)  (358 404)  (358 404)  routing T_7_25.sp12_h_r_9 <X> T_7_25.lc_trk_g1_1
 (17 4)  (359 404)  (359 404)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (31 4)  (373 404)  (373 404)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 404)  (375 404)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 404)  (377 404)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.input_2_2
 (36 4)  (378 404)  (378 404)  LC_2 Logic Functioning bit
 (37 4)  (379 404)  (379 404)  LC_2 Logic Functioning bit
 (38 4)  (380 404)  (380 404)  LC_2 Logic Functioning bit
 (41 4)  (383 404)  (383 404)  LC_2 Logic Functioning bit
 (45 4)  (387 404)  (387 404)  LC_2 Logic Functioning bit
 (47 4)  (389 404)  (389 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (368 405)  (368 405)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 405)  (370 405)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 405)  (371 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 405)  (373 405)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 405)  (374 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 405)  (375 405)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.input_2_2
 (34 5)  (376 405)  (376 405)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.input_2_2
 (35 5)  (377 405)  (377 405)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.input_2_2
 (36 5)  (378 405)  (378 405)  LC_2 Logic Functioning bit
 (37 5)  (379 405)  (379 405)  LC_2 Logic Functioning bit
 (39 5)  (381 405)  (381 405)  LC_2 Logic Functioning bit
 (40 5)  (382 405)  (382 405)  LC_2 Logic Functioning bit
 (51 5)  (393 405)  (393 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (346 406)  (346 406)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_38
 (6 6)  (348 406)  (348 406)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_38
 (12 6)  (354 406)  (354 406)  routing T_7_25.sp4_v_t_40 <X> T_7_25.sp4_h_l_40
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_1 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 406)  (377 406)  routing T_7_25.lc_trk_g0_5 <X> T_7_25.input_2_3
 (36 6)  (378 406)  (378 406)  LC_3 Logic Functioning bit
 (38 6)  (380 406)  (380 406)  LC_3 Logic Functioning bit
 (41 6)  (383 406)  (383 406)  LC_3 Logic Functioning bit
 (42 6)  (384 406)  (384 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (5 7)  (347 407)  (347 407)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_38
 (11 7)  (353 407)  (353 407)  routing T_7_25.sp4_v_t_40 <X> T_7_25.sp4_h_l_40
 (14 7)  (356 407)  (356 407)  routing T_7_25.sp12_h_r_20 <X> T_7_25.lc_trk_g1_4
 (16 7)  (358 407)  (358 407)  routing T_7_25.sp12_h_r_20 <X> T_7_25.lc_trk_g1_4
 (17 7)  (359 407)  (359 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (368 407)  (368 407)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 407)  (371 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 407)  (372 407)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 407)  (374 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (379 407)  (379 407)  LC_3 Logic Functioning bit
 (39 7)  (381 407)  (381 407)  LC_3 Logic Functioning bit
 (43 7)  (385 407)  (385 407)  LC_3 Logic Functioning bit
 (47 7)  (389 407)  (389 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (345 408)  (345 408)  routing T_7_25.sp12_h_r_1 <X> T_7_25.sp12_v_b_1
 (14 8)  (356 408)  (356 408)  routing T_7_25.sp4_h_l_21 <X> T_7_25.lc_trk_g2_0
 (17 8)  (359 408)  (359 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (367 408)  (367 408)  routing T_7_25.wire_logic_cluster/lc_2/out <X> T_7_25.lc_trk_g2_2
 (3 9)  (345 409)  (345 409)  routing T_7_25.sp12_h_r_1 <X> T_7_25.sp12_v_b_1
 (4 9)  (346 409)  (346 409)  routing T_7_25.sp4_h_l_47 <X> T_7_25.sp4_h_r_6
 (6 9)  (348 409)  (348 409)  routing T_7_25.sp4_h_l_47 <X> T_7_25.sp4_h_r_6
 (15 9)  (357 409)  (357 409)  routing T_7_25.sp4_h_l_21 <X> T_7_25.lc_trk_g2_0
 (16 9)  (358 409)  (358 409)  routing T_7_25.sp4_h_l_21 <X> T_7_25.lc_trk_g2_0
 (17 9)  (359 409)  (359 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (360 409)  (360 409)  routing T_7_25.sp4_r_v_b_33 <X> T_7_25.lc_trk_g2_1
 (22 9)  (364 409)  (364 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 10)  (346 410)  (346 410)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_v_t_43
 (6 10)  (348 410)  (348 410)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_v_t_43
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (353 410)  (353 410)  routing T_7_25.sp4_v_b_0 <X> T_7_25.sp4_v_t_45
 (13 10)  (355 410)  (355 410)  routing T_7_25.sp4_v_b_0 <X> T_7_25.sp4_v_t_45
 (22 10)  (364 410)  (364 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (367 410)  (367 410)  routing T_7_25.sp4_v_b_38 <X> T_7_25.lc_trk_g2_6
 (26 10)  (368 410)  (368 410)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 410)  (370 410)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 410)  (371 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 410)  (372 410)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 410)  (373 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 410)  (375 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 410)  (376 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 410)  (378 410)  LC_5 Logic Functioning bit
 (38 10)  (380 410)  (380 410)  LC_5 Logic Functioning bit
 (43 10)  (385 410)  (385 410)  LC_5 Logic Functioning bit
 (48 10)  (390 410)  (390 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (347 411)  (347 411)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_v_t_43
 (15 11)  (357 411)  (357 411)  routing T_7_25.sp4_v_t_33 <X> T_7_25.lc_trk_g2_4
 (16 11)  (358 411)  (358 411)  routing T_7_25.sp4_v_t_33 <X> T_7_25.lc_trk_g2_4
 (17 11)  (359 411)  (359 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (364 411)  (364 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 411)  (365 411)  routing T_7_25.sp4_v_b_38 <X> T_7_25.lc_trk_g2_6
 (25 11)  (367 411)  (367 411)  routing T_7_25.sp4_v_b_38 <X> T_7_25.lc_trk_g2_6
 (26 11)  (368 411)  (368 411)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 411)  (369 411)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 411)  (370 411)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 411)  (374 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (378 411)  (378 411)  LC_5 Logic Functioning bit
 (38 11)  (380 411)  (380 411)  LC_5 Logic Functioning bit
 (39 11)  (381 411)  (381 411)  LC_5 Logic Functioning bit
 (40 11)  (382 411)  (382 411)  LC_5 Logic Functioning bit
 (43 11)  (385 411)  (385 411)  LC_5 Logic Functioning bit
 (16 12)  (358 412)  (358 412)  routing T_7_25.sp4_v_t_12 <X> T_7_25.lc_trk_g3_1
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 412)  (360 412)  routing T_7_25.sp4_v_t_12 <X> T_7_25.lc_trk_g3_1
 (26 12)  (368 412)  (368 412)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 412)  (369 412)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 412)  (370 412)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 412)  (371 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 412)  (372 412)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 412)  (375 412)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 412)  (376 412)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 412)  (378 412)  LC_6 Logic Functioning bit
 (37 12)  (379 412)  (379 412)  LC_6 Logic Functioning bit
 (38 12)  (380 412)  (380 412)  LC_6 Logic Functioning bit
 (41 12)  (383 412)  (383 412)  LC_6 Logic Functioning bit
 (43 12)  (385 412)  (385 412)  LC_6 Logic Functioning bit
 (15 13)  (357 413)  (357 413)  routing T_7_25.sp4_v_t_29 <X> T_7_25.lc_trk_g3_0
 (16 13)  (358 413)  (358 413)  routing T_7_25.sp4_v_t_29 <X> T_7_25.lc_trk_g3_0
 (17 13)  (359 413)  (359 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (371 413)  (371 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 413)  (374 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (376 413)  (376 413)  routing T_7_25.lc_trk_g1_1 <X> T_7_25.input_2_6
 (36 13)  (378 413)  (378 413)  LC_6 Logic Functioning bit
 (39 13)  (381 413)  (381 413)  LC_6 Logic Functioning bit
 (40 13)  (382 413)  (382 413)  LC_6 Logic Functioning bit
 (52 13)  (394 413)  (394 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (6 14)  (348 414)  (348 414)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (14 14)  (356 414)  (356 414)  routing T_7_25.sp4_h_r_36 <X> T_7_25.lc_trk_g3_4
 (16 14)  (358 414)  (358 414)  routing T_7_25.sp4_v_b_37 <X> T_7_25.lc_trk_g3_5
 (17 14)  (359 414)  (359 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 414)  (360 414)  routing T_7_25.sp4_v_b_37 <X> T_7_25.lc_trk_g3_5
 (22 14)  (364 414)  (364 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 414)  (369 414)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 414)  (370 414)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 414)  (375 414)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 414)  (377 414)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.input_2_7
 (36 14)  (378 414)  (378 414)  LC_7 Logic Functioning bit
 (39 14)  (381 414)  (381 414)  LC_7 Logic Functioning bit
 (43 14)  (385 414)  (385 414)  LC_7 Logic Functioning bit
 (53 14)  (395 414)  (395 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (347 415)  (347 415)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (15 15)  (357 415)  (357 415)  routing T_7_25.sp4_h_r_36 <X> T_7_25.lc_trk_g3_4
 (16 15)  (358 415)  (358 415)  routing T_7_25.sp4_h_r_36 <X> T_7_25.lc_trk_g3_4
 (17 15)  (359 415)  (359 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (360 415)  (360 415)  routing T_7_25.sp4_v_b_37 <X> T_7_25.lc_trk_g3_5
 (21 15)  (363 415)  (363 415)  routing T_7_25.sp4_r_v_b_47 <X> T_7_25.lc_trk_g3_7
 (22 15)  (364 415)  (364 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (371 415)  (371 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 415)  (374 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (376 415)  (376 415)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.input_2_7
 (36 15)  (378 415)  (378 415)  LC_7 Logic Functioning bit
 (37 15)  (379 415)  (379 415)  LC_7 Logic Functioning bit
 (38 15)  (380 415)  (380 415)  LC_7 Logic Functioning bit
 (42 15)  (384 415)  (384 415)  LC_7 Logic Functioning bit
 (43 15)  (385 415)  (385 415)  LC_7 Logic Functioning bit


RAM_Tile_8_25

 (6 0)  (402 400)  (402 400)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_b_0
 (12 0)  (408 400)  (408 400)  routing T_8_25.sp4_v_b_2 <X> T_8_25.sp4_h_r_2
 (11 1)  (407 401)  (407 401)  routing T_8_25.sp4_v_b_2 <X> T_8_25.sp4_h_r_2
 (12 2)  (408 402)  (408 402)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_h_l_39
 (6 3)  (402 403)  (402 403)  routing T_8_25.sp4_h_r_0 <X> T_8_25.sp4_h_l_37
 (13 3)  (409 403)  (409 403)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_h_l_39
 (5 5)  (401 405)  (401 405)  routing T_8_25.sp4_h_r_3 <X> T_8_25.sp4_v_b_3
 (8 6)  (404 406)  (404 406)  routing T_8_25.sp4_h_r_4 <X> T_8_25.sp4_h_l_41
 (12 6)  (408 406)  (408 406)  routing T_8_25.sp4_v_t_46 <X> T_8_25.sp4_h_l_40
 (9 7)  (405 407)  (405 407)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_v_t_41
 (10 7)  (406 407)  (406 407)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_v_t_41
 (11 7)  (407 407)  (407 407)  routing T_8_25.sp4_v_t_46 <X> T_8_25.sp4_h_l_40
 (13 7)  (409 407)  (409 407)  routing T_8_25.sp4_v_t_46 <X> T_8_25.sp4_h_l_40
 (6 11)  (402 411)  (402 411)  routing T_8_25.sp4_h_r_6 <X> T_8_25.sp4_h_l_43
 (3 14)  (399 414)  (399 414)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22
 (8 14)  (404 414)  (404 414)  routing T_8_25.sp4_h_r_10 <X> T_8_25.sp4_h_l_47
 (12 14)  (408 414)  (408 414)  routing T_8_25.sp4_h_r_8 <X> T_8_25.sp4_h_l_46
 (3 15)  (399 415)  (399 415)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22
 (13 15)  (409 415)  (409 415)  routing T_8_25.sp4_h_r_8 <X> T_8_25.sp4_h_l_46


LogicTile_9_25

 (14 0)  (452 400)  (452 400)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g0_0
 (21 0)  (459 400)  (459 400)  routing T_9_25.sp4_h_r_19 <X> T_9_25.lc_trk_g0_3
 (22 0)  (460 400)  (460 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 400)  (461 400)  routing T_9_25.sp4_h_r_19 <X> T_9_25.lc_trk_g0_3
 (24 0)  (462 400)  (462 400)  routing T_9_25.sp4_h_r_19 <X> T_9_25.lc_trk_g0_3
 (26 0)  (464 400)  (464 400)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 400)  (466 400)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 400)  (472 400)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (37 0)  (475 400)  (475 400)  LC_0 Logic Functioning bit
 (38 0)  (476 400)  (476 400)  LC_0 Logic Functioning bit
 (39 0)  (477 400)  (477 400)  LC_0 Logic Functioning bit
 (41 0)  (479 400)  (479 400)  LC_0 Logic Functioning bit
 (43 0)  (481 400)  (481 400)  LC_0 Logic Functioning bit
 (45 0)  (483 400)  (483 400)  LC_0 Logic Functioning bit
 (15 1)  (453 401)  (453 401)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g0_0
 (16 1)  (454 401)  (454 401)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (459 401)  (459 401)  routing T_9_25.sp4_h_r_19 <X> T_9_25.lc_trk_g0_3
 (26 1)  (464 401)  (464 401)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 401)  (466 401)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 401)  (474 401)  LC_0 Logic Functioning bit
 (38 1)  (476 401)  (476 401)  LC_0 Logic Functioning bit
 (53 1)  (491 401)  (491 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (441 402)  (441 402)  routing T_9_25.sp12_v_t_23 <X> T_9_25.sp12_h_l_23
 (8 2)  (446 402)  (446 402)  routing T_9_25.sp4_h_r_5 <X> T_9_25.sp4_h_l_36
 (10 2)  (448 402)  (448 402)  routing T_9_25.sp4_h_r_5 <X> T_9_25.sp4_h_l_36
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 402)  (468 402)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 402)  (471 402)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 402)  (472 402)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 402)  (473 402)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_1
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (42 2)  (480 402)  (480 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (46 2)  (484 402)  (484 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (485 402)  (485 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (4 3)  (442 403)  (442 403)  routing T_9_25.sp4_h_r_4 <X> T_9_25.sp4_h_l_37
 (6 3)  (444 403)  (444 403)  routing T_9_25.sp4_h_r_4 <X> T_9_25.sp4_h_l_37
 (26 3)  (464 403)  (464 403)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 403)  (465 403)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 403)  (468 403)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 403)  (470 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (472 403)  (472 403)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_1
 (35 3)  (473 403)  (473 403)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_1
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (14 4)  (452 404)  (452 404)  routing T_9_25.wire_logic_cluster/lc_0/out <X> T_9_25.lc_trk_g1_0
 (21 4)  (459 404)  (459 404)  routing T_9_25.wire_logic_cluster/lc_3/out <X> T_9_25.lc_trk_g1_3
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 404)  (463 404)  routing T_9_25.sp4_h_r_10 <X> T_9_25.lc_trk_g1_2
 (26 4)  (464 404)  (464 404)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 404)  (465 404)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 404)  (468 404)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 404)  (471 404)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 404)  (476 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (42 4)  (480 404)  (480 404)  LC_2 Logic Functioning bit
 (43 4)  (481 404)  (481 404)  LC_2 Logic Functioning bit
 (17 5)  (455 405)  (455 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 405)  (460 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 405)  (461 405)  routing T_9_25.sp4_h_r_10 <X> T_9_25.lc_trk_g1_2
 (24 5)  (462 405)  (462 405)  routing T_9_25.sp4_h_r_10 <X> T_9_25.lc_trk_g1_2
 (27 5)  (465 405)  (465 405)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 405)  (467 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 405)  (469 405)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 405)  (470 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 405)  (471 405)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.input_2_2
 (34 5)  (472 405)  (472 405)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.input_2_2
 (36 5)  (474 405)  (474 405)  LC_2 Logic Functioning bit
 (37 5)  (475 405)  (475 405)  LC_2 Logic Functioning bit
 (40 5)  (478 405)  (478 405)  LC_2 Logic Functioning bit
 (41 5)  (479 405)  (479 405)  LC_2 Logic Functioning bit
 (51 5)  (489 405)  (489 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (444 406)  (444 406)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_v_t_38
 (15 6)  (453 406)  (453 406)  routing T_9_25.top_op_5 <X> T_9_25.lc_trk_g1_5
 (17 6)  (455 406)  (455 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (459 406)  (459 406)  routing T_9_25.sp12_h_l_4 <X> T_9_25.lc_trk_g1_7
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 406)  (462 406)  routing T_9_25.sp12_h_l_4 <X> T_9_25.lc_trk_g1_7
 (26 6)  (464 406)  (464 406)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 406)  (466 406)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 406)  (467 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 406)  (468 406)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 406)  (472 406)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (37 6)  (475 406)  (475 406)  LC_3 Logic Functioning bit
 (38 6)  (476 406)  (476 406)  LC_3 Logic Functioning bit
 (39 6)  (477 406)  (477 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (43 6)  (481 406)  (481 406)  LC_3 Logic Functioning bit
 (45 6)  (483 406)  (483 406)  LC_3 Logic Functioning bit
 (47 6)  (485 406)  (485 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (452 407)  (452 407)  routing T_9_25.top_op_4 <X> T_9_25.lc_trk_g1_4
 (15 7)  (453 407)  (453 407)  routing T_9_25.top_op_4 <X> T_9_25.lc_trk_g1_4
 (17 7)  (455 407)  (455 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (456 407)  (456 407)  routing T_9_25.top_op_5 <X> T_9_25.lc_trk_g1_5
 (21 7)  (459 407)  (459 407)  routing T_9_25.sp12_h_l_4 <X> T_9_25.lc_trk_g1_7
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 407)  (462 407)  routing T_9_25.top_op_6 <X> T_9_25.lc_trk_g1_6
 (25 7)  (463 407)  (463 407)  routing T_9_25.top_op_6 <X> T_9_25.lc_trk_g1_6
 (26 7)  (464 407)  (464 407)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 407)  (465 407)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 407)  (466 407)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 407)  (468 407)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 407)  (475 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (12 8)  (450 408)  (450 408)  routing T_9_25.sp4_v_t_45 <X> T_9_25.sp4_h_r_8
 (22 8)  (460 408)  (460 408)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 408)  (462 408)  routing T_9_25.tnr_op_3 <X> T_9_25.lc_trk_g2_3
 (25 8)  (463 408)  (463 408)  routing T_9_25.sp4_v_t_23 <X> T_9_25.lc_trk_g2_2
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 408)  (471 408)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 408)  (472 408)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 408)  (476 408)  LC_4 Logic Functioning bit
 (39 8)  (477 408)  (477 408)  LC_4 Logic Functioning bit
 (42 8)  (480 408)  (480 408)  LC_4 Logic Functioning bit
 (43 8)  (481 408)  (481 408)  LC_4 Logic Functioning bit
 (14 9)  (452 409)  (452 409)  routing T_9_25.sp12_v_b_16 <X> T_9_25.lc_trk_g2_0
 (16 9)  (454 409)  (454 409)  routing T_9_25.sp12_v_b_16 <X> T_9_25.lc_trk_g2_0
 (17 9)  (455 409)  (455 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (460 409)  (460 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 409)  (461 409)  routing T_9_25.sp4_v_t_23 <X> T_9_25.lc_trk_g2_2
 (25 9)  (463 409)  (463 409)  routing T_9_25.sp4_v_t_23 <X> T_9_25.lc_trk_g2_2
 (26 9)  (464 409)  (464 409)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 409)  (466 409)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 409)  (467 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 409)  (468 409)  routing T_9_25.lc_trk_g0_3 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 409)  (470 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (471 409)  (471 409)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.input_2_4
 (34 9)  (472 409)  (472 409)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.input_2_4
 (35 9)  (473 409)  (473 409)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.input_2_4
 (36 9)  (474 409)  (474 409)  LC_4 Logic Functioning bit
 (37 9)  (475 409)  (475 409)  LC_4 Logic Functioning bit
 (40 9)  (478 409)  (478 409)  LC_4 Logic Functioning bit
 (41 9)  (479 409)  (479 409)  LC_4 Logic Functioning bit
 (5 10)  (443 410)  (443 410)  routing T_9_25.sp4_v_t_43 <X> T_9_25.sp4_h_l_43
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (450 410)  (450 410)  routing T_9_25.sp4_v_t_45 <X> T_9_25.sp4_h_l_45
 (15 10)  (453 410)  (453 410)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g2_5
 (16 10)  (454 410)  (454 410)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g2_5
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (460 410)  (460 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 410)  (464 410)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 410)  (471 410)  routing T_9_25.lc_trk_g2_0 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (39 10)  (477 410)  (477 410)  LC_5 Logic Functioning bit
 (42 10)  (480 410)  (480 410)  LC_5 Logic Functioning bit
 (43 10)  (481 410)  (481 410)  LC_5 Logic Functioning bit
 (48 10)  (486 410)  (486 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (488 410)  (488 410)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (444 411)  (444 411)  routing T_9_25.sp4_v_t_43 <X> T_9_25.sp4_h_l_43
 (9 11)  (447 411)  (447 411)  routing T_9_25.sp4_v_b_11 <X> T_9_25.sp4_v_t_42
 (10 11)  (448 411)  (448 411)  routing T_9_25.sp4_v_b_11 <X> T_9_25.sp4_v_t_42
 (11 11)  (449 411)  (449 411)  routing T_9_25.sp4_v_t_45 <X> T_9_25.sp4_h_l_45
 (18 11)  (456 411)  (456 411)  routing T_9_25.sp4_h_l_16 <X> T_9_25.lc_trk_g2_5
 (21 11)  (459 411)  (459 411)  routing T_9_25.sp4_r_v_b_39 <X> T_9_25.lc_trk_g2_7
 (22 11)  (460 411)  (460 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 411)  (463 411)  routing T_9_25.sp4_r_v_b_38 <X> T_9_25.lc_trk_g2_6
 (26 11)  (464 411)  (464 411)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 411)  (466 411)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 411)  (474 411)  LC_5 Logic Functioning bit
 (37 11)  (475 411)  (475 411)  LC_5 Logic Functioning bit
 (40 11)  (478 411)  (478 411)  LC_5 Logic Functioning bit
 (41 11)  (479 411)  (479 411)  LC_5 Logic Functioning bit
 (8 12)  (446 412)  (446 412)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_h_r_10
 (11 12)  (449 412)  (449 412)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_b_11
 (14 12)  (452 412)  (452 412)  routing T_9_25.sp4_h_l_21 <X> T_9_25.lc_trk_g3_0
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 412)  (456 412)  routing T_9_25.wire_logic_cluster/lc_1/out <X> T_9_25.lc_trk_g3_1
 (21 12)  (459 412)  (459 412)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g3_3
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 412)  (461 412)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g3_3
 (24 12)  (462 412)  (462 412)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g3_3
 (6 13)  (444 413)  (444 413)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_h_r_9
 (8 13)  (446 413)  (446 413)  routing T_9_25.sp4_v_t_42 <X> T_9_25.sp4_v_b_10
 (10 13)  (448 413)  (448 413)  routing T_9_25.sp4_v_t_42 <X> T_9_25.sp4_v_b_10
 (15 13)  (453 413)  (453 413)  routing T_9_25.sp4_h_l_21 <X> T_9_25.lc_trk_g3_0
 (16 13)  (454 413)  (454 413)  routing T_9_25.sp4_h_l_21 <X> T_9_25.lc_trk_g3_0
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (459 413)  (459 413)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g3_3
 (5 15)  (443 415)  (443 415)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_t_44
 (11 15)  (449 415)  (449 415)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_h_l_46
 (22 15)  (460 415)  (460 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 415)  (461 415)  routing T_9_25.sp4_h_r_30 <X> T_9_25.lc_trk_g3_6
 (24 15)  (462 415)  (462 415)  routing T_9_25.sp4_h_r_30 <X> T_9_25.lc_trk_g3_6
 (25 15)  (463 415)  (463 415)  routing T_9_25.sp4_h_r_30 <X> T_9_25.lc_trk_g3_6


LogicTile_10_25

 (21 0)  (513 400)  (513 400)  routing T_10_25.lft_op_3 <X> T_10_25.lc_trk_g0_3
 (22 0)  (514 400)  (514 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 400)  (516 400)  routing T_10_25.lft_op_3 <X> T_10_25.lc_trk_g0_3
 (28 0)  (520 400)  (520 400)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 400)  (522 400)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 400)  (525 400)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 400)  (527 400)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.input_2_0
 (36 0)  (528 400)  (528 400)  LC_0 Logic Functioning bit
 (38 0)  (530 400)  (530 400)  LC_0 Logic Functioning bit
 (41 0)  (533 400)  (533 400)  LC_0 Logic Functioning bit
 (43 0)  (535 400)  (535 400)  LC_0 Logic Functioning bit
 (45 0)  (537 400)  (537 400)  LC_0 Logic Functioning bit
 (6 1)  (498 401)  (498 401)  routing T_10_25.sp4_h_l_37 <X> T_10_25.sp4_h_r_0
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (514 401)  (514 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 401)  (517 401)  routing T_10_25.sp4_r_v_b_33 <X> T_10_25.lc_trk_g0_2
 (28 1)  (520 401)  (520 401)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 401)  (521 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 401)  (523 401)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 401)  (524 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (529 401)  (529 401)  LC_0 Logic Functioning bit
 (39 1)  (531 401)  (531 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (42 1)  (534 401)  (534 401)  LC_0 Logic Functioning bit
 (47 1)  (539 401)  (539 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (496 402)  (496 402)  routing T_10_25.sp4_h_r_6 <X> T_10_25.sp4_v_t_37
 (6 2)  (498 402)  (498 402)  routing T_10_25.sp4_h_r_6 <X> T_10_25.sp4_v_t_37
 (12 2)  (504 402)  (504 402)  routing T_10_25.sp4_v_t_45 <X> T_10_25.sp4_h_l_39
 (14 2)  (506 402)  (506 402)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (22 2)  (514 402)  (514 402)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 402)  (516 402)  routing T_10_25.top_op_7 <X> T_10_25.lc_trk_g0_7
 (27 2)  (519 402)  (519 402)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 402)  (522 402)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 402)  (529 402)  LC_1 Logic Functioning bit
 (39 2)  (531 402)  (531 402)  LC_1 Logic Functioning bit
 (41 2)  (533 402)  (533 402)  LC_1 Logic Functioning bit
 (43 2)  (535 402)  (535 402)  LC_1 Logic Functioning bit
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (5 3)  (497 403)  (497 403)  routing T_10_25.sp4_h_r_6 <X> T_10_25.sp4_v_t_37
 (11 3)  (503 403)  (503 403)  routing T_10_25.sp4_v_t_45 <X> T_10_25.sp4_h_l_39
 (13 3)  (505 403)  (505 403)  routing T_10_25.sp4_v_t_45 <X> T_10_25.sp4_h_l_39
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (15 3)  (507 403)  (507 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (513 403)  (513 403)  routing T_10_25.top_op_7 <X> T_10_25.lc_trk_g0_7
 (22 3)  (514 403)  (514 403)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (515 403)  (515 403)  routing T_10_25.sp12_h_r_14 <X> T_10_25.lc_trk_g0_6
 (30 3)  (522 403)  (522 403)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 403)  (523 403)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 403)  (529 403)  LC_1 Logic Functioning bit
 (39 3)  (531 403)  (531 403)  LC_1 Logic Functioning bit
 (41 3)  (533 403)  (533 403)  LC_1 Logic Functioning bit
 (43 3)  (535 403)  (535 403)  LC_1 Logic Functioning bit
 (51 3)  (543 403)  (543 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (501 404)  (501 404)  routing T_10_25.sp4_v_t_41 <X> T_10_25.sp4_h_r_4
 (21 4)  (513 404)  (513 404)  routing T_10_25.sp4_v_b_3 <X> T_10_25.lc_trk_g1_3
 (22 4)  (514 404)  (514 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (515 404)  (515 404)  routing T_10_25.sp4_v_b_3 <X> T_10_25.lc_trk_g1_3
 (25 4)  (517 404)  (517 404)  routing T_10_25.bnr_op_2 <X> T_10_25.lc_trk_g1_2
 (27 4)  (519 404)  (519 404)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 404)  (523 404)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 404)  (530 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (42 4)  (534 404)  (534 404)  LC_2 Logic Functioning bit
 (43 4)  (535 404)  (535 404)  LC_2 Logic Functioning bit
 (50 4)  (542 404)  (542 404)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (514 405)  (514 405)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 405)  (517 405)  routing T_10_25.bnr_op_2 <X> T_10_25.lc_trk_g1_2
 (26 5)  (518 405)  (518 405)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 405)  (519 405)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 405)  (522 405)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (37 5)  (529 405)  (529 405)  LC_2 Logic Functioning bit
 (40 5)  (532 405)  (532 405)  LC_2 Logic Functioning bit
 (41 5)  (533 405)  (533 405)  LC_2 Logic Functioning bit
 (2 6)  (494 406)  (494 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (497 406)  (497 406)  routing T_10_25.sp4_v_b_3 <X> T_10_25.sp4_h_l_38
 (15 6)  (507 406)  (507 406)  routing T_10_25.sp4_h_r_13 <X> T_10_25.lc_trk_g1_5
 (16 6)  (508 406)  (508 406)  routing T_10_25.sp4_h_r_13 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 406)  (510 406)  routing T_10_25.sp4_h_r_13 <X> T_10_25.lc_trk_g1_5
 (21 6)  (513 406)  (513 406)  routing T_10_25.wire_logic_cluster/lc_7/out <X> T_10_25.lc_trk_g1_7
 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 406)  (519 406)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 406)  (522 406)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 406)  (525 406)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 406)  (528 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (41 6)  (533 406)  (533 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (46 6)  (538 406)  (538 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 406)  (542 406)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (504 407)  (504 407)  routing T_10_25.sp4_h_l_40 <X> T_10_25.sp4_v_t_40
 (14 7)  (506 407)  (506 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g1_4
 (15 7)  (507 407)  (507 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g1_4
 (16 7)  (508 407)  (508 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g1_4
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (39 7)  (531 407)  (531 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (47 7)  (539 407)  (539 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (496 408)  (496 408)  routing T_10_25.sp4_h_l_43 <X> T_10_25.sp4_v_b_6
 (14 8)  (506 408)  (506 408)  routing T_10_25.wire_logic_cluster/lc_0/out <X> T_10_25.lc_trk_g2_0
 (15 8)  (507 408)  (507 408)  routing T_10_25.tnr_op_1 <X> T_10_25.lc_trk_g2_1
 (17 8)  (509 408)  (509 408)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (513 408)  (513 408)  routing T_10_25.sp4_v_t_14 <X> T_10_25.lc_trk_g2_3
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 408)  (515 408)  routing T_10_25.sp4_v_t_14 <X> T_10_25.lc_trk_g2_3
 (25 8)  (517 408)  (517 408)  routing T_10_25.rgt_op_2 <X> T_10_25.lc_trk_g2_2
 (27 8)  (519 408)  (519 408)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 408)  (520 408)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 408)  (523 408)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 408)  (526 408)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 408)  (527 408)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.input_2_4
 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (38 8)  (530 408)  (530 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (5 9)  (497 409)  (497 409)  routing T_10_25.sp4_h_l_43 <X> T_10_25.sp4_v_b_6
 (11 9)  (503 409)  (503 409)  routing T_10_25.sp4_h_l_37 <X> T_10_25.sp4_h_r_8
 (13 9)  (505 409)  (505 409)  routing T_10_25.sp4_h_l_37 <X> T_10_25.sp4_h_r_8
 (17 9)  (509 409)  (509 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (514 409)  (514 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 409)  (516 409)  routing T_10_25.rgt_op_2 <X> T_10_25.lc_trk_g2_2
 (28 9)  (520 409)  (520 409)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 409)  (522 409)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 409)  (527 409)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.input_2_4
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (38 9)  (530 409)  (530 409)  LC_4 Logic Functioning bit
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (500 410)  (500 410)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_42
 (9 10)  (501 410)  (501 410)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_42
 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 410)  (516 410)  routing T_10_25.tnr_op_7 <X> T_10_25.lc_trk_g2_7
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 410)  (523 410)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (37 10)  (529 410)  (529 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (43 10)  (535 410)  (535 410)  LC_5 Logic Functioning bit
 (50 10)  (542 410)  (542 410)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 411)  (510 411)  routing T_10_25.sp4_r_v_b_37 <X> T_10_25.lc_trk_g2_5
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 411)  (523 411)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (37 11)  (529 411)  (529 411)  LC_5 Logic Functioning bit
 (40 11)  (532 411)  (532 411)  LC_5 Logic Functioning bit
 (43 11)  (535 411)  (535 411)  LC_5 Logic Functioning bit
 (51 11)  (543 411)  (543 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 412)  (522 412)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 412)  (525 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 412)  (526 412)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (37 12)  (529 412)  (529 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (39 12)  (531 412)  (531 412)  LC_6 Logic Functioning bit
 (22 13)  (514 413)  (514 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (518 413)  (518 413)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 413)  (522 413)  routing T_10_25.lc_trk_g0_7 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 413)  (532 413)  LC_6 Logic Functioning bit
 (41 13)  (533 413)  (533 413)  LC_6 Logic Functioning bit
 (42 13)  (534 413)  (534 413)  LC_6 Logic Functioning bit
 (43 13)  (535 413)  (535 413)  LC_6 Logic Functioning bit
 (47 13)  (539 413)  (539 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (543 413)  (543 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (504 414)  (504 414)  routing T_10_25.sp4_v_t_46 <X> T_10_25.sp4_h_l_46
 (29 14)  (521 414)  (521 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 414)  (522 414)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 414)  (523 414)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 414)  (526 414)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 414)  (528 414)  LC_7 Logic Functioning bit
 (37 14)  (529 414)  (529 414)  LC_7 Logic Functioning bit
 (38 14)  (530 414)  (530 414)  LC_7 Logic Functioning bit
 (42 14)  (534 414)  (534 414)  LC_7 Logic Functioning bit
 (45 14)  (537 414)  (537 414)  LC_7 Logic Functioning bit
 (6 15)  (498 415)  (498 415)  routing T_10_25.sp4_h_r_9 <X> T_10_25.sp4_h_l_44
 (11 15)  (503 415)  (503 415)  routing T_10_25.sp4_v_t_46 <X> T_10_25.sp4_h_l_46
 (22 15)  (514 415)  (514 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 415)  (517 415)  routing T_10_25.sp4_r_v_b_46 <X> T_10_25.lc_trk_g3_6
 (26 15)  (518 415)  (518 415)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 415)  (520 415)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 415)  (521 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 415)  (523 415)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 415)  (524 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 415)  (527 415)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.input_2_7
 (36 15)  (528 415)  (528 415)  LC_7 Logic Functioning bit
 (37 15)  (529 415)  (529 415)  LC_7 Logic Functioning bit
 (38 15)  (530 415)  (530 415)  LC_7 Logic Functioning bit
 (39 15)  (531 415)  (531 415)  LC_7 Logic Functioning bit
 (48 15)  (540 415)  (540 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (543 415)  (543 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_25

 (22 0)  (568 400)  (568 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 400)  (569 400)  routing T_11_25.sp12_h_r_11 <X> T_11_25.lc_trk_g0_3
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (14 4)  (560 404)  (560 404)  routing T_11_25.sp4_h_l_5 <X> T_11_25.lc_trk_g1_0
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 404)  (579 404)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 404)  (580 404)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 404)  (581 404)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.input_2_2
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (37 4)  (583 404)  (583 404)  LC_2 Logic Functioning bit
 (38 4)  (584 404)  (584 404)  LC_2 Logic Functioning bit
 (42 4)  (588 404)  (588 404)  LC_2 Logic Functioning bit
 (45 4)  (591 404)  (591 404)  LC_2 Logic Functioning bit
 (14 5)  (560 405)  (560 405)  routing T_11_25.sp4_h_l_5 <X> T_11_25.lc_trk_g1_0
 (15 5)  (561 405)  (561 405)  routing T_11_25.sp4_h_l_5 <X> T_11_25.lc_trk_g1_0
 (16 5)  (562 405)  (562 405)  routing T_11_25.sp4_h_l_5 <X> T_11_25.lc_trk_g1_0
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (569 405)  (569 405)  routing T_11_25.sp12_h_l_17 <X> T_11_25.lc_trk_g1_2
 (25 5)  (571 405)  (571 405)  routing T_11_25.sp12_h_l_17 <X> T_11_25.lc_trk_g1_2
 (26 5)  (572 405)  (572 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 405)  (574 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 405)  (576 405)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 405)  (577 405)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 405)  (578 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 405)  (580 405)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.input_2_2
 (36 5)  (582 405)  (582 405)  LC_2 Logic Functioning bit
 (37 5)  (583 405)  (583 405)  LC_2 Logic Functioning bit
 (38 5)  (584 405)  (584 405)  LC_2 Logic Functioning bit
 (39 5)  (585 405)  (585 405)  LC_2 Logic Functioning bit
 (51 5)  (597 405)  (597 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (550 406)  (550 406)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_38
 (6 6)  (552 406)  (552 406)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_38
 (12 6)  (558 406)  (558 406)  routing T_11_25.sp4_v_b_5 <X> T_11_25.sp4_h_l_40
 (14 6)  (560 406)  (560 406)  routing T_11_25.wire_logic_cluster/lc_4/out <X> T_11_25.lc_trk_g1_4
 (16 6)  (562 406)  (562 406)  routing T_11_25.sp4_v_b_5 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 406)  (564 406)  routing T_11_25.sp4_v_b_5 <X> T_11_25.lc_trk_g1_5
 (21 6)  (567 406)  (567 406)  routing T_11_25.wire_logic_cluster/lc_7/out <X> T_11_25.lc_trk_g1_7
 (22 6)  (568 406)  (568 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (10 7)  (556 407)  (556 407)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_t_41
 (17 7)  (563 407)  (563 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (571 408)  (571 408)  routing T_11_25.sp4_h_r_34 <X> T_11_25.lc_trk_g2_2
 (27 8)  (573 408)  (573 408)  routing T_11_25.lc_trk_g1_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 408)  (576 408)  routing T_11_25.lc_trk_g1_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 408)  (580 408)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (45 8)  (591 408)  (591 408)  LC_4 Logic Functioning bit
 (53 8)  (599 408)  (599 408)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 409)  (569 409)  routing T_11_25.sp4_h_r_34 <X> T_11_25.lc_trk_g2_2
 (24 9)  (570 409)  (570 409)  routing T_11_25.sp4_h_r_34 <X> T_11_25.lc_trk_g2_2
 (26 9)  (572 409)  (572 409)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 409)  (573 409)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 409)  (574 409)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 409)  (577 409)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (37 9)  (583 409)  (583 409)  LC_4 Logic Functioning bit
 (38 9)  (584 409)  (584 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (41 9)  (587 409)  (587 409)  LC_4 Logic Functioning bit
 (43 9)  (589 409)  (589 409)  LC_4 Logic Functioning bit
 (3 10)  (549 410)  (549 410)  routing T_11_25.sp12_v_t_22 <X> T_11_25.sp12_h_l_22
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (554 410)  (554 410)  routing T_11_25.sp4_v_t_42 <X> T_11_25.sp4_h_l_42
 (9 10)  (555 410)  (555 410)  routing T_11_25.sp4_v_t_42 <X> T_11_25.sp4_h_l_42
 (12 10)  (558 410)  (558 410)  routing T_11_25.sp4_v_t_45 <X> T_11_25.sp4_h_l_45
 (9 11)  (555 411)  (555 411)  routing T_11_25.sp4_v_b_11 <X> T_11_25.sp4_v_t_42
 (10 11)  (556 411)  (556 411)  routing T_11_25.sp4_v_b_11 <X> T_11_25.sp4_v_t_42
 (11 11)  (557 411)  (557 411)  routing T_11_25.sp4_v_t_45 <X> T_11_25.sp4_h_l_45
 (10 12)  (556 412)  (556 412)  routing T_11_25.sp4_v_t_40 <X> T_11_25.sp4_h_r_10
 (22 12)  (568 412)  (568 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (571 412)  (571 412)  routing T_11_25.wire_logic_cluster/lc_2/out <X> T_11_25.lc_trk_g3_2
 (27 12)  (573 412)  (573 412)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 412)  (575 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 412)  (577 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 412)  (579 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 412)  (580 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 412)  (582 412)  LC_6 Logic Functioning bit
 (37 12)  (583 412)  (583 412)  LC_6 Logic Functioning bit
 (38 12)  (584 412)  (584 412)  LC_6 Logic Functioning bit
 (39 12)  (585 412)  (585 412)  LC_6 Logic Functioning bit
 (41 12)  (587 412)  (587 412)  LC_6 Logic Functioning bit
 (43 12)  (589 412)  (589 412)  LC_6 Logic Functioning bit
 (45 12)  (591 412)  (591 412)  LC_6 Logic Functioning bit
 (13 13)  (559 413)  (559 413)  routing T_11_25.sp4_v_t_43 <X> T_11_25.sp4_h_r_11
 (21 13)  (567 413)  (567 413)  routing T_11_25.sp4_r_v_b_43 <X> T_11_25.lc_trk_g3_3
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 413)  (572 413)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 413)  (573 413)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 413)  (574 413)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 413)  (575 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 413)  (577 413)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 413)  (582 413)  LC_6 Logic Functioning bit
 (38 13)  (584 413)  (584 413)  LC_6 Logic Functioning bit
 (47 13)  (593 413)  (593 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (558 414)  (558 414)  routing T_11_25.sp4_h_r_8 <X> T_11_25.sp4_h_l_46
 (25 14)  (571 414)  (571 414)  routing T_11_25.wire_logic_cluster/lc_6/out <X> T_11_25.lc_trk_g3_6
 (26 14)  (572 414)  (572 414)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 414)  (573 414)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 414)  (574 414)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 414)  (580 414)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 414)  (582 414)  LC_7 Logic Functioning bit
 (37 14)  (583 414)  (583 414)  LC_7 Logic Functioning bit
 (38 14)  (584 414)  (584 414)  LC_7 Logic Functioning bit
 (39 14)  (585 414)  (585 414)  LC_7 Logic Functioning bit
 (41 14)  (587 414)  (587 414)  LC_7 Logic Functioning bit
 (43 14)  (589 414)  (589 414)  LC_7 Logic Functioning bit
 (45 14)  (591 414)  (591 414)  LC_7 Logic Functioning bit
 (52 14)  (598 414)  (598 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (13 15)  (559 415)  (559 415)  routing T_11_25.sp4_h_r_8 <X> T_11_25.sp4_h_l_46
 (22 15)  (568 415)  (568 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 415)  (572 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 415)  (573 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 415)  (574 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 415)  (575 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 415)  (576 415)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 415)  (577 415)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 415)  (583 415)  LC_7 Logic Functioning bit
 (39 15)  (585 415)  (585 415)  LC_7 Logic Functioning bit
 (48 15)  (594 415)  (594 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_25

 (21 0)  (621 400)  (621 400)  routing T_12_25.wire_logic_cluster/lc_3/out <X> T_12_25.lc_trk_g0_3
 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 400)  (634 400)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 400)  (635 400)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_0
 (36 0)  (636 400)  (636 400)  LC_0 Logic Functioning bit
 (38 0)  (638 400)  (638 400)  LC_0 Logic Functioning bit
 (39 0)  (639 400)  (639 400)  LC_0 Logic Functioning bit
 (43 0)  (643 400)  (643 400)  LC_0 Logic Functioning bit
 (45 0)  (645 400)  (645 400)  LC_0 Logic Functioning bit
 (48 0)  (648 400)  (648 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (630 401)  (630 401)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 401)  (632 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 401)  (633 401)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_0
 (34 1)  (634 401)  (634 401)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_0
 (35 1)  (635 401)  (635 401)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_0
 (36 1)  (636 401)  (636 401)  LC_0 Logic Functioning bit
 (38 1)  (638 401)  (638 401)  LC_0 Logic Functioning bit
 (39 1)  (639 401)  (639 401)  LC_0 Logic Functioning bit
 (43 1)  (643 401)  (643 401)  LC_0 Logic Functioning bit
 (53 1)  (653 401)  (653 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (611 402)  (611 402)  routing T_12_25.sp4_h_l_44 <X> T_12_25.sp4_v_t_39
 (14 2)  (614 402)  (614 402)  routing T_12_25.lft_op_4 <X> T_12_25.lc_trk_g0_4
 (17 2)  (617 402)  (617 402)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 402)  (618 402)  routing T_12_25.wire_logic_cluster/lc_5/out <X> T_12_25.lc_trk_g0_5
 (28 2)  (628 402)  (628 402)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 402)  (631 402)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 402)  (633 402)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (37 2)  (637 402)  (637 402)  LC_1 Logic Functioning bit
 (43 2)  (643 402)  (643 402)  LC_1 Logic Functioning bit
 (47 2)  (647 402)  (647 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (600 403)  (600 403)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (6 3)  (606 403)  (606 403)  routing T_12_25.sp4_h_r_0 <X> T_12_25.sp4_h_l_37
 (15 3)  (615 403)  (615 403)  routing T_12_25.lft_op_4 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (626 403)  (626 403)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 403)  (627 403)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 403)  (631 403)  routing T_12_25.lc_trk_g2_6 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 403)  (632 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 403)  (633 403)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.input_2_1
 (34 3)  (634 403)  (634 403)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.input_2_1
 (36 3)  (636 403)  (636 403)  LC_1 Logic Functioning bit
 (37 3)  (637 403)  (637 403)  LC_1 Logic Functioning bit
 (38 3)  (638 403)  (638 403)  LC_1 Logic Functioning bit
 (41 3)  (641 403)  (641 403)  LC_1 Logic Functioning bit
 (42 3)  (642 403)  (642 403)  LC_1 Logic Functioning bit
 (12 4)  (612 404)  (612 404)  routing T_12_25.sp4_h_l_39 <X> T_12_25.sp4_h_r_5
 (14 4)  (614 404)  (614 404)  routing T_12_25.wire_logic_cluster/lc_0/out <X> T_12_25.lc_trk_g1_0
 (26 4)  (626 404)  (626 404)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 404)  (628 404)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 404)  (630 404)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 404)  (633 404)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (39 4)  (639 404)  (639 404)  LC_2 Logic Functioning bit
 (41 4)  (641 404)  (641 404)  LC_2 Logic Functioning bit
 (43 4)  (643 404)  (643 404)  LC_2 Logic Functioning bit
 (45 4)  (645 404)  (645 404)  LC_2 Logic Functioning bit
 (13 5)  (613 405)  (613 405)  routing T_12_25.sp4_h_l_39 <X> T_12_25.sp4_h_r_5
 (17 5)  (617 405)  (617 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 405)  (622 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (623 405)  (623 405)  routing T_12_25.sp12_h_l_17 <X> T_12_25.lc_trk_g1_2
 (25 5)  (625 405)  (625 405)  routing T_12_25.sp12_h_l_17 <X> T_12_25.lc_trk_g1_2
 (26 5)  (626 405)  (626 405)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (47 5)  (647 405)  (647 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (605 406)  (605 406)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_38
 (8 6)  (608 406)  (608 406)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_l_41
 (9 6)  (609 406)  (609 406)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_l_41
 (10 6)  (610 406)  (610 406)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_l_41
 (14 6)  (614 406)  (614 406)  routing T_12_25.wire_logic_cluster/lc_4/out <X> T_12_25.lc_trk_g1_4
 (15 6)  (615 406)  (615 406)  routing T_12_25.sp4_h_r_5 <X> T_12_25.lc_trk_g1_5
 (16 6)  (616 406)  (616 406)  routing T_12_25.sp4_h_r_5 <X> T_12_25.lc_trk_g1_5
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (626 406)  (626 406)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (31 6)  (631 406)  (631 406)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 406)  (633 406)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (38 6)  (638 406)  (638 406)  LC_3 Logic Functioning bit
 (42 6)  (642 406)  (642 406)  LC_3 Logic Functioning bit
 (43 6)  (643 406)  (643 406)  LC_3 Logic Functioning bit
 (45 6)  (645 406)  (645 406)  LC_3 Logic Functioning bit
 (4 7)  (604 407)  (604 407)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_38
 (6 7)  (606 407)  (606 407)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_38
 (17 7)  (617 407)  (617 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 407)  (618 407)  routing T_12_25.sp4_h_r_5 <X> T_12_25.lc_trk_g1_5
 (27 7)  (627 407)  (627 407)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 407)  (628 407)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 407)  (632 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 407)  (635 407)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.input_2_3
 (37 7)  (637 407)  (637 407)  LC_3 Logic Functioning bit
 (39 7)  (639 407)  (639 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (43 7)  (643 407)  (643 407)  LC_3 Logic Functioning bit
 (51 7)  (651 407)  (651 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (626 408)  (626 408)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (31 8)  (631 408)  (631 408)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 408)  (634 408)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 408)  (635 408)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_4
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (38 8)  (638 408)  (638 408)  LC_4 Logic Functioning bit
 (39 8)  (639 408)  (639 408)  LC_4 Logic Functioning bit
 (43 8)  (643 408)  (643 408)  LC_4 Logic Functioning bit
 (45 8)  (645 408)  (645 408)  LC_4 Logic Functioning bit
 (51 8)  (651 408)  (651 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (604 409)  (604 409)  routing T_12_25.sp4_v_t_36 <X> T_12_25.sp4_h_r_6
 (14 9)  (614 409)  (614 409)  routing T_12_25.sp12_v_b_16 <X> T_12_25.lc_trk_g2_0
 (16 9)  (616 409)  (616 409)  routing T_12_25.sp12_v_b_16 <X> T_12_25.lc_trk_g2_0
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 409)  (632 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 409)  (633 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_4
 (34 9)  (634 409)  (634 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_4
 (35 9)  (635 409)  (635 409)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.input_2_4
 (37 9)  (637 409)  (637 409)  LC_4 Logic Functioning bit
 (38 9)  (638 409)  (638 409)  LC_4 Logic Functioning bit
 (39 9)  (639 409)  (639 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (2 10)  (602 410)  (602 410)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (605 410)  (605 410)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_h_l_43
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (614 410)  (614 410)  routing T_12_25.rgt_op_4 <X> T_12_25.lc_trk_g2_4
 (15 10)  (615 410)  (615 410)  routing T_12_25.sp4_v_t_32 <X> T_12_25.lc_trk_g2_5
 (16 10)  (616 410)  (616 410)  routing T_12_25.sp4_v_t_32 <X> T_12_25.lc_trk_g2_5
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (621 410)  (621 410)  routing T_12_25.wire_logic_cluster/lc_7/out <X> T_12_25.lc_trk_g2_7
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 410)  (626 410)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 410)  (628 410)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 410)  (630 410)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 410)  (631 410)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 410)  (633 410)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 410)  (634 410)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 410)  (636 410)  LC_5 Logic Functioning bit
 (38 10)  (638 410)  (638 410)  LC_5 Logic Functioning bit
 (41 10)  (641 410)  (641 410)  LC_5 Logic Functioning bit
 (43 10)  (643 410)  (643 410)  LC_5 Logic Functioning bit
 (45 10)  (645 410)  (645 410)  LC_5 Logic Functioning bit
 (4 11)  (604 411)  (604 411)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_h_l_43
 (6 11)  (606 411)  (606 411)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_h_l_43
 (15 11)  (615 411)  (615 411)  routing T_12_25.rgt_op_4 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 411)  (622 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 411)  (623 411)  routing T_12_25.sp4_v_b_46 <X> T_12_25.lc_trk_g2_6
 (24 11)  (624 411)  (624 411)  routing T_12_25.sp4_v_b_46 <X> T_12_25.lc_trk_g2_6
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 411)  (631 411)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 411)  (636 411)  LC_5 Logic Functioning bit
 (38 11)  (638 411)  (638 411)  LC_5 Logic Functioning bit
 (40 11)  (640 411)  (640 411)  LC_5 Logic Functioning bit
 (42 11)  (642 411)  (642 411)  LC_5 Logic Functioning bit
 (48 11)  (648 411)  (648 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (614 412)  (614 412)  routing T_12_25.rgt_op_0 <X> T_12_25.lc_trk_g3_0
 (25 12)  (625 412)  (625 412)  routing T_12_25.wire_logic_cluster/lc_2/out <X> T_12_25.lc_trk_g3_2
 (26 12)  (626 412)  (626 412)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 412)  (627 412)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 412)  (628 412)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 412)  (631 412)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (37 12)  (637 412)  (637 412)  LC_6 Logic Functioning bit
 (38 12)  (638 412)  (638 412)  LC_6 Logic Functioning bit
 (39 12)  (639 412)  (639 412)  LC_6 Logic Functioning bit
 (41 12)  (641 412)  (641 412)  LC_6 Logic Functioning bit
 (43 12)  (643 412)  (643 412)  LC_6 Logic Functioning bit
 (45 12)  (645 412)  (645 412)  LC_6 Logic Functioning bit
 (53 12)  (653 412)  (653 412)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (615 413)  (615 413)  routing T_12_25.rgt_op_0 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 413)  (626 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 413)  (627 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 413)  (630 413)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 413)  (631 413)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 413)  (636 413)  LC_6 Logic Functioning bit
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (8 14)  (608 414)  (608 414)  routing T_12_25.sp4_v_t_41 <X> T_12_25.sp4_h_l_47
 (9 14)  (609 414)  (609 414)  routing T_12_25.sp4_v_t_41 <X> T_12_25.sp4_h_l_47
 (10 14)  (610 414)  (610 414)  routing T_12_25.sp4_v_t_41 <X> T_12_25.sp4_h_l_47
 (12 14)  (612 414)  (612 414)  routing T_12_25.sp4_v_t_46 <X> T_12_25.sp4_h_l_46
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 414)  (625 414)  routing T_12_25.wire_logic_cluster/lc_6/out <X> T_12_25.lc_trk_g3_6
 (26 14)  (626 414)  (626 414)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 414)  (627 414)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 414)  (630 414)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 414)  (631 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (38 14)  (638 414)  (638 414)  LC_7 Logic Functioning bit
 (41 14)  (641 414)  (641 414)  LC_7 Logic Functioning bit
 (43 14)  (643 414)  (643 414)  LC_7 Logic Functioning bit
 (45 14)  (645 414)  (645 414)  LC_7 Logic Functioning bit
 (46 14)  (646 414)  (646 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (611 415)  (611 415)  routing T_12_25.sp4_v_t_46 <X> T_12_25.sp4_h_l_46
 (14 15)  (614 415)  (614 415)  routing T_12_25.sp4_r_v_b_44 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (621 415)  (621 415)  routing T_12_25.sp4_r_v_b_47 <X> T_12_25.lc_trk_g3_7
 (22 15)  (622 415)  (622 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 415)  (626 415)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 415)  (631 415)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 415)  (636 415)  LC_7 Logic Functioning bit
 (38 15)  (638 415)  (638 415)  LC_7 Logic Functioning bit
 (40 15)  (640 415)  (640 415)  LC_7 Logic Functioning bit
 (42 15)  (642 415)  (642 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (21 0)  (675 400)  (675 400)  routing T_13_25.sp4_h_r_19 <X> T_13_25.lc_trk_g0_3
 (22 0)  (676 400)  (676 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 400)  (677 400)  routing T_13_25.sp4_h_r_19 <X> T_13_25.lc_trk_g0_3
 (24 0)  (678 400)  (678 400)  routing T_13_25.sp4_h_r_19 <X> T_13_25.lc_trk_g0_3
 (26 0)  (680 400)  (680 400)  routing T_13_25.lc_trk_g2_6 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 400)  (681 400)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 400)  (682 400)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 400)  (683 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 400)  (685 400)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (37 0)  (691 400)  (691 400)  LC_0 Logic Functioning bit
 (38 0)  (692 400)  (692 400)  LC_0 Logic Functioning bit
 (41 0)  (695 400)  (695 400)  LC_0 Logic Functioning bit
 (43 0)  (697 400)  (697 400)  LC_0 Logic Functioning bit
 (21 1)  (675 401)  (675 401)  routing T_13_25.sp4_h_r_19 <X> T_13_25.lc_trk_g0_3
 (26 1)  (680 401)  (680 401)  routing T_13_25.lc_trk_g2_6 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 401)  (682 401)  routing T_13_25.lc_trk_g2_6 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 401)  (683 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 401)  (686 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 401)  (687 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (34 1)  (688 401)  (688 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (35 1)  (689 401)  (689 401)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.input_2_0
 (36 1)  (690 401)  (690 401)  LC_0 Logic Functioning bit
 (40 1)  (694 401)  (694 401)  LC_0 Logic Functioning bit
 (42 1)  (696 401)  (696 401)  LC_0 Logic Functioning bit
 (0 2)  (654 402)  (654 402)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (659 402)  (659 402)  routing T_13_25.sp4_v_t_37 <X> T_13_25.sp4_h_l_37
 (16 2)  (670 402)  (670 402)  routing T_13_25.sp12_h_l_18 <X> T_13_25.lc_trk_g0_5
 (17 2)  (671 402)  (671 402)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (27 2)  (681 402)  (681 402)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 402)  (682 402)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 402)  (683 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 402)  (684 402)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 402)  (686 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 402)  (687 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 402)  (688 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 402)  (690 402)  LC_1 Logic Functioning bit
 (37 2)  (691 402)  (691 402)  LC_1 Logic Functioning bit
 (38 2)  (692 402)  (692 402)  LC_1 Logic Functioning bit
 (39 2)  (693 402)  (693 402)  LC_1 Logic Functioning bit
 (41 2)  (695 402)  (695 402)  LC_1 Logic Functioning bit
 (43 2)  (697 402)  (697 402)  LC_1 Logic Functioning bit
 (45 2)  (699 402)  (699 402)  LC_1 Logic Functioning bit
 (47 2)  (701 402)  (701 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (6 3)  (660 403)  (660 403)  routing T_13_25.sp4_v_t_37 <X> T_13_25.sp4_h_l_37
 (8 3)  (662 403)  (662 403)  routing T_13_25.sp4_h_l_36 <X> T_13_25.sp4_v_t_36
 (18 3)  (672 403)  (672 403)  routing T_13_25.sp12_h_l_18 <X> T_13_25.lc_trk_g0_5
 (26 3)  (680 403)  (680 403)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 403)  (681 403)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 403)  (683 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 403)  (684 403)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 403)  (691 403)  LC_1 Logic Functioning bit
 (39 3)  (693 403)  (693 403)  LC_1 Logic Functioning bit
 (48 3)  (702 403)  (702 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (675 404)  (675 404)  routing T_13_25.wire_logic_cluster/lc_3/out <X> T_13_25.lc_trk_g1_3
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 404)  (679 404)  routing T_13_25.wire_logic_cluster/lc_2/out <X> T_13_25.lc_trk_g1_2
 (26 4)  (680 404)  (680 404)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 404)  (681 404)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 404)  (690 404)  LC_2 Logic Functioning bit
 (38 4)  (692 404)  (692 404)  LC_2 Logic Functioning bit
 (45 4)  (699 404)  (699 404)  LC_2 Logic Functioning bit
 (53 4)  (707 404)  (707 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (676 405)  (676 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 405)  (680 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 405)  (681 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 405)  (682 405)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 405)  (684 405)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 405)  (685 405)  routing T_13_25.lc_trk_g0_3 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (37 5)  (691 405)  (691 405)  LC_2 Logic Functioning bit
 (38 5)  (692 405)  (692 405)  LC_2 Logic Functioning bit
 (39 5)  (693 405)  (693 405)  LC_2 Logic Functioning bit
 (41 5)  (695 405)  (695 405)  LC_2 Logic Functioning bit
 (43 5)  (697 405)  (697 405)  LC_2 Logic Functioning bit
 (8 6)  (662 406)  (662 406)  routing T_13_25.sp4_v_t_41 <X> T_13_25.sp4_h_l_41
 (9 6)  (663 406)  (663 406)  routing T_13_25.sp4_v_t_41 <X> T_13_25.sp4_h_l_41
 (12 6)  (666 406)  (666 406)  routing T_13_25.sp4_v_t_40 <X> T_13_25.sp4_h_l_40
 (14 6)  (668 406)  (668 406)  routing T_13_25.wire_logic_cluster/lc_4/out <X> T_13_25.lc_trk_g1_4
 (22 6)  (676 406)  (676 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (677 406)  (677 406)  routing T_13_25.sp12_h_l_12 <X> T_13_25.lc_trk_g1_7
 (25 6)  (679 406)  (679 406)  routing T_13_25.wire_logic_cluster/lc_6/out <X> T_13_25.lc_trk_g1_6
 (26 6)  (680 406)  (680 406)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 406)  (681 406)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 406)  (682 406)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 406)  (683 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 406)  (684 406)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 406)  (686 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 406)  (688 406)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 406)  (690 406)  LC_3 Logic Functioning bit
 (37 6)  (691 406)  (691 406)  LC_3 Logic Functioning bit
 (38 6)  (692 406)  (692 406)  LC_3 Logic Functioning bit
 (39 6)  (693 406)  (693 406)  LC_3 Logic Functioning bit
 (41 6)  (695 406)  (695 406)  LC_3 Logic Functioning bit
 (43 6)  (697 406)  (697 406)  LC_3 Logic Functioning bit
 (45 6)  (699 406)  (699 406)  LC_3 Logic Functioning bit
 (11 7)  (665 407)  (665 407)  routing T_13_25.sp4_v_t_40 <X> T_13_25.sp4_h_l_40
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 407)  (676 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 407)  (680 407)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 407)  (681 407)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 407)  (683 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 407)  (684 407)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 407)  (685 407)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 407)  (691 407)  LC_3 Logic Functioning bit
 (39 7)  (693 407)  (693 407)  LC_3 Logic Functioning bit
 (51 7)  (705 407)  (705 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (675 408)  (675 408)  routing T_13_25.sp4_v_t_14 <X> T_13_25.lc_trk_g2_3
 (22 8)  (676 408)  (676 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 408)  (677 408)  routing T_13_25.sp4_v_t_14 <X> T_13_25.lc_trk_g2_3
 (26 8)  (680 408)  (680 408)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 408)  (681 408)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 408)  (683 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 408)  (684 408)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 408)  (686 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 408)  (687 408)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 408)  (688 408)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 408)  (690 408)  LC_4 Logic Functioning bit
 (38 8)  (692 408)  (692 408)  LC_4 Logic Functioning bit
 (45 8)  (699 408)  (699 408)  LC_4 Logic Functioning bit
 (53 8)  (707 408)  (707 408)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (668 409)  (668 409)  routing T_13_25.tnl_op_0 <X> T_13_25.lc_trk_g2_0
 (15 9)  (669 409)  (669 409)  routing T_13_25.tnl_op_0 <X> T_13_25.lc_trk_g2_0
 (17 9)  (671 409)  (671 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (680 409)  (680 409)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 409)  (681 409)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 409)  (682 409)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 409)  (683 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 409)  (685 409)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 409)  (690 409)  LC_4 Logic Functioning bit
 (37 9)  (691 409)  (691 409)  LC_4 Logic Functioning bit
 (38 9)  (692 409)  (692 409)  LC_4 Logic Functioning bit
 (39 9)  (693 409)  (693 409)  LC_4 Logic Functioning bit
 (41 9)  (695 409)  (695 409)  LC_4 Logic Functioning bit
 (43 9)  (697 409)  (697 409)  LC_4 Logic Functioning bit
 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (671 410)  (671 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 410)  (672 410)  routing T_13_25.wire_logic_cluster/lc_5/out <X> T_13_25.lc_trk_g2_5
 (22 10)  (676 410)  (676 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (677 410)  (677 410)  routing T_13_25.sp12_v_t_12 <X> T_13_25.lc_trk_g2_7
 (27 10)  (681 410)  (681 410)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 410)  (684 410)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 410)  (687 410)  routing T_13_25.lc_trk_g2_0 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 410)  (689 410)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.input_2_5
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (37 10)  (691 410)  (691 410)  LC_5 Logic Functioning bit
 (39 10)  (693 410)  (693 410)  LC_5 Logic Functioning bit
 (43 10)  (697 410)  (697 410)  LC_5 Logic Functioning bit
 (45 10)  (699 410)  (699 410)  LC_5 Logic Functioning bit
 (51 10)  (705 410)  (705 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 411)  (676 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 411)  (677 411)  routing T_13_25.sp4_v_b_46 <X> T_13_25.lc_trk_g2_6
 (24 11)  (678 411)  (678 411)  routing T_13_25.sp4_v_b_46 <X> T_13_25.lc_trk_g2_6
 (26 11)  (680 411)  (680 411)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 411)  (682 411)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 411)  (683 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 411)  (684 411)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 411)  (686 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 411)  (687 411)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.input_2_5
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (37 11)  (691 411)  (691 411)  LC_5 Logic Functioning bit
 (42 11)  (696 411)  (696 411)  LC_5 Logic Functioning bit
 (43 11)  (697 411)  (697 411)  LC_5 Logic Functioning bit
 (14 12)  (668 412)  (668 412)  routing T_13_25.sp4_v_t_21 <X> T_13_25.lc_trk_g3_0
 (17 12)  (671 412)  (671 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 412)  (672 412)  routing T_13_25.wire_logic_cluster/lc_1/out <X> T_13_25.lc_trk_g3_1
 (21 12)  (675 412)  (675 412)  routing T_13_25.sp4_h_r_35 <X> T_13_25.lc_trk_g3_3
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 412)  (677 412)  routing T_13_25.sp4_h_r_35 <X> T_13_25.lc_trk_g3_3
 (24 12)  (678 412)  (678 412)  routing T_13_25.sp4_h_r_35 <X> T_13_25.lc_trk_g3_3
 (25 12)  (679 412)  (679 412)  routing T_13_25.sp4_h_r_34 <X> T_13_25.lc_trk_g3_2
 (26 12)  (680 412)  (680 412)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 412)  (682 412)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 412)  (683 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 412)  (684 412)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 412)  (685 412)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 412)  (688 412)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (37 12)  (691 412)  (691 412)  LC_6 Logic Functioning bit
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (39 12)  (693 412)  (693 412)  LC_6 Logic Functioning bit
 (41 12)  (695 412)  (695 412)  LC_6 Logic Functioning bit
 (43 12)  (697 412)  (697 412)  LC_6 Logic Functioning bit
 (45 12)  (699 412)  (699 412)  LC_6 Logic Functioning bit
 (14 13)  (668 413)  (668 413)  routing T_13_25.sp4_v_t_21 <X> T_13_25.lc_trk_g3_0
 (16 13)  (670 413)  (670 413)  routing T_13_25.sp4_v_t_21 <X> T_13_25.lc_trk_g3_0
 (17 13)  (671 413)  (671 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (676 413)  (676 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 413)  (677 413)  routing T_13_25.sp4_h_r_34 <X> T_13_25.lc_trk_g3_2
 (24 13)  (678 413)  (678 413)  routing T_13_25.sp4_h_r_34 <X> T_13_25.lc_trk_g3_2
 (26 13)  (680 413)  (680 413)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 413)  (681 413)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 413)  (682 413)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 413)  (683 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 413)  (684 413)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 413)  (685 413)  routing T_13_25.lc_trk_g1_6 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 413)  (690 413)  LC_6 Logic Functioning bit
 (38 13)  (692 413)  (692 413)  LC_6 Logic Functioning bit
 (48 13)  (702 413)  (702 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (676 414)  (676 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 414)  (677 414)  routing T_13_25.sp4_v_b_47 <X> T_13_25.lc_trk_g3_7
 (24 14)  (678 414)  (678 414)  routing T_13_25.sp4_v_b_47 <X> T_13_25.lc_trk_g3_7


LogicTile_14_25

 (26 2)  (734 402)  (734 402)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 402)  (738 402)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 402)  (742 402)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 402)  (743 402)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.input_2_1
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (41 2)  (749 402)  (749 402)  LC_1 Logic Functioning bit
 (27 3)  (735 403)  (735 403)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 403)  (736 403)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 403)  (739 403)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 403)  (742 403)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.input_2_1
 (35 3)  (743 403)  (743 403)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.input_2_1
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (40 3)  (748 403)  (748 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (53 3)  (761 403)  (761 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp12_h_l_16 <X> T_14_25.lc_trk_g1_3
 (21 5)  (729 405)  (729 405)  routing T_14_25.sp12_h_l_16 <X> T_14_25.lc_trk_g1_3
 (11 6)  (719 406)  (719 406)  routing T_14_25.sp4_h_l_37 <X> T_14_25.sp4_v_t_40
 (12 6)  (720 406)  (720 406)  routing T_14_25.sp4_v_t_46 <X> T_14_25.sp4_h_l_40
 (11 7)  (719 407)  (719 407)  routing T_14_25.sp4_v_t_46 <X> T_14_25.sp4_h_l_40
 (13 7)  (721 407)  (721 407)  routing T_14_25.sp4_v_t_46 <X> T_14_25.sp4_h_l_40
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (731 407)  (731 407)  routing T_14_25.sp12_h_l_21 <X> T_14_25.lc_trk_g1_6
 (25 7)  (733 407)  (733 407)  routing T_14_25.sp12_h_l_21 <X> T_14_25.lc_trk_g1_6
 (4 10)  (712 410)  (712 410)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_43
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (722 410)  (722 410)  routing T_14_25.sp4_v_b_36 <X> T_14_25.lc_trk_g2_4
 (12 11)  (720 411)  (720 411)  routing T_14_25.sp4_h_l_45 <X> T_14_25.sp4_v_t_45
 (14 11)  (722 411)  (722 411)  routing T_14_25.sp4_v_b_36 <X> T_14_25.lc_trk_g2_4
 (16 11)  (724 411)  (724 411)  routing T_14_25.sp4_v_b_36 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (5 14)  (713 414)  (713 414)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_h_l_44
 (6 15)  (714 415)  (714 415)  routing T_14_25.sp4_v_t_44 <X> T_14_25.sp4_h_l_44
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_25

 (27 0)  (789 400)  (789 400)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 400)  (790 400)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (39 0)  (801 400)  (801 400)  LC_0 Logic Functioning bit
 (41 0)  (803 400)  (803 400)  LC_0 Logic Functioning bit
 (42 0)  (804 400)  (804 400)  LC_0 Logic Functioning bit
 (44 0)  (806 400)  (806 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (41 1)  (803 401)  (803 401)  LC_0 Logic Functioning bit
 (42 1)  (804 401)  (804 401)  LC_0 Logic Functioning bit
 (50 1)  (812 401)  (812 401)  Carry_In_Mux bit 

 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 402)  (790 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 402)  (798 402)  LC_1 Logic Functioning bit
 (39 2)  (801 402)  (801 402)  LC_1 Logic Functioning bit
 (41 2)  (803 402)  (803 402)  LC_1 Logic Functioning bit
 (42 2)  (804 402)  (804 402)  LC_1 Logic Functioning bit
 (44 2)  (806 402)  (806 402)  LC_1 Logic Functioning bit
 (45 2)  (807 402)  (807 402)  LC_1 Logic Functioning bit
 (0 3)  (762 403)  (762 403)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (36 3)  (798 403)  (798 403)  LC_1 Logic Functioning bit
 (39 3)  (801 403)  (801 403)  LC_1 Logic Functioning bit
 (41 3)  (803 403)  (803 403)  LC_1 Logic Functioning bit
 (42 3)  (804 403)  (804 403)  LC_1 Logic Functioning bit
 (21 4)  (783 404)  (783 404)  routing T_15_25.wire_logic_cluster/lc_3/out <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 404)  (787 404)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g1_2
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 404)  (798 404)  LC_2 Logic Functioning bit
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (41 4)  (803 404)  (803 404)  LC_2 Logic Functioning bit
 (42 4)  (804 404)  (804 404)  LC_2 Logic Functioning bit
 (44 4)  (806 404)  (806 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (22 5)  (784 405)  (784 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 405)  (792 405)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (39 5)  (801 405)  (801 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (42 5)  (804 405)  (804 405)  LC_2 Logic Functioning bit
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 406)  (780 406)  routing T_15_25.wire_logic_cluster/lc_5/out <X> T_15_25.lc_trk_g1_5
 (25 6)  (787 406)  (787 406)  routing T_15_25.wire_logic_cluster/lc_6/out <X> T_15_25.lc_trk_g1_6
 (27 6)  (789 406)  (789 406)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (39 6)  (801 406)  (801 406)  LC_3 Logic Functioning bit
 (41 6)  (803 406)  (803 406)  LC_3 Logic Functioning bit
 (42 6)  (804 406)  (804 406)  LC_3 Logic Functioning bit
 (44 6)  (806 406)  (806 406)  LC_3 Logic Functioning bit
 (45 6)  (807 406)  (807 406)  LC_3 Logic Functioning bit
 (22 7)  (784 407)  (784 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 407)  (798 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (41 7)  (803 407)  (803 407)  LC_3 Logic Functioning bit
 (42 7)  (804 407)  (804 407)  LC_3 Logic Functioning bit
 (27 8)  (789 408)  (789 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 408)  (790 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 408)  (792 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 408)  (798 408)  LC_4 Logic Functioning bit
 (39 8)  (801 408)  (801 408)  LC_4 Logic Functioning bit
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (42 8)  (804 408)  (804 408)  LC_4 Logic Functioning bit
 (44 8)  (806 408)  (806 408)  LC_4 Logic Functioning bit
 (45 8)  (807 408)  (807 408)  LC_4 Logic Functioning bit
 (36 9)  (798 409)  (798 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (39 10)  (801 410)  (801 410)  LC_5 Logic Functioning bit
 (41 10)  (803 410)  (803 410)  LC_5 Logic Functioning bit
 (42 10)  (804 410)  (804 410)  LC_5 Logic Functioning bit
 (44 10)  (806 410)  (806 410)  LC_5 Logic Functioning bit
 (45 10)  (807 410)  (807 410)  LC_5 Logic Functioning bit
 (12 11)  (774 411)  (774 411)  routing T_15_25.sp4_h_l_45 <X> T_15_25.sp4_v_t_45
 (36 11)  (798 411)  (798 411)  LC_5 Logic Functioning bit
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (41 11)  (803 411)  (803 411)  LC_5 Logic Functioning bit
 (42 11)  (804 411)  (804 411)  LC_5 Logic Functioning bit
 (14 12)  (776 412)  (776 412)  routing T_15_25.wire_logic_cluster/lc_0/out <X> T_15_25.lc_trk_g3_0
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 412)  (780 412)  routing T_15_25.wire_logic_cluster/lc_1/out <X> T_15_25.lc_trk_g3_1
 (27 12)  (789 412)  (789 412)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 412)  (792 412)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 412)  (798 412)  LC_6 Logic Functioning bit
 (39 12)  (801 412)  (801 412)  LC_6 Logic Functioning bit
 (41 12)  (803 412)  (803 412)  LC_6 Logic Functioning bit
 (42 12)  (804 412)  (804 412)  LC_6 Logic Functioning bit
 (44 12)  (806 412)  (806 412)  LC_6 Logic Functioning bit
 (45 12)  (807 412)  (807 412)  LC_6 Logic Functioning bit
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 413)  (792 413)  routing T_15_25.lc_trk_g1_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 413)  (798 413)  LC_6 Logic Functioning bit
 (39 13)  (801 413)  (801 413)  LC_6 Logic Functioning bit
 (41 13)  (803 413)  (803 413)  LC_6 Logic Functioning bit
 (42 13)  (804 413)  (804 413)  LC_6 Logic Functioning bit
 (14 14)  (776 414)  (776 414)  routing T_15_25.wire_logic_cluster/lc_4/out <X> T_15_25.lc_trk_g3_4
 (21 14)  (783 414)  (783 414)  routing T_15_25.wire_logic_cluster/lc_7/out <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 414)  (789 414)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 414)  (790 414)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 414)  (792 414)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 414)  (798 414)  LC_7 Logic Functioning bit
 (39 14)  (801 414)  (801 414)  LC_7 Logic Functioning bit
 (41 14)  (803 414)  (803 414)  LC_7 Logic Functioning bit
 (42 14)  (804 414)  (804 414)  LC_7 Logic Functioning bit
 (44 14)  (806 414)  (806 414)  LC_7 Logic Functioning bit
 (45 14)  (807 414)  (807 414)  LC_7 Logic Functioning bit
 (3 15)  (765 415)  (765 415)  routing T_15_25.sp12_h_l_22 <X> T_15_25.sp12_v_t_22
 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 415)  (792 415)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (39 15)  (801 415)  (801 415)  LC_7 Logic Functioning bit
 (41 15)  (803 415)  (803 415)  LC_7 Logic Functioning bit
 (42 15)  (804 415)  (804 415)  LC_7 Logic Functioning bit


LogicTile_16_25

 (5 2)  (821 402)  (821 402)  routing T_16_25.sp4_v_t_43 <X> T_16_25.sp4_h_l_37
 (4 3)  (820 403)  (820 403)  routing T_16_25.sp4_v_t_43 <X> T_16_25.sp4_h_l_37
 (6 3)  (822 403)  (822 403)  routing T_16_25.sp4_v_t_43 <X> T_16_25.sp4_h_l_37
 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_t_23
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (14 1)  (32 385)  (32 385)  routing T_1_24.sp4_h_r_0 <X> T_1_24.lc_trk_g0_0
 (15 1)  (33 385)  (33 385)  routing T_1_24.sp4_h_r_0 <X> T_1_24.lc_trk_g0_0
 (16 1)  (34 385)  (34 385)  routing T_1_24.sp4_h_r_0 <X> T_1_24.lc_trk_g0_0
 (17 1)  (35 385)  (35 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (40 385)  (40 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (18 386)  (18 386)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (1 4)  (19 388)  (19 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (23 388)  (23 388)  routing T_1_24.sp4_v_b_9 <X> T_1_24.sp4_h_r_3
 (15 4)  (33 388)  (33 388)  routing T_1_24.top_op_1 <X> T_1_24.lc_trk_g1_1
 (17 4)  (35 388)  (35 388)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (45 388)  (45 388)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 388)  (46 388)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 388)  (47 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 388)  (48 388)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 388)  (49 388)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 388)  (50 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 388)  (52 388)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 388)  (55 388)  LC_2 Logic Functioning bit
 (39 4)  (57 388)  (57 388)  LC_2 Logic Functioning bit
 (45 4)  (63 388)  (63 388)  LC_2 Logic Functioning bit
 (1 5)  (19 389)  (19 389)  routing T_1_24.lc_trk_g0_2 <X> T_1_24.wire_logic_cluster/lc_7/cen
 (4 5)  (22 389)  (22 389)  routing T_1_24.sp4_v_b_9 <X> T_1_24.sp4_h_r_3
 (6 5)  (24 389)  (24 389)  routing T_1_24.sp4_v_b_9 <X> T_1_24.sp4_h_r_3
 (18 5)  (36 389)  (36 389)  routing T_1_24.top_op_1 <X> T_1_24.lc_trk_g1_1
 (29 5)  (47 389)  (47 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 389)  (48 389)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 389)  (49 389)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 389)  (50 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (52 389)  (52 389)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.input_2_2
 (36 5)  (54 389)  (54 389)  LC_2 Logic Functioning bit
 (37 5)  (55 389)  (55 389)  LC_2 Logic Functioning bit
 (38 5)  (56 389)  (56 389)  LC_2 Logic Functioning bit
 (42 5)  (60 389)  (60 389)  LC_2 Logic Functioning bit
 (25 6)  (43 390)  (43 390)  routing T_1_24.sp12_h_l_5 <X> T_1_24.lc_trk_g1_6
 (22 7)  (40 391)  (40 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (42 391)  (42 391)  routing T_1_24.sp12_h_l_5 <X> T_1_24.lc_trk_g1_6
 (25 7)  (43 391)  (43 391)  routing T_1_24.sp12_h_l_5 <X> T_1_24.lc_trk_g1_6
 (10 9)  (28 393)  (28 393)  routing T_1_24.sp4_h_r_2 <X> T_1_24.sp4_v_b_7
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (31 394)  (31 394)  routing T_1_24.sp4_h_r_8 <X> T_1_24.sp4_v_t_45
 (12 11)  (30 395)  (30 395)  routing T_1_24.sp4_h_r_8 <X> T_1_24.sp4_v_t_45
 (25 14)  (43 398)  (43 398)  routing T_1_24.rgt_op_6 <X> T_1_24.lc_trk_g3_6
 (22 15)  (40 399)  (40 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 399)  (42 399)  routing T_1_24.rgt_op_6 <X> T_1_24.lc_trk_g3_6


LogicTile_2_24

 (22 0)  (94 384)  (94 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (95 384)  (95 384)  routing T_2_24.sp4_v_b_19 <X> T_2_24.lc_trk_g0_3
 (24 0)  (96 384)  (96 384)  routing T_2_24.sp4_v_b_19 <X> T_2_24.lc_trk_g0_3
 (25 0)  (97 384)  (97 384)  routing T_2_24.wire_logic_cluster/lc_2/out <X> T_2_24.lc_trk_g0_2
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (107 384)  (107 384)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.input_2_0
 (36 0)  (108 384)  (108 384)  LC_0 Logic Functioning bit
 (39 0)  (111 384)  (111 384)  LC_0 Logic Functioning bit
 (41 0)  (113 384)  (113 384)  LC_0 Logic Functioning bit
 (43 0)  (115 384)  (115 384)  LC_0 Logic Functioning bit
 (48 0)  (120 384)  (120 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (86 385)  (86 385)  routing T_2_24.sp4_r_v_b_35 <X> T_2_24.lc_trk_g0_0
 (17 1)  (89 385)  (89 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (94 385)  (94 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 385)  (98 385)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 385)  (99 385)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 385)  (101 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 385)  (102 385)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 385)  (104 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (105 385)  (105 385)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.input_2_0
 (34 1)  (106 385)  (106 385)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.input_2_0
 (35 1)  (107 385)  (107 385)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.input_2_0
 (37 1)  (109 385)  (109 385)  LC_0 Logic Functioning bit
 (39 1)  (111 385)  (111 385)  LC_0 Logic Functioning bit
 (41 1)  (113 385)  (113 385)  LC_0 Logic Functioning bit
 (42 1)  (114 385)  (114 385)  LC_0 Logic Functioning bit
 (49 1)  (121 385)  (121 385)  Carry_In_Mux bit 

 (0 2)  (72 386)  (72 386)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (85 386)  (85 386)  routing T_2_24.sp4_v_b_2 <X> T_2_24.sp4_v_t_39
 (14 2)  (86 386)  (86 386)  routing T_2_24.wire_logic_cluster/lc_4/out <X> T_2_24.lc_trk_g0_4
 (15 2)  (87 386)  (87 386)  routing T_2_24.top_op_5 <X> T_2_24.lc_trk_g0_5
 (17 2)  (89 386)  (89 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (93 386)  (93 386)  routing T_2_24.wire_logic_cluster/lc_7/out <X> T_2_24.lc_trk_g0_7
 (22 2)  (94 386)  (94 386)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (98 386)  (98 386)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 386)  (99 386)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 386)  (100 386)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 386)  (101 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 386)  (103 386)  routing T_2_24.lc_trk_g0_4 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 386)  (104 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 386)  (107 386)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.input_2_1
 (39 2)  (111 386)  (111 386)  LC_1 Logic Functioning bit
 (45 2)  (117 386)  (117 386)  LC_1 Logic Functioning bit
 (48 2)  (120 386)  (120 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (125 386)  (125 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (8 3)  (80 387)  (80 387)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_v_t_36
 (9 3)  (81 387)  (81 387)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_v_t_36
 (10 3)  (82 387)  (82 387)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_v_t_36
 (17 3)  (89 387)  (89 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (90 387)  (90 387)  routing T_2_24.top_op_5 <X> T_2_24.lc_trk_g0_5
 (27 3)  (99 387)  (99 387)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 387)  (101 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 387)  (104 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 387)  (107 387)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.input_2_1
 (38 3)  (110 387)  (110 387)  LC_1 Logic Functioning bit
 (39 3)  (111 387)  (111 387)  LC_1 Logic Functioning bit
 (41 3)  (113 387)  (113 387)  LC_1 Logic Functioning bit
 (22 4)  (94 388)  (94 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 388)  (95 388)  routing T_2_24.sp4_v_b_19 <X> T_2_24.lc_trk_g1_3
 (24 4)  (96 388)  (96 388)  routing T_2_24.sp4_v_b_19 <X> T_2_24.lc_trk_g1_3
 (25 4)  (97 388)  (97 388)  routing T_2_24.lft_op_2 <X> T_2_24.lc_trk_g1_2
 (26 4)  (98 388)  (98 388)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 388)  (101 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 388)  (102 388)  routing T_2_24.lc_trk_g0_5 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 388)  (103 388)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 388)  (104 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 388)  (105 388)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 388)  (108 388)  LC_2 Logic Functioning bit
 (38 4)  (110 388)  (110 388)  LC_2 Logic Functioning bit
 (39 4)  (111 388)  (111 388)  LC_2 Logic Functioning bit
 (43 4)  (115 388)  (115 388)  LC_2 Logic Functioning bit
 (19 5)  (91 389)  (91 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (94 389)  (94 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 389)  (96 389)  routing T_2_24.lft_op_2 <X> T_2_24.lc_trk_g1_2
 (26 5)  (98 389)  (98 389)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 389)  (99 389)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 389)  (101 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 389)  (103 389)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 389)  (104 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (109 389)  (109 389)  LC_2 Logic Functioning bit
 (38 5)  (110 389)  (110 389)  LC_2 Logic Functioning bit
 (39 5)  (111 389)  (111 389)  LC_2 Logic Functioning bit
 (43 5)  (115 389)  (115 389)  LC_2 Logic Functioning bit
 (14 6)  (86 390)  (86 390)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g1_4
 (22 6)  (94 390)  (94 390)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 390)  (96 390)  routing T_2_24.top_op_7 <X> T_2_24.lc_trk_g1_7
 (25 6)  (97 390)  (97 390)  routing T_2_24.sp12_h_l_5 <X> T_2_24.lc_trk_g1_6
 (26 6)  (98 390)  (98 390)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 390)  (101 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 390)  (104 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 390)  (108 390)  LC_3 Logic Functioning bit
 (38 6)  (110 390)  (110 390)  LC_3 Logic Functioning bit
 (42 6)  (114 390)  (114 390)  LC_3 Logic Functioning bit
 (14 7)  (86 391)  (86 391)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g1_4
 (16 7)  (88 391)  (88 391)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g1_4
 (17 7)  (89 391)  (89 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (93 391)  (93 391)  routing T_2_24.top_op_7 <X> T_2_24.lc_trk_g1_7
 (22 7)  (94 391)  (94 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (96 391)  (96 391)  routing T_2_24.sp12_h_l_5 <X> T_2_24.lc_trk_g1_6
 (25 7)  (97 391)  (97 391)  routing T_2_24.sp12_h_l_5 <X> T_2_24.lc_trk_g1_6
 (28 7)  (100 391)  (100 391)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 391)  (101 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 391)  (103 391)  routing T_2_24.lc_trk_g0_2 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 391)  (104 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 391)  (106 391)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.input_2_3
 (35 7)  (107 391)  (107 391)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.input_2_3
 (36 7)  (108 391)  (108 391)  LC_3 Logic Functioning bit
 (37 7)  (109 391)  (109 391)  LC_3 Logic Functioning bit
 (38 7)  (110 391)  (110 391)  LC_3 Logic Functioning bit
 (39 7)  (111 391)  (111 391)  LC_3 Logic Functioning bit
 (42 7)  (114 391)  (114 391)  LC_3 Logic Functioning bit
 (14 8)  (86 392)  (86 392)  routing T_2_24.bnl_op_0 <X> T_2_24.lc_trk_g2_0
 (21 8)  (93 392)  (93 392)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g2_3
 (22 8)  (94 392)  (94 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 392)  (96 392)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g2_3
 (27 8)  (99 392)  (99 392)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 392)  (101 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 392)  (102 392)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 392)  (103 392)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 392)  (104 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 392)  (106 392)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 392)  (108 392)  LC_4 Logic Functioning bit
 (14 9)  (86 393)  (86 393)  routing T_2_24.bnl_op_0 <X> T_2_24.lc_trk_g2_0
 (17 9)  (89 393)  (89 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (94 393)  (94 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (95 393)  (95 393)  routing T_2_24.sp12_v_b_18 <X> T_2_24.lc_trk_g2_2
 (25 9)  (97 393)  (97 393)  routing T_2_24.sp12_v_b_18 <X> T_2_24.lc_trk_g2_2
 (26 9)  (98 393)  (98 393)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 393)  (100 393)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 393)  (101 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 393)  (102 393)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 393)  (104 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (105 393)  (105 393)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.input_2_4
 (36 9)  (108 393)  (108 393)  LC_4 Logic Functioning bit
 (37 9)  (109 393)  (109 393)  LC_4 Logic Functioning bit
 (38 9)  (110 393)  (110 393)  LC_4 Logic Functioning bit
 (41 9)  (113 393)  (113 393)  LC_4 Logic Functioning bit
 (43 9)  (115 393)  (115 393)  LC_4 Logic Functioning bit
 (4 10)  (76 394)  (76 394)  routing T_2_24.sp4_v_b_10 <X> T_2_24.sp4_v_t_43
 (6 10)  (78 394)  (78 394)  routing T_2_24.sp4_v_b_10 <X> T_2_24.sp4_v_t_43
 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (87 394)  (87 394)  routing T_2_24.sp4_v_t_32 <X> T_2_24.lc_trk_g2_5
 (16 10)  (88 394)  (88 394)  routing T_2_24.sp4_v_t_32 <X> T_2_24.lc_trk_g2_5
 (17 10)  (89 394)  (89 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (93 394)  (93 394)  routing T_2_24.bnl_op_7 <X> T_2_24.lc_trk_g2_7
 (22 10)  (94 394)  (94 394)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (98 394)  (98 394)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 394)  (99 394)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 394)  (100 394)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 394)  (101 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 394)  (104 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 394)  (105 394)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 394)  (107 394)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.input_2_5
 (8 11)  (80 395)  (80 395)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_v_t_42
 (9 11)  (81 395)  (81 395)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_v_t_42
 (21 11)  (93 395)  (93 395)  routing T_2_24.bnl_op_7 <X> T_2_24.lc_trk_g2_7
 (26 11)  (98 395)  (98 395)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 395)  (99 395)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 395)  (101 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 395)  (103 395)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 395)  (104 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (107 395)  (107 395)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.input_2_5
 (40 11)  (112 395)  (112 395)  LC_5 Logic Functioning bit
 (48 11)  (120 395)  (120 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (123 395)  (123 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (89 396)  (89 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 396)  (90 396)  routing T_2_24.wire_logic_cluster/lc_1/out <X> T_2_24.lc_trk_g3_1
 (25 12)  (97 396)  (97 396)  routing T_2_24.rgt_op_2 <X> T_2_24.lc_trk_g3_2
 (28 12)  (100 396)  (100 396)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 396)  (101 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 396)  (104 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 396)  (105 396)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 396)  (106 396)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 396)  (108 396)  LC_6 Logic Functioning bit
 (37 12)  (109 396)  (109 396)  LC_6 Logic Functioning bit
 (38 12)  (110 396)  (110 396)  LC_6 Logic Functioning bit
 (39 12)  (111 396)  (111 396)  LC_6 Logic Functioning bit
 (41 12)  (113 396)  (113 396)  LC_6 Logic Functioning bit
 (43 12)  (115 396)  (115 396)  LC_6 Logic Functioning bit
 (51 12)  (123 396)  (123 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (94 397)  (94 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (96 397)  (96 397)  routing T_2_24.rgt_op_2 <X> T_2_24.lc_trk_g3_2
 (30 13)  (102 397)  (102 397)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 397)  (103 397)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 397)  (108 397)  LC_6 Logic Functioning bit
 (37 13)  (109 397)  (109 397)  LC_6 Logic Functioning bit
 (38 13)  (110 397)  (110 397)  LC_6 Logic Functioning bit
 (39 13)  (111 397)  (111 397)  LC_6 Logic Functioning bit
 (41 13)  (113 397)  (113 397)  LC_6 Logic Functioning bit
 (43 13)  (115 397)  (115 397)  LC_6 Logic Functioning bit
 (51 13)  (123 397)  (123 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (76 398)  (76 398)  routing T_2_24.sp4_h_r_9 <X> T_2_24.sp4_v_t_44
 (13 14)  (85 398)  (85 398)  routing T_2_24.sp4_h_r_11 <X> T_2_24.sp4_v_t_46
 (19 14)  (91 398)  (91 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (93 398)  (93 398)  routing T_2_24.wire_logic_cluster/lc_7/out <X> T_2_24.lc_trk_g3_7
 (22 14)  (94 398)  (94 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 398)  (98 398)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 398)  (99 398)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 398)  (100 398)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 398)  (101 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 398)  (104 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 398)  (105 398)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 398)  (107 398)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.input_2_7
 (38 14)  (110 398)  (110 398)  LC_7 Logic Functioning bit
 (45 14)  (117 398)  (117 398)  LC_7 Logic Functioning bit
 (51 14)  (123 398)  (123 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (77 399)  (77 399)  routing T_2_24.sp4_h_r_9 <X> T_2_24.sp4_v_t_44
 (12 15)  (84 399)  (84 399)  routing T_2_24.sp4_h_r_11 <X> T_2_24.sp4_v_t_46
 (27 15)  (99 399)  (99 399)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 399)  (101 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 399)  (103 399)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 399)  (104 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 399)  (107 399)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.input_2_7
 (48 15)  (120 399)  (120 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (124 399)  (124 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_24

 (9 0)  (135 384)  (135 384)  routing T_3_24.sp4_v_t_36 <X> T_3_24.sp4_h_r_1
 (27 0)  (153 384)  (153 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 384)  (154 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 384)  (155 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (162 384)  (162 384)  LC_0 Logic Functioning bit
 (39 0)  (165 384)  (165 384)  LC_0 Logic Functioning bit
 (41 0)  (167 384)  (167 384)  LC_0 Logic Functioning bit
 (42 0)  (168 384)  (168 384)  LC_0 Logic Functioning bit
 (44 0)  (170 384)  (170 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (47 0)  (173 384)  (173 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (178 384)  (178 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (148 385)  (148 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (158 385)  (158 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (159 385)  (159 385)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.input_2_0
 (34 1)  (160 385)  (160 385)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.input_2_0
 (35 1)  (161 385)  (161 385)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.input_2_0
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (39 1)  (165 385)  (165 385)  LC_0 Logic Functioning bit
 (41 1)  (167 385)  (167 385)  LC_0 Logic Functioning bit
 (42 1)  (168 385)  (168 385)  LC_0 Logic Functioning bit
 (47 1)  (173 385)  (173 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (177 385)  (177 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 386)  (126 386)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (153 386)  (153 386)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 386)  (154 386)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 386)  (155 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (39 2)  (165 386)  (165 386)  LC_1 Logic Functioning bit
 (41 2)  (167 386)  (167 386)  LC_1 Logic Functioning bit
 (42 2)  (168 386)  (168 386)  LC_1 Logic Functioning bit
 (44 2)  (170 386)  (170 386)  LC_1 Logic Functioning bit
 (45 2)  (171 386)  (171 386)  LC_1 Logic Functioning bit
 (46 2)  (172 386)  (172 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (177 386)  (177 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (178 386)  (178 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (36 3)  (162 387)  (162 387)  LC_1 Logic Functioning bit
 (39 3)  (165 387)  (165 387)  LC_1 Logic Functioning bit
 (41 3)  (167 387)  (167 387)  LC_1 Logic Functioning bit
 (42 3)  (168 387)  (168 387)  LC_1 Logic Functioning bit
 (51 3)  (177 387)  (177 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (127 388)  (127 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (147 388)  (147 388)  routing T_3_24.wire_logic_cluster/lc_3/out <X> T_3_24.lc_trk_g1_3
 (22 4)  (148 388)  (148 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 388)  (151 388)  routing T_3_24.wire_logic_cluster/lc_2/out <X> T_3_24.lc_trk_g1_2
 (27 4)  (153 388)  (153 388)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 388)  (155 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (162 388)  (162 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (41 4)  (167 388)  (167 388)  LC_2 Logic Functioning bit
 (42 4)  (168 388)  (168 388)  LC_2 Logic Functioning bit
 (44 4)  (170 388)  (170 388)  LC_2 Logic Functioning bit
 (45 4)  (171 388)  (171 388)  LC_2 Logic Functioning bit
 (1 5)  (127 389)  (127 389)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (22 5)  (148 389)  (148 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (156 389)  (156 389)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 389)  (162 389)  LC_2 Logic Functioning bit
 (39 5)  (165 389)  (165 389)  LC_2 Logic Functioning bit
 (41 5)  (167 389)  (167 389)  LC_2 Logic Functioning bit
 (42 5)  (168 389)  (168 389)  LC_2 Logic Functioning bit
 (46 5)  (172 389)  (172 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (177 389)  (177 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (140 390)  (140 390)  routing T_3_24.wire_logic_cluster/lc_4/out <X> T_3_24.lc_trk_g1_4
 (16 6)  (142 390)  (142 390)  routing T_3_24.sp4_v_b_13 <X> T_3_24.lc_trk_g1_5
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (144 390)  (144 390)  routing T_3_24.sp4_v_b_13 <X> T_3_24.lc_trk_g1_5
 (27 6)  (153 390)  (153 390)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 390)  (155 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 390)  (158 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (162 390)  (162 390)  LC_3 Logic Functioning bit
 (39 6)  (165 390)  (165 390)  LC_3 Logic Functioning bit
 (41 6)  (167 390)  (167 390)  LC_3 Logic Functioning bit
 (42 6)  (168 390)  (168 390)  LC_3 Logic Functioning bit
 (44 6)  (170 390)  (170 390)  LC_3 Logic Functioning bit
 (45 6)  (171 390)  (171 390)  LC_3 Logic Functioning bit
 (46 6)  (172 390)  (172 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (143 391)  (143 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (144 391)  (144 391)  routing T_3_24.sp4_v_b_13 <X> T_3_24.lc_trk_g1_5
 (30 7)  (156 391)  (156 391)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 391)  (162 391)  LC_3 Logic Functioning bit
 (39 7)  (165 391)  (165 391)  LC_3 Logic Functioning bit
 (41 7)  (167 391)  (167 391)  LC_3 Logic Functioning bit
 (42 7)  (168 391)  (168 391)  LC_3 Logic Functioning bit
 (53 7)  (179 391)  (179 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (153 392)  (153 392)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 392)  (155 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 392)  (156 392)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 392)  (158 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (162 392)  (162 392)  LC_4 Logic Functioning bit
 (39 8)  (165 392)  (165 392)  LC_4 Logic Functioning bit
 (41 8)  (167 392)  (167 392)  LC_4 Logic Functioning bit
 (42 8)  (168 392)  (168 392)  LC_4 Logic Functioning bit
 (45 8)  (171 392)  (171 392)  LC_4 Logic Functioning bit
 (46 8)  (172 392)  (172 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (177 392)  (177 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (179 392)  (179 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (131 393)  (131 393)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_v_b_6
 (36 9)  (162 393)  (162 393)  LC_4 Logic Functioning bit
 (39 9)  (165 393)  (165 393)  LC_4 Logic Functioning bit
 (41 9)  (167 393)  (167 393)  LC_4 Logic Functioning bit
 (42 9)  (168 393)  (168 393)  LC_4 Logic Functioning bit
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 12)  (140 396)  (140 396)  routing T_3_24.wire_logic_cluster/lc_0/out <X> T_3_24.lc_trk_g3_0
 (17 12)  (143 396)  (143 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 396)  (144 396)  routing T_3_24.wire_logic_cluster/lc_1/out <X> T_3_24.lc_trk_g3_1
 (21 12)  (147 396)  (147 396)  routing T_3_24.sp4_v_t_14 <X> T_3_24.lc_trk_g3_3
 (22 12)  (148 396)  (148 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 396)  (149 396)  routing T_3_24.sp4_v_t_14 <X> T_3_24.lc_trk_g3_3
 (17 13)  (143 397)  (143 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (127 398)  (127 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (139 398)  (139 398)  routing T_3_24.sp4_h_r_11 <X> T_3_24.sp4_v_t_46
 (0 15)  (126 399)  (126 399)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 399)  (127 399)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (12 15)  (138 399)  (138 399)  routing T_3_24.sp4_h_r_11 <X> T_3_24.sp4_v_t_46


LogicTile_4_24

 (15 0)  (195 384)  (195 384)  routing T_4_24.lft_op_1 <X> T_4_24.lc_trk_g0_1
 (17 0)  (197 384)  (197 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (198 384)  (198 384)  routing T_4_24.lft_op_1 <X> T_4_24.lc_trk_g0_1
 (22 0)  (202 384)  (202 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (203 384)  (203 384)  routing T_4_24.sp4_h_r_3 <X> T_4_24.lc_trk_g0_3
 (24 0)  (204 384)  (204 384)  routing T_4_24.sp4_h_r_3 <X> T_4_24.lc_trk_g0_3
 (27 0)  (207 384)  (207 384)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 384)  (208 384)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 384)  (209 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 384)  (210 384)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 384)  (212 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 384)  (213 384)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 384)  (216 384)  LC_0 Logic Functioning bit
 (37 0)  (217 384)  (217 384)  LC_0 Logic Functioning bit
 (38 0)  (218 384)  (218 384)  LC_0 Logic Functioning bit
 (39 0)  (219 384)  (219 384)  LC_0 Logic Functioning bit
 (41 0)  (221 384)  (221 384)  LC_0 Logic Functioning bit
 (43 0)  (223 384)  (223 384)  LC_0 Logic Functioning bit
 (17 1)  (197 385)  (197 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (201 385)  (201 385)  routing T_4_24.sp4_h_r_3 <X> T_4_24.lc_trk_g0_3
 (30 1)  (210 385)  (210 385)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 385)  (216 385)  LC_0 Logic Functioning bit
 (37 1)  (217 385)  (217 385)  LC_0 Logic Functioning bit
 (38 1)  (218 385)  (218 385)  LC_0 Logic Functioning bit
 (39 1)  (219 385)  (219 385)  LC_0 Logic Functioning bit
 (41 1)  (221 385)  (221 385)  LC_0 Logic Functioning bit
 (43 1)  (223 385)  (223 385)  LC_0 Logic Functioning bit
 (0 2)  (180 386)  (180 386)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (182 386)  (182 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (201 386)  (201 386)  routing T_4_24.sp4_h_l_2 <X> T_4_24.lc_trk_g0_7
 (22 2)  (202 386)  (202 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 386)  (203 386)  routing T_4_24.sp4_h_l_2 <X> T_4_24.lc_trk_g0_7
 (24 2)  (204 386)  (204 386)  routing T_4_24.sp4_h_l_2 <X> T_4_24.lc_trk_g0_7
 (27 2)  (207 386)  (207 386)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 386)  (210 386)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 386)  (213 386)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 386)  (214 386)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 386)  (218 386)  LC_1 Logic Functioning bit
 (40 2)  (220 386)  (220 386)  LC_1 Logic Functioning bit
 (41 2)  (221 386)  (221 386)  LC_1 Logic Functioning bit
 (42 2)  (222 386)  (222 386)  LC_1 Logic Functioning bit
 (45 2)  (225 386)  (225 386)  LC_1 Logic Functioning bit
 (47 2)  (227 386)  (227 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (230 386)  (230 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 387)  (180 387)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (8 3)  (188 387)  (188 387)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_36
 (9 3)  (189 387)  (189 387)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_36
 (26 3)  (206 387)  (206 387)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 387)  (208 387)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 387)  (209 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 387)  (211 387)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (41 3)  (221 387)  (221 387)  LC_1 Logic Functioning bit
 (43 3)  (223 387)  (223 387)  LC_1 Logic Functioning bit
 (14 4)  (194 388)  (194 388)  routing T_4_24.wire_logic_cluster/lc_0/out <X> T_4_24.lc_trk_g1_0
 (25 4)  (205 388)  (205 388)  routing T_4_24.sp4_h_l_7 <X> T_4_24.lc_trk_g1_2
 (26 4)  (206 388)  (206 388)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (209 388)  (209 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 388)  (211 388)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (215 388)  (215 388)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (36 4)  (216 388)  (216 388)  LC_2 Logic Functioning bit
 (38 4)  (218 388)  (218 388)  LC_2 Logic Functioning bit
 (41 4)  (221 388)  (221 388)  LC_2 Logic Functioning bit
 (46 4)  (226 388)  (226 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (197 389)  (197 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (202 389)  (202 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (203 389)  (203 389)  routing T_4_24.sp4_h_l_7 <X> T_4_24.lc_trk_g1_2
 (24 5)  (204 389)  (204 389)  routing T_4_24.sp4_h_l_7 <X> T_4_24.lc_trk_g1_2
 (25 5)  (205 389)  (205 389)  routing T_4_24.sp4_h_l_7 <X> T_4_24.lc_trk_g1_2
 (27 5)  (207 389)  (207 389)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 389)  (208 389)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 389)  (209 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 389)  (210 389)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 389)  (211 389)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 389)  (212 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (213 389)  (213 389)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (34 5)  (214 389)  (214 389)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (35 5)  (215 389)  (215 389)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_2
 (36 5)  (216 389)  (216 389)  LC_2 Logic Functioning bit
 (37 5)  (217 389)  (217 389)  LC_2 Logic Functioning bit
 (39 5)  (219 389)  (219 389)  LC_2 Logic Functioning bit
 (40 5)  (220 389)  (220 389)  LC_2 Logic Functioning bit
 (43 5)  (223 389)  (223 389)  LC_2 Logic Functioning bit
 (4 6)  (184 390)  (184 390)  routing T_4_24.sp4_h_r_3 <X> T_4_24.sp4_v_t_38
 (17 6)  (197 390)  (197 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (207 390)  (207 390)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 390)  (209 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 390)  (210 390)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 390)  (212 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 390)  (213 390)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 390)  (214 390)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 390)  (216 390)  LC_3 Logic Functioning bit
 (40 6)  (220 390)  (220 390)  LC_3 Logic Functioning bit
 (41 6)  (221 390)  (221 390)  LC_3 Logic Functioning bit
 (43 6)  (223 390)  (223 390)  LC_3 Logic Functioning bit
 (45 6)  (225 390)  (225 390)  LC_3 Logic Functioning bit
 (46 6)  (226 390)  (226 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (231 390)  (231 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (232 390)  (232 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (233 390)  (233 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (185 391)  (185 391)  routing T_4_24.sp4_h_r_3 <X> T_4_24.sp4_v_t_38
 (18 7)  (198 391)  (198 391)  routing T_4_24.sp4_r_v_b_29 <X> T_4_24.lc_trk_g1_5
 (27 7)  (207 391)  (207 391)  routing T_4_24.lc_trk_g1_0 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 391)  (209 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 391)  (211 391)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 391)  (212 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (213 391)  (213 391)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.input_2_3
 (35 7)  (215 391)  (215 391)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.input_2_3
 (36 7)  (216 391)  (216 391)  LC_3 Logic Functioning bit
 (37 7)  (217 391)  (217 391)  LC_3 Logic Functioning bit
 (40 7)  (220 391)  (220 391)  LC_3 Logic Functioning bit
 (41 7)  (221 391)  (221 391)  LC_3 Logic Functioning bit
 (42 7)  (222 391)  (222 391)  LC_3 Logic Functioning bit
 (43 7)  (223 391)  (223 391)  LC_3 Logic Functioning bit
 (46 7)  (226 391)  (226 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (233 391)  (233 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (192 392)  (192 392)  routing T_4_24.sp4_v_t_45 <X> T_4_24.sp4_h_r_8
 (17 8)  (197 392)  (197 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 392)  (198 392)  routing T_4_24.wire_logic_cluster/lc_1/out <X> T_4_24.lc_trk_g2_1
 (21 8)  (201 392)  (201 392)  routing T_4_24.wire_logic_cluster/lc_3/out <X> T_4_24.lc_trk_g2_3
 (22 8)  (202 392)  (202 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (202 394)  (202 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (203 394)  (203 394)  routing T_4_24.sp12_v_t_12 <X> T_4_24.lc_trk_g2_7
 (25 10)  (205 394)  (205 394)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g2_6
 (28 10)  (208 394)  (208 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 394)  (210 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 394)  (213 394)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 394)  (214 394)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 394)  (217 394)  LC_5 Logic Functioning bit
 (40 10)  (220 394)  (220 394)  LC_5 Logic Functioning bit
 (41 10)  (221 394)  (221 394)  LC_5 Logic Functioning bit
 (42 10)  (222 394)  (222 394)  LC_5 Logic Functioning bit
 (8 11)  (188 395)  (188 395)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_42
 (9 11)  (189 395)  (189 395)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_42
 (10 11)  (190 395)  (190 395)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_42
 (15 11)  (195 395)  (195 395)  routing T_4_24.sp4_v_t_33 <X> T_4_24.lc_trk_g2_4
 (16 11)  (196 395)  (196 395)  routing T_4_24.sp4_v_t_33 <X> T_4_24.lc_trk_g2_4
 (17 11)  (197 395)  (197 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (202 395)  (202 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (203 395)  (203 395)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g2_6
 (24 11)  (204 395)  (204 395)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g2_6
 (28 11)  (208 395)  (208 395)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 395)  (209 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 395)  (210 395)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 395)  (211 395)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 395)  (212 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (213 395)  (213 395)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.input_2_5
 (35 11)  (215 395)  (215 395)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.input_2_5
 (40 11)  (220 395)  (220 395)  LC_5 Logic Functioning bit
 (41 11)  (221 395)  (221 395)  LC_5 Logic Functioning bit
 (51 11)  (231 395)  (231 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (202 396)  (202 396)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (204 396)  (204 396)  routing T_4_24.tnr_op_3 <X> T_4_24.lc_trk_g3_3
 (26 12)  (206 396)  (206 396)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 396)  (208 396)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 396)  (209 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 396)  (210 396)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 396)  (212 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 396)  (214 396)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 396)  (215 396)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_6
 (36 12)  (216 396)  (216 396)  LC_6 Logic Functioning bit
 (37 12)  (217 396)  (217 396)  LC_6 Logic Functioning bit
 (38 12)  (218 396)  (218 396)  LC_6 Logic Functioning bit
 (41 12)  (221 396)  (221 396)  LC_6 Logic Functioning bit
 (43 12)  (223 396)  (223 396)  LC_6 Logic Functioning bit
 (27 13)  (207 397)  (207 397)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 397)  (208 397)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 397)  (209 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 397)  (210 397)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 397)  (211 397)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 397)  (212 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (213 397)  (213 397)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_6
 (34 13)  (214 397)  (214 397)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_6
 (35 13)  (215 397)  (215 397)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.input_2_6
 (36 13)  (216 397)  (216 397)  LC_6 Logic Functioning bit
 (39 13)  (219 397)  (219 397)  LC_6 Logic Functioning bit
 (40 13)  (220 397)  (220 397)  LC_6 Logic Functioning bit
 (15 14)  (195 398)  (195 398)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g3_5
 (16 14)  (196 398)  (196 398)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g3_5
 (17 14)  (197 398)  (197 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 398)  (198 398)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g3_5
 (22 14)  (202 398)  (202 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 398)  (203 398)  routing T_4_24.sp4_h_r_31 <X> T_4_24.lc_trk_g3_7
 (24 14)  (204 398)  (204 398)  routing T_4_24.sp4_h_r_31 <X> T_4_24.lc_trk_g3_7
 (25 14)  (205 398)  (205 398)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (29 14)  (209 398)  (209 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 398)  (211 398)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 398)  (212 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 398)  (213 398)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 398)  (216 398)  LC_7 Logic Functioning bit
 (39 14)  (219 398)  (219 398)  LC_7 Logic Functioning bit
 (43 14)  (223 398)  (223 398)  LC_7 Logic Functioning bit
 (50 14)  (230 398)  (230 398)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (198 399)  (198 399)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g3_5
 (21 15)  (201 399)  (201 399)  routing T_4_24.sp4_h_r_31 <X> T_4_24.lc_trk_g3_7
 (22 15)  (202 399)  (202 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (203 399)  (203 399)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (24 15)  (204 399)  (204 399)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (29 15)  (209 399)  (209 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (216 399)  (216 399)  LC_7 Logic Functioning bit
 (37 15)  (217 399)  (217 399)  LC_7 Logic Functioning bit
 (38 15)  (218 399)  (218 399)  LC_7 Logic Functioning bit
 (42 15)  (222 399)  (222 399)  LC_7 Logic Functioning bit
 (43 15)  (223 399)  (223 399)  LC_7 Logic Functioning bit
 (53 15)  (233 399)  (233 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_24

 (21 0)  (255 384)  (255 384)  routing T_5_24.lft_op_3 <X> T_5_24.lc_trk_g0_3
 (22 0)  (256 384)  (256 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (258 384)  (258 384)  routing T_5_24.lft_op_3 <X> T_5_24.lc_trk_g0_3
 (25 0)  (259 384)  (259 384)  routing T_5_24.wire_logic_cluster/lc_2/out <X> T_5_24.lc_trk_g0_2
 (14 1)  (248 385)  (248 385)  routing T_5_24.sp4_h_r_0 <X> T_5_24.lc_trk_g0_0
 (15 1)  (249 385)  (249 385)  routing T_5_24.sp4_h_r_0 <X> T_5_24.lc_trk_g0_0
 (16 1)  (250 385)  (250 385)  routing T_5_24.sp4_h_r_0 <X> T_5_24.lc_trk_g0_0
 (17 1)  (251 385)  (251 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (256 385)  (256 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (234 386)  (234 386)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 386)  (248 386)  routing T_5_24.wire_logic_cluster/lc_4/out <X> T_5_24.lc_trk_g0_4
 (27 2)  (261 386)  (261 386)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 386)  (264 386)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 386)  (265 386)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 386)  (268 386)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 386)  (272 386)  LC_1 Logic Functioning bit
 (39 2)  (273 386)  (273 386)  LC_1 Logic Functioning bit
 (42 2)  (276 386)  (276 386)  LC_1 Logic Functioning bit
 (43 2)  (277 386)  (277 386)  LC_1 Logic Functioning bit
 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (17 3)  (251 387)  (251 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (260 387)  (260 387)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 387)  (261 387)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 387)  (262 387)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 387)  (263 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 387)  (264 387)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 387)  (266 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (268 387)  (268 387)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.input_2_1
 (36 3)  (270 387)  (270 387)  LC_1 Logic Functioning bit
 (37 3)  (271 387)  (271 387)  LC_1 Logic Functioning bit
 (40 3)  (274 387)  (274 387)  LC_1 Logic Functioning bit
 (41 3)  (275 387)  (275 387)  LC_1 Logic Functioning bit
 (48 3)  (282 387)  (282 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (249 388)  (249 388)  routing T_5_24.sp4_h_r_9 <X> T_5_24.lc_trk_g1_1
 (16 4)  (250 388)  (250 388)  routing T_5_24.sp4_h_r_9 <X> T_5_24.lc_trk_g1_1
 (17 4)  (251 388)  (251 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (252 388)  (252 388)  routing T_5_24.sp4_h_r_9 <X> T_5_24.lc_trk_g1_1
 (21 4)  (255 388)  (255 388)  routing T_5_24.sp4_h_r_11 <X> T_5_24.lc_trk_g1_3
 (22 4)  (256 388)  (256 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (257 388)  (257 388)  routing T_5_24.sp4_h_r_11 <X> T_5_24.lc_trk_g1_3
 (24 4)  (258 388)  (258 388)  routing T_5_24.sp4_h_r_11 <X> T_5_24.lc_trk_g1_3
 (25 4)  (259 388)  (259 388)  routing T_5_24.wire_logic_cluster/lc_2/out <X> T_5_24.lc_trk_g1_2
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 388)  (265 388)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 388)  (267 388)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (38 4)  (272 388)  (272 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (42 4)  (276 388)  (276 388)  LC_2 Logic Functioning bit
 (43 4)  (277 388)  (277 388)  LC_2 Logic Functioning bit
 (45 4)  (279 388)  (279 388)  LC_2 Logic Functioning bit
 (15 5)  (249 389)  (249 389)  routing T_5_24.bot_op_0 <X> T_5_24.lc_trk_g1_0
 (17 5)  (251 389)  (251 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (256 389)  (256 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (260 389)  (260 389)  routing T_5_24.lc_trk_g0_2 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 389)  (264 389)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 389)  (266 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (271 389)  (271 389)  LC_2 Logic Functioning bit
 (39 5)  (273 389)  (273 389)  LC_2 Logic Functioning bit
 (42 5)  (276 389)  (276 389)  LC_2 Logic Functioning bit
 (15 6)  (249 390)  (249 390)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g1_5
 (16 6)  (250 390)  (250 390)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g1_5
 (17 6)  (251 390)  (251 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (252 390)  (252 390)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g1_5
 (22 6)  (256 390)  (256 390)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 390)  (257 390)  routing T_5_24.sp12_h_l_12 <X> T_5_24.lc_trk_g1_7
 (29 6)  (263 390)  (263 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 390)  (264 390)  routing T_5_24.lc_trk_g0_4 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 390)  (265 390)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 390)  (266 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 390)  (267 390)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 390)  (271 390)  LC_3 Logic Functioning bit
 (39 6)  (273 390)  (273 390)  LC_3 Logic Functioning bit
 (41 6)  (275 390)  (275 390)  LC_3 Logic Functioning bit
 (43 6)  (277 390)  (277 390)  LC_3 Logic Functioning bit
 (52 6)  (286 390)  (286 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (252 391)  (252 391)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g1_5
 (31 7)  (265 391)  (265 391)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 391)  (271 391)  LC_3 Logic Functioning bit
 (39 7)  (273 391)  (273 391)  LC_3 Logic Functioning bit
 (41 7)  (275 391)  (275 391)  LC_3 Logic Functioning bit
 (43 7)  (277 391)  (277 391)  LC_3 Logic Functioning bit
 (15 8)  (249 392)  (249 392)  routing T_5_24.rgt_op_1 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 392)  (252 392)  routing T_5_24.rgt_op_1 <X> T_5_24.lc_trk_g2_1
 (25 8)  (259 392)  (259 392)  routing T_5_24.sp4_h_r_42 <X> T_5_24.lc_trk_g2_2
 (26 8)  (260 392)  (260 392)  routing T_5_24.lc_trk_g0_4 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 392)  (265 392)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 392)  (267 392)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 392)  (270 392)  LC_4 Logic Functioning bit
 (38 8)  (272 392)  (272 392)  LC_4 Logic Functioning bit
 (41 8)  (275 392)  (275 392)  LC_4 Logic Functioning bit
 (42 8)  (276 392)  (276 392)  LC_4 Logic Functioning bit
 (43 8)  (277 392)  (277 392)  LC_4 Logic Functioning bit
 (45 8)  (279 392)  (279 392)  LC_4 Logic Functioning bit
 (46 8)  (280 392)  (280 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (256 393)  (256 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 393)  (257 393)  routing T_5_24.sp4_h_r_42 <X> T_5_24.lc_trk_g2_2
 (24 9)  (258 393)  (258 393)  routing T_5_24.sp4_h_r_42 <X> T_5_24.lc_trk_g2_2
 (25 9)  (259 393)  (259 393)  routing T_5_24.sp4_h_r_42 <X> T_5_24.lc_trk_g2_2
 (29 9)  (263 393)  (263 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 393)  (264 393)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 393)  (266 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (268 393)  (268 393)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.input_2_4
 (37 9)  (271 393)  (271 393)  LC_4 Logic Functioning bit
 (39 9)  (273 393)  (273 393)  LC_4 Logic Functioning bit
 (42 9)  (276 393)  (276 393)  LC_4 Logic Functioning bit
 (46 9)  (280 393)  (280 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (281 393)  (281 393)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (249 394)  (249 394)  routing T_5_24.sp4_v_t_32 <X> T_5_24.lc_trk_g2_5
 (16 10)  (250 394)  (250 394)  routing T_5_24.sp4_v_t_32 <X> T_5_24.lc_trk_g2_5
 (17 10)  (251 394)  (251 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (259 394)  (259 394)  routing T_5_24.wire_logic_cluster/lc_6/out <X> T_5_24.lc_trk_g2_6
 (22 11)  (256 395)  (256 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (12 12)  (246 396)  (246 396)  routing T_5_24.sp4_h_l_45 <X> T_5_24.sp4_h_r_11
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (260 396)  (260 396)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 396)  (265 396)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 396)  (267 396)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 396)  (270 396)  LC_6 Logic Functioning bit
 (38 12)  (272 396)  (272 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (43 12)  (277 396)  (277 396)  LC_6 Logic Functioning bit
 (45 12)  (279 396)  (279 396)  LC_6 Logic Functioning bit
 (13 13)  (247 397)  (247 397)  routing T_5_24.sp4_h_l_45 <X> T_5_24.sp4_h_r_11
 (19 13)  (253 397)  (253 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (256 397)  (256 397)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (258 397)  (258 397)  routing T_5_24.tnl_op_2 <X> T_5_24.lc_trk_g3_2
 (25 13)  (259 397)  (259 397)  routing T_5_24.tnl_op_2 <X> T_5_24.lc_trk_g3_2
 (26 13)  (260 397)  (260 397)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 397)  (262 397)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 397)  (263 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 397)  (264 397)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 397)  (266 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (267 397)  (267 397)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.input_2_6
 (34 13)  (268 397)  (268 397)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.input_2_6
 (37 13)  (271 397)  (271 397)  LC_6 Logic Functioning bit
 (39 13)  (273 397)  (273 397)  LC_6 Logic Functioning bit
 (42 13)  (276 397)  (276 397)  LC_6 Logic Functioning bit
 (47 13)  (281 397)  (281 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (52 13)  (286 397)  (286 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (238 398)  (238 398)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_v_t_44
 (6 14)  (240 398)  (240 398)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_v_t_44
 (28 14)  (262 398)  (262 398)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 398)  (263 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 398)  (266 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 398)  (268 398)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 398)  (270 398)  LC_7 Logic Functioning bit
 (37 14)  (271 398)  (271 398)  LC_7 Logic Functioning bit
 (39 14)  (273 398)  (273 398)  LC_7 Logic Functioning bit
 (41 14)  (275 398)  (275 398)  LC_7 Logic Functioning bit
 (43 14)  (277 398)  (277 398)  LC_7 Logic Functioning bit
 (5 15)  (239 399)  (239 399)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_v_t_44
 (26 15)  (260 399)  (260 399)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 399)  (261 399)  routing T_5_24.lc_trk_g1_2 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 399)  (264 399)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 399)  (265 399)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 399)  (266 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (267 399)  (267 399)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.input_2_7
 (36 15)  (270 399)  (270 399)  LC_7 Logic Functioning bit
 (37 15)  (271 399)  (271 399)  LC_7 Logic Functioning bit
 (39 15)  (273 399)  (273 399)  LC_7 Logic Functioning bit
 (48 15)  (282 399)  (282 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_24

 (10 0)  (298 384)  (298 384)  routing T_6_24.sp4_v_t_45 <X> T_6_24.sp4_h_r_1
 (12 0)  (300 384)  (300 384)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_h_r_2
 (22 0)  (310 384)  (310 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (311 384)  (311 384)  routing T_6_24.sp4_h_r_3 <X> T_6_24.lc_trk_g0_3
 (24 0)  (312 384)  (312 384)  routing T_6_24.sp4_h_r_3 <X> T_6_24.lc_trk_g0_3
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 384)  (319 384)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 384)  (324 384)  LC_0 Logic Functioning bit
 (37 0)  (325 384)  (325 384)  LC_0 Logic Functioning bit
 (39 0)  (327 384)  (327 384)  LC_0 Logic Functioning bit
 (41 0)  (329 384)  (329 384)  LC_0 Logic Functioning bit
 (43 0)  (331 384)  (331 384)  LC_0 Logic Functioning bit
 (13 1)  (301 385)  (301 385)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_h_r_2
 (21 1)  (309 385)  (309 385)  routing T_6_24.sp4_h_r_3 <X> T_6_24.lc_trk_g0_3
 (26 1)  (314 385)  (314 385)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 385)  (316 385)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 385)  (317 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 385)  (318 385)  routing T_6_24.lc_trk_g0_3 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 385)  (319 385)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 385)  (320 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 385)  (321 385)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.input_2_0
 (34 1)  (322 385)  (322 385)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.input_2_0
 (35 1)  (323 385)  (323 385)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.input_2_0
 (36 1)  (324 385)  (324 385)  LC_0 Logic Functioning bit
 (37 1)  (325 385)  (325 385)  LC_0 Logic Functioning bit
 (39 1)  (327 385)  (327 385)  LC_0 Logic Functioning bit
 (51 1)  (339 385)  (339 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (310 386)  (310 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (311 386)  (311 386)  routing T_6_24.sp12_h_l_12 <X> T_6_24.lc_trk_g0_7
 (27 2)  (315 386)  (315 386)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 386)  (319 386)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 386)  (324 386)  LC_1 Logic Functioning bit
 (38 2)  (326 386)  (326 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (42 2)  (330 386)  (330 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (45 2)  (333 386)  (333 386)  LC_1 Logic Functioning bit
 (0 3)  (288 387)  (288 387)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (26 3)  (314 387)  (314 387)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 387)  (316 387)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 387)  (317 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 387)  (319 387)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 387)  (320 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 387)  (321 387)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.input_2_1
 (34 3)  (322 387)  (322 387)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.input_2_1
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (43 3)  (331 387)  (331 387)  LC_1 Logic Functioning bit
 (22 4)  (310 388)  (310 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (314 388)  (314 388)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 388)  (316 388)  routing T_6_24.lc_trk_g2_1 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 388)  (321 388)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 388)  (324 388)  LC_2 Logic Functioning bit
 (37 4)  (325 388)  (325 388)  LC_2 Logic Functioning bit
 (43 4)  (331 388)  (331 388)  LC_2 Logic Functioning bit
 (45 4)  (333 388)  (333 388)  LC_2 Logic Functioning bit
 (4 5)  (292 389)  (292 389)  routing T_6_24.sp4_h_l_42 <X> T_6_24.sp4_h_r_3
 (6 5)  (294 389)  (294 389)  routing T_6_24.sp4_h_l_42 <X> T_6_24.sp4_h_r_3
 (21 5)  (309 389)  (309 389)  routing T_6_24.sp4_r_v_b_27 <X> T_6_24.lc_trk_g1_3
 (26 5)  (314 389)  (314 389)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 389)  (316 389)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 389)  (319 389)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 389)  (320 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 389)  (321 389)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.input_2_2
 (35 5)  (323 389)  (323 389)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.input_2_2
 (36 5)  (324 389)  (324 389)  LC_2 Logic Functioning bit
 (37 5)  (325 389)  (325 389)  LC_2 Logic Functioning bit
 (41 5)  (329 389)  (329 389)  LC_2 Logic Functioning bit
 (42 5)  (330 389)  (330 389)  LC_2 Logic Functioning bit
 (43 5)  (331 389)  (331 389)  LC_2 Logic Functioning bit
 (15 6)  (303 390)  (303 390)  routing T_6_24.sp4_v_b_21 <X> T_6_24.lc_trk_g1_5
 (16 6)  (304 390)  (304 390)  routing T_6_24.sp4_v_b_21 <X> T_6_24.lc_trk_g1_5
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (310 390)  (310 390)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (312 390)  (312 390)  routing T_6_24.top_op_7 <X> T_6_24.lc_trk_g1_7
 (27 6)  (315 390)  (315 390)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 390)  (316 390)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 390)  (319 390)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 390)  (321 390)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (38 6)  (326 390)  (326 390)  LC_3 Logic Functioning bit
 (41 6)  (329 390)  (329 390)  LC_3 Logic Functioning bit
 (42 6)  (330 390)  (330 390)  LC_3 Logic Functioning bit
 (43 6)  (331 390)  (331 390)  LC_3 Logic Functioning bit
 (45 6)  (333 390)  (333 390)  LC_3 Logic Functioning bit
 (12 7)  (300 391)  (300 391)  routing T_6_24.sp4_h_l_40 <X> T_6_24.sp4_v_t_40
 (21 7)  (309 391)  (309 391)  routing T_6_24.top_op_7 <X> T_6_24.lc_trk_g1_7
 (26 7)  (314 391)  (314 391)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 391)  (316 391)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 391)  (317 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 391)  (318 391)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 391)  (319 391)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 391)  (320 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 391)  (321 391)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_3
 (34 7)  (322 391)  (322 391)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_3
 (35 7)  (323 391)  (323 391)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_3
 (36 7)  (324 391)  (324 391)  LC_3 Logic Functioning bit
 (38 7)  (326 391)  (326 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (8 8)  (296 392)  (296 392)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_h_r_7
 (10 8)  (298 392)  (298 392)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_h_r_7
 (16 8)  (304 392)  (304 392)  routing T_6_24.sp12_v_t_14 <X> T_6_24.lc_trk_g2_1
 (17 8)  (305 392)  (305 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (309 392)  (309 392)  routing T_6_24.sp12_v_t_0 <X> T_6_24.lc_trk_g2_3
 (22 8)  (310 392)  (310 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (312 392)  (312 392)  routing T_6_24.sp12_v_t_0 <X> T_6_24.lc_trk_g2_3
 (25 8)  (313 392)  (313 392)  routing T_6_24.wire_logic_cluster/lc_2/out <X> T_6_24.lc_trk_g2_2
 (26 8)  (314 392)  (314 392)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 392)  (316 392)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 392)  (319 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 392)  (321 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 392)  (323 392)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.input_2_4
 (36 8)  (324 392)  (324 392)  LC_4 Logic Functioning bit
 (37 8)  (325 392)  (325 392)  LC_4 Logic Functioning bit
 (38 8)  (326 392)  (326 392)  LC_4 Logic Functioning bit
 (42 8)  (330 392)  (330 392)  LC_4 Logic Functioning bit
 (45 8)  (333 392)  (333 392)  LC_4 Logic Functioning bit
 (14 9)  (302 393)  (302 393)  routing T_6_24.sp4_r_v_b_32 <X> T_6_24.lc_trk_g2_0
 (17 9)  (305 393)  (305 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (306 393)  (306 393)  routing T_6_24.sp12_v_t_14 <X> T_6_24.lc_trk_g2_1
 (21 9)  (309 393)  (309 393)  routing T_6_24.sp12_v_t_0 <X> T_6_24.lc_trk_g2_3
 (22 9)  (310 393)  (310 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 393)  (314 393)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 393)  (316 393)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 393)  (318 393)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 393)  (320 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (322 393)  (322 393)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.input_2_4
 (36 9)  (324 393)  (324 393)  LC_4 Logic Functioning bit
 (37 9)  (325 393)  (325 393)  LC_4 Logic Functioning bit
 (38 9)  (326 393)  (326 393)  LC_4 Logic Functioning bit
 (39 9)  (327 393)  (327 393)  LC_4 Logic Functioning bit
 (46 9)  (334 393)  (334 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (339 393)  (339 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (310 394)  (310 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (311 394)  (311 394)  routing T_6_24.sp12_v_b_23 <X> T_6_24.lc_trk_g2_7
 (25 10)  (313 394)  (313 394)  routing T_6_24.sp4_h_r_46 <X> T_6_24.lc_trk_g2_6
 (26 10)  (314 394)  (314 394)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 394)  (315 394)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 394)  (318 394)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 394)  (321 394)  routing T_6_24.lc_trk_g2_0 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 394)  (323 394)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.input_2_5
 (38 10)  (326 394)  (326 394)  LC_5 Logic Functioning bit
 (39 10)  (327 394)  (327 394)  LC_5 Logic Functioning bit
 (42 10)  (330 394)  (330 394)  LC_5 Logic Functioning bit
 (43 10)  (331 394)  (331 394)  LC_5 Logic Functioning bit
 (51 10)  (339 394)  (339 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (303 395)  (303 395)  routing T_6_24.sp4_v_t_33 <X> T_6_24.lc_trk_g2_4
 (16 11)  (304 395)  (304 395)  routing T_6_24.sp4_v_t_33 <X> T_6_24.lc_trk_g2_4
 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (309 395)  (309 395)  routing T_6_24.sp12_v_b_23 <X> T_6_24.lc_trk_g2_7
 (22 11)  (310 395)  (310 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 395)  (311 395)  routing T_6_24.sp4_h_r_46 <X> T_6_24.lc_trk_g2_6
 (24 11)  (312 395)  (312 395)  routing T_6_24.sp4_h_r_46 <X> T_6_24.lc_trk_g2_6
 (25 11)  (313 395)  (313 395)  routing T_6_24.sp4_h_r_46 <X> T_6_24.lc_trk_g2_6
 (26 11)  (314 395)  (314 395)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 395)  (316 395)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 395)  (317 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 395)  (318 395)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 395)  (320 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (321 395)  (321 395)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.input_2_5
 (34 11)  (322 395)  (322 395)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.input_2_5
 (36 11)  (324 395)  (324 395)  LC_5 Logic Functioning bit
 (37 11)  (325 395)  (325 395)  LC_5 Logic Functioning bit
 (40 11)  (328 395)  (328 395)  LC_5 Logic Functioning bit
 (41 11)  (329 395)  (329 395)  LC_5 Logic Functioning bit
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 396)  (306 396)  routing T_6_24.wire_logic_cluster/lc_1/out <X> T_6_24.lc_trk_g3_1
 (19 12)  (307 396)  (307 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (309 396)  (309 396)  routing T_6_24.wire_logic_cluster/lc_3/out <X> T_6_24.lc_trk_g3_3
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (313 396)  (313 396)  routing T_6_24.sp4_v_t_23 <X> T_6_24.lc_trk_g3_2
 (26 12)  (314 396)  (314 396)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 396)  (316 396)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 396)  (319 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 396)  (321 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 396)  (322 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 396)  (323 396)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.input_2_6
 (36 12)  (324 396)  (324 396)  LC_6 Logic Functioning bit
 (37 12)  (325 396)  (325 396)  LC_6 Logic Functioning bit
 (38 12)  (326 396)  (326 396)  LC_6 Logic Functioning bit
 (42 12)  (330 396)  (330 396)  LC_6 Logic Functioning bit
 (45 12)  (333 396)  (333 396)  LC_6 Logic Functioning bit
 (47 12)  (335 396)  (335 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (340 396)  (340 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (301 397)  (301 397)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_r_11
 (14 13)  (302 397)  (302 397)  routing T_6_24.sp4_h_r_24 <X> T_6_24.lc_trk_g3_0
 (15 13)  (303 397)  (303 397)  routing T_6_24.sp4_h_r_24 <X> T_6_24.lc_trk_g3_0
 (16 13)  (304 397)  (304 397)  routing T_6_24.sp4_h_r_24 <X> T_6_24.lc_trk_g3_0
 (17 13)  (305 397)  (305 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (311 397)  (311 397)  routing T_6_24.sp4_v_t_23 <X> T_6_24.lc_trk_g3_2
 (25 13)  (313 397)  (313 397)  routing T_6_24.sp4_v_t_23 <X> T_6_24.lc_trk_g3_2
 (26 13)  (314 397)  (314 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 397)  (316 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 397)  (318 397)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 397)  (319 397)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 397)  (320 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (321 397)  (321 397)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.input_2_6
 (36 13)  (324 397)  (324 397)  LC_6 Logic Functioning bit
 (37 13)  (325 397)  (325 397)  LC_6 Logic Functioning bit
 (38 13)  (326 397)  (326 397)  LC_6 Logic Functioning bit
 (39 13)  (327 397)  (327 397)  LC_6 Logic Functioning bit
 (53 13)  (341 397)  (341 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (299 398)  (299 398)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (13 14)  (301 398)  (301 398)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (14 14)  (302 398)  (302 398)  routing T_6_24.wire_logic_cluster/lc_4/out <X> T_6_24.lc_trk_g3_4
 (15 14)  (303 398)  (303 398)  routing T_6_24.sp4_v_t_32 <X> T_6_24.lc_trk_g3_5
 (16 14)  (304 398)  (304 398)  routing T_6_24.sp4_v_t_32 <X> T_6_24.lc_trk_g3_5
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (313 398)  (313 398)  routing T_6_24.wire_logic_cluster/lc_6/out <X> T_6_24.lc_trk_g3_6
 (26 14)  (314 398)  (314 398)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 398)  (315 398)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 398)  (319 398)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 398)  (321 398)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 398)  (322 398)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 398)  (324 398)  LC_7 Logic Functioning bit
 (38 14)  (326 398)  (326 398)  LC_7 Logic Functioning bit
 (41 14)  (329 398)  (329 398)  LC_7 Logic Functioning bit
 (12 15)  (300 399)  (300 399)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (17 15)  (305 399)  (305 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (310 399)  (310 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 399)  (314 399)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 399)  (317 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 399)  (318 399)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 399)  (320 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (323 399)  (323 399)  routing T_6_24.lc_trk_g0_3 <X> T_6_24.input_2_7
 (36 15)  (324 399)  (324 399)  LC_7 Logic Functioning bit
 (37 15)  (325 399)  (325 399)  LC_7 Logic Functioning bit
 (39 15)  (327 399)  (327 399)  LC_7 Logic Functioning bit
 (40 15)  (328 399)  (328 399)  LC_7 Logic Functioning bit
 (43 15)  (331 399)  (331 399)  LC_7 Logic Functioning bit
 (48 15)  (336 399)  (336 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_24

 (8 0)  (350 384)  (350 384)  routing T_7_24.sp4_h_l_36 <X> T_7_24.sp4_h_r_1
 (11 0)  (353 384)  (353 384)  routing T_7_24.sp4_h_r_9 <X> T_7_24.sp4_v_b_2
 (21 0)  (363 384)  (363 384)  routing T_7_24.sp4_h_r_11 <X> T_7_24.lc_trk_g0_3
 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (365 384)  (365 384)  routing T_7_24.sp4_h_r_11 <X> T_7_24.lc_trk_g0_3
 (24 0)  (366 384)  (366 384)  routing T_7_24.sp4_h_r_11 <X> T_7_24.lc_trk_g0_3
 (25 0)  (367 384)  (367 384)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g0_2
 (28 0)  (370 384)  (370 384)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 384)  (373 384)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 384)  (376 384)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 384)  (377 384)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.input_2_0
 (36 0)  (378 384)  (378 384)  LC_0 Logic Functioning bit
 (38 0)  (380 384)  (380 384)  LC_0 Logic Functioning bit
 (41 0)  (383 384)  (383 384)  LC_0 Logic Functioning bit
 (14 1)  (356 385)  (356 385)  routing T_7_24.sp4_h_r_0 <X> T_7_24.lc_trk_g0_0
 (15 1)  (357 385)  (357 385)  routing T_7_24.sp4_h_r_0 <X> T_7_24.lc_trk_g0_0
 (16 1)  (358 385)  (358 385)  routing T_7_24.sp4_h_r_0 <X> T_7_24.lc_trk_g0_0
 (17 1)  (359 385)  (359 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (364 385)  (364 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 385)  (365 385)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g0_2
 (24 1)  (366 385)  (366 385)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g0_2
 (25 1)  (367 385)  (367 385)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g0_2
 (26 1)  (368 385)  (368 385)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 385)  (369 385)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 385)  (370 385)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 385)  (372 385)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 385)  (377 385)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.input_2_0
 (36 1)  (378 385)  (378 385)  LC_0 Logic Functioning bit
 (37 1)  (379 385)  (379 385)  LC_0 Logic Functioning bit
 (39 1)  (381 385)  (381 385)  LC_0 Logic Functioning bit
 (40 1)  (382 385)  (382 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (354 386)  (354 386)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_39
 (21 2)  (363 386)  (363 386)  routing T_7_24.sp4_h_l_2 <X> T_7_24.lc_trk_g0_7
 (22 2)  (364 386)  (364 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (365 386)  (365 386)  routing T_7_24.sp4_h_l_2 <X> T_7_24.lc_trk_g0_7
 (24 2)  (366 386)  (366 386)  routing T_7_24.sp4_h_l_2 <X> T_7_24.lc_trk_g0_7
 (25 2)  (367 386)  (367 386)  routing T_7_24.sp4_h_r_14 <X> T_7_24.lc_trk_g0_6
 (27 2)  (369 386)  (369 386)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 386)  (370 386)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 386)  (371 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 386)  (373 386)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 386)  (378 386)  LC_1 Logic Functioning bit
 (37 2)  (379 386)  (379 386)  LC_1 Logic Functioning bit
 (38 2)  (380 386)  (380 386)  LC_1 Logic Functioning bit
 (41 2)  (383 386)  (383 386)  LC_1 Logic Functioning bit
 (43 2)  (385 386)  (385 386)  LC_1 Logic Functioning bit
 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (5 3)  (347 387)  (347 387)  routing T_7_24.sp4_h_l_37 <X> T_7_24.sp4_v_t_37
 (11 3)  (353 387)  (353 387)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_39
 (22 3)  (364 387)  (364 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 387)  (365 387)  routing T_7_24.sp4_h_r_14 <X> T_7_24.lc_trk_g0_6
 (24 3)  (366 387)  (366 387)  routing T_7_24.sp4_h_r_14 <X> T_7_24.lc_trk_g0_6
 (27 3)  (369 387)  (369 387)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 387)  (370 387)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 387)  (372 387)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 387)  (373 387)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 387)  (374 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 387)  (377 387)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.input_2_1
 (37 3)  (379 387)  (379 387)  LC_1 Logic Functioning bit
 (41 3)  (383 387)  (383 387)  LC_1 Logic Functioning bit
 (43 3)  (385 387)  (385 387)  LC_1 Logic Functioning bit
 (12 4)  (354 388)  (354 388)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_r_5
 (14 4)  (356 388)  (356 388)  routing T_7_24.wire_logic_cluster/lc_0/out <X> T_7_24.lc_trk_g1_0
 (26 4)  (368 388)  (368 388)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 388)  (370 388)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 388)  (372 388)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 388)  (373 388)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 388)  (375 388)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 388)  (376 388)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 388)  (378 388)  LC_2 Logic Functioning bit
 (37 4)  (379 388)  (379 388)  LC_2 Logic Functioning bit
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (50 4)  (392 388)  (392 388)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (350 389)  (350 389)  routing T_7_24.sp4_h_l_41 <X> T_7_24.sp4_v_b_4
 (9 5)  (351 389)  (351 389)  routing T_7_24.sp4_h_l_41 <X> T_7_24.sp4_v_b_4
 (11 5)  (353 389)  (353 389)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_r_5
 (13 5)  (355 389)  (355 389)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_r_5
 (17 5)  (359 389)  (359 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 389)  (364 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 389)  (365 389)  routing T_7_24.sp4_h_r_2 <X> T_7_24.lc_trk_g1_2
 (24 5)  (366 389)  (366 389)  routing T_7_24.sp4_h_r_2 <X> T_7_24.lc_trk_g1_2
 (25 5)  (367 389)  (367 389)  routing T_7_24.sp4_h_r_2 <X> T_7_24.lc_trk_g1_2
 (26 5)  (368 389)  (368 389)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 389)  (378 389)  LC_2 Logic Functioning bit
 (37 5)  (379 389)  (379 389)  LC_2 Logic Functioning bit
 (38 5)  (380 389)  (380 389)  LC_2 Logic Functioning bit
 (41 5)  (383 389)  (383 389)  LC_2 Logic Functioning bit
 (42 5)  (384 389)  (384 389)  LC_2 Logic Functioning bit
 (3 6)  (345 390)  (345 390)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_v_t_23
 (14 6)  (356 390)  (356 390)  routing T_7_24.sp4_v_b_4 <X> T_7_24.lc_trk_g1_4
 (25 6)  (367 390)  (367 390)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (27 6)  (369 390)  (369 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 390)  (370 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 390)  (372 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 390)  (373 390)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 390)  (378 390)  LC_3 Logic Functioning bit
 (38 6)  (380 390)  (380 390)  LC_3 Logic Functioning bit
 (43 6)  (385 390)  (385 390)  LC_3 Logic Functioning bit
 (3 7)  (345 391)  (345 391)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_v_t_23
 (16 7)  (358 391)  (358 391)  routing T_7_24.sp4_v_b_4 <X> T_7_24.lc_trk_g1_4
 (17 7)  (359 391)  (359 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 391)  (365 391)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (24 7)  (366 391)  (366 391)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (25 7)  (367 391)  (367 391)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (27 7)  (369 391)  (369 391)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 391)  (371 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 391)  (373 391)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 391)  (374 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (376 391)  (376 391)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.input_2_3
 (35 7)  (377 391)  (377 391)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.input_2_3
 (37 7)  (379 391)  (379 391)  LC_3 Logic Functioning bit
 (39 7)  (381 391)  (381 391)  LC_3 Logic Functioning bit
 (41 7)  (383 391)  (383 391)  LC_3 Logic Functioning bit
 (42 7)  (384 391)  (384 391)  LC_3 Logic Functioning bit
 (43 7)  (385 391)  (385 391)  LC_3 Logic Functioning bit
 (22 8)  (364 392)  (364 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 392)  (365 392)  routing T_7_24.sp4_h_r_27 <X> T_7_24.lc_trk_g2_3
 (24 8)  (366 392)  (366 392)  routing T_7_24.sp4_h_r_27 <X> T_7_24.lc_trk_g2_3
 (25 8)  (367 392)  (367 392)  routing T_7_24.sp12_v_t_1 <X> T_7_24.lc_trk_g2_2
 (27 8)  (369 392)  (369 392)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 392)  (371 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 392)  (372 392)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 392)  (374 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 392)  (375 392)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 392)  (376 392)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 392)  (378 392)  LC_4 Logic Functioning bit
 (38 8)  (380 392)  (380 392)  LC_4 Logic Functioning bit
 (50 8)  (392 392)  (392 392)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (356 393)  (356 393)  routing T_7_24.tnl_op_0 <X> T_7_24.lc_trk_g2_0
 (15 9)  (357 393)  (357 393)  routing T_7_24.tnl_op_0 <X> T_7_24.lc_trk_g2_0
 (17 9)  (359 393)  (359 393)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (363 393)  (363 393)  routing T_7_24.sp4_h_r_27 <X> T_7_24.lc_trk_g2_3
 (22 9)  (364 393)  (364 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (366 393)  (366 393)  routing T_7_24.sp12_v_t_1 <X> T_7_24.lc_trk_g2_2
 (25 9)  (367 393)  (367 393)  routing T_7_24.sp12_v_t_1 <X> T_7_24.lc_trk_g2_2
 (26 9)  (368 393)  (368 393)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 393)  (371 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 393)  (373 393)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 393)  (378 393)  LC_4 Logic Functioning bit
 (37 9)  (379 393)  (379 393)  LC_4 Logic Functioning bit
 (38 9)  (380 393)  (380 393)  LC_4 Logic Functioning bit
 (41 9)  (383 393)  (383 393)  LC_4 Logic Functioning bit
 (42 9)  (384 393)  (384 393)  LC_4 Logic Functioning bit
 (43 9)  (385 393)  (385 393)  LC_4 Logic Functioning bit
 (5 10)  (347 394)  (347 394)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_l_43
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (350 394)  (350 394)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_h_l_42
 (9 10)  (351 394)  (351 394)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_h_l_42
 (17 10)  (359 394)  (359 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (368 394)  (368 394)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 394)  (375 394)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 394)  (378 394)  LC_5 Logic Functioning bit
 (37 10)  (379 394)  (379 394)  LC_5 Logic Functioning bit
 (43 10)  (385 394)  (385 394)  LC_5 Logic Functioning bit
 (48 10)  (390 394)  (390 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (392 394)  (392 394)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (348 395)  (348 395)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_l_43
 (26 11)  (368 395)  (368 395)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 395)  (371 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 395)  (373 395)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 395)  (378 395)  LC_5 Logic Functioning bit
 (37 11)  (379 395)  (379 395)  LC_5 Logic Functioning bit
 (38 11)  (380 395)  (380 395)  LC_5 Logic Functioning bit
 (41 11)  (383 395)  (383 395)  LC_5 Logic Functioning bit
 (42 11)  (384 395)  (384 395)  LC_5 Logic Functioning bit
 (13 12)  (355 396)  (355 396)  routing T_7_24.sp4_h_l_46 <X> T_7_24.sp4_v_b_11
 (21 12)  (363 396)  (363 396)  routing T_7_24.sp4_h_r_35 <X> T_7_24.lc_trk_g3_3
 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 396)  (365 396)  routing T_7_24.sp4_h_r_35 <X> T_7_24.lc_trk_g3_3
 (24 12)  (366 396)  (366 396)  routing T_7_24.sp4_h_r_35 <X> T_7_24.lc_trk_g3_3
 (25 12)  (367 396)  (367 396)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g3_2
 (12 13)  (354 397)  (354 397)  routing T_7_24.sp4_h_l_46 <X> T_7_24.sp4_v_b_11
 (14 13)  (356 397)  (356 397)  routing T_7_24.sp4_r_v_b_40 <X> T_7_24.lc_trk_g3_0
 (17 13)  (359 397)  (359 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (364 397)  (364 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (357 398)  (357 398)  routing T_7_24.sp4_h_l_16 <X> T_7_24.lc_trk_g3_5
 (16 14)  (358 398)  (358 398)  routing T_7_24.sp4_h_l_16 <X> T_7_24.lc_trk_g3_5
 (17 14)  (359 398)  (359 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (363 398)  (363 398)  routing T_7_24.wire_logic_cluster/lc_7/out <X> T_7_24.lc_trk_g3_7
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (368 398)  (368 398)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 398)  (370 398)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 398)  (373 398)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 398)  (375 398)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 398)  (376 398)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 398)  (378 398)  LC_7 Logic Functioning bit
 (37 14)  (379 398)  (379 398)  LC_7 Logic Functioning bit
 (38 14)  (380 398)  (380 398)  LC_7 Logic Functioning bit
 (39 14)  (381 398)  (381 398)  LC_7 Logic Functioning bit
 (41 14)  (383 398)  (383 398)  LC_7 Logic Functioning bit
 (43 14)  (385 398)  (385 398)  LC_7 Logic Functioning bit
 (45 14)  (387 398)  (387 398)  LC_7 Logic Functioning bit
 (5 15)  (347 399)  (347 399)  routing T_7_24.sp4_h_l_44 <X> T_7_24.sp4_v_t_44
 (12 15)  (354 399)  (354 399)  routing T_7_24.sp4_h_l_46 <X> T_7_24.sp4_v_t_46
 (15 15)  (357 399)  (357 399)  routing T_7_24.sp4_v_t_33 <X> T_7_24.lc_trk_g3_4
 (16 15)  (358 399)  (358 399)  routing T_7_24.sp4_v_t_33 <X> T_7_24.lc_trk_g3_4
 (17 15)  (359 399)  (359 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (360 399)  (360 399)  routing T_7_24.sp4_h_l_16 <X> T_7_24.lc_trk_g3_5
 (22 15)  (364 399)  (364 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (365 399)  (365 399)  routing T_7_24.sp4_h_r_30 <X> T_7_24.lc_trk_g3_6
 (24 15)  (366 399)  (366 399)  routing T_7_24.sp4_h_r_30 <X> T_7_24.lc_trk_g3_6
 (25 15)  (367 399)  (367 399)  routing T_7_24.sp4_h_r_30 <X> T_7_24.lc_trk_g3_6
 (26 15)  (368 399)  (368 399)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 399)  (369 399)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 399)  (373 399)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 399)  (378 399)  LC_7 Logic Functioning bit
 (38 15)  (380 399)  (380 399)  LC_7 Logic Functioning bit
 (52 15)  (394 399)  (394 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (395 399)  (395 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_24

 (11 1)  (407 385)  (407 385)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_h_r_2
 (13 1)  (409 385)  (409 385)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_h_r_2
 (4 3)  (400 387)  (400 387)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_h_l_37
 (6 3)  (402 387)  (402 387)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_h_l_37
 (10 4)  (406 388)  (406 388)  routing T_8_24.sp4_v_t_46 <X> T_8_24.sp4_h_r_4
 (11 6)  (407 390)  (407 390)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (13 6)  (409 390)  (409 390)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (6 7)  (402 391)  (402 391)  routing T_8_24.sp4_h_r_3 <X> T_8_24.sp4_h_l_38
 (12 7)  (408 391)  (408 391)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (13 9)  (409 393)  (409 393)  routing T_8_24.sp4_v_t_38 <X> T_8_24.sp4_h_r_8
 (5 11)  (401 395)  (401 395)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_v_t_43
 (9 12)  (405 396)  (405 396)  routing T_8_24.sp4_v_t_47 <X> T_8_24.sp4_h_r_10


LogicTile_9_24

 (22 0)  (460 384)  (460 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 384)  (461 384)  routing T_9_24.sp12_h_r_11 <X> T_9_24.lc_trk_g0_3
 (26 0)  (464 384)  (464 384)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 384)  (469 384)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 384)  (473 384)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_0
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (41 0)  (479 384)  (479 384)  LC_0 Logic Functioning bit
 (43 0)  (481 384)  (481 384)  LC_0 Logic Functioning bit
 (17 1)  (455 385)  (455 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 385)  (468 385)  routing T_9_24.lc_trk_g0_3 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 385)  (469 385)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 385)  (470 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 385)  (471 385)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_0
 (34 1)  (472 385)  (472 385)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_0
 (35 1)  (473 385)  (473 385)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_0
 (36 1)  (474 385)  (474 385)  LC_0 Logic Functioning bit
 (37 1)  (475 385)  (475 385)  LC_0 Logic Functioning bit
 (38 1)  (476 385)  (476 385)  LC_0 Logic Functioning bit
 (40 1)  (478 385)  (478 385)  LC_0 Logic Functioning bit
 (42 1)  (480 385)  (480 385)  LC_0 Logic Functioning bit
 (51 1)  (489 385)  (489 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 2)  (460 386)  (460 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 386)  (461 386)  routing T_9_24.sp4_v_b_23 <X> T_9_24.lc_trk_g0_7
 (24 2)  (462 386)  (462 386)  routing T_9_24.sp4_v_b_23 <X> T_9_24.lc_trk_g0_7
 (14 3)  (452 387)  (452 387)  routing T_9_24.sp12_h_r_20 <X> T_9_24.lc_trk_g0_4
 (16 3)  (454 387)  (454 387)  routing T_9_24.sp12_h_r_20 <X> T_9_24.lc_trk_g0_4
 (17 3)  (455 387)  (455 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 4)  (464 388)  (464 388)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 388)  (467 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 388)  (468 388)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 388)  (469 388)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 388)  (471 388)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 388)  (472 388)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 388)  (474 388)  LC_2 Logic Functioning bit
 (37 4)  (475 388)  (475 388)  LC_2 Logic Functioning bit
 (43 4)  (481 388)  (481 388)  LC_2 Logic Functioning bit
 (27 5)  (465 389)  (465 389)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 389)  (466 389)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 389)  (467 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 389)  (468 389)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 389)  (470 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (474 389)  (474 389)  LC_2 Logic Functioning bit
 (37 5)  (475 389)  (475 389)  LC_2 Logic Functioning bit
 (39 5)  (477 389)  (477 389)  LC_2 Logic Functioning bit
 (40 5)  (478 389)  (478 389)  LC_2 Logic Functioning bit
 (43 5)  (481 389)  (481 389)  LC_2 Logic Functioning bit
 (12 6)  (450 390)  (450 390)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_h_l_40
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (26 6)  (464 390)  (464 390)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 390)  (465 390)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 390)  (468 390)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 390)  (471 390)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 390)  (472 390)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 390)  (473 390)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.input_2_3
 (36 6)  (474 390)  (474 390)  LC_3 Logic Functioning bit
 (38 6)  (476 390)  (476 390)  LC_3 Logic Functioning bit
 (41 6)  (479 390)  (479 390)  LC_3 Logic Functioning bit
 (4 7)  (442 391)  (442 391)  routing T_9_24.sp4_h_r_7 <X> T_9_24.sp4_h_l_38
 (6 7)  (444 391)  (444 391)  routing T_9_24.sp4_h_r_7 <X> T_9_24.sp4_h_l_38
 (8 7)  (446 391)  (446 391)  routing T_9_24.sp4_h_r_4 <X> T_9_24.sp4_v_t_41
 (9 7)  (447 391)  (447 391)  routing T_9_24.sp4_h_r_4 <X> T_9_24.sp4_v_t_41
 (11 7)  (449 391)  (449 391)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_h_l_40
 (14 7)  (452 391)  (452 391)  routing T_9_24.sp12_h_r_20 <X> T_9_24.lc_trk_g1_4
 (16 7)  (454 391)  (454 391)  routing T_9_24.sp12_h_r_20 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (456 391)  (456 391)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (22 7)  (460 391)  (460 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 391)  (463 391)  routing T_9_24.sp4_r_v_b_30 <X> T_9_24.lc_trk_g1_6
 (27 7)  (465 391)  (465 391)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 391)  (467 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 391)  (469 391)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 391)  (470 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (473 391)  (473 391)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.input_2_3
 (36 7)  (474 391)  (474 391)  LC_3 Logic Functioning bit
 (37 7)  (475 391)  (475 391)  LC_3 Logic Functioning bit
 (39 7)  (477 391)  (477 391)  LC_3 Logic Functioning bit
 (40 7)  (478 391)  (478 391)  LC_3 Logic Functioning bit
 (43 7)  (481 391)  (481 391)  LC_3 Logic Functioning bit
 (25 8)  (463 392)  (463 392)  routing T_9_24.sp4_v_b_26 <X> T_9_24.lc_trk_g2_2
 (26 8)  (464 392)  (464 392)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 392)  (466 392)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 392)  (467 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 392)  (468 392)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 392)  (469 392)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 392)  (472 392)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 392)  (474 392)  LC_4 Logic Functioning bit
 (39 8)  (477 392)  (477 392)  LC_4 Logic Functioning bit
 (43 8)  (481 392)  (481 392)  LC_4 Logic Functioning bit
 (50 8)  (488 392)  (488 392)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (449 393)  (449 393)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_h_r_8
 (22 9)  (460 393)  (460 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 393)  (461 393)  routing T_9_24.sp4_v_b_26 <X> T_9_24.lc_trk_g2_2
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 393)  (466 393)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 393)  (469 393)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 393)  (474 393)  LC_4 Logic Functioning bit
 (37 9)  (475 393)  (475 393)  LC_4 Logic Functioning bit
 (38 9)  (476 393)  (476 393)  LC_4 Logic Functioning bit
 (42 9)  (480 393)  (480 393)  LC_4 Logic Functioning bit
 (43 9)  (481 393)  (481 393)  LC_4 Logic Functioning bit
 (5 10)  (443 394)  (443 394)  routing T_9_24.sp4_v_t_37 <X> T_9_24.sp4_h_l_43
 (14 10)  (452 394)  (452 394)  routing T_9_24.sp12_v_t_3 <X> T_9_24.lc_trk_g2_4
 (15 10)  (453 394)  (453 394)  routing T_9_24.sp4_v_t_32 <X> T_9_24.lc_trk_g2_5
 (16 10)  (454 394)  (454 394)  routing T_9_24.sp4_v_t_32 <X> T_9_24.lc_trk_g2_5
 (17 10)  (455 394)  (455 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (463 394)  (463 394)  routing T_9_24.sp4_h_r_38 <X> T_9_24.lc_trk_g2_6
 (26 10)  (464 394)  (464 394)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 394)  (466 394)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 394)  (468 394)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 394)  (471 394)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 394)  (473 394)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.input_2_5
 (36 10)  (474 394)  (474 394)  LC_5 Logic Functioning bit
 (38 10)  (476 394)  (476 394)  LC_5 Logic Functioning bit
 (41 10)  (479 394)  (479 394)  LC_5 Logic Functioning bit
 (4 11)  (442 395)  (442 395)  routing T_9_24.sp4_v_t_37 <X> T_9_24.sp4_h_l_43
 (6 11)  (444 395)  (444 395)  routing T_9_24.sp4_v_t_37 <X> T_9_24.sp4_h_l_43
 (14 11)  (452 395)  (452 395)  routing T_9_24.sp12_v_t_3 <X> T_9_24.lc_trk_g2_4
 (15 11)  (453 395)  (453 395)  routing T_9_24.sp12_v_t_3 <X> T_9_24.lc_trk_g2_4
 (17 11)  (455 395)  (455 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (460 395)  (460 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 395)  (461 395)  routing T_9_24.sp4_h_r_38 <X> T_9_24.lc_trk_g2_6
 (24 11)  (462 395)  (462 395)  routing T_9_24.sp4_h_r_38 <X> T_9_24.lc_trk_g2_6
 (27 11)  (465 395)  (465 395)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 395)  (469 395)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 395)  (470 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 395)  (473 395)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.input_2_5
 (36 11)  (474 395)  (474 395)  LC_5 Logic Functioning bit
 (37 11)  (475 395)  (475 395)  LC_5 Logic Functioning bit
 (39 11)  (477 395)  (477 395)  LC_5 Logic Functioning bit
 (40 11)  (478 395)  (478 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (2 12)  (440 396)  (440 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (9 12)  (447 396)  (447 396)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_h_r_10
 (22 12)  (460 396)  (460 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (11 13)  (449 397)  (449 397)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_h_r_11
 (5 14)  (443 398)  (443 398)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_h_l_44
 (14 14)  (452 398)  (452 398)  routing T_9_24.sp4_v_b_36 <X> T_9_24.lc_trk_g3_4
 (17 14)  (455 398)  (455 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 398)  (461 398)  routing T_9_24.sp4_h_r_31 <X> T_9_24.lc_trk_g3_7
 (24 14)  (462 398)  (462 398)  routing T_9_24.sp4_h_r_31 <X> T_9_24.lc_trk_g3_7
 (6 15)  (444 399)  (444 399)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_h_l_44
 (12 15)  (450 399)  (450 399)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_v_t_46
 (14 15)  (452 399)  (452 399)  routing T_9_24.sp4_v_b_36 <X> T_9_24.lc_trk_g3_4
 (16 15)  (454 399)  (454 399)  routing T_9_24.sp4_v_b_36 <X> T_9_24.lc_trk_g3_4
 (17 15)  (455 399)  (455 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (456 399)  (456 399)  routing T_9_24.sp4_r_v_b_45 <X> T_9_24.lc_trk_g3_5
 (21 15)  (459 399)  (459 399)  routing T_9_24.sp4_h_r_31 <X> T_9_24.lc_trk_g3_7


LogicTile_10_24

 (8 0)  (500 384)  (500 384)  routing T_10_24.sp4_h_l_36 <X> T_10_24.sp4_h_r_1
 (17 0)  (509 384)  (509 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 384)  (510 384)  routing T_10_24.wire_logic_cluster/lc_1/out <X> T_10_24.lc_trk_g0_1
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (495 386)  (495 386)  routing T_10_24.sp12_v_t_23 <X> T_10_24.sp12_h_l_23
 (11 2)  (503 386)  (503 386)  routing T_10_24.sp4_h_r_8 <X> T_10_24.sp4_v_t_39
 (13 2)  (505 386)  (505 386)  routing T_10_24.sp4_h_r_8 <X> T_10_24.sp4_v_t_39
 (21 2)  (513 386)  (513 386)  routing T_10_24.wire_logic_cluster/lc_7/out <X> T_10_24.lc_trk_g0_7
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (517 386)  (517 386)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g0_6
 (26 2)  (518 386)  (518 386)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 386)  (522 386)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (37 2)  (529 386)  (529 386)  LC_1 Logic Functioning bit
 (38 2)  (530 386)  (530 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (42 2)  (534 386)  (534 386)  LC_1 Logic Functioning bit
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (45 2)  (537 386)  (537 386)  LC_1 Logic Functioning bit
 (47 2)  (539 386)  (539 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 387)  (492 387)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (12 3)  (504 387)  (504 387)  routing T_10_24.sp4_h_r_8 <X> T_10_24.sp4_v_t_39
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 387)  (515 387)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g0_6
 (24 3)  (516 387)  (516 387)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g0_6
 (25 3)  (517 387)  (517 387)  routing T_10_24.sp4_h_l_11 <X> T_10_24.lc_trk_g0_6
 (26 3)  (518 387)  (518 387)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 387)  (519 387)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 387)  (521 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 387)  (524 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 387)  (528 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (46 3)  (538 387)  (538 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (507 388)  (507 388)  routing T_10_24.sp4_h_r_1 <X> T_10_24.lc_trk_g1_1
 (16 4)  (508 388)  (508 388)  routing T_10_24.sp4_h_r_1 <X> T_10_24.lc_trk_g1_1
 (17 4)  (509 388)  (509 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (520 388)  (520 388)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 388)  (522 388)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 388)  (525 388)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 388)  (526 388)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (37 4)  (529 388)  (529 388)  LC_2 Logic Functioning bit
 (38 4)  (530 388)  (530 388)  LC_2 Logic Functioning bit
 (39 4)  (531 388)  (531 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (43 4)  (535 388)  (535 388)  LC_2 Logic Functioning bit
 (45 4)  (537 388)  (537 388)  LC_2 Logic Functioning bit
 (46 4)  (538 388)  (538 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (498 389)  (498 389)  routing T_10_24.sp4_h_l_38 <X> T_10_24.sp4_h_r_3
 (18 5)  (510 389)  (510 389)  routing T_10_24.sp4_h_r_1 <X> T_10_24.lc_trk_g1_1
 (26 5)  (518 389)  (518 389)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 389)  (520 389)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 389)  (521 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 389)  (523 389)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (38 5)  (530 389)  (530 389)  LC_2 Logic Functioning bit
 (25 6)  (517 390)  (517 390)  routing T_10_24.sp4_v_b_6 <X> T_10_24.lc_trk_g1_6
 (11 7)  (503 391)  (503 391)  routing T_10_24.sp4_h_r_5 <X> T_10_24.sp4_h_l_40
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 391)  (515 391)  routing T_10_24.sp4_v_b_6 <X> T_10_24.lc_trk_g1_6
 (6 8)  (498 392)  (498 392)  routing T_10_24.sp4_v_t_38 <X> T_10_24.sp4_v_b_6
 (8 8)  (500 392)  (500 392)  routing T_10_24.sp4_h_l_42 <X> T_10_24.sp4_h_r_7
 (15 8)  (507 392)  (507 392)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g2_1
 (16 8)  (508 392)  (508 392)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g2_1
 (17 8)  (509 392)  (509 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (517 392)  (517 392)  routing T_10_24.sp4_h_r_34 <X> T_10_24.lc_trk_g2_2
 (26 8)  (518 392)  (518 392)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 392)  (525 392)  routing T_10_24.lc_trk_g2_1 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (37 8)  (529 392)  (529 392)  LC_4 Logic Functioning bit
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (41 8)  (533 392)  (533 392)  LC_4 Logic Functioning bit
 (43 8)  (535 392)  (535 392)  LC_4 Logic Functioning bit
 (5 9)  (497 393)  (497 393)  routing T_10_24.sp4_v_t_38 <X> T_10_24.sp4_v_b_6
 (11 9)  (503 393)  (503 393)  routing T_10_24.sp4_h_l_45 <X> T_10_24.sp4_h_r_8
 (18 9)  (510 393)  (510 393)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g2_1
 (22 9)  (514 393)  (514 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 393)  (515 393)  routing T_10_24.sp4_h_r_34 <X> T_10_24.lc_trk_g2_2
 (24 9)  (516 393)  (516 393)  routing T_10_24.sp4_h_r_34 <X> T_10_24.lc_trk_g2_2
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 393)  (522 393)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 393)  (527 393)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.input_2_4
 (36 9)  (528 393)  (528 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (40 9)  (532 393)  (532 393)  LC_4 Logic Functioning bit
 (51 9)  (543 393)  (543 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (503 394)  (503 394)  routing T_10_24.sp4_h_l_38 <X> T_10_24.sp4_v_t_45
 (21 10)  (513 394)  (513 394)  routing T_10_24.sp4_h_l_34 <X> T_10_24.lc_trk_g2_7
 (22 10)  (514 394)  (514 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 394)  (515 394)  routing T_10_24.sp4_h_l_34 <X> T_10_24.lc_trk_g2_7
 (24 10)  (516 394)  (516 394)  routing T_10_24.sp4_h_l_34 <X> T_10_24.lc_trk_g2_7
 (25 10)  (517 394)  (517 394)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (26 10)  (518 394)  (518 394)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 394)  (519 394)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 394)  (520 394)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 394)  (521 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 394)  (522 394)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 394)  (526 394)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 394)  (528 394)  LC_5 Logic Functioning bit
 (38 10)  (530 394)  (530 394)  LC_5 Logic Functioning bit
 (45 10)  (537 394)  (537 394)  LC_5 Logic Functioning bit
 (51 10)  (543 394)  (543 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (506 395)  (506 395)  routing T_10_24.sp4_h_l_17 <X> T_10_24.lc_trk_g2_4
 (15 11)  (507 395)  (507 395)  routing T_10_24.sp4_h_l_17 <X> T_10_24.lc_trk_g2_4
 (16 11)  (508 395)  (508 395)  routing T_10_24.sp4_h_l_17 <X> T_10_24.lc_trk_g2_4
 (17 11)  (509 395)  (509 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (513 395)  (513 395)  routing T_10_24.sp4_h_l_34 <X> T_10_24.lc_trk_g2_7
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 395)  (515 395)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (25 11)  (517 395)  (517 395)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (26 11)  (518 395)  (518 395)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 395)  (519 395)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 395)  (521 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 395)  (528 395)  LC_5 Logic Functioning bit
 (37 11)  (529 395)  (529 395)  LC_5 Logic Functioning bit
 (38 11)  (530 395)  (530 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (41 11)  (533 395)  (533 395)  LC_5 Logic Functioning bit
 (43 11)  (535 395)  (535 395)  LC_5 Logic Functioning bit
 (14 12)  (506 396)  (506 396)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (25 12)  (517 396)  (517 396)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g3_2
 (14 13)  (506 397)  (506 397)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (15 13)  (507 397)  (507 397)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (16 13)  (508 397)  (508 397)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (11 14)  (503 398)  (503 398)  routing T_10_24.sp4_h_r_5 <X> T_10_24.sp4_v_t_46
 (13 14)  (505 398)  (505 398)  routing T_10_24.sp4_h_r_5 <X> T_10_24.sp4_v_t_46
 (17 14)  (509 398)  (509 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 398)  (510 398)  routing T_10_24.wire_logic_cluster/lc_5/out <X> T_10_24.lc_trk_g3_5
 (25 14)  (517 398)  (517 398)  routing T_10_24.sp4_h_r_38 <X> T_10_24.lc_trk_g3_6
 (28 14)  (520 398)  (520 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 398)  (526 398)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 398)  (527 398)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.input_2_7
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (39 14)  (531 398)  (531 398)  LC_7 Logic Functioning bit
 (43 14)  (535 398)  (535 398)  LC_7 Logic Functioning bit
 (45 14)  (537 398)  (537 398)  LC_7 Logic Functioning bit
 (12 15)  (504 399)  (504 399)  routing T_10_24.sp4_h_r_5 <X> T_10_24.sp4_v_t_46
 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 399)  (515 399)  routing T_10_24.sp4_h_r_38 <X> T_10_24.lc_trk_g3_6
 (24 15)  (516 399)  (516 399)  routing T_10_24.sp4_h_r_38 <X> T_10_24.lc_trk_g3_6
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 399)  (520 399)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 399)  (524 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (527 399)  (527 399)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.input_2_7
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (37 15)  (529 399)  (529 399)  LC_7 Logic Functioning bit
 (42 15)  (534 399)  (534 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit
 (47 15)  (539 399)  (539 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (540 399)  (540 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_24

 (8 0)  (554 384)  (554 384)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_h_r_1
 (10 0)  (556 384)  (556 384)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_h_r_1
 (21 0)  (567 384)  (567 384)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g0_3
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 384)  (572 384)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 384)  (577 384)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 384)  (580 384)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (38 0)  (584 384)  (584 384)  LC_0 Logic Functioning bit
 (41 0)  (587 384)  (587 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (46 0)  (592 384)  (592 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (593 384)  (593 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (574 385)  (574 385)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 386)  (551 386)  routing T_11_24.sp4_v_t_43 <X> T_11_24.sp4_h_l_37
 (12 2)  (558 386)  (558 386)  routing T_11_24.sp4_v_t_45 <X> T_11_24.sp4_h_l_39
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (45 2)  (591 386)  (591 386)  LC_1 Logic Functioning bit
 (0 3)  (546 387)  (546 387)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (4 3)  (550 387)  (550 387)  routing T_11_24.sp4_v_t_43 <X> T_11_24.sp4_h_l_37
 (6 3)  (552 387)  (552 387)  routing T_11_24.sp4_v_t_43 <X> T_11_24.sp4_h_l_37
 (11 3)  (557 387)  (557 387)  routing T_11_24.sp4_v_t_45 <X> T_11_24.sp4_h_l_39
 (13 3)  (559 387)  (559 387)  routing T_11_24.sp4_v_t_45 <X> T_11_24.sp4_h_l_39
 (27 3)  (573 387)  (573 387)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (48 3)  (594 387)  (594 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (555 388)  (555 388)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_h_r_4
 (10 4)  (556 388)  (556 388)  routing T_11_24.sp4_h_l_36 <X> T_11_24.sp4_h_r_4
 (14 4)  (560 388)  (560 388)  routing T_11_24.sp4_h_l_5 <X> T_11_24.lc_trk_g1_0
 (28 4)  (574 388)  (574 388)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 388)  (576 388)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 388)  (580 388)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 388)  (581 388)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_2
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (37 4)  (583 388)  (583 388)  LC_2 Logic Functioning bit
 (38 4)  (584 388)  (584 388)  LC_2 Logic Functioning bit
 (42 4)  (588 388)  (588 388)  LC_2 Logic Functioning bit
 (45 4)  (591 388)  (591 388)  LC_2 Logic Functioning bit
 (46 4)  (592 388)  (592 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (593 388)  (593 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (560 389)  (560 389)  routing T_11_24.sp4_h_l_5 <X> T_11_24.lc_trk_g1_0
 (15 5)  (561 389)  (561 389)  routing T_11_24.sp4_h_l_5 <X> T_11_24.lc_trk_g1_0
 (16 5)  (562 389)  (562 389)  routing T_11_24.sp4_h_l_5 <X> T_11_24.lc_trk_g1_0
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (28 5)  (574 389)  (574 389)  routing T_11_24.lc_trk_g2_0 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 389)  (576 389)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 389)  (577 389)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 389)  (578 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (579 389)  (579 389)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_2
 (34 5)  (580 389)  (580 389)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_2
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (37 5)  (583 389)  (583 389)  LC_2 Logic Functioning bit
 (38 5)  (584 389)  (584 389)  LC_2 Logic Functioning bit
 (39 5)  (585 389)  (585 389)  LC_2 Logic Functioning bit
 (5 6)  (551 390)  (551 390)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_38
 (21 6)  (567 390)  (567 390)  routing T_11_24.wire_logic_cluster/lc_7/out <X> T_11_24.lc_trk_g1_7
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 390)  (572 390)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g2_0 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 390)  (580 390)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (45 6)  (591 390)  (591 390)  LC_3 Logic Functioning bit
 (3 7)  (549 391)  (549 391)  routing T_11_24.sp12_h_l_23 <X> T_11_24.sp12_v_t_23
 (6 7)  (552 391)  (552 391)  routing T_11_24.sp4_v_t_38 <X> T_11_24.sp4_h_l_38
 (12 7)  (558 391)  (558 391)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_v_t_40
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (572 391)  (572 391)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 391)  (574 391)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 391)  (578 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 391)  (581 391)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.input_2_3
 (36 7)  (582 391)  (582 391)  LC_3 Logic Functioning bit
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (42 7)  (588 391)  (588 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (47 7)  (593 391)  (593 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (594 391)  (594 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (571 392)  (571 392)  routing T_11_24.sp4_v_t_23 <X> T_11_24.lc_trk_g2_2
 (15 9)  (561 393)  (561 393)  routing T_11_24.sp4_v_t_29 <X> T_11_24.lc_trk_g2_0
 (16 9)  (562 393)  (562 393)  routing T_11_24.sp4_v_t_29 <X> T_11_24.lc_trk_g2_0
 (17 9)  (563 393)  (563 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 393)  (569 393)  routing T_11_24.sp4_v_t_23 <X> T_11_24.lc_trk_g2_2
 (25 9)  (571 393)  (571 393)  routing T_11_24.sp4_v_t_23 <X> T_11_24.lc_trk_g2_2
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (554 394)  (554 394)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_h_l_42
 (9 10)  (555 394)  (555 394)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_h_l_42
 (10 10)  (556 394)  (556 394)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_h_l_42
 (21 10)  (567 394)  (567 394)  routing T_11_24.sp4_h_r_39 <X> T_11_24.lc_trk_g2_7
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_h_r_39 <X> T_11_24.lc_trk_g2_7
 (24 10)  (570 394)  (570 394)  routing T_11_24.sp4_h_r_39 <X> T_11_24.lc_trk_g2_7
 (8 11)  (554 395)  (554 395)  routing T_11_24.sp4_h_r_1 <X> T_11_24.sp4_v_t_42
 (9 11)  (555 395)  (555 395)  routing T_11_24.sp4_h_r_1 <X> T_11_24.sp4_v_t_42
 (10 11)  (556 395)  (556 395)  routing T_11_24.sp4_h_r_1 <X> T_11_24.sp4_v_t_42
 (14 11)  (560 395)  (560 395)  routing T_11_24.sp12_v_b_20 <X> T_11_24.lc_trk_g2_4
 (16 11)  (562 395)  (562 395)  routing T_11_24.sp12_v_b_20 <X> T_11_24.lc_trk_g2_4
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 396)  (564 396)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g3_1
 (25 12)  (571 396)  (571 396)  routing T_11_24.wire_logic_cluster/lc_2/out <X> T_11_24.lc_trk_g3_2
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 396)  (573 396)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (37 12)  (583 396)  (583 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (39 12)  (585 396)  (585 396)  LC_6 Logic Functioning bit
 (41 12)  (587 396)  (587 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (46 12)  (592 396)  (592 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 397)  (572 397)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 397)  (573 397)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (5 14)  (551 398)  (551 398)  routing T_11_24.sp4_v_t_44 <X> T_11_24.sp4_h_l_44
 (8 14)  (554 398)  (554 398)  routing T_11_24.sp4_v_t_41 <X> T_11_24.sp4_h_l_47
 (9 14)  (555 398)  (555 398)  routing T_11_24.sp4_v_t_41 <X> T_11_24.sp4_h_l_47
 (10 14)  (556 398)  (556 398)  routing T_11_24.sp4_v_t_41 <X> T_11_24.sp4_h_l_47
 (15 14)  (561 398)  (561 398)  routing T_11_24.tnr_op_5 <X> T_11_24.lc_trk_g3_5
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (568 398)  (568 398)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 398)  (570 398)  routing T_11_24.tnr_op_7 <X> T_11_24.lc_trk_g3_7
 (25 14)  (571 398)  (571 398)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g3_6
 (26 14)  (572 398)  (572 398)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 398)  (573 398)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 398)  (579 398)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (38 14)  (584 398)  (584 398)  LC_7 Logic Functioning bit
 (45 14)  (591 398)  (591 398)  LC_7 Logic Functioning bit
 (53 14)  (599 398)  (599 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (6 15)  (552 399)  (552 399)  routing T_11_24.sp4_v_t_44 <X> T_11_24.sp4_h_l_44
 (8 15)  (554 399)  (554 399)  routing T_11_24.sp4_h_r_4 <X> T_11_24.sp4_v_t_47
 (9 15)  (555 399)  (555 399)  routing T_11_24.sp4_h_r_4 <X> T_11_24.sp4_v_t_47
 (10 15)  (556 399)  (556 399)  routing T_11_24.sp4_h_r_4 <X> T_11_24.sp4_v_t_47
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 399)  (573 399)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 399)  (576 399)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 399)  (577 399)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (38 15)  (584 399)  (584 399)  LC_7 Logic Functioning bit
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 386)  (608 386)  routing T_12_24.sp4_v_t_36 <X> T_12_24.sp4_h_l_36
 (9 2)  (609 386)  (609 386)  routing T_12_24.sp4_v_t_36 <X> T_12_24.sp4_h_l_36
 (0 3)  (600 387)  (600 387)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (8 5)  (608 389)  (608 389)  routing T_12_24.sp4_h_l_47 <X> T_12_24.sp4_v_b_4
 (9 5)  (609 389)  (609 389)  routing T_12_24.sp4_h_l_47 <X> T_12_24.sp4_v_b_4
 (10 5)  (610 389)  (610 389)  routing T_12_24.sp4_h_l_47 <X> T_12_24.sp4_v_b_4
 (14 6)  (614 390)  (614 390)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 391)  (622 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 391)  (625 391)  routing T_12_24.sp4_r_v_b_30 <X> T_12_24.lc_trk_g1_6
 (15 8)  (615 392)  (615 392)  routing T_12_24.sp4_v_t_28 <X> T_12_24.lc_trk_g2_1
 (16 8)  (616 392)  (616 392)  routing T_12_24.sp4_v_t_28 <X> T_12_24.lc_trk_g2_1
 (17 8)  (617 392)  (617 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (622 392)  (622 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 392)  (623 392)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g2_3
 (24 8)  (624 392)  (624 392)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g2_3
 (28 8)  (628 392)  (628 392)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 392)  (630 392)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (37 8)  (637 392)  (637 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (39 8)  (639 392)  (639 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (51 8)  (651 392)  (651 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (621 393)  (621 393)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g2_3
 (27 9)  (627 393)  (627 393)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (614 394)  (614 394)  routing T_12_24.sp4_h_r_36 <X> T_12_24.lc_trk_g2_4
 (16 10)  (616 394)  (616 394)  routing T_12_24.sp4_v_b_37 <X> T_12_24.lc_trk_g2_5
 (17 10)  (617 394)  (617 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 394)  (618 394)  routing T_12_24.sp4_v_b_37 <X> T_12_24.lc_trk_g2_5
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 394)  (627 394)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 394)  (628 394)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 394)  (633 394)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (37 10)  (637 394)  (637 394)  LC_5 Logic Functioning bit
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (10 11)  (610 395)  (610 395)  routing T_12_24.sp4_h_l_39 <X> T_12_24.sp4_v_t_42
 (15 11)  (615 395)  (615 395)  routing T_12_24.sp4_h_r_36 <X> T_12_24.lc_trk_g2_4
 (16 11)  (616 395)  (616 395)  routing T_12_24.sp4_h_r_36 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (618 395)  (618 395)  routing T_12_24.sp4_v_b_37 <X> T_12_24.lc_trk_g2_5
 (26 11)  (626 395)  (626 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 395)  (627 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 395)  (630 395)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 395)  (632 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 395)  (633 395)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.input_2_5
 (35 11)  (635 395)  (635 395)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.input_2_5
 (36 11)  (636 395)  (636 395)  LC_5 Logic Functioning bit
 (39 11)  (639 395)  (639 395)  LC_5 Logic Functioning bit
 (40 11)  (640 395)  (640 395)  LC_5 Logic Functioning bit
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 396)  (623 396)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g3_3
 (24 12)  (624 396)  (624 396)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g3_3
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 396)  (633 396)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (39 12)  (639 396)  (639 396)  LC_6 Logic Functioning bit
 (43 12)  (643 396)  (643 396)  LC_6 Logic Functioning bit
 (50 12)  (650 396)  (650 396)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 396)  (651 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (621 397)  (621 397)  routing T_12_24.sp4_h_r_27 <X> T_12_24.lc_trk_g3_3
 (26 13)  (626 397)  (626 397)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 397)  (627 397)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 397)  (628 397)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 397)  (630 397)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (42 13)  (642 397)  (642 397)  LC_6 Logic Functioning bit
 (43 13)  (643 397)  (643 397)  LC_6 Logic Functioning bit
 (21 14)  (621 398)  (621 398)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g3_7
 (22 14)  (622 398)  (622 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 398)  (623 398)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g3_7
 (24 14)  (624 398)  (624 398)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g3_7
 (25 14)  (625 398)  (625 398)  routing T_12_24.sp4_h_r_46 <X> T_12_24.lc_trk_g3_6
 (21 15)  (621 399)  (621 399)  routing T_12_24.sp4_h_l_34 <X> T_12_24.lc_trk_g3_7
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 399)  (623 399)  routing T_12_24.sp4_h_r_46 <X> T_12_24.lc_trk_g3_6
 (24 15)  (624 399)  (624 399)  routing T_12_24.sp4_h_r_46 <X> T_12_24.lc_trk_g3_6
 (25 15)  (625 399)  (625 399)  routing T_12_24.sp4_h_r_46 <X> T_12_24.lc_trk_g3_6


LogicTile_13_24

 (16 0)  (670 384)  (670 384)  routing T_13_24.sp4_v_b_1 <X> T_13_24.lc_trk_g0_1
 (17 0)  (671 384)  (671 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (672 384)  (672 384)  routing T_13_24.sp4_v_b_1 <X> T_13_24.lc_trk_g0_1
 (8 1)  (662 385)  (662 385)  routing T_13_24.sp4_v_t_47 <X> T_13_24.sp4_v_b_1
 (10 1)  (664 385)  (664 385)  routing T_13_24.sp4_v_t_47 <X> T_13_24.sp4_v_b_1
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (662 386)  (662 386)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_l_36
 (9 2)  (663 386)  (663 386)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_l_36
 (27 2)  (681 386)  (681 386)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 386)  (682 386)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 386)  (688 386)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (45 2)  (699 386)  (699 386)  LC_1 Logic Functioning bit
 (53 2)  (707 386)  (707 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 387)  (685 387)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (38 3)  (692 387)  (692 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (41 3)  (695 387)  (695 387)  LC_1 Logic Functioning bit
 (43 3)  (697 387)  (697 387)  LC_1 Logic Functioning bit
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.top_op_3 <X> T_13_24.lc_trk_g1_3
 (21 5)  (675 389)  (675 389)  routing T_13_24.top_op_3 <X> T_13_24.lc_trk_g1_3
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 390)  (672 390)  routing T_13_24.wire_logic_cluster/lc_5/out <X> T_13_24.lc_trk_g1_5
 (8 7)  (662 391)  (662 391)  routing T_13_24.sp4_h_l_41 <X> T_13_24.sp4_v_t_41
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (662 394)  (662 394)  routing T_13_24.sp4_v_t_42 <X> T_13_24.sp4_h_l_42
 (9 10)  (663 394)  (663 394)  routing T_13_24.sp4_v_t_42 <X> T_13_24.sp4_h_l_42
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 394)  (682 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 394)  (685 394)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (12 11)  (666 395)  (666 395)  routing T_13_24.sp4_h_l_45 <X> T_13_24.sp4_v_t_45
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (38 11)  (692 395)  (692 395)  LC_5 Logic Functioning bit
 (51 11)  (705 395)  (705 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 396)  (672 396)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g3_1
 (5 15)  (659 399)  (659 399)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_t_44
 (12 15)  (666 399)  (666 399)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_t_46


LogicTile_14_24

 (6 2)  (714 386)  (714 386)  routing T_14_24.sp4_h_l_42 <X> T_14_24.sp4_v_t_37
 (11 2)  (719 386)  (719 386)  routing T_14_24.sp4_h_l_44 <X> T_14_24.sp4_v_t_39
 (8 7)  (716 391)  (716 391)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_t_41
 (9 7)  (717 391)  (717 391)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_t_41
 (10 7)  (718 391)  (718 391)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_t_41
 (8 12)  (716 396)  (716 396)  routing T_14_24.sp4_h_l_39 <X> T_14_24.sp4_h_r_10
 (10 12)  (718 396)  (718 396)  routing T_14_24.sp4_h_l_39 <X> T_14_24.sp4_h_r_10


LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_1_23

 (15 0)  (33 368)  (33 368)  routing T_1_23.sp4_h_l_4 <X> T_1_23.lc_trk_g0_1
 (16 0)  (34 368)  (34 368)  routing T_1_23.sp4_h_l_4 <X> T_1_23.lc_trk_g0_1
 (17 0)  (35 368)  (35 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (36 368)  (36 368)  routing T_1_23.sp4_h_l_4 <X> T_1_23.lc_trk_g0_1
 (22 0)  (40 368)  (40 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (43 368)  (43 368)  routing T_1_23.bnr_op_2 <X> T_1_23.lc_trk_g0_2
 (29 0)  (47 368)  (47 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 368)  (49 368)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 368)  (50 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 368)  (51 368)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 368)  (54 368)  LC_0 Logic Functioning bit
 (38 0)  (56 368)  (56 368)  LC_0 Logic Functioning bit
 (18 1)  (36 369)  (36 369)  routing T_1_23.sp4_h_l_4 <X> T_1_23.lc_trk_g0_1
 (22 1)  (40 369)  (40 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 369)  (43 369)  routing T_1_23.bnr_op_2 <X> T_1_23.lc_trk_g0_2
 (26 1)  (44 369)  (44 369)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 369)  (45 369)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 369)  (46 369)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 369)  (47 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 369)  (49 369)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (47 1)  (65 369)  (65 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (18 370)  (18 370)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 370)  (45 370)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 370)  (47 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 370)  (50 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 370)  (54 370)  LC_1 Logic Functioning bit
 (37 2)  (55 370)  (55 370)  LC_1 Logic Functioning bit
 (38 2)  (56 370)  (56 370)  LC_1 Logic Functioning bit
 (42 2)  (60 370)  (60 370)  LC_1 Logic Functioning bit
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (15 3)  (33 371)  (33 371)  routing T_1_23.bot_op_4 <X> T_1_23.lc_trk_g0_4
 (17 3)  (35 371)  (35 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (46 371)  (46 371)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 371)  (47 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 371)  (48 371)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 371)  (49 371)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 371)  (50 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (52 371)  (52 371)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.input_2_1
 (35 3)  (53 371)  (53 371)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.input_2_1
 (21 4)  (39 372)  (39 372)  routing T_1_23.bnr_op_3 <X> T_1_23.lc_trk_g1_3
 (22 4)  (40 372)  (40 372)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (45 372)  (45 372)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 372)  (46 372)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 372)  (47 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 372)  (50 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 372)  (54 372)  LC_2 Logic Functioning bit
 (38 4)  (56 372)  (56 372)  LC_2 Logic Functioning bit
 (41 4)  (59 372)  (59 372)  LC_2 Logic Functioning bit
 (42 4)  (60 372)  (60 372)  LC_2 Logic Functioning bit
 (45 4)  (63 372)  (63 372)  LC_2 Logic Functioning bit
 (50 4)  (68 372)  (68 372)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (39 373)  (39 373)  routing T_1_23.bnr_op_3 <X> T_1_23.lc_trk_g1_3
 (22 5)  (40 373)  (40 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 373)  (41 373)  routing T_1_23.sp4_v_b_18 <X> T_1_23.lc_trk_g1_2
 (24 5)  (42 373)  (42 373)  routing T_1_23.sp4_v_b_18 <X> T_1_23.lc_trk_g1_2
 (26 5)  (44 373)  (44 373)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 373)  (45 373)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 373)  (47 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 373)  (48 373)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 373)  (49 373)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 373)  (54 373)  LC_2 Logic Functioning bit
 (38 5)  (56 373)  (56 373)  LC_2 Logic Functioning bit
 (41 5)  (59 373)  (59 373)  LC_2 Logic Functioning bit
 (43 5)  (61 373)  (61 373)  LC_2 Logic Functioning bit
 (48 5)  (66 373)  (66 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 8)  (32 376)  (32 376)  routing T_1_23.wire_logic_cluster/lc_0/out <X> T_1_23.lc_trk_g2_0
 (15 8)  (33 376)  (33 376)  routing T_1_23.tnr_op_1 <X> T_1_23.lc_trk_g2_1
 (17 8)  (35 376)  (35 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (17 9)  (35 377)  (35 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 10)  (39 378)  (39 378)  routing T_1_23.wire_logic_cluster/lc_7/out <X> T_1_23.lc_trk_g2_7
 (22 10)  (40 378)  (40 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (49 378)  (49 378)  routing T_1_23.lc_trk_g0_4 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 378)  (50 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 378)  (54 378)  LC_5 Logic Functioning bit
 (37 10)  (55 378)  (55 378)  LC_5 Logic Functioning bit
 (43 10)  (61 378)  (61 378)  LC_5 Logic Functioning bit
 (45 10)  (63 378)  (63 378)  LC_5 Logic Functioning bit
 (46 10)  (64 378)  (64 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (44 379)  (44 379)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 379)  (47 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 379)  (50 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (51 379)  (51 379)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.input_2_5
 (34 11)  (52 379)  (52 379)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.input_2_5
 (36 11)  (54 379)  (54 379)  LC_5 Logic Functioning bit
 (37 11)  (55 379)  (55 379)  LC_5 Logic Functioning bit
 (42 11)  (60 379)  (60 379)  LC_5 Logic Functioning bit
 (14 12)  (32 380)  (32 380)  routing T_1_23.rgt_op_0 <X> T_1_23.lc_trk_g3_0
 (22 12)  (40 380)  (40 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (43 380)  (43 380)  routing T_1_23.wire_logic_cluster/lc_2/out <X> T_1_23.lc_trk_g3_2
 (28 12)  (46 380)  (46 380)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 380)  (47 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 380)  (50 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 380)  (54 380)  LC_6 Logic Functioning bit
 (37 12)  (55 380)  (55 380)  LC_6 Logic Functioning bit
 (38 12)  (56 380)  (56 380)  LC_6 Logic Functioning bit
 (39 12)  (57 380)  (57 380)  LC_6 Logic Functioning bit
 (41 12)  (59 380)  (59 380)  LC_6 Logic Functioning bit
 (42 12)  (60 380)  (60 380)  LC_6 Logic Functioning bit
 (43 12)  (61 380)  (61 380)  LC_6 Logic Functioning bit
 (15 13)  (33 381)  (33 381)  routing T_1_23.rgt_op_0 <X> T_1_23.lc_trk_g3_0
 (17 13)  (35 381)  (35 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (39 381)  (39 381)  routing T_1_23.sp4_r_v_b_43 <X> T_1_23.lc_trk_g3_3
 (22 13)  (40 381)  (40 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 381)  (44 381)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 381)  (47 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 381)  (49 381)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 381)  (50 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (52 381)  (52 381)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.input_2_6
 (35 13)  (53 381)  (53 381)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.input_2_6
 (36 13)  (54 381)  (54 381)  LC_6 Logic Functioning bit
 (37 13)  (55 381)  (55 381)  LC_6 Logic Functioning bit
 (38 13)  (56 381)  (56 381)  LC_6 Logic Functioning bit
 (39 13)  (57 381)  (57 381)  LC_6 Logic Functioning bit
 (41 13)  (59 381)  (59 381)  LC_6 Logic Functioning bit
 (43 13)  (61 381)  (61 381)  LC_6 Logic Functioning bit
 (26 14)  (44 382)  (44 382)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 382)  (45 382)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 382)  (47 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 382)  (50 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 382)  (51 382)  routing T_1_23.lc_trk_g2_0 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 382)  (54 382)  LC_7 Logic Functioning bit
 (43 14)  (61 382)  (61 382)  LC_7 Logic Functioning bit
 (45 14)  (63 382)  (63 382)  LC_7 Logic Functioning bit
 (50 14)  (68 382)  (68 382)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (69 382)  (69 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (44 383)  (44 383)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 383)  (46 383)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 383)  (47 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 383)  (48 383)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 383)  (55 383)  LC_7 Logic Functioning bit
 (41 15)  (59 383)  (59 383)  LC_7 Logic Functioning bit
 (42 15)  (60 383)  (60 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (14 0)  (86 368)  (86 368)  routing T_2_23.bnr_op_0 <X> T_2_23.lc_trk_g0_0
 (21 0)  (93 368)  (93 368)  routing T_2_23.bnr_op_3 <X> T_2_23.lc_trk_g0_3
 (22 0)  (94 368)  (94 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (98 368)  (98 368)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 368)  (100 368)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 368)  (102 368)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 368)  (104 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 368)  (108 368)  LC_0 Logic Functioning bit
 (39 0)  (111 368)  (111 368)  LC_0 Logic Functioning bit
 (41 0)  (113 368)  (113 368)  LC_0 Logic Functioning bit
 (43 0)  (115 368)  (115 368)  LC_0 Logic Functioning bit
 (44 0)  (116 368)  (116 368)  LC_0 Logic Functioning bit
 (14 1)  (86 369)  (86 369)  routing T_2_23.bnr_op_0 <X> T_2_23.lc_trk_g0_0
 (17 1)  (89 369)  (89 369)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (93 369)  (93 369)  routing T_2_23.bnr_op_3 <X> T_2_23.lc_trk_g0_3
 (22 1)  (94 369)  (94 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (98 369)  (98 369)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 369)  (99 369)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 369)  (100 369)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 369)  (101 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 369)  (102 369)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 369)  (104 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 369)  (107 369)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.input_2_0
 (37 1)  (109 369)  (109 369)  LC_0 Logic Functioning bit
 (39 1)  (111 369)  (111 369)  LC_0 Logic Functioning bit
 (41 1)  (113 369)  (113 369)  LC_0 Logic Functioning bit
 (42 1)  (114 369)  (114 369)  LC_0 Logic Functioning bit
 (50 1)  (122 369)  (122 369)  Carry_In_Mux bit 

 (15 2)  (87 370)  (87 370)  routing T_2_23.bot_op_5 <X> T_2_23.lc_trk_g0_5
 (17 2)  (89 370)  (89 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (94 370)  (94 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 370)  (96 370)  routing T_2_23.bot_op_7 <X> T_2_23.lc_trk_g0_7
 (26 2)  (98 370)  (98 370)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 370)  (99 370)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 370)  (102 370)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 370)  (108 370)  LC_1 Logic Functioning bit
 (39 2)  (111 370)  (111 370)  LC_1 Logic Functioning bit
 (41 2)  (113 370)  (113 370)  LC_1 Logic Functioning bit
 (43 2)  (115 370)  (115 370)  LC_1 Logic Functioning bit
 (44 2)  (116 370)  (116 370)  LC_1 Logic Functioning bit
 (15 3)  (87 371)  (87 371)  routing T_2_23.bot_op_4 <X> T_2_23.lc_trk_g0_4
 (17 3)  (89 371)  (89 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 371)  (94 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 371)  (96 371)  routing T_2_23.bot_op_6 <X> T_2_23.lc_trk_g0_6
 (26 3)  (98 371)  (98 371)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 371)  (102 371)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 371)  (104 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 371)  (106 371)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_1
 (35 3)  (107 371)  (107 371)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_1
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (39 3)  (111 371)  (111 371)  LC_1 Logic Functioning bit
 (41 3)  (113 371)  (113 371)  LC_1 Logic Functioning bit
 (42 3)  (114 371)  (114 371)  LC_1 Logic Functioning bit
 (14 4)  (86 372)  (86 372)  routing T_2_23.bnr_op_0 <X> T_2_23.lc_trk_g1_0
 (21 4)  (93 372)  (93 372)  routing T_2_23.bnr_op_3 <X> T_2_23.lc_trk_g1_3
 (22 4)  (94 372)  (94 372)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (101 372)  (101 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 372)  (104 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 372)  (108 372)  LC_2 Logic Functioning bit
 (39 4)  (111 372)  (111 372)  LC_2 Logic Functioning bit
 (41 4)  (113 372)  (113 372)  LC_2 Logic Functioning bit
 (43 4)  (115 372)  (115 372)  LC_2 Logic Functioning bit
 (44 4)  (116 372)  (116 372)  LC_2 Logic Functioning bit
 (14 5)  (86 373)  (86 373)  routing T_2_23.bnr_op_0 <X> T_2_23.lc_trk_g1_0
 (17 5)  (89 373)  (89 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (93 373)  (93 373)  routing T_2_23.bnr_op_3 <X> T_2_23.lc_trk_g1_3
 (22 5)  (94 373)  (94 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (97 373)  (97 373)  routing T_2_23.sp4_r_v_b_26 <X> T_2_23.lc_trk_g1_2
 (26 5)  (98 373)  (98 373)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 373)  (99 373)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 373)  (101 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 373)  (102 373)  routing T_2_23.lc_trk_g0_3 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 373)  (104 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 373)  (107 373)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.input_2_2
 (37 5)  (109 373)  (109 373)  LC_2 Logic Functioning bit
 (39 5)  (111 373)  (111 373)  LC_2 Logic Functioning bit
 (41 5)  (113 373)  (113 373)  LC_2 Logic Functioning bit
 (42 5)  (114 373)  (114 373)  LC_2 Logic Functioning bit
 (15 6)  (87 374)  (87 374)  routing T_2_23.bot_op_5 <X> T_2_23.lc_trk_g1_5
 (17 6)  (89 374)  (89 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (94 374)  (94 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 374)  (96 374)  routing T_2_23.bot_op_7 <X> T_2_23.lc_trk_g1_7
 (27 6)  (99 374)  (99 374)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 374)  (100 374)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 374)  (101 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 374)  (104 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 374)  (108 374)  LC_3 Logic Functioning bit
 (39 6)  (111 374)  (111 374)  LC_3 Logic Functioning bit
 (41 6)  (113 374)  (113 374)  LC_3 Logic Functioning bit
 (43 6)  (115 374)  (115 374)  LC_3 Logic Functioning bit
 (44 6)  (116 374)  (116 374)  LC_3 Logic Functioning bit
 (15 7)  (87 375)  (87 375)  routing T_2_23.bot_op_4 <X> T_2_23.lc_trk_g1_4
 (17 7)  (89 375)  (89 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 375)  (94 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 375)  (96 375)  routing T_2_23.bot_op_6 <X> T_2_23.lc_trk_g1_6
 (26 7)  (98 375)  (98 375)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 375)  (100 375)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 375)  (101 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 375)  (102 375)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 375)  (104 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 375)  (106 375)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_3
 (35 7)  (107 375)  (107 375)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_3
 (37 7)  (109 375)  (109 375)  LC_3 Logic Functioning bit
 (39 7)  (111 375)  (111 375)  LC_3 Logic Functioning bit
 (41 7)  (113 375)  (113 375)  LC_3 Logic Functioning bit
 (42 7)  (114 375)  (114 375)  LC_3 Logic Functioning bit
 (21 8)  (93 376)  (93 376)  routing T_2_23.rgt_op_3 <X> T_2_23.lc_trk_g2_3
 (22 8)  (94 376)  (94 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 376)  (96 376)  routing T_2_23.rgt_op_3 <X> T_2_23.lc_trk_g2_3
 (26 8)  (98 376)  (98 376)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 376)  (101 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 376)  (102 376)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 376)  (104 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 376)  (108 376)  LC_4 Logic Functioning bit
 (39 8)  (111 376)  (111 376)  LC_4 Logic Functioning bit
 (41 8)  (113 376)  (113 376)  LC_4 Logic Functioning bit
 (43 8)  (115 376)  (115 376)  LC_4 Logic Functioning bit
 (44 8)  (116 376)  (116 376)  LC_4 Logic Functioning bit
 (27 9)  (99 377)  (99 377)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 377)  (101 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 377)  (104 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (107 377)  (107 377)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.input_2_4
 (37 9)  (109 377)  (109 377)  LC_4 Logic Functioning bit
 (39 9)  (111 377)  (111 377)  LC_4 Logic Functioning bit
 (41 9)  (113 377)  (113 377)  LC_4 Logic Functioning bit
 (42 9)  (114 377)  (114 377)  LC_4 Logic Functioning bit
 (51 9)  (123 377)  (123 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (93 378)  (93 378)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g2_7
 (22 10)  (94 378)  (94 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (95 378)  (95 378)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g2_7
 (24 10)  (96 378)  (96 378)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g2_7
 (26 10)  (98 378)  (98 378)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 378)  (102 378)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 378)  (108 378)  LC_5 Logic Functioning bit
 (39 10)  (111 378)  (111 378)  LC_5 Logic Functioning bit
 (41 10)  (113 378)  (113 378)  LC_5 Logic Functioning bit
 (43 10)  (115 378)  (115 378)  LC_5 Logic Functioning bit
 (44 10)  (116 378)  (116 378)  LC_5 Logic Functioning bit
 (9 11)  (81 379)  (81 379)  routing T_2_23.sp4_v_b_11 <X> T_2_23.sp4_v_t_42
 (10 11)  (82 379)  (82 379)  routing T_2_23.sp4_v_b_11 <X> T_2_23.sp4_v_t_42
 (26 11)  (98 379)  (98 379)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 379)  (99 379)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 379)  (101 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 379)  (102 379)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 379)  (104 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (106 379)  (106 379)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_5
 (35 11)  (107 379)  (107 379)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_5
 (37 11)  (109 379)  (109 379)  LC_5 Logic Functioning bit
 (39 11)  (111 379)  (111 379)  LC_5 Logic Functioning bit
 (41 11)  (113 379)  (113 379)  LC_5 Logic Functioning bit
 (42 11)  (114 379)  (114 379)  LC_5 Logic Functioning bit
 (51 11)  (123 379)  (123 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (93 380)  (93 380)  routing T_2_23.rgt_op_3 <X> T_2_23.lc_trk_g3_3
 (22 12)  (94 380)  (94 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 380)  (96 380)  routing T_2_23.rgt_op_3 <X> T_2_23.lc_trk_g3_3
 (26 12)  (98 380)  (98 380)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 380)  (99 380)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 380)  (101 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 380)  (102 380)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 380)  (104 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 380)  (108 380)  LC_6 Logic Functioning bit
 (39 12)  (111 380)  (111 380)  LC_6 Logic Functioning bit
 (41 12)  (113 380)  (113 380)  LC_6 Logic Functioning bit
 (43 12)  (115 380)  (115 380)  LC_6 Logic Functioning bit
 (44 12)  (116 380)  (116 380)  LC_6 Logic Functioning bit
 (29 13)  (101 381)  (101 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 381)  (104 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (107 381)  (107 381)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.input_2_6
 (37 13)  (109 381)  (109 381)  LC_6 Logic Functioning bit
 (39 13)  (111 381)  (111 381)  LC_6 Logic Functioning bit
 (41 13)  (113 381)  (113 381)  LC_6 Logic Functioning bit
 (42 13)  (114 381)  (114 381)  LC_6 Logic Functioning bit
 (51 13)  (123 381)  (123 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (3 14)  (75 382)  (75 382)  routing T_2_23.sp12_h_r_1 <X> T_2_23.sp12_v_t_22
 (21 14)  (93 382)  (93 382)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g3_7
 (22 14)  (94 382)  (94 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (95 382)  (95 382)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g3_7
 (24 14)  (96 382)  (96 382)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g3_7
 (29 14)  (101 382)  (101 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 382)  (104 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 382)  (108 382)  LC_7 Logic Functioning bit
 (39 14)  (111 382)  (111 382)  LC_7 Logic Functioning bit
 (41 14)  (113 382)  (113 382)  LC_7 Logic Functioning bit
 (43 14)  (115 382)  (115 382)  LC_7 Logic Functioning bit
 (44 14)  (116 382)  (116 382)  LC_7 Logic Functioning bit
 (3 15)  (75 383)  (75 383)  routing T_2_23.sp12_h_r_1 <X> T_2_23.sp12_v_t_22
 (27 15)  (99 383)  (99 383)  routing T_2_23.lc_trk_g1_0 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 383)  (101 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 383)  (104 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (106 383)  (106 383)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_7
 (35 15)  (107 383)  (107 383)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.input_2_7
 (37 15)  (109 383)  (109 383)  LC_7 Logic Functioning bit
 (39 15)  (111 383)  (111 383)  LC_7 Logic Functioning bit
 (41 15)  (113 383)  (113 383)  LC_7 Logic Functioning bit
 (42 15)  (114 383)  (114 383)  LC_7 Logic Functioning bit


LogicTile_3_23

 (9 0)  (135 368)  (135 368)  routing T_3_23.sp4_v_t_36 <X> T_3_23.sp4_h_r_1
 (15 0)  (141 368)  (141 368)  routing T_3_23.top_op_1 <X> T_3_23.lc_trk_g0_1
 (17 0)  (143 368)  (143 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (147 368)  (147 368)  routing T_3_23.lft_op_3 <X> T_3_23.lc_trk_g0_3
 (22 0)  (148 368)  (148 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (150 368)  (150 368)  routing T_3_23.lft_op_3 <X> T_3_23.lc_trk_g0_3
 (18 1)  (144 369)  (144 369)  routing T_3_23.top_op_1 <X> T_3_23.lc_trk_g0_1
 (22 1)  (148 369)  (148 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (149 369)  (149 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (24 1)  (150 369)  (150 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (25 1)  (151 369)  (151 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (0 2)  (126 370)  (126 370)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 370)  (156 370)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 370)  (160 370)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 370)  (162 370)  LC_1 Logic Functioning bit
 (39 2)  (165 370)  (165 370)  LC_1 Logic Functioning bit
 (43 2)  (169 370)  (169 370)  LC_1 Logic Functioning bit
 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (22 3)  (148 371)  (148 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (149 371)  (149 371)  routing T_3_23.sp4_h_r_6 <X> T_3_23.lc_trk_g0_6
 (24 3)  (150 371)  (150 371)  routing T_3_23.sp4_h_r_6 <X> T_3_23.lc_trk_g0_6
 (25 3)  (151 371)  (151 371)  routing T_3_23.sp4_h_r_6 <X> T_3_23.lc_trk_g0_6
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 371)  (157 371)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 371)  (158 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (159 371)  (159 371)  routing T_3_23.lc_trk_g2_1 <X> T_3_23.input_2_1
 (36 3)  (162 371)  (162 371)  LC_1 Logic Functioning bit
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (38 3)  (164 371)  (164 371)  LC_1 Logic Functioning bit
 (42 3)  (168 371)  (168 371)  LC_1 Logic Functioning bit
 (43 3)  (169 371)  (169 371)  LC_1 Logic Functioning bit
 (51 3)  (177 371)  (177 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (135 372)  (135 372)  routing T_3_23.sp4_v_t_41 <X> T_3_23.sp4_h_r_4
 (14 4)  (140 372)  (140 372)  routing T_3_23.sp4_h_r_8 <X> T_3_23.lc_trk_g1_0
 (22 4)  (148 372)  (148 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (149 372)  (149 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (24 4)  (150 372)  (150 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (15 5)  (141 373)  (141 373)  routing T_3_23.sp4_h_r_8 <X> T_3_23.lc_trk_g1_0
 (16 5)  (142 373)  (142 373)  routing T_3_23.sp4_h_r_8 <X> T_3_23.lc_trk_g1_0
 (17 5)  (143 373)  (143 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (27 6)  (153 374)  (153 374)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 374)  (154 374)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 374)  (156 374)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 374)  (157 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 374)  (159 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 374)  (160 374)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (38 6)  (164 374)  (164 374)  LC_3 Logic Functioning bit
 (41 6)  (167 374)  (167 374)  LC_3 Logic Functioning bit
 (43 6)  (169 374)  (169 374)  LC_3 Logic Functioning bit
 (45 6)  (171 374)  (171 374)  LC_3 Logic Functioning bit
 (26 7)  (152 375)  (152 375)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 375)  (156 375)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (163 375)  (163 375)  LC_3 Logic Functioning bit
 (39 7)  (165 375)  (165 375)  LC_3 Logic Functioning bit
 (13 8)  (139 376)  (139 376)  routing T_3_23.sp4_h_l_45 <X> T_3_23.sp4_v_b_8
 (15 8)  (141 376)  (141 376)  routing T_3_23.sp4_v_t_28 <X> T_3_23.lc_trk_g2_1
 (16 8)  (142 376)  (142 376)  routing T_3_23.sp4_v_t_28 <X> T_3_23.lc_trk_g2_1
 (17 8)  (143 376)  (143 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (12 9)  (138 377)  (138 377)  routing T_3_23.sp4_h_l_45 <X> T_3_23.sp4_v_b_8
 (17 10)  (143 378)  (143 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 378)  (144 378)  routing T_3_23.wire_logic_cluster/lc_5/out <X> T_3_23.lc_trk_g2_5
 (26 10)  (152 378)  (152 378)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 378)  (153 378)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 378)  (154 378)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (45 10)  (171 378)  (171 378)  LC_5 Logic Functioning bit
 (46 10)  (172 378)  (172 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (177 378)  (177 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (154 379)  (154 379)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 379)  (155 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 379)  (156 379)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 379)  (157 379)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (38 11)  (164 379)  (164 379)  LC_5 Logic Functioning bit
 (39 11)  (165 379)  (165 379)  LC_5 Logic Functioning bit
 (40 11)  (166 379)  (166 379)  LC_5 Logic Functioning bit
 (42 11)  (168 379)  (168 379)  LC_5 Logic Functioning bit
 (22 12)  (148 380)  (148 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (153 380)  (153 380)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 380)  (155 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 380)  (157 380)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 380)  (159 380)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 380)  (160 380)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 380)  (162 380)  LC_6 Logic Functioning bit
 (37 12)  (163 380)  (163 380)  LC_6 Logic Functioning bit
 (38 12)  (164 380)  (164 380)  LC_6 Logic Functioning bit
 (39 12)  (165 380)  (165 380)  LC_6 Logic Functioning bit
 (41 12)  (167 380)  (167 380)  LC_6 Logic Functioning bit
 (43 12)  (169 380)  (169 380)  LC_6 Logic Functioning bit
 (45 12)  (171 380)  (171 380)  LC_6 Logic Functioning bit
 (21 13)  (147 381)  (147 381)  routing T_3_23.sp4_r_v_b_43 <X> T_3_23.lc_trk_g3_3
 (26 13)  (152 381)  (152 381)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 381)  (153 381)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 381)  (154 381)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 381)  (155 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 381)  (157 381)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 381)  (162 381)  LC_6 Logic Functioning bit
 (38 13)  (164 381)  (164 381)  LC_6 Logic Functioning bit
 (51 13)  (177 381)  (177 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (179 381)  (179 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (142 382)  (142 382)  routing T_3_23.sp4_v_b_37 <X> T_3_23.lc_trk_g3_5
 (17 14)  (143 382)  (143 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 382)  (144 382)  routing T_3_23.sp4_v_b_37 <X> T_3_23.lc_trk_g3_5
 (22 14)  (148 382)  (148 382)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (150 382)  (150 382)  routing T_3_23.tnl_op_7 <X> T_3_23.lc_trk_g3_7
 (25 14)  (151 382)  (151 382)  routing T_3_23.wire_logic_cluster/lc_6/out <X> T_3_23.lc_trk_g3_6
 (18 15)  (144 383)  (144 383)  routing T_3_23.sp4_v_b_37 <X> T_3_23.lc_trk_g3_5
 (21 15)  (147 383)  (147 383)  routing T_3_23.tnl_op_7 <X> T_3_23.lc_trk_g3_7
 (22 15)  (148 383)  (148 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_4_23

 (10 6)  (190 374)  (190 374)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_h_l_41
 (10 8)  (190 376)  (190 376)  routing T_4_23.sp4_v_t_39 <X> T_4_23.sp4_h_r_7


LogicTile_5_23

 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 368)  (271 368)  LC_0 Logic Functioning bit
 (39 0)  (273 368)  (273 368)  LC_0 Logic Functioning bit
 (41 0)  (275 368)  (275 368)  LC_0 Logic Functioning bit
 (43 0)  (277 368)  (277 368)  LC_0 Logic Functioning bit
 (31 1)  (265 369)  (265 369)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (271 369)  (271 369)  LC_0 Logic Functioning bit
 (39 1)  (273 369)  (273 369)  LC_0 Logic Functioning bit
 (41 1)  (275 369)  (275 369)  LC_0 Logic Functioning bit
 (43 1)  (277 369)  (277 369)  LC_0 Logic Functioning bit
 (4 5)  (238 373)  (238 373)  routing T_5_23.sp4_v_t_47 <X> T_5_23.sp4_h_r_3
 (10 8)  (244 376)  (244 376)  routing T_5_23.sp4_v_t_39 <X> T_5_23.sp4_h_r_7
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (257 378)  (257 378)  routing T_5_23.sp12_v_t_12 <X> T_5_23.lc_trk_g2_7
 (10 11)  (244 379)  (244 379)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_t_42
 (16 13)  (250 381)  (250 381)  routing T_5_23.sp12_v_b_8 <X> T_5_23.lc_trk_g3_0
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_6_23

 (25 2)  (313 370)  (313 370)  routing T_6_23.sp4_h_r_14 <X> T_6_23.lc_trk_g0_6
 (22 3)  (310 371)  (310 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 371)  (311 371)  routing T_6_23.sp4_h_r_14 <X> T_6_23.lc_trk_g0_6
 (24 3)  (312 371)  (312 371)  routing T_6_23.sp4_h_r_14 <X> T_6_23.lc_trk_g0_6
 (14 4)  (302 372)  (302 372)  routing T_6_23.sp4_h_r_8 <X> T_6_23.lc_trk_g1_0
 (15 5)  (303 373)  (303 373)  routing T_6_23.sp4_h_r_8 <X> T_6_23.lc_trk_g1_0
 (16 5)  (304 373)  (304 373)  routing T_6_23.sp4_h_r_8 <X> T_6_23.lc_trk_g1_0
 (17 5)  (305 373)  (305 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (14 10)  (302 378)  (302 378)  routing T_6_23.rgt_op_4 <X> T_6_23.lc_trk_g2_4
 (22 10)  (310 378)  (310 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (311 378)  (311 378)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g2_7
 (24 10)  (312 378)  (312 378)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g2_7
 (15 11)  (303 379)  (303 379)  routing T_6_23.rgt_op_4 <X> T_6_23.lc_trk_g2_4
 (17 11)  (305 379)  (305 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (309 379)  (309 379)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g2_7
 (9 12)  (297 380)  (297 380)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_r_10
 (4 14)  (292 382)  (292 382)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_t_44
 (6 14)  (294 382)  (294 382)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_t_44
 (26 14)  (314 382)  (314 382)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 382)  (317 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 382)  (318 382)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 382)  (319 382)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 382)  (320 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 382)  (321 382)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 382)  (324 382)  LC_7 Logic Functioning bit
 (38 14)  (326 382)  (326 382)  LC_7 Logic Functioning bit
 (42 14)  (330 382)  (330 382)  LC_7 Logic Functioning bit
 (5 15)  (293 383)  (293 383)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_t_44
 (26 15)  (314 383)  (314 383)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 383)  (316 383)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 383)  (317 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 383)  (318 383)  routing T_6_23.lc_trk_g0_6 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 383)  (320 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 383)  (322 383)  routing T_6_23.lc_trk_g1_0 <X> T_6_23.input_2_7
 (36 15)  (324 383)  (324 383)  LC_7 Logic Functioning bit
 (37 15)  (325 383)  (325 383)  LC_7 Logic Functioning bit
 (38 15)  (326 383)  (326 383)  LC_7 Logic Functioning bit
 (39 15)  (327 383)  (327 383)  LC_7 Logic Functioning bit
 (43 15)  (331 383)  (331 383)  LC_7 Logic Functioning bit
 (51 15)  (339 383)  (339 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_23

 (8 0)  (350 368)  (350 368)  routing T_7_23.sp4_h_l_36 <X> T_7_23.sp4_h_r_1
 (15 0)  (357 368)  (357 368)  routing T_7_23.sp4_v_b_17 <X> T_7_23.lc_trk_g0_1
 (16 0)  (358 368)  (358 368)  routing T_7_23.sp4_v_b_17 <X> T_7_23.lc_trk_g0_1
 (17 0)  (359 368)  (359 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (363 368)  (363 368)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g0_3
 (22 0)  (364 368)  (364 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 368)  (365 368)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g0_3
 (24 0)  (366 368)  (366 368)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g0_3
 (26 0)  (368 368)  (368 368)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 368)  (373 368)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 368)  (374 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 368)  (375 368)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 368)  (378 368)  LC_0 Logic Functioning bit
 (38 0)  (380 368)  (380 368)  LC_0 Logic Functioning bit
 (41 0)  (383 368)  (383 368)  LC_0 Logic Functioning bit
 (21 1)  (363 369)  (363 369)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g0_3
 (28 1)  (370 369)  (370 369)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 369)  (371 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 369)  (372 369)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 369)  (374 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (375 369)  (375 369)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.input_2_0
 (36 1)  (378 369)  (378 369)  LC_0 Logic Functioning bit
 (37 1)  (379 369)  (379 369)  LC_0 Logic Functioning bit
 (39 1)  (381 369)  (381 369)  LC_0 Logic Functioning bit
 (40 1)  (382 369)  (382 369)  LC_0 Logic Functioning bit
 (43 1)  (385 369)  (385 369)  LC_0 Logic Functioning bit
 (21 2)  (363 370)  (363 370)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g0_7
 (22 2)  (364 370)  (364 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (365 370)  (365 370)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g0_7
 (27 2)  (369 370)  (369 370)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 370)  (370 370)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 370)  (375 370)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 370)  (376 370)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 370)  (378 370)  LC_1 Logic Functioning bit
 (37 2)  (379 370)  (379 370)  LC_1 Logic Functioning bit
 (43 2)  (385 370)  (385 370)  LC_1 Logic Functioning bit
 (50 2)  (392 370)  (392 370)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (353 371)  (353 371)  routing T_7_23.sp4_h_r_6 <X> T_7_23.sp4_h_l_39
 (13 3)  (355 371)  (355 371)  routing T_7_23.sp4_h_r_6 <X> T_7_23.sp4_h_l_39
 (21 3)  (363 371)  (363 371)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g0_7
 (27 3)  (369 371)  (369 371)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 371)  (370 371)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 371)  (371 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 371)  (372 371)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 371)  (378 371)  LC_1 Logic Functioning bit
 (37 3)  (379 371)  (379 371)  LC_1 Logic Functioning bit
 (38 3)  (380 371)  (380 371)  LC_1 Logic Functioning bit
 (41 3)  (383 371)  (383 371)  LC_1 Logic Functioning bit
 (42 3)  (384 371)  (384 371)  LC_1 Logic Functioning bit
 (22 4)  (364 372)  (364 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (368 372)  (368 372)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 372)  (369 372)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 372)  (371 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 372)  (372 372)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 372)  (373 372)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 372)  (378 372)  LC_2 Logic Functioning bit
 (38 4)  (380 372)  (380 372)  LC_2 Logic Functioning bit
 (41 4)  (383 372)  (383 372)  LC_2 Logic Functioning bit
 (21 5)  (363 373)  (363 373)  routing T_7_23.sp4_r_v_b_27 <X> T_7_23.lc_trk_g1_3
 (28 5)  (370 373)  (370 373)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 373)  (371 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 373)  (373 373)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 373)  (374 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (375 373)  (375 373)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.input_2_2
 (36 5)  (378 373)  (378 373)  LC_2 Logic Functioning bit
 (37 5)  (379 373)  (379 373)  LC_2 Logic Functioning bit
 (39 5)  (381 373)  (381 373)  LC_2 Logic Functioning bit
 (40 5)  (382 373)  (382 373)  LC_2 Logic Functioning bit
 (43 5)  (385 373)  (385 373)  LC_2 Logic Functioning bit
 (27 6)  (369 374)  (369 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 374)  (370 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 374)  (372 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 374)  (376 374)  routing T_7_23.lc_trk_g1_3 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 374)  (378 374)  LC_3 Logic Functioning bit
 (39 6)  (381 374)  (381 374)  LC_3 Logic Functioning bit
 (43 6)  (385 374)  (385 374)  LC_3 Logic Functioning bit
 (50 6)  (392 374)  (392 374)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (350 375)  (350 375)  routing T_7_23.sp4_h_l_41 <X> T_7_23.sp4_v_t_41
 (16 7)  (358 375)  (358 375)  routing T_7_23.sp12_h_r_12 <X> T_7_23.lc_trk_g1_4
 (17 7)  (359 375)  (359 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (369 375)  (369 375)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 375)  (370 375)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 375)  (372 375)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 375)  (373 375)  routing T_7_23.lc_trk_g1_3 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 375)  (378 375)  LC_3 Logic Functioning bit
 (37 7)  (379 375)  (379 375)  LC_3 Logic Functioning bit
 (38 7)  (380 375)  (380 375)  LC_3 Logic Functioning bit
 (42 7)  (384 375)  (384 375)  LC_3 Logic Functioning bit
 (43 7)  (385 375)  (385 375)  LC_3 Logic Functioning bit
 (14 8)  (356 376)  (356 376)  routing T_7_23.sp4_v_b_24 <X> T_7_23.lc_trk_g2_0
 (17 8)  (359 376)  (359 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 376)  (360 376)  routing T_7_23.wire_logic_cluster/lc_1/out <X> T_7_23.lc_trk_g2_1
 (25 8)  (367 376)  (367 376)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 376)  (375 376)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 376)  (378 376)  LC_4 Logic Functioning bit
 (43 8)  (385 376)  (385 376)  LC_4 Logic Functioning bit
 (50 8)  (392 376)  (392 376)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (358 377)  (358 377)  routing T_7_23.sp4_v_b_24 <X> T_7_23.lc_trk_g2_0
 (17 9)  (359 377)  (359 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (364 377)  (364 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 377)  (365 377)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (24 9)  (366 377)  (366 377)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (25 9)  (367 377)  (367 377)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (26 9)  (368 377)  (368 377)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 377)  (370 377)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 377)  (378 377)  LC_4 Logic Functioning bit
 (37 9)  (379 377)  (379 377)  LC_4 Logic Functioning bit
 (38 9)  (380 377)  (380 377)  LC_4 Logic Functioning bit
 (39 9)  (381 377)  (381 377)  LC_4 Logic Functioning bit
 (41 9)  (383 377)  (383 377)  LC_4 Logic Functioning bit
 (43 9)  (385 377)  (385 377)  LC_4 Logic Functioning bit
 (5 10)  (347 378)  (347 378)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_h_l_43
 (12 10)  (354 378)  (354 378)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_h_l_45
 (14 10)  (356 378)  (356 378)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g2_4
 (15 10)  (357 378)  (357 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (16 10)  (358 378)  (358 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (360 378)  (360 378)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (4 11)  (346 379)  (346 379)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_h_l_43
 (11 11)  (353 379)  (353 379)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_h_l_45
 (13 11)  (355 379)  (355 379)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_h_l_45
 (14 11)  (356 379)  (356 379)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g2_4
 (16 11)  (358 379)  (358 379)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g2_4
 (17 11)  (359 379)  (359 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (360 379)  (360 379)  routing T_7_23.sp4_h_r_45 <X> T_7_23.lc_trk_g2_5
 (14 12)  (356 380)  (356 380)  routing T_7_23.sp4_v_b_24 <X> T_7_23.lc_trk_g3_0
 (22 12)  (364 380)  (364 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (16 13)  (358 381)  (358 381)  routing T_7_23.sp4_v_b_24 <X> T_7_23.lc_trk_g3_0
 (17 13)  (359 381)  (359 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (363 381)  (363 381)  routing T_7_23.sp4_r_v_b_43 <X> T_7_23.lc_trk_g3_3
 (17 14)  (359 382)  (359 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (363 382)  (363 382)  routing T_7_23.sp4_v_t_26 <X> T_7_23.lc_trk_g3_7
 (22 14)  (364 382)  (364 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 382)  (365 382)  routing T_7_23.sp4_v_t_26 <X> T_7_23.lc_trk_g3_7
 (18 15)  (360 383)  (360 383)  routing T_7_23.sp4_r_v_b_45 <X> T_7_23.lc_trk_g3_5
 (21 15)  (363 383)  (363 383)  routing T_7_23.sp4_v_t_26 <X> T_7_23.lc_trk_g3_7


RAM_Tile_8_23

 (12 10)  (408 378)  (408 378)  routing T_8_23.sp4_v_t_39 <X> T_8_23.sp4_h_l_45
 (11 11)  (407 379)  (407 379)  routing T_8_23.sp4_v_t_39 <X> T_8_23.sp4_h_l_45
 (13 11)  (409 379)  (409 379)  routing T_8_23.sp4_v_t_39 <X> T_8_23.sp4_h_l_45
 (9 12)  (405 380)  (405 380)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_h_r_10
 (10 12)  (406 380)  (406 380)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_h_r_10


LogicTile_9_23

 (22 1)  (460 369)  (460 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 369)  (462 369)  routing T_9_23.top_op_2 <X> T_9_23.lc_trk_g0_2
 (25 1)  (463 369)  (463 369)  routing T_9_23.top_op_2 <X> T_9_23.lc_trk_g0_2
 (21 2)  (459 370)  (459 370)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (22 2)  (460 370)  (460 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 370)  (461 370)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (24 2)  (462 370)  (462 370)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (25 2)  (463 370)  (463 370)  routing T_9_23.sp4_h_r_14 <X> T_9_23.lc_trk_g0_6
 (26 2)  (464 370)  (464 370)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 370)  (468 370)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 370)  (469 370)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 370)  (471 370)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (41 2)  (479 370)  (479 370)  LC_1 Logic Functioning bit
 (43 2)  (481 370)  (481 370)  LC_1 Logic Functioning bit
 (21 3)  (459 371)  (459 371)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 371)  (461 371)  routing T_9_23.sp4_h_r_14 <X> T_9_23.lc_trk_g0_6
 (24 3)  (462 371)  (462 371)  routing T_9_23.sp4_h_r_14 <X> T_9_23.lc_trk_g0_6
 (27 3)  (465 371)  (465 371)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 371)  (466 371)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 371)  (467 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 371)  (470 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (471 371)  (471 371)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_1
 (34 3)  (472 371)  (472 371)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_1
 (35 3)  (473 371)  (473 371)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_1
 (36 3)  (474 371)  (474 371)  LC_1 Logic Functioning bit
 (39 3)  (477 371)  (477 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (26 4)  (464 372)  (464 372)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 372)  (469 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 372)  (472 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (43 4)  (481 372)  (481 372)  LC_2 Logic Functioning bit
 (50 4)  (488 372)  (488 372)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (442 373)  (442 373)  routing T_9_23.sp4_h_l_42 <X> T_9_23.sp4_h_r_3
 (6 5)  (444 373)  (444 373)  routing T_9_23.sp4_h_l_42 <X> T_9_23.sp4_h_r_3
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 373)  (465 373)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (37 5)  (475 373)  (475 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (39 5)  (477 373)  (477 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (15 6)  (453 374)  (453 374)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g1_5
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (459 374)  (459 374)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g1_7
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 374)  (461 374)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g1_7
 (24 6)  (462 374)  (462 374)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g1_7
 (26 6)  (464 374)  (464 374)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 374)  (468 374)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (43 6)  (481 374)  (481 374)  LC_3 Logic Functioning bit
 (47 6)  (485 374)  (485 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (488 374)  (488 374)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 375)  (452 375)  routing T_9_23.top_op_4 <X> T_9_23.lc_trk_g1_4
 (15 7)  (453 375)  (453 375)  routing T_9_23.top_op_4 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (456 375)  (456 375)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g1_5
 (21 7)  (459 375)  (459 375)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g1_7
 (26 7)  (464 375)  (464 375)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 375)  (469 375)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 375)  (474 375)  LC_3 Logic Functioning bit
 (37 7)  (475 375)  (475 375)  LC_3 Logic Functioning bit
 (38 7)  (476 375)  (476 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (15 8)  (453 376)  (453 376)  routing T_9_23.sp4_h_r_25 <X> T_9_23.lc_trk_g2_1
 (16 8)  (454 376)  (454 376)  routing T_9_23.sp4_h_r_25 <X> T_9_23.lc_trk_g2_1
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (456 377)  (456 377)  routing T_9_23.sp4_h_r_25 <X> T_9_23.lc_trk_g2_1
 (14 11)  (452 379)  (452 379)  routing T_9_23.sp4_r_v_b_36 <X> T_9_23.lc_trk_g2_4
 (17 11)  (455 379)  (455 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (463 380)  (463 380)  routing T_9_23.sp4_v_t_23 <X> T_9_23.lc_trk_g3_2
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (461 381)  (461 381)  routing T_9_23.sp4_v_t_23 <X> T_9_23.lc_trk_g3_2
 (25 13)  (463 381)  (463 381)  routing T_9_23.sp4_v_t_23 <X> T_9_23.lc_trk_g3_2
 (14 15)  (452 383)  (452 383)  routing T_9_23.sp4_r_v_b_44 <X> T_9_23.lc_trk_g3_4
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_10_23

 (5 6)  (497 374)  (497 374)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_l_38
 (6 6)  (498 374)  (498 374)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_t_38
 (4 7)  (496 375)  (496 375)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_l_38
 (6 7)  (498 375)  (498 375)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_l_38
 (5 10)  (497 378)  (497 378)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_43
 (12 10)  (504 378)  (504 378)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_45
 (6 11)  (498 379)  (498 379)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_l_43
 (11 11)  (503 379)  (503 379)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_45
 (13 11)  (505 379)  (505 379)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_45


LogicTile_11_23

 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 371)  (546 371)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (9 4)  (555 372)  (555 372)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_h_r_4
 (10 4)  (556 372)  (556 372)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_h_r_4
 (5 6)  (551 374)  (551 374)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_h_l_38
 (14 6)  (560 374)  (560 374)  routing T_11_23.wire_logic_cluster/lc_4/out <X> T_11_23.lc_trk_g1_4
 (6 7)  (552 375)  (552 375)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_h_l_38
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (561 376)  (561 376)  routing T_11_23.sp4_h_r_25 <X> T_11_23.lc_trk_g2_1
 (16 8)  (562 376)  (562 376)  routing T_11_23.sp4_h_r_25 <X> T_11_23.lc_trk_g2_1
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (51 8)  (597 376)  (597 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (564 377)  (564 377)  routing T_11_23.sp4_h_r_25 <X> T_11_23.lc_trk_g2_1
 (27 9)  (573 377)  (573 377)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (5 10)  (551 378)  (551 378)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_h_l_43
 (6 11)  (552 379)  (552 379)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_h_l_43
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_12_23

 (5 6)  (605 374)  (605 374)  routing T_12_23.sp4_v_t_44 <X> T_12_23.sp4_h_l_38
 (4 7)  (604 375)  (604 375)  routing T_12_23.sp4_v_t_44 <X> T_12_23.sp4_h_l_38
 (6 7)  (606 375)  (606 375)  routing T_12_23.sp4_v_t_44 <X> T_12_23.sp4_h_l_38


LogicTile_13_23

 (3 2)  (657 370)  (657 370)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_h_l_23
 (8 2)  (662 370)  (662 370)  routing T_13_23.sp4_v_t_42 <X> T_13_23.sp4_h_l_36
 (9 2)  (663 370)  (663 370)  routing T_13_23.sp4_v_t_42 <X> T_13_23.sp4_h_l_36
 (10 2)  (664 370)  (664 370)  routing T_13_23.sp4_v_t_42 <X> T_13_23.sp4_h_l_36
 (5 7)  (659 375)  (659 375)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_t_38
 (6 10)  (660 378)  (660 378)  routing T_13_23.sp4_h_l_36 <X> T_13_23.sp4_v_t_43


LogicTile_15_23

 (6 14)  (768 382)  (768 382)  routing T_15_23.sp4_h_l_41 <X> T_15_23.sp4_v_t_44


LogicTile_1_22

 (27 0)  (45 352)  (45 352)  routing T_1_22.lc_trk_g1_0 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 352)  (47 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 352)  (54 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (41 0)  (59 352)  (59 352)  LC_0 Logic Functioning bit
 (42 0)  (60 352)  (60 352)  LC_0 Logic Functioning bit
 (17 1)  (35 353)  (35 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (40 353)  (40 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (39 1)  (57 353)  (57 353)  LC_0 Logic Functioning bit
 (41 1)  (59 353)  (59 353)  LC_0 Logic Functioning bit
 (42 1)  (60 353)  (60 353)  LC_0 Logic Functioning bit
 (49 1)  (67 353)  (67 353)  Carry_In_Mux bit 

 (0 2)  (18 354)  (18 354)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 355)  (18 355)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (14 4)  (32 356)  (32 356)  routing T_1_22.bnr_op_0 <X> T_1_22.lc_trk_g1_0
 (14 5)  (32 357)  (32 357)  routing T_1_22.bnr_op_0 <X> T_1_22.lc_trk_g1_0
 (17 5)  (35 357)  (35 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (28 8)  (46 360)  (46 360)  routing T_1_22.lc_trk_g2_5 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 360)  (47 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 360)  (48 360)  routing T_1_22.lc_trk_g2_5 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 360)  (49 360)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 360)  (51 360)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (42 8)  (60 360)  (60 360)  LC_4 Logic Functioning bit
 (46 8)  (64 360)  (64 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (44 361)  (44 361)  routing T_1_22.lc_trk_g0_2 <X> T_1_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 361)  (47 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 361)  (49 361)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 361)  (50 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (51 361)  (51 361)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.input_2_4
 (34 9)  (52 361)  (52 361)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.input_2_4
 (35 9)  (53 361)  (53 361)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.input_2_4
 (40 9)  (58 361)  (58 361)  LC_4 Logic Functioning bit
 (42 9)  (60 361)  (60 361)  LC_4 Logic Functioning bit
 (46 9)  (64 361)  (64 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (35 362)  (35 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 362)  (36 362)  routing T_1_22.wire_logic_cluster/lc_5/out <X> T_1_22.lc_trk_g2_5
 (21 10)  (39 362)  (39 362)  routing T_1_22.wire_logic_cluster/lc_7/out <X> T_1_22.lc_trk_g2_7
 (22 10)  (40 362)  (40 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (47 362)  (47 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 362)  (49 362)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 362)  (50 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 362)  (51 362)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 362)  (54 362)  LC_5 Logic Functioning bit
 (38 10)  (56 362)  (56 362)  LC_5 Logic Functioning bit
 (43 10)  (61 362)  (61 362)  LC_5 Logic Functioning bit
 (45 10)  (63 362)  (63 362)  LC_5 Logic Functioning bit
 (50 10)  (68 362)  (68 362)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (40 363)  (40 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 363)  (43 363)  routing T_1_22.sp4_r_v_b_38 <X> T_1_22.lc_trk_g2_6
 (31 11)  (49 363)  (49 363)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 363)  (54 363)  LC_5 Logic Functioning bit
 (38 11)  (56 363)  (56 363)  LC_5 Logic Functioning bit
 (43 11)  (61 363)  (61 363)  LC_5 Logic Functioning bit
 (53 11)  (71 363)  (71 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (30 364)  (30 364)  routing T_1_22.sp4_v_t_46 <X> T_1_22.sp4_h_r_11
 (15 12)  (33 364)  (33 364)  routing T_1_22.rgt_op_1 <X> T_1_22.lc_trk_g3_1
 (17 12)  (35 364)  (35 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 364)  (36 364)  routing T_1_22.rgt_op_1 <X> T_1_22.lc_trk_g3_1
 (21 12)  (39 364)  (39 364)  routing T_1_22.rgt_op_3 <X> T_1_22.lc_trk_g3_3
 (22 12)  (40 364)  (40 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 364)  (42 364)  routing T_1_22.rgt_op_3 <X> T_1_22.lc_trk_g3_3
 (28 14)  (46 366)  (46 366)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 366)  (47 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 366)  (48 366)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 366)  (50 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 366)  (51 366)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 366)  (52 366)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 366)  (54 366)  LC_7 Logic Functioning bit
 (37 14)  (55 366)  (55 366)  LC_7 Logic Functioning bit
 (38 14)  (56 366)  (56 366)  LC_7 Logic Functioning bit
 (39 14)  (57 366)  (57 366)  LC_7 Logic Functioning bit
 (41 14)  (59 366)  (59 366)  LC_7 Logic Functioning bit
 (43 14)  (61 366)  (61 366)  LC_7 Logic Functioning bit
 (30 15)  (48 367)  (48 367)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 367)  (54 367)  LC_7 Logic Functioning bit
 (37 15)  (55 367)  (55 367)  LC_7 Logic Functioning bit
 (38 15)  (56 367)  (56 367)  LC_7 Logic Functioning bit
 (39 15)  (57 367)  (57 367)  LC_7 Logic Functioning bit
 (41 15)  (59 367)  (59 367)  LC_7 Logic Functioning bit
 (43 15)  (61 367)  (61 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (15 0)  (87 352)  (87 352)  routing T_2_22.top_op_1 <X> T_2_22.lc_trk_g0_1
 (17 0)  (89 352)  (89 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (93 352)  (93 352)  routing T_2_22.wire_logic_cluster/lc_3/out <X> T_2_22.lc_trk_g0_3
 (22 0)  (94 352)  (94 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (99 352)  (99 352)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 352)  (102 352)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 352)  (105 352)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 352)  (107 352)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_0
 (36 0)  (108 352)  (108 352)  LC_0 Logic Functioning bit
 (37 0)  (109 352)  (109 352)  LC_0 Logic Functioning bit
 (38 0)  (110 352)  (110 352)  LC_0 Logic Functioning bit
 (41 0)  (113 352)  (113 352)  LC_0 Logic Functioning bit
 (43 0)  (115 352)  (115 352)  LC_0 Logic Functioning bit
 (18 1)  (90 353)  (90 353)  routing T_2_22.top_op_1 <X> T_2_22.lc_trk_g0_1
 (26 1)  (98 353)  (98 353)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 353)  (99 353)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 353)  (100 353)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 353)  (101 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 353)  (103 353)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 353)  (104 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 353)  (106 353)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_0
 (35 1)  (107 353)  (107 353)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_0
 (36 1)  (108 353)  (108 353)  LC_0 Logic Functioning bit
 (37 1)  (109 353)  (109 353)  LC_0 Logic Functioning bit
 (38 1)  (110 353)  (110 353)  LC_0 Logic Functioning bit
 (39 1)  (111 353)  (111 353)  LC_0 Logic Functioning bit
 (41 1)  (113 353)  (113 353)  LC_0 Logic Functioning bit
 (43 1)  (115 353)  (115 353)  LC_0 Logic Functioning bit
 (0 2)  (72 354)  (72 354)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (2 2)  (74 354)  (74 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 354)  (86 354)  routing T_2_22.lft_op_4 <X> T_2_22.lc_trk_g0_4
 (15 2)  (87 354)  (87 354)  routing T_2_22.lft_op_5 <X> T_2_22.lc_trk_g0_5
 (17 2)  (89 354)  (89 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 354)  (90 354)  routing T_2_22.lft_op_5 <X> T_2_22.lc_trk_g0_5
 (26 2)  (98 354)  (98 354)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 354)  (99 354)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 354)  (101 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 354)  (102 354)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 354)  (105 354)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 354)  (108 354)  LC_1 Logic Functioning bit
 (37 2)  (109 354)  (109 354)  LC_1 Logic Functioning bit
 (38 2)  (110 354)  (110 354)  LC_1 Logic Functioning bit
 (50 2)  (122 354)  (122 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 355)  (72 355)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (15 3)  (87 355)  (87 355)  routing T_2_22.lft_op_4 <X> T_2_22.lc_trk_g0_4
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (98 355)  (98 355)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 355)  (99 355)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 355)  (101 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 355)  (108 355)  LC_1 Logic Functioning bit
 (37 3)  (109 355)  (109 355)  LC_1 Logic Functioning bit
 (38 3)  (110 355)  (110 355)  LC_1 Logic Functioning bit
 (39 3)  (111 355)  (111 355)  LC_1 Logic Functioning bit
 (31 4)  (103 356)  (103 356)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 356)  (104 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 356)  (108 356)  LC_2 Logic Functioning bit
 (37 4)  (109 356)  (109 356)  LC_2 Logic Functioning bit
 (38 4)  (110 356)  (110 356)  LC_2 Logic Functioning bit
 (39 4)  (111 356)  (111 356)  LC_2 Logic Functioning bit
 (42 4)  (114 356)  (114 356)  LC_2 Logic Functioning bit
 (43 4)  (115 356)  (115 356)  LC_2 Logic Functioning bit
 (50 4)  (122 356)  (122 356)  Cascade bit: LH_LC02_inmux02_5

 (36 5)  (108 357)  (108 357)  LC_2 Logic Functioning bit
 (37 5)  (109 357)  (109 357)  LC_2 Logic Functioning bit
 (38 5)  (110 357)  (110 357)  LC_2 Logic Functioning bit
 (39 5)  (111 357)  (111 357)  LC_2 Logic Functioning bit
 (42 5)  (114 357)  (114 357)  LC_2 Logic Functioning bit
 (43 5)  (115 357)  (115 357)  LC_2 Logic Functioning bit
 (51 5)  (123 357)  (123 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 358)  (86 358)  routing T_2_22.wire_logic_cluster/lc_4/out <X> T_2_22.lc_trk_g1_4
 (17 6)  (89 358)  (89 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 358)  (90 358)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g1_5
 (21 6)  (93 358)  (93 358)  routing T_2_22.wire_logic_cluster/lc_7/out <X> T_2_22.lc_trk_g1_7
 (22 6)  (94 358)  (94 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 358)  (97 358)  routing T_2_22.wire_logic_cluster/lc_6/out <X> T_2_22.lc_trk_g1_6
 (28 6)  (100 358)  (100 358)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 358)  (101 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 358)  (103 358)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 358)  (104 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 358)  (105 358)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (41 6)  (113 358)  (113 358)  LC_3 Logic Functioning bit
 (45 6)  (117 358)  (117 358)  LC_3 Logic Functioning bit
 (50 6)  (122 358)  (122 358)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (124 358)  (124 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (89 359)  (89 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 359)  (94 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (98 359)  (98 359)  routing T_2_22.lc_trk_g0_3 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 359)  (101 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 359)  (102 359)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 359)  (103 359)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (112 359)  (112 359)  LC_3 Logic Functioning bit
 (42 7)  (114 359)  (114 359)  LC_3 Logic Functioning bit
 (43 7)  (115 359)  (115 359)  LC_3 Logic Functioning bit
 (48 7)  (120 359)  (120 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (86 360)  (86 360)  routing T_2_22.rgt_op_0 <X> T_2_22.lc_trk_g2_0
 (15 8)  (87 360)  (87 360)  routing T_2_22.sp4_v_t_28 <X> T_2_22.lc_trk_g2_1
 (16 8)  (88 360)  (88 360)  routing T_2_22.sp4_v_t_28 <X> T_2_22.lc_trk_g2_1
 (17 8)  (89 360)  (89 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (94 360)  (94 360)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (96 360)  (96 360)  routing T_2_22.tnr_op_3 <X> T_2_22.lc_trk_g2_3
 (25 8)  (97 360)  (97 360)  routing T_2_22.sp4_v_b_26 <X> T_2_22.lc_trk_g2_2
 (26 8)  (98 360)  (98 360)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (104 360)  (104 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 360)  (105 360)  routing T_2_22.lc_trk_g2_1 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 360)  (107 360)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_4
 (36 8)  (108 360)  (108 360)  LC_4 Logic Functioning bit
 (37 8)  (109 360)  (109 360)  LC_4 Logic Functioning bit
 (38 8)  (110 360)  (110 360)  LC_4 Logic Functioning bit
 (45 8)  (117 360)  (117 360)  LC_4 Logic Functioning bit
 (15 9)  (87 361)  (87 361)  routing T_2_22.rgt_op_0 <X> T_2_22.lc_trk_g2_0
 (17 9)  (89 361)  (89 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (94 361)  (94 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 361)  (95 361)  routing T_2_22.sp4_v_b_26 <X> T_2_22.lc_trk_g2_2
 (29 9)  (101 361)  (101 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 361)  (104 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (105 361)  (105 361)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_4
 (35 9)  (107 361)  (107 361)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_4
 (36 9)  (108 361)  (108 361)  LC_4 Logic Functioning bit
 (37 9)  (109 361)  (109 361)  LC_4 Logic Functioning bit
 (39 9)  (111 361)  (111 361)  LC_4 Logic Functioning bit
 (4 10)  (76 362)  (76 362)  routing T_2_22.sp4_h_r_0 <X> T_2_22.sp4_v_t_43
 (6 10)  (78 362)  (78 362)  routing T_2_22.sp4_h_r_0 <X> T_2_22.sp4_v_t_43
 (16 10)  (88 362)  (88 362)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g2_5
 (17 10)  (89 362)  (89 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 362)  (90 362)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g2_5
 (21 10)  (93 362)  (93 362)  routing T_2_22.sp4_v_t_26 <X> T_2_22.lc_trk_g2_7
 (22 10)  (94 362)  (94 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 362)  (95 362)  routing T_2_22.sp4_v_t_26 <X> T_2_22.lc_trk_g2_7
 (25 10)  (97 362)  (97 362)  routing T_2_22.sp4_v_b_38 <X> T_2_22.lc_trk_g2_6
 (26 10)  (98 362)  (98 362)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 362)  (100 362)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 362)  (101 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 362)  (102 362)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 362)  (103 362)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 362)  (104 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 362)  (108 362)  LC_5 Logic Functioning bit
 (38 10)  (110 362)  (110 362)  LC_5 Logic Functioning bit
 (41 10)  (113 362)  (113 362)  LC_5 Logic Functioning bit
 (43 10)  (115 362)  (115 362)  LC_5 Logic Functioning bit
 (45 10)  (117 362)  (117 362)  LC_5 Logic Functioning bit
 (5 11)  (77 363)  (77 363)  routing T_2_22.sp4_h_r_0 <X> T_2_22.sp4_v_t_43
 (18 11)  (90 363)  (90 363)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g2_5
 (21 11)  (93 363)  (93 363)  routing T_2_22.sp4_v_t_26 <X> T_2_22.lc_trk_g2_7
 (22 11)  (94 363)  (94 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (95 363)  (95 363)  routing T_2_22.sp4_v_b_38 <X> T_2_22.lc_trk_g2_6
 (25 11)  (97 363)  (97 363)  routing T_2_22.sp4_v_b_38 <X> T_2_22.lc_trk_g2_6
 (28 11)  (100 363)  (100 363)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 363)  (101 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 363)  (102 363)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (109 363)  (109 363)  LC_5 Logic Functioning bit
 (39 11)  (111 363)  (111 363)  LC_5 Logic Functioning bit
 (21 12)  (93 364)  (93 364)  routing T_2_22.rgt_op_3 <X> T_2_22.lc_trk_g3_3
 (22 12)  (94 364)  (94 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 364)  (96 364)  routing T_2_22.rgt_op_3 <X> T_2_22.lc_trk_g3_3
 (26 12)  (98 364)  (98 364)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 364)  (103 364)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 364)  (104 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 364)  (105 364)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 364)  (107 364)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_6
 (36 12)  (108 364)  (108 364)  LC_6 Logic Functioning bit
 (37 12)  (109 364)  (109 364)  LC_6 Logic Functioning bit
 (38 12)  (110 364)  (110 364)  LC_6 Logic Functioning bit
 (45 12)  (117 364)  (117 364)  LC_6 Logic Functioning bit
 (29 13)  (101 365)  (101 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 365)  (103 365)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 365)  (104 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (105 365)  (105 365)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_6
 (35 13)  (107 365)  (107 365)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_6
 (36 13)  (108 365)  (108 365)  LC_6 Logic Functioning bit
 (37 13)  (109 365)  (109 365)  LC_6 Logic Functioning bit
 (39 13)  (111 365)  (111 365)  LC_6 Logic Functioning bit
 (28 14)  (100 366)  (100 366)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 366)  (101 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 366)  (102 366)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 366)  (103 366)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 366)  (104 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 366)  (108 366)  LC_7 Logic Functioning bit
 (38 14)  (110 366)  (110 366)  LC_7 Logic Functioning bit
 (41 14)  (113 366)  (113 366)  LC_7 Logic Functioning bit
 (43 14)  (115 366)  (115 366)  LC_7 Logic Functioning bit
 (45 14)  (117 366)  (117 366)  LC_7 Logic Functioning bit
 (29 15)  (101 367)  (101 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 367)  (102 367)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (109 367)  (109 367)  LC_7 Logic Functioning bit
 (39 15)  (111 367)  (111 367)  LC_7 Logic Functioning bit


LogicTile_3_22

 (10 0)  (136 352)  (136 352)  routing T_3_22.sp4_v_t_45 <X> T_3_22.sp4_h_r_1
 (31 0)  (157 352)  (157 352)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 352)  (159 352)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 352)  (161 352)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.input_2_0
 (36 0)  (162 352)  (162 352)  LC_0 Logic Functioning bit
 (37 0)  (163 352)  (163 352)  LC_0 Logic Functioning bit
 (43 0)  (169 352)  (169 352)  LC_0 Logic Functioning bit
 (45 0)  (171 352)  (171 352)  LC_0 Logic Functioning bit
 (28 1)  (154 353)  (154 353)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 353)  (157 353)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (159 353)  (159 353)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.input_2_0
 (34 1)  (160 353)  (160 353)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.input_2_0
 (35 1)  (161 353)  (161 353)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.input_2_0
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (42 1)  (168 353)  (168 353)  LC_0 Logic Functioning bit
 (0 2)  (126 354)  (126 354)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (128 354)  (128 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 355)  (126 355)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (5 3)  (131 355)  (131 355)  routing T_3_22.sp4_h_l_37 <X> T_3_22.sp4_v_t_37
 (21 4)  (147 356)  (147 356)  routing T_3_22.lft_op_3 <X> T_3_22.lc_trk_g1_3
 (22 4)  (148 356)  (148 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (150 356)  (150 356)  routing T_3_22.lft_op_3 <X> T_3_22.lc_trk_g1_3
 (25 4)  (151 356)  (151 356)  routing T_3_22.lft_op_2 <X> T_3_22.lc_trk_g1_2
 (22 5)  (148 357)  (148 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (150 357)  (150 357)  routing T_3_22.lft_op_2 <X> T_3_22.lc_trk_g1_2
 (15 6)  (141 358)  (141 358)  routing T_3_22.sp4_v_b_21 <X> T_3_22.lc_trk_g1_5
 (16 6)  (142 358)  (142 358)  routing T_3_22.sp4_v_b_21 <X> T_3_22.lc_trk_g1_5
 (17 6)  (143 358)  (143 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (152 358)  (152 358)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 358)  (154 358)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 358)  (155 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 358)  (159 358)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 358)  (162 358)  LC_3 Logic Functioning bit
 (38 6)  (164 358)  (164 358)  LC_3 Logic Functioning bit
 (41 6)  (167 358)  (167 358)  LC_3 Logic Functioning bit
 (43 6)  (169 358)  (169 358)  LC_3 Logic Functioning bit
 (45 6)  (171 358)  (171 358)  LC_3 Logic Functioning bit
 (26 7)  (152 359)  (152 359)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 359)  (154 359)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 359)  (156 359)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 359)  (162 359)  LC_3 Logic Functioning bit
 (38 7)  (164 359)  (164 359)  LC_3 Logic Functioning bit
 (14 8)  (140 360)  (140 360)  routing T_3_22.sp4_h_l_21 <X> T_3_22.lc_trk_g2_0
 (28 8)  (154 360)  (154 360)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 360)  (155 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 360)  (156 360)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 360)  (158 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 360)  (160 360)  routing T_3_22.lc_trk_g1_2 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 360)  (163 360)  LC_4 Logic Functioning bit
 (39 8)  (165 360)  (165 360)  LC_4 Logic Functioning bit
 (40 8)  (166 360)  (166 360)  LC_4 Logic Functioning bit
 (47 8)  (173 360)  (173 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (141 361)  (141 361)  routing T_3_22.sp4_h_l_21 <X> T_3_22.lc_trk_g2_0
 (16 9)  (142 361)  (142 361)  routing T_3_22.sp4_h_l_21 <X> T_3_22.lc_trk_g2_0
 (17 9)  (143 361)  (143 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (148 361)  (148 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (150 361)  (150 361)  routing T_3_22.tnl_op_2 <X> T_3_22.lc_trk_g2_2
 (25 9)  (151 361)  (151 361)  routing T_3_22.tnl_op_2 <X> T_3_22.lc_trk_g2_2
 (26 9)  (152 361)  (152 361)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 361)  (153 361)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 361)  (154 361)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 361)  (155 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 361)  (156 361)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 361)  (157 361)  routing T_3_22.lc_trk_g1_2 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 361)  (158 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (160 361)  (160 361)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.input_2_4
 (35 9)  (161 361)  (161 361)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.input_2_4
 (21 10)  (147 362)  (147 362)  routing T_3_22.sp4_v_t_26 <X> T_3_22.lc_trk_g2_7
 (22 10)  (148 362)  (148 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (149 362)  (149 362)  routing T_3_22.sp4_v_t_26 <X> T_3_22.lc_trk_g2_7
 (27 10)  (153 362)  (153 362)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 362)  (155 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 362)  (157 362)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 362)  (158 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 362)  (160 362)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 362)  (162 362)  LC_5 Logic Functioning bit
 (37 10)  (163 362)  (163 362)  LC_5 Logic Functioning bit
 (42 10)  (168 362)  (168 362)  LC_5 Logic Functioning bit
 (50 10)  (176 362)  (176 362)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (147 363)  (147 363)  routing T_3_22.sp4_v_t_26 <X> T_3_22.lc_trk_g2_7
 (30 11)  (156 363)  (156 363)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 363)  (162 363)  LC_5 Logic Functioning bit
 (37 11)  (163 363)  (163 363)  LC_5 Logic Functioning bit
 (42 11)  (168 363)  (168 363)  LC_5 Logic Functioning bit
 (22 12)  (148 364)  (148 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (149 364)  (149 364)  routing T_3_22.sp4_v_t_30 <X> T_3_22.lc_trk_g3_3
 (24 12)  (150 364)  (150 364)  routing T_3_22.sp4_v_t_30 <X> T_3_22.lc_trk_g3_3
 (13 14)  (139 366)  (139 366)  routing T_3_22.sp4_h_r_11 <X> T_3_22.sp4_v_t_46
 (22 14)  (148 366)  (148 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (150 366)  (150 366)  routing T_3_22.tnl_op_7 <X> T_3_22.lc_trk_g3_7
 (12 15)  (138 367)  (138 367)  routing T_3_22.sp4_h_r_11 <X> T_3_22.sp4_v_t_46
 (21 15)  (147 367)  (147 367)  routing T_3_22.tnl_op_7 <X> T_3_22.lc_trk_g3_7


LogicTile_4_22

 (11 0)  (191 352)  (191 352)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_v_b_2
 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (204 353)  (204 353)  routing T_4_22.bot_op_2 <X> T_4_22.lc_trk_g0_2
 (0 2)  (180 354)  (180 354)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (207 354)  (207 354)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 354)  (216 354)  LC_1 Logic Functioning bit
 (38 2)  (218 354)  (218 354)  LC_1 Logic Functioning bit
 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (31 3)  (211 355)  (211 355)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 355)  (216 355)  LC_1 Logic Functioning bit
 (38 3)  (218 355)  (218 355)  LC_1 Logic Functioning bit
 (51 3)  (231 355)  (231 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (181 356)  (181 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (195 356)  (195 356)  routing T_4_22.bot_op_1 <X> T_4_22.lc_trk_g1_1
 (17 4)  (197 356)  (197 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (201 356)  (201 356)  routing T_4_22.sp12_h_r_3 <X> T_4_22.lc_trk_g1_3
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (204 356)  (204 356)  routing T_4_22.sp12_h_r_3 <X> T_4_22.lc_trk_g1_3
 (0 5)  (180 357)  (180 357)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_7/cen
 (1 5)  (181 357)  (181 357)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_7/cen
 (21 5)  (201 357)  (201 357)  routing T_4_22.sp12_h_r_3 <X> T_4_22.lc_trk_g1_3
 (14 6)  (194 358)  (194 358)  routing T_4_22.wire_logic_cluster/lc_4/out <X> T_4_22.lc_trk_g1_4
 (15 6)  (195 358)  (195 358)  routing T_4_22.lft_op_5 <X> T_4_22.lc_trk_g1_5
 (17 6)  (197 358)  (197 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (198 358)  (198 358)  routing T_4_22.lft_op_5 <X> T_4_22.lc_trk_g1_5
 (27 6)  (207 358)  (207 358)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 358)  (208 358)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 358)  (211 358)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 358)  (213 358)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 358)  (217 358)  LC_3 Logic Functioning bit
 (39 6)  (219 358)  (219 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (45 6)  (225 358)  (225 358)  LC_3 Logic Functioning bit
 (46 6)  (226 358)  (226 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (197 359)  (197 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (210 359)  (210 359)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 359)  (211 359)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (39 7)  (219 359)  (219 359)  LC_3 Logic Functioning bit
 (41 7)  (221 359)  (221 359)  LC_3 Logic Functioning bit
 (43 7)  (223 359)  (223 359)  LC_3 Logic Functioning bit
 (48 7)  (228 359)  (228 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (231 359)  (231 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (206 360)  (206 360)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (211 360)  (211 360)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 360)  (214 360)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 360)  (217 360)  LC_4 Logic Functioning bit
 (38 8)  (218 360)  (218 360)  LC_4 Logic Functioning bit
 (39 8)  (219 360)  (219 360)  LC_4 Logic Functioning bit
 (43 8)  (223 360)  (223 360)  LC_4 Logic Functioning bit
 (45 8)  (225 360)  (225 360)  LC_4 Logic Functioning bit
 (46 8)  (226 360)  (226 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (231 360)  (231 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (206 361)  (206 361)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 361)  (208 361)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 361)  (212 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (213 361)  (213 361)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.input_2_4
 (34 9)  (214 361)  (214 361)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.input_2_4
 (35 9)  (215 361)  (215 361)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.input_2_4
 (36 9)  (216 361)  (216 361)  LC_4 Logic Functioning bit
 (38 9)  (218 361)  (218 361)  LC_4 Logic Functioning bit
 (39 9)  (219 361)  (219 361)  LC_4 Logic Functioning bit
 (42 9)  (222 361)  (222 361)  LC_4 Logic Functioning bit
 (21 10)  (201 362)  (201 362)  routing T_4_22.sp4_v_t_18 <X> T_4_22.lc_trk_g2_7
 (22 10)  (202 362)  (202 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (203 362)  (203 362)  routing T_4_22.sp4_v_t_18 <X> T_4_22.lc_trk_g2_7
 (25 10)  (205 362)  (205 362)  routing T_4_22.sp4_h_r_46 <X> T_4_22.lc_trk_g2_6
 (22 11)  (202 363)  (202 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 363)  (203 363)  routing T_4_22.sp4_h_r_46 <X> T_4_22.lc_trk_g2_6
 (24 11)  (204 363)  (204 363)  routing T_4_22.sp4_h_r_46 <X> T_4_22.lc_trk_g2_6
 (25 11)  (205 363)  (205 363)  routing T_4_22.sp4_h_r_46 <X> T_4_22.lc_trk_g2_6
 (21 12)  (201 364)  (201 364)  routing T_4_22.wire_logic_cluster/lc_3/out <X> T_4_22.lc_trk_g3_3
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (207 364)  (207 364)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 364)  (208 364)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 364)  (211 364)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 364)  (213 364)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (217 364)  (217 364)  LC_6 Logic Functioning bit
 (39 12)  (219 364)  (219 364)  LC_6 Logic Functioning bit
 (41 12)  (221 364)  (221 364)  LC_6 Logic Functioning bit
 (43 12)  (223 364)  (223 364)  LC_6 Logic Functioning bit
 (51 12)  (231 364)  (231 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (232 364)  (232 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (202 365)  (202 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (210 365)  (210 365)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 365)  (211 365)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 365)  (217 365)  LC_6 Logic Functioning bit
 (39 13)  (219 365)  (219 365)  LC_6 Logic Functioning bit
 (41 13)  (221 365)  (221 365)  LC_6 Logic Functioning bit
 (43 13)  (223 365)  (223 365)  LC_6 Logic Functioning bit
 (1 14)  (181 366)  (181 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (180 367)  (180 367)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 367)  (181 367)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_7/s_r


LogicTile_5_22

 (8 0)  (242 352)  (242 352)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_r_1
 (9 0)  (243 352)  (243 352)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_r_1
 (10 0)  (244 352)  (244 352)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_r_1


LogicTile_7_22

 (14 2)  (356 354)  (356 354)  routing T_7_22.sp4_v_t_1 <X> T_7_22.lc_trk_g0_4
 (8 3)  (350 355)  (350 355)  routing T_7_22.sp4_h_l_36 <X> T_7_22.sp4_v_t_36
 (14 3)  (356 355)  (356 355)  routing T_7_22.sp4_v_t_1 <X> T_7_22.lc_trk_g0_4
 (16 3)  (358 355)  (358 355)  routing T_7_22.sp4_v_t_1 <X> T_7_22.lc_trk_g0_4
 (17 3)  (359 355)  (359 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 4)  (356 356)  (356 356)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (14 5)  (356 357)  (356 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (15 8)  (357 360)  (357 360)  routing T_7_22.sp4_h_r_25 <X> T_7_22.lc_trk_g2_1
 (16 8)  (358 360)  (358 360)  routing T_7_22.sp4_h_r_25 <X> T_7_22.lc_trk_g2_1
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (360 361)  (360 361)  routing T_7_22.sp4_h_r_25 <X> T_7_22.lc_trk_g2_1
 (26 12)  (368 364)  (368 364)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 364)  (370 364)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 364)  (376 364)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 364)  (378 364)  LC_6 Logic Functioning bit
 (37 12)  (379 364)  (379 364)  LC_6 Logic Functioning bit
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (39 12)  (381 364)  (381 364)  LC_6 Logic Functioning bit
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (382 365)  (382 365)  LC_6 Logic Functioning bit
 (41 13)  (383 365)  (383 365)  LC_6 Logic Functioning bit
 (42 13)  (384 365)  (384 365)  LC_6 Logic Functioning bit
 (43 13)  (385 365)  (385 365)  LC_6 Logic Functioning bit
 (47 13)  (389 365)  (389 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_10_22

 (3 14)  (495 366)  (495 366)  routing T_10_22.sp12_h_r_1 <X> T_10_22.sp12_v_t_22
 (3 15)  (495 367)  (495 367)  routing T_10_22.sp12_h_r_1 <X> T_10_22.sp12_v_t_22


LogicTile_11_22

 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (14 3)  (560 355)  (560 355)  routing T_11_22.sp4_r_v_b_28 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 6)  (560 358)  (560 358)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g1_4
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.wire_logic_cluster/lc_5/out <X> T_11_22.lc_trk_g1_5
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 360)  (581 360)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.input_2_4
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (45 8)  (591 360)  (591 360)  LC_4 Logic Functioning bit
 (51 8)  (597 360)  (597 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 361)  (578 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (572 362)  (572 362)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (38 10)  (584 362)  (584 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (45 10)  (591 362)  (591 362)  LC_5 Logic Functioning bit
 (47 10)  (593 362)  (593 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (564 363)  (564 363)  routing T_11_22.sp4_r_v_b_37 <X> T_11_22.lc_trk_g2_5
 (28 11)  (574 363)  (574 363)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 363)  (583 363)  LC_5 Logic Functioning bit
 (39 11)  (585 363)  (585 363)  LC_5 Logic Functioning bit
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (567 367)  (567 367)  routing T_11_22.sp4_r_v_b_47 <X> T_11_22.lc_trk_g3_7


LogicTile_1_21

 (17 0)  (35 336)  (35 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 336)  (36 336)  routing T_1_21.bnr_op_1 <X> T_1_21.lc_trk_g0_1
 (21 0)  (39 336)  (39 336)  routing T_1_21.bnr_op_3 <X> T_1_21.lc_trk_g0_3
 (22 0)  (40 336)  (40 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (47 336)  (47 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 336)  (48 336)  routing T_1_21.lc_trk_g0_7 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 336)  (50 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 336)  (54 336)  LC_0 Logic Functioning bit
 (39 0)  (57 336)  (57 336)  LC_0 Logic Functioning bit
 (41 0)  (59 336)  (59 336)  LC_0 Logic Functioning bit
 (42 0)  (60 336)  (60 336)  LC_0 Logic Functioning bit
 (44 0)  (62 336)  (62 336)  LC_0 Logic Functioning bit
 (18 1)  (36 337)  (36 337)  routing T_1_21.bnr_op_1 <X> T_1_21.lc_trk_g0_1
 (21 1)  (39 337)  (39 337)  routing T_1_21.bnr_op_3 <X> T_1_21.lc_trk_g0_3
 (30 1)  (48 337)  (48 337)  routing T_1_21.lc_trk_g0_7 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 337)  (54 337)  LC_0 Logic Functioning bit
 (39 1)  (57 337)  (57 337)  LC_0 Logic Functioning bit
 (41 1)  (59 337)  (59 337)  LC_0 Logic Functioning bit
 (42 1)  (60 337)  (60 337)  LC_0 Logic Functioning bit
 (50 1)  (68 337)  (68 337)  Carry_In_Mux bit 

 (14 2)  (32 338)  (32 338)  routing T_1_21.bnr_op_4 <X> T_1_21.lc_trk_g0_4
 (21 2)  (39 338)  (39 338)  routing T_1_21.bnr_op_7 <X> T_1_21.lc_trk_g0_7
 (22 2)  (40 338)  (40 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (47 338)  (47 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 338)  (48 338)  routing T_1_21.lc_trk_g0_4 <X> T_1_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 338)  (50 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 338)  (54 338)  LC_1 Logic Functioning bit
 (39 2)  (57 338)  (57 338)  LC_1 Logic Functioning bit
 (41 2)  (59 338)  (59 338)  LC_1 Logic Functioning bit
 (42 2)  (60 338)  (60 338)  LC_1 Logic Functioning bit
 (44 2)  (62 338)  (62 338)  LC_1 Logic Functioning bit
 (14 3)  (32 339)  (32 339)  routing T_1_21.bnr_op_4 <X> T_1_21.lc_trk_g0_4
 (17 3)  (35 339)  (35 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (39 339)  (39 339)  routing T_1_21.bnr_op_7 <X> T_1_21.lc_trk_g0_7
 (36 3)  (54 339)  (54 339)  LC_1 Logic Functioning bit
 (39 3)  (57 339)  (57 339)  LC_1 Logic Functioning bit
 (41 3)  (59 339)  (59 339)  LC_1 Logic Functioning bit
 (42 3)  (60 339)  (60 339)  LC_1 Logic Functioning bit
 (29 4)  (47 340)  (47 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 340)  (50 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 340)  (54 340)  LC_2 Logic Functioning bit
 (39 4)  (57 340)  (57 340)  LC_2 Logic Functioning bit
 (41 4)  (59 340)  (59 340)  LC_2 Logic Functioning bit
 (42 4)  (60 340)  (60 340)  LC_2 Logic Functioning bit
 (44 4)  (62 340)  (62 340)  LC_2 Logic Functioning bit
 (22 5)  (40 341)  (40 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (41 341)  (41 341)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g1_2
 (24 5)  (42 341)  (42 341)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g1_2
 (25 5)  (43 341)  (43 341)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g1_2
 (30 5)  (48 341)  (48 341)  routing T_1_21.lc_trk_g0_3 <X> T_1_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 341)  (54 341)  LC_2 Logic Functioning bit
 (39 5)  (57 341)  (57 341)  LC_2 Logic Functioning bit
 (41 5)  (59 341)  (59 341)  LC_2 Logic Functioning bit
 (42 5)  (60 341)  (60 341)  LC_2 Logic Functioning bit
 (27 6)  (45 342)  (45 342)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 342)  (46 342)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 342)  (47 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 342)  (48 342)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 342)  (50 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 342)  (54 342)  LC_3 Logic Functioning bit
 (41 6)  (59 342)  (59 342)  LC_3 Logic Functioning bit
 (44 6)  (62 342)  (62 342)  LC_3 Logic Functioning bit
 (26 7)  (44 343)  (44 343)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 343)  (45 343)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 343)  (47 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 343)  (48 343)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (39 7)  (57 343)  (57 343)  LC_3 Logic Functioning bit
 (42 7)  (60 343)  (60 343)  LC_3 Logic Functioning bit
 (21 8)  (39 344)  (39 344)  routing T_1_21.rgt_op_3 <X> T_1_21.lc_trk_g2_3
 (22 8)  (40 344)  (40 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 344)  (42 344)  routing T_1_21.rgt_op_3 <X> T_1_21.lc_trk_g2_3
 (25 8)  (43 344)  (43 344)  routing T_1_21.rgt_op_2 <X> T_1_21.lc_trk_g2_2
 (28 8)  (46 344)  (46 344)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 344)  (47 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 344)  (50 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 344)  (54 344)  LC_4 Logic Functioning bit
 (39 8)  (57 344)  (57 344)  LC_4 Logic Functioning bit
 (41 8)  (59 344)  (59 344)  LC_4 Logic Functioning bit
 (42 8)  (60 344)  (60 344)  LC_4 Logic Functioning bit
 (44 8)  (62 344)  (62 344)  LC_4 Logic Functioning bit
 (22 9)  (40 345)  (40 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 345)  (42 345)  routing T_1_21.rgt_op_2 <X> T_1_21.lc_trk_g2_2
 (30 9)  (48 345)  (48 345)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 345)  (54 345)  LC_4 Logic Functioning bit
 (39 9)  (57 345)  (57 345)  LC_4 Logic Functioning bit
 (41 9)  (59 345)  (59 345)  LC_4 Logic Functioning bit
 (42 9)  (60 345)  (60 345)  LC_4 Logic Functioning bit
 (27 10)  (45 346)  (45 346)  routing T_1_21.lc_trk_g3_1 <X> T_1_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 346)  (46 346)  routing T_1_21.lc_trk_g3_1 <X> T_1_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 346)  (47 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 346)  (50 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 346)  (54 346)  LC_5 Logic Functioning bit
 (39 10)  (57 346)  (57 346)  LC_5 Logic Functioning bit
 (41 10)  (59 346)  (59 346)  LC_5 Logic Functioning bit
 (42 10)  (60 346)  (60 346)  LC_5 Logic Functioning bit
 (44 10)  (62 346)  (62 346)  LC_5 Logic Functioning bit
 (36 11)  (54 347)  (54 347)  LC_5 Logic Functioning bit
 (39 11)  (57 347)  (57 347)  LC_5 Logic Functioning bit
 (41 11)  (59 347)  (59 347)  LC_5 Logic Functioning bit
 (42 11)  (60 347)  (60 347)  LC_5 Logic Functioning bit
 (15 12)  (33 348)  (33 348)  routing T_1_21.rgt_op_1 <X> T_1_21.lc_trk_g3_1
 (17 12)  (35 348)  (35 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 348)  (36 348)  routing T_1_21.rgt_op_1 <X> T_1_21.lc_trk_g3_1
 (29 12)  (47 348)  (47 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 348)  (50 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 348)  (54 348)  LC_6 Logic Functioning bit
 (39 12)  (57 348)  (57 348)  LC_6 Logic Functioning bit
 (41 12)  (59 348)  (59 348)  LC_6 Logic Functioning bit
 (42 12)  (60 348)  (60 348)  LC_6 Logic Functioning bit
 (44 12)  (62 348)  (62 348)  LC_6 Logic Functioning bit
 (36 13)  (54 349)  (54 349)  LC_6 Logic Functioning bit
 (39 13)  (57 349)  (57 349)  LC_6 Logic Functioning bit
 (41 13)  (59 349)  (59 349)  LC_6 Logic Functioning bit
 (42 13)  (60 349)  (60 349)  LC_6 Logic Functioning bit
 (21 14)  (39 350)  (39 350)  routing T_1_21.rgt_op_7 <X> T_1_21.lc_trk_g3_7
 (22 14)  (40 350)  (40 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 350)  (42 350)  routing T_1_21.rgt_op_7 <X> T_1_21.lc_trk_g3_7
 (28 14)  (46 350)  (46 350)  routing T_1_21.lc_trk_g2_2 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 350)  (47 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 350)  (50 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 350)  (54 350)  LC_7 Logic Functioning bit
 (39 14)  (57 350)  (57 350)  LC_7 Logic Functioning bit
 (41 14)  (59 350)  (59 350)  LC_7 Logic Functioning bit
 (42 14)  (60 350)  (60 350)  LC_7 Logic Functioning bit
 (44 14)  (62 350)  (62 350)  LC_7 Logic Functioning bit
 (30 15)  (48 351)  (48 351)  routing T_1_21.lc_trk_g2_2 <X> T_1_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 351)  (54 351)  LC_7 Logic Functioning bit
 (39 15)  (57 351)  (57 351)  LC_7 Logic Functioning bit
 (41 15)  (59 351)  (59 351)  LC_7 Logic Functioning bit
 (42 15)  (60 351)  (60 351)  LC_7 Logic Functioning bit


LogicTile_2_21

 (15 0)  (87 336)  (87 336)  routing T_2_21.bot_op_1 <X> T_2_21.lc_trk_g0_1
 (17 0)  (89 336)  (89 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (93 336)  (93 336)  routing T_2_21.lft_op_3 <X> T_2_21.lc_trk_g0_3
 (22 0)  (94 336)  (94 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 336)  (96 336)  routing T_2_21.lft_op_3 <X> T_2_21.lc_trk_g0_3
 (27 0)  (99 336)  (99 336)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 336)  (101 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 336)  (103 336)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 336)  (104 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 336)  (105 336)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 336)  (107 336)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_0
 (36 0)  (108 336)  (108 336)  LC_0 Logic Functioning bit
 (38 0)  (110 336)  (110 336)  LC_0 Logic Functioning bit
 (45 0)  (117 336)  (117 336)  LC_0 Logic Functioning bit
 (28 1)  (100 337)  (100 337)  routing T_2_21.lc_trk_g2_0 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 337)  (101 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 337)  (104 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 337)  (106 337)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_0
 (35 1)  (107 337)  (107 337)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_0
 (36 1)  (108 337)  (108 337)  LC_0 Logic Functioning bit
 (39 1)  (111 337)  (111 337)  LC_0 Logic Functioning bit
 (0 2)  (72 338)  (72 338)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (74 338)  (74 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 338)  (93 338)  routing T_2_21.lft_op_7 <X> T_2_21.lc_trk_g0_7
 (22 2)  (94 338)  (94 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 338)  (96 338)  routing T_2_21.lft_op_7 <X> T_2_21.lc_trk_g0_7
 (27 2)  (99 338)  (99 338)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 338)  (102 338)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 338)  (103 338)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 338)  (105 338)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 338)  (108 338)  LC_1 Logic Functioning bit
 (38 2)  (110 338)  (110 338)  LC_1 Logic Functioning bit
 (45 2)  (117 338)  (117 338)  LC_1 Logic Functioning bit
 (0 3)  (72 339)  (72 339)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (15 3)  (87 339)  (87 339)  routing T_2_21.bot_op_4 <X> T_2_21.lc_trk_g0_4
 (17 3)  (89 339)  (89 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (100 339)  (100 339)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 339)  (101 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 339)  (104 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 339)  (105 339)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.input_2_1
 (34 3)  (106 339)  (106 339)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.input_2_1
 (37 3)  (109 339)  (109 339)  LC_1 Logic Functioning bit
 (38 3)  (110 339)  (110 339)  LC_1 Logic Functioning bit
 (14 4)  (86 340)  (86 340)  routing T_2_21.wire_logic_cluster/lc_0/out <X> T_2_21.lc_trk_g1_0
 (22 4)  (94 340)  (94 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 340)  (96 340)  routing T_2_21.bot_op_3 <X> T_2_21.lc_trk_g1_3
 (29 4)  (101 340)  (101 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 340)  (102 340)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 340)  (103 340)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 340)  (104 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 340)  (105 340)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 340)  (107 340)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_2
 (36 4)  (108 340)  (108 340)  LC_2 Logic Functioning bit
 (38 4)  (110 340)  (110 340)  LC_2 Logic Functioning bit
 (45 4)  (117 340)  (117 340)  LC_2 Logic Functioning bit
 (17 5)  (89 341)  (89 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (98 341)  (98 341)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 341)  (100 341)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 341)  (101 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 341)  (102 341)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 341)  (104 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 341)  (106 341)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_2
 (35 5)  (107 341)  (107 341)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_2
 (37 5)  (109 341)  (109 341)  LC_2 Logic Functioning bit
 (38 5)  (110 341)  (110 341)  LC_2 Logic Functioning bit
 (14 6)  (86 342)  (86 342)  routing T_2_21.lft_op_4 <X> T_2_21.lc_trk_g1_4
 (15 6)  (87 342)  (87 342)  routing T_2_21.lft_op_5 <X> T_2_21.lc_trk_g1_5
 (17 6)  (89 342)  (89 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 342)  (90 342)  routing T_2_21.lft_op_5 <X> T_2_21.lc_trk_g1_5
 (21 6)  (93 342)  (93 342)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (96 342)  (96 342)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (27 6)  (99 342)  (99 342)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 342)  (100 342)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 342)  (101 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 342)  (102 342)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 342)  (104 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 342)  (105 342)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 342)  (106 342)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 342)  (107 342)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.input_2_3
 (36 6)  (108 342)  (108 342)  LC_3 Logic Functioning bit
 (38 6)  (110 342)  (110 342)  LC_3 Logic Functioning bit
 (45 6)  (117 342)  (117 342)  LC_3 Logic Functioning bit
 (15 7)  (87 343)  (87 343)  routing T_2_21.lft_op_4 <X> T_2_21.lc_trk_g1_4
 (17 7)  (89 343)  (89 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (93 343)  (93 343)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (27 7)  (99 343)  (99 343)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 343)  (100 343)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 343)  (101 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 343)  (103 343)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 343)  (104 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 343)  (106 343)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.input_2_3
 (36 7)  (108 343)  (108 343)  LC_3 Logic Functioning bit
 (43 7)  (115 343)  (115 343)  LC_3 Logic Functioning bit
 (17 8)  (89 344)  (89 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 344)  (90 344)  routing T_2_21.wire_logic_cluster/lc_1/out <X> T_2_21.lc_trk_g2_1
 (21 8)  (93 344)  (93 344)  routing T_2_21.rgt_op_3 <X> T_2_21.lc_trk_g2_3
 (22 8)  (94 344)  (94 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (96 344)  (96 344)  routing T_2_21.rgt_op_3 <X> T_2_21.lc_trk_g2_3
 (25 8)  (97 344)  (97 344)  routing T_2_21.wire_logic_cluster/lc_2/out <X> T_2_21.lc_trk_g2_2
 (29 8)  (101 344)  (101 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 344)  (103 344)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 344)  (104 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 344)  (105 344)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 344)  (107 344)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.input_2_4
 (36 8)  (108 344)  (108 344)  LC_4 Logic Functioning bit
 (37 8)  (109 344)  (109 344)  LC_4 Logic Functioning bit
 (38 8)  (110 344)  (110 344)  LC_4 Logic Functioning bit
 (41 8)  (113 344)  (113 344)  LC_4 Logic Functioning bit
 (43 8)  (115 344)  (115 344)  LC_4 Logic Functioning bit
 (14 9)  (86 345)  (86 345)  routing T_2_21.tnl_op_0 <X> T_2_21.lc_trk_g2_0
 (15 9)  (87 345)  (87 345)  routing T_2_21.tnl_op_0 <X> T_2_21.lc_trk_g2_0
 (17 9)  (89 345)  (89 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (94 345)  (94 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 345)  (98 345)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 345)  (99 345)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 345)  (101 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 345)  (103 345)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 345)  (104 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 345)  (108 345)  LC_4 Logic Functioning bit
 (37 9)  (109 345)  (109 345)  LC_4 Logic Functioning bit
 (38 9)  (110 345)  (110 345)  LC_4 Logic Functioning bit
 (39 9)  (111 345)  (111 345)  LC_4 Logic Functioning bit
 (41 9)  (113 345)  (113 345)  LC_4 Logic Functioning bit
 (43 9)  (115 345)  (115 345)  LC_4 Logic Functioning bit
 (15 10)  (87 346)  (87 346)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g2_5
 (17 10)  (89 346)  (89 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 346)  (90 346)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g2_5
 (21 10)  (93 346)  (93 346)  routing T_2_21.wire_logic_cluster/lc_7/out <X> T_2_21.lc_trk_g2_7
 (22 10)  (94 346)  (94 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (99 346)  (99 346)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 346)  (100 346)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 346)  (101 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 346)  (105 346)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 346)  (108 346)  LC_5 Logic Functioning bit
 (37 10)  (109 346)  (109 346)  LC_5 Logic Functioning bit
 (38 10)  (110 346)  (110 346)  LC_5 Logic Functioning bit
 (50 10)  (122 346)  (122 346)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (100 347)  (100 347)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 347)  (101 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 347)  (102 347)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 347)  (103 347)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 347)  (108 347)  LC_5 Logic Functioning bit
 (37 11)  (109 347)  (109 347)  LC_5 Logic Functioning bit
 (38 11)  (110 347)  (110 347)  LC_5 Logic Functioning bit
 (39 11)  (111 347)  (111 347)  LC_5 Logic Functioning bit
 (14 12)  (86 348)  (86 348)  routing T_2_21.rgt_op_0 <X> T_2_21.lc_trk_g3_0
 (21 12)  (93 348)  (93 348)  routing T_2_21.wire_logic_cluster/lc_3/out <X> T_2_21.lc_trk_g3_3
 (22 12)  (94 348)  (94 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (98 348)  (98 348)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 348)  (100 348)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 348)  (101 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 348)  (104 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 348)  (106 348)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (50 12)  (122 348)  (122 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (87 349)  (87 349)  routing T_2_21.rgt_op_0 <X> T_2_21.lc_trk_g3_0
 (17 13)  (89 349)  (89 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (98 349)  (98 349)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 349)  (99 349)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 349)  (101 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 349)  (102 349)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 349)  (108 349)  LC_6 Logic Functioning bit
 (38 13)  (110 349)  (110 349)  LC_6 Logic Functioning bit
 (43 13)  (115 349)  (115 349)  LC_6 Logic Functioning bit
 (15 14)  (87 350)  (87 350)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g3_5
 (17 14)  (89 350)  (89 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 350)  (90 350)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g3_5
 (26 14)  (98 350)  (98 350)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (103 350)  (103 350)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 350)  (104 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 350)  (106 350)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 350)  (108 350)  LC_7 Logic Functioning bit
 (38 14)  (110 350)  (110 350)  LC_7 Logic Functioning bit
 (42 14)  (114 350)  (114 350)  LC_7 Logic Functioning bit
 (43 14)  (115 350)  (115 350)  LC_7 Logic Functioning bit
 (45 14)  (117 350)  (117 350)  LC_7 Logic Functioning bit
 (26 15)  (98 351)  (98 351)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 351)  (100 351)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 351)  (101 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 351)  (103 351)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 351)  (104 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (107 351)  (107 351)  routing T_2_21.lc_trk_g0_3 <X> T_2_21.input_2_7
 (37 15)  (109 351)  (109 351)  LC_7 Logic Functioning bit
 (39 15)  (111 351)  (111 351)  LC_7 Logic Functioning bit
 (42 15)  (114 351)  (114 351)  LC_7 Logic Functioning bit
 (43 15)  (115 351)  (115 351)  LC_7 Logic Functioning bit


LogicTile_3_21

 (14 0)  (140 336)  (140 336)  routing T_3_21.lft_op_0 <X> T_3_21.lc_trk_g0_0
 (21 0)  (147 336)  (147 336)  routing T_3_21.wire_logic_cluster/lc_3/out <X> T_3_21.lc_trk_g0_3
 (22 0)  (148 336)  (148 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (151 336)  (151 336)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g0_2
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 336)  (157 336)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (164 336)  (164 336)  LC_0 Logic Functioning bit
 (45 0)  (171 336)  (171 336)  LC_0 Logic Functioning bit
 (47 0)  (173 336)  (173 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (141 337)  (141 337)  routing T_3_21.lft_op_0 <X> T_3_21.lc_trk_g0_0
 (17 1)  (143 337)  (143 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (148 337)  (148 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 337)  (149 337)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g0_2
 (24 1)  (150 337)  (150 337)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g0_2
 (25 1)  (151 337)  (151 337)  routing T_3_21.sp4_h_l_7 <X> T_3_21.lc_trk_g0_2
 (26 1)  (152 337)  (152 337)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 337)  (156 337)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (159 337)  (159 337)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.input_2_0
 (48 1)  (174 337)  (174 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 338)  (126 338)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 338)  (140 338)  routing T_3_21.wire_logic_cluster/lc_4/out <X> T_3_21.lc_trk_g0_4
 (26 2)  (152 338)  (152 338)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 338)  (154 338)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 338)  (155 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (163 338)  (163 338)  LC_1 Logic Functioning bit
 (39 2)  (165 338)  (165 338)  LC_1 Logic Functioning bit
 (45 2)  (171 338)  (171 338)  LC_1 Logic Functioning bit
 (46 2)  (172 338)  (172 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (17 3)  (143 339)  (143 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (153 339)  (153 339)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 339)  (155 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 339)  (157 339)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 339)  (158 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (161 339)  (161 339)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.input_2_1
 (39 3)  (165 339)  (165 339)  LC_1 Logic Functioning bit
 (42 3)  (168 339)  (168 339)  LC_1 Logic Functioning bit
 (48 3)  (174 339)  (174 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (138 340)  (138 340)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_r_5
 (21 4)  (147 340)  (147 340)  routing T_3_21.wire_logic_cluster/lc_3/out <X> T_3_21.lc_trk_g1_3
 (22 4)  (148 340)  (148 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (152 340)  (152 340)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 340)  (154 340)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 340)  (157 340)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 340)  (160 340)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 340)  (161 340)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.input_2_2
 (36 4)  (162 340)  (162 340)  LC_2 Logic Functioning bit
 (11 5)  (137 341)  (137 341)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_r_5
 (26 5)  (152 341)  (152 341)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 341)  (153 341)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 341)  (154 341)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 341)  (158 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (159 341)  (159 341)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.input_2_2
 (36 5)  (162 341)  (162 341)  LC_2 Logic Functioning bit
 (37 5)  (163 341)  (163 341)  LC_2 Logic Functioning bit
 (39 5)  (165 341)  (165 341)  LC_2 Logic Functioning bit
 (40 5)  (166 341)  (166 341)  LC_2 Logic Functioning bit
 (42 5)  (168 341)  (168 341)  LC_2 Logic Functioning bit
 (15 6)  (141 342)  (141 342)  routing T_3_21.lft_op_5 <X> T_3_21.lc_trk_g1_5
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 342)  (144 342)  routing T_3_21.lft_op_5 <X> T_3_21.lc_trk_g1_5
 (21 6)  (147 342)  (147 342)  routing T_3_21.wire_logic_cluster/lc_7/out <X> T_3_21.lc_trk_g1_7
 (22 6)  (148 342)  (148 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 342)  (151 342)  routing T_3_21.lft_op_6 <X> T_3_21.lc_trk_g1_6
 (26 6)  (152 342)  (152 342)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 342)  (154 342)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 342)  (160 342)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 342)  (163 342)  LC_3 Logic Functioning bit
 (39 6)  (165 342)  (165 342)  LC_3 Logic Functioning bit
 (42 6)  (168 342)  (168 342)  LC_3 Logic Functioning bit
 (45 6)  (171 342)  (171 342)  LC_3 Logic Functioning bit
 (46 6)  (172 342)  (172 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (176 342)  (176 342)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (141 343)  (141 343)  routing T_3_21.bot_op_4 <X> T_3_21.lc_trk_g1_4
 (17 7)  (143 343)  (143 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (148 343)  (148 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (150 343)  (150 343)  routing T_3_21.lft_op_6 <X> T_3_21.lc_trk_g1_6
 (27 7)  (153 343)  (153 343)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 343)  (157 343)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (42 7)  (168 343)  (168 343)  LC_3 Logic Functioning bit
 (48 7)  (174 343)  (174 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (140 344)  (140 344)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g2_0
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 344)  (144 344)  routing T_3_21.wire_logic_cluster/lc_1/out <X> T_3_21.lc_trk_g2_1
 (28 8)  (154 344)  (154 344)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 344)  (155 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (162 344)  (162 344)  LC_4 Logic Functioning bit
 (37 8)  (163 344)  (163 344)  LC_4 Logic Functioning bit
 (38 8)  (164 344)  (164 344)  LC_4 Logic Functioning bit
 (39 8)  (165 344)  (165 344)  LC_4 Logic Functioning bit
 (41 8)  (167 344)  (167 344)  LC_4 Logic Functioning bit
 (43 8)  (169 344)  (169 344)  LC_4 Logic Functioning bit
 (17 9)  (143 345)  (143 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (157 345)  (157 345)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 345)  (162 345)  LC_4 Logic Functioning bit
 (37 9)  (163 345)  (163 345)  LC_4 Logic Functioning bit
 (38 9)  (164 345)  (164 345)  LC_4 Logic Functioning bit
 (39 9)  (165 345)  (165 345)  LC_4 Logic Functioning bit
 (41 9)  (167 345)  (167 345)  LC_4 Logic Functioning bit
 (43 9)  (169 345)  (169 345)  LC_4 Logic Functioning bit
 (14 10)  (140 346)  (140 346)  routing T_3_21.rgt_op_4 <X> T_3_21.lc_trk_g2_4
 (21 10)  (147 346)  (147 346)  routing T_3_21.wire_logic_cluster/lc_7/out <X> T_3_21.lc_trk_g2_7
 (22 10)  (148 346)  (148 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 346)  (157 346)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 346)  (160 346)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 346)  (162 346)  LC_5 Logic Functioning bit
 (38 10)  (164 346)  (164 346)  LC_5 Logic Functioning bit
 (41 10)  (167 346)  (167 346)  LC_5 Logic Functioning bit
 (42 10)  (168 346)  (168 346)  LC_5 Logic Functioning bit
 (43 10)  (169 346)  (169 346)  LC_5 Logic Functioning bit
 (46 10)  (172 346)  (172 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (176 346)  (176 346)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (141 347)  (141 347)  routing T_3_21.rgt_op_4 <X> T_3_21.lc_trk_g2_4
 (17 11)  (143 347)  (143 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (153 347)  (153 347)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 347)  (154 347)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 347)  (155 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 347)  (163 347)  LC_5 Logic Functioning bit
 (39 11)  (165 347)  (165 347)  LC_5 Logic Functioning bit
 (40 11)  (166 347)  (166 347)  LC_5 Logic Functioning bit
 (42 11)  (168 347)  (168 347)  LC_5 Logic Functioning bit
 (12 12)  (138 348)  (138 348)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_r_11
 (14 12)  (140 348)  (140 348)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g3_0
 (29 12)  (155 348)  (155 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 348)  (157 348)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 348)  (158 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 348)  (160 348)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 348)  (161 348)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.input_2_6
 (36 12)  (162 348)  (162 348)  LC_6 Logic Functioning bit
 (38 12)  (164 348)  (164 348)  LC_6 Logic Functioning bit
 (43 12)  (169 348)  (169 348)  LC_6 Logic Functioning bit
 (8 13)  (134 349)  (134 349)  routing T_3_21.sp4_h_r_10 <X> T_3_21.sp4_v_b_10
 (11 13)  (137 349)  (137 349)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_r_11
 (13 13)  (139 349)  (139 349)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_r_11
 (17 13)  (143 349)  (143 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (152 349)  (152 349)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 349)  (155 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 349)  (156 349)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 349)  (157 349)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 349)  (158 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (160 349)  (160 349)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.input_2_6
 (35 13)  (161 349)  (161 349)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.input_2_6
 (36 13)  (162 349)  (162 349)  LC_6 Logic Functioning bit
 (37 13)  (163 349)  (163 349)  LC_6 Logic Functioning bit
 (39 13)  (165 349)  (165 349)  LC_6 Logic Functioning bit
 (42 13)  (168 349)  (168 349)  LC_6 Logic Functioning bit
 (43 13)  (169 349)  (169 349)  LC_6 Logic Functioning bit
 (21 14)  (147 350)  (147 350)  routing T_3_21.sp4_v_t_26 <X> T_3_21.lc_trk_g3_7
 (22 14)  (148 350)  (148 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (149 350)  (149 350)  routing T_3_21.sp4_v_t_26 <X> T_3_21.lc_trk_g3_7
 (26 14)  (152 350)  (152 350)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 350)  (155 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 350)  (156 350)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 350)  (158 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 350)  (159 350)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 350)  (162 350)  LC_7 Logic Functioning bit
 (37 14)  (163 350)  (163 350)  LC_7 Logic Functioning bit
 (38 14)  (164 350)  (164 350)  LC_7 Logic Functioning bit
 (39 14)  (165 350)  (165 350)  LC_7 Logic Functioning bit
 (42 14)  (168 350)  (168 350)  LC_7 Logic Functioning bit
 (43 14)  (169 350)  (169 350)  LC_7 Logic Functioning bit
 (45 14)  (171 350)  (171 350)  LC_7 Logic Functioning bit
 (50 14)  (176 350)  (176 350)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (147 351)  (147 351)  routing T_3_21.sp4_v_t_26 <X> T_3_21.lc_trk_g3_7
 (26 15)  (152 351)  (152 351)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 351)  (154 351)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 351)  (155 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 351)  (162 351)  LC_7 Logic Functioning bit
 (37 15)  (163 351)  (163 351)  LC_7 Logic Functioning bit
 (39 15)  (165 351)  (165 351)  LC_7 Logic Functioning bit
 (42 15)  (168 351)  (168 351)  LC_7 Logic Functioning bit
 (43 15)  (169 351)  (169 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (6 0)  (186 336)  (186 336)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_v_b_0
 (17 0)  (197 336)  (197 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (198 336)  (198 336)  routing T_4_21.wire_logic_cluster/lc_1/out <X> T_4_21.lc_trk_g0_1
 (21 0)  (201 336)  (201 336)  routing T_4_21.lft_op_3 <X> T_4_21.lc_trk_g0_3
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (204 336)  (204 336)  routing T_4_21.lft_op_3 <X> T_4_21.lc_trk_g0_3
 (5 1)  (185 337)  (185 337)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_v_b_0
 (0 2)  (180 338)  (180 338)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (206 338)  (206 338)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 338)  (207 338)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 338)  (208 338)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 338)  (209 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 338)  (214 338)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 338)  (217 338)  LC_1 Logic Functioning bit
 (45 2)  (225 338)  (225 338)  LC_1 Logic Functioning bit
 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (28 3)  (208 339)  (208 339)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 339)  (209 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 339)  (211 339)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 339)  (212 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (213 339)  (213 339)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_1
 (34 3)  (214 339)  (214 339)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_1
 (35 3)  (215 339)  (215 339)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.input_2_1
 (38 3)  (218 339)  (218 339)  LC_1 Logic Functioning bit
 (41 3)  (221 339)  (221 339)  LC_1 Logic Functioning bit
 (43 3)  (223 339)  (223 339)  LC_1 Logic Functioning bit
 (52 3)  (232 339)  (232 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (194 340)  (194 340)  routing T_4_21.lft_op_0 <X> T_4_21.lc_trk_g1_0
 (15 4)  (195 340)  (195 340)  routing T_4_21.lft_op_1 <X> T_4_21.lc_trk_g1_1
 (17 4)  (197 340)  (197 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (198 340)  (198 340)  routing T_4_21.lft_op_1 <X> T_4_21.lc_trk_g1_1
 (21 4)  (201 340)  (201 340)  routing T_4_21.wire_logic_cluster/lc_3/out <X> T_4_21.lc_trk_g1_3
 (22 4)  (202 340)  (202 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 340)  (208 340)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 340)  (211 340)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 340)  (213 340)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (45 4)  (225 340)  (225 340)  LC_2 Logic Functioning bit
 (15 5)  (195 341)  (195 341)  routing T_4_21.lft_op_0 <X> T_4_21.lc_trk_g1_0
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (206 341)  (206 341)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 341)  (207 341)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 341)  (210 341)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (220 341)  (220 341)  LC_2 Logic Functioning bit
 (41 5)  (221 341)  (221 341)  LC_2 Logic Functioning bit
 (42 5)  (222 341)  (222 341)  LC_2 Logic Functioning bit
 (43 5)  (223 341)  (223 341)  LC_2 Logic Functioning bit
 (5 6)  (185 342)  (185 342)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_h_l_38
 (27 6)  (207 342)  (207 342)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 342)  (211 342)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 342)  (213 342)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (39 6)  (219 342)  (219 342)  LC_3 Logic Functioning bit
 (40 6)  (220 342)  (220 342)  LC_3 Logic Functioning bit
 (4 7)  (184 343)  (184 343)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_h_l_38
 (26 7)  (206 343)  (206 343)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 343)  (212 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (214 343)  (214 343)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.input_2_3
 (38 7)  (218 343)  (218 343)  LC_3 Logic Functioning bit
 (26 8)  (206 344)  (206 344)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 344)  (213 344)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 344)  (214 344)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 344)  (216 344)  LC_4 Logic Functioning bit
 (38 8)  (218 344)  (218 344)  LC_4 Logic Functioning bit
 (26 9)  (206 345)  (206 345)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 345)  (208 345)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 345)  (211 345)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (14 10)  (194 346)  (194 346)  routing T_4_21.bnl_op_4 <X> T_4_21.lc_trk_g2_4
 (17 10)  (197 346)  (197 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 346)  (198 346)  routing T_4_21.wire_logic_cluster/lc_5/out <X> T_4_21.lc_trk_g2_5
 (22 10)  (202 346)  (202 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 346)  (203 346)  routing T_4_21.sp4_v_b_47 <X> T_4_21.lc_trk_g2_7
 (24 10)  (204 346)  (204 346)  routing T_4_21.sp4_v_b_47 <X> T_4_21.lc_trk_g2_7
 (25 10)  (205 346)  (205 346)  routing T_4_21.wire_logic_cluster/lc_6/out <X> T_4_21.lc_trk_g2_6
 (27 10)  (207 346)  (207 346)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 346)  (209 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 346)  (214 346)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 346)  (216 346)  LC_5 Logic Functioning bit
 (37 10)  (217 346)  (217 346)  LC_5 Logic Functioning bit
 (39 10)  (219 346)  (219 346)  LC_5 Logic Functioning bit
 (50 10)  (230 346)  (230 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (194 347)  (194 347)  routing T_4_21.bnl_op_4 <X> T_4_21.lc_trk_g2_4
 (17 11)  (197 347)  (197 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (202 347)  (202 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (211 347)  (211 347)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 347)  (216 347)  LC_5 Logic Functioning bit
 (37 11)  (217 347)  (217 347)  LC_5 Logic Functioning bit
 (39 11)  (219 347)  (219 347)  LC_5 Logic Functioning bit
 (4 12)  (184 348)  (184 348)  routing T_4_21.sp4_h_l_38 <X> T_4_21.sp4_v_b_9
 (6 12)  (186 348)  (186 348)  routing T_4_21.sp4_h_l_38 <X> T_4_21.sp4_v_b_9
 (17 12)  (197 348)  (197 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 348)  (198 348)  routing T_4_21.wire_logic_cluster/lc_1/out <X> T_4_21.lc_trk_g3_1
 (25 12)  (205 348)  (205 348)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g3_2
 (28 12)  (208 348)  (208 348)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 348)  (210 348)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 348)  (211 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 348)  (213 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 348)  (214 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (39 12)  (219 348)  (219 348)  LC_6 Logic Functioning bit
 (41 12)  (221 348)  (221 348)  LC_6 Logic Functioning bit
 (45 12)  (225 348)  (225 348)  LC_6 Logic Functioning bit
 (50 12)  (230 348)  (230 348)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (185 349)  (185 349)  routing T_4_21.sp4_h_l_38 <X> T_4_21.sp4_v_b_9
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 349)  (206 349)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 349)  (207 349)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 349)  (209 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 349)  (210 349)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 349)  (211 349)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (38 13)  (218 349)  (218 349)  LC_6 Logic Functioning bit
 (39 13)  (219 349)  (219 349)  LC_6 Logic Functioning bit
 (25 14)  (205 350)  (205 350)  routing T_4_21.wire_logic_cluster/lc_6/out <X> T_4_21.lc_trk_g3_6
 (22 15)  (202 351)  (202 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_5_21

 (16 0)  (250 336)  (250 336)  routing T_5_21.sp4_v_b_9 <X> T_5_21.lc_trk_g0_1
 (17 0)  (251 336)  (251 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (252 336)  (252 336)  routing T_5_21.sp4_v_b_9 <X> T_5_21.lc_trk_g0_1
 (18 1)  (252 337)  (252 337)  routing T_5_21.sp4_v_b_9 <X> T_5_21.lc_trk_g0_1
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 337)  (258 337)  routing T_5_21.bot_op_2 <X> T_5_21.lc_trk_g0_2
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 338)  (268 338)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 338)  (269 338)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.input_2_1
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (38 2)  (272 338)  (272 338)  LC_1 Logic Functioning bit
 (41 2)  (275 338)  (275 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (45 2)  (279 338)  (279 338)  LC_1 Logic Functioning bit
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (15 3)  (249 339)  (249 339)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g0_4
 (16 3)  (250 339)  (250 339)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (28 3)  (262 339)  (262 339)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (267 339)  (267 339)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.input_2_1
 (35 3)  (269 339)  (269 339)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.input_2_1
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (40 3)  (274 339)  (274 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (47 3)  (281 339)  (281 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (282 339)  (282 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (285 339)  (285 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (246 340)  (246 340)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_h_r_5
 (15 4)  (249 340)  (249 340)  routing T_5_21.lft_op_1 <X> T_5_21.lc_trk_g1_1
 (17 4)  (251 340)  (251 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 340)  (252 340)  routing T_5_21.lft_op_1 <X> T_5_21.lc_trk_g1_1
 (21 4)  (255 340)  (255 340)  routing T_5_21.wire_logic_cluster/lc_3/out <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 340)  (259 340)  routing T_5_21.lft_op_2 <X> T_5_21.lc_trk_g1_2
 (11 5)  (245 341)  (245 341)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_h_r_5
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (258 341)  (258 341)  routing T_5_21.lft_op_2 <X> T_5_21.lc_trk_g1_2
 (16 6)  (250 342)  (250 342)  routing T_5_21.sp4_v_b_5 <X> T_5_21.lc_trk_g1_5
 (17 6)  (251 342)  (251 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (252 342)  (252 342)  routing T_5_21.sp4_v_b_5 <X> T_5_21.lc_trk_g1_5
 (21 6)  (255 342)  (255 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 342)  (259 342)  routing T_5_21.lft_op_6 <X> T_5_21.lc_trk_g1_6
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 342)  (264 342)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 342)  (268 342)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 342)  (270 342)  LC_3 Logic Functioning bit
 (37 6)  (271 342)  (271 342)  LC_3 Logic Functioning bit
 (38 6)  (272 342)  (272 342)  LC_3 Logic Functioning bit
 (39 6)  (273 342)  (273 342)  LC_3 Logic Functioning bit
 (41 6)  (275 342)  (275 342)  LC_3 Logic Functioning bit
 (43 6)  (277 342)  (277 342)  LC_3 Logic Functioning bit
 (45 6)  (279 342)  (279 342)  LC_3 Logic Functioning bit
 (16 7)  (250 343)  (250 343)  routing T_5_21.sp12_h_r_12 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (256 343)  (256 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (258 343)  (258 343)  routing T_5_21.lft_op_6 <X> T_5_21.lc_trk_g1_6
 (27 7)  (261 343)  (261 343)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 343)  (262 343)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 343)  (265 343)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 343)  (270 343)  LC_3 Logic Functioning bit
 (38 7)  (272 343)  (272 343)  LC_3 Logic Functioning bit
 (14 8)  (248 344)  (248 344)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g2_0
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 344)  (252 344)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g2_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 344)  (270 344)  LC_4 Logic Functioning bit
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (39 8)  (273 344)  (273 344)  LC_4 Logic Functioning bit
 (43 8)  (277 344)  (277 344)  LC_4 Logic Functioning bit
 (14 9)  (248 345)  (248 345)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g2_0
 (17 9)  (251 345)  (251 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (260 345)  (260 345)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 345)  (261 345)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 345)  (265 345)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 345)  (266 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (268 345)  (268 345)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.input_2_4
 (37 9)  (271 345)  (271 345)  LC_4 Logic Functioning bit
 (38 9)  (272 345)  (272 345)  LC_4 Logic Functioning bit
 (39 9)  (273 345)  (273 345)  LC_4 Logic Functioning bit
 (43 9)  (277 345)  (277 345)  LC_4 Logic Functioning bit
 (22 10)  (256 346)  (256 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (260 346)  (260 346)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 346)  (267 346)  routing T_5_21.lc_trk_g2_0 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (37 10)  (271 346)  (271 346)  LC_5 Logic Functioning bit
 (38 10)  (272 346)  (272 346)  LC_5 Logic Functioning bit
 (39 10)  (273 346)  (273 346)  LC_5 Logic Functioning bit
 (41 10)  (275 346)  (275 346)  LC_5 Logic Functioning bit
 (43 10)  (277 346)  (277 346)  LC_5 Logic Functioning bit
 (26 11)  (260 347)  (260 347)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 347)  (264 347)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 347)  (270 347)  LC_5 Logic Functioning bit
 (38 11)  (272 347)  (272 347)  LC_5 Logic Functioning bit
 (14 12)  (248 348)  (248 348)  routing T_5_21.sp4_v_t_21 <X> T_5_21.lc_trk_g3_0
 (21 12)  (255 348)  (255 348)  routing T_5_21.sp4_h_r_35 <X> T_5_21.lc_trk_g3_3
 (22 12)  (256 348)  (256 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (257 348)  (257 348)  routing T_5_21.sp4_h_r_35 <X> T_5_21.lc_trk_g3_3
 (24 12)  (258 348)  (258 348)  routing T_5_21.sp4_h_r_35 <X> T_5_21.lc_trk_g3_3
 (25 12)  (259 348)  (259 348)  routing T_5_21.sp4_h_r_42 <X> T_5_21.lc_trk_g3_2
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 348)  (262 348)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 348)  (267 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (38 12)  (272 348)  (272 348)  LC_6 Logic Functioning bit
 (40 12)  (274 348)  (274 348)  LC_6 Logic Functioning bit
 (42 12)  (276 348)  (276 348)  LC_6 Logic Functioning bit
 (43 12)  (277 348)  (277 348)  LC_6 Logic Functioning bit
 (50 12)  (284 348)  (284 348)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (248 349)  (248 349)  routing T_5_21.sp4_v_t_21 <X> T_5_21.lc_trk_g3_0
 (16 13)  (250 349)  (250 349)  routing T_5_21.sp4_v_t_21 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (256 349)  (256 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 349)  (257 349)  routing T_5_21.sp4_h_r_42 <X> T_5_21.lc_trk_g3_2
 (24 13)  (258 349)  (258 349)  routing T_5_21.sp4_h_r_42 <X> T_5_21.lc_trk_g3_2
 (25 13)  (259 349)  (259 349)  routing T_5_21.sp4_h_r_42 <X> T_5_21.lc_trk_g3_2
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 349)  (265 349)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 349)  (270 349)  LC_6 Logic Functioning bit
 (38 13)  (272 349)  (272 349)  LC_6 Logic Functioning bit
 (40 13)  (274 349)  (274 349)  LC_6 Logic Functioning bit
 (42 13)  (276 349)  (276 349)  LC_6 Logic Functioning bit
 (43 13)  (277 349)  (277 349)  LC_6 Logic Functioning bit
 (25 14)  (259 350)  (259 350)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (26 14)  (260 350)  (260 350)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (265 350)  (265 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 350)  (268 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 350)  (270 350)  LC_7 Logic Functioning bit
 (37 14)  (271 350)  (271 350)  LC_7 Logic Functioning bit
 (38 14)  (272 350)  (272 350)  LC_7 Logic Functioning bit
 (42 14)  (276 350)  (276 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (50 14)  (284 350)  (284 350)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 351)  (257 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (24 15)  (258 351)  (258 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (25 15)  (259 351)  (259 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (27 15)  (261 351)  (261 351)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 351)  (263 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 351)  (265 351)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 351)  (270 351)  LC_7 Logic Functioning bit
 (37 15)  (271 351)  (271 351)  LC_7 Logic Functioning bit
 (39 15)  (273 351)  (273 351)  LC_7 Logic Functioning bit
 (43 15)  (277 351)  (277 351)  LC_7 Logic Functioning bit
 (46 15)  (280 351)  (280 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_21

 (15 1)  (303 337)  (303 337)  routing T_6_21.sp4_v_t_5 <X> T_6_21.lc_trk_g0_0
 (16 1)  (304 337)  (304 337)  routing T_6_21.sp4_v_t_5 <X> T_6_21.lc_trk_g0_0
 (17 1)  (305 337)  (305 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (288 338)  (288 338)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (14 4)  (302 340)  (302 340)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (14 5)  (302 341)  (302 341)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (15 5)  (303 341)  (303 341)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (16 5)  (304 341)  (304 341)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (17 5)  (305 341)  (305 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (31 8)  (319 344)  (319 344)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 344)  (321 344)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 344)  (325 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (46 8)  (334 344)  (334 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (317 345)  (317 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 345)  (319 345)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 345)  (324 345)  LC_4 Logic Functioning bit
 (38 9)  (326 345)  (326 345)  LC_4 Logic Functioning bit
 (40 9)  (328 345)  (328 345)  LC_4 Logic Functioning bit
 (42 9)  (330 345)  (330 345)  LC_4 Logic Functioning bit
 (25 10)  (313 346)  (313 346)  routing T_6_21.wire_logic_cluster/lc_6/out <X> T_6_21.lc_trk_g2_6
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (302 348)  (302 348)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (26 12)  (314 348)  (314 348)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 348)  (315 348)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 348)  (322 348)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 348)  (323 348)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_6
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (37 12)  (325 348)  (325 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (45 12)  (333 348)  (333 348)  LC_6 Logic Functioning bit
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (15 13)  (303 349)  (303 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (16 13)  (304 349)  (304 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (314 349)  (314 349)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 349)  (316 349)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 349)  (320 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (321 349)  (321 349)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_6
 (34 13)  (322 349)  (322 349)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_6
 (35 13)  (323 349)  (323 349)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_6
 (37 13)  (325 349)  (325 349)  LC_6 Logic Functioning bit
 (40 13)  (328 349)  (328 349)  LC_6 Logic Functioning bit
 (42 13)  (330 349)  (330 349)  LC_6 Logic Functioning bit
 (48 13)  (336 349)  (336 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (311 350)  (311 350)  routing T_6_21.sp12_v_t_12 <X> T_6_21.lc_trk_g3_7
 (25 14)  (313 350)  (313 350)  routing T_6_21.wire_logic_cluster/lc_6/out <X> T_6_21.lc_trk_g3_6
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_21

 (11 10)  (407 346)  (407 346)  routing T_8_21.sp4_h_l_38 <X> T_8_21.sp4_v_t_45


IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


LogicTile_2_20

 (14 0)  (86 320)  (86 320)  routing T_2_20.bnr_op_0 <X> T_2_20.lc_trk_g0_0
 (21 0)  (93 320)  (93 320)  routing T_2_20.wire_logic_cluster/lc_3/out <X> T_2_20.lc_trk_g0_3
 (22 0)  (94 320)  (94 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (86 321)  (86 321)  routing T_2_20.bnr_op_0 <X> T_2_20.lc_trk_g0_0
 (17 1)  (89 321)  (89 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (72 322)  (72 322)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 322)  (86 322)  routing T_2_20.wire_logic_cluster/lc_4/out <X> T_2_20.lc_trk_g0_4
 (26 2)  (98 322)  (98 322)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 322)  (99 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 322)  (100 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 322)  (101 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 322)  (102 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 322)  (104 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 322)  (105 322)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 322)  (106 322)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 322)  (108 322)  LC_1 Logic Functioning bit
 (38 2)  (110 322)  (110 322)  LC_1 Logic Functioning bit
 (41 2)  (113 322)  (113 322)  LC_1 Logic Functioning bit
 (45 2)  (117 322)  (117 322)  LC_1 Logic Functioning bit
 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (17 3)  (89 323)  (89 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (98 323)  (98 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 323)  (99 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 323)  (100 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 323)  (101 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 323)  (104 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 323)  (105 323)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.input_2_1
 (34 3)  (106 323)  (106 323)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.input_2_1
 (36 3)  (108 323)  (108 323)  LC_1 Logic Functioning bit
 (5 4)  (77 324)  (77 324)  routing T_2_20.sp4_v_b_9 <X> T_2_20.sp4_h_r_3
 (14 4)  (86 324)  (86 324)  routing T_2_20.sp12_h_r_0 <X> T_2_20.lc_trk_g1_0
 (27 4)  (99 324)  (99 324)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 324)  (100 324)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 324)  (101 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 324)  (104 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 324)  (106 324)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 324)  (108 324)  LC_2 Logic Functioning bit
 (38 4)  (110 324)  (110 324)  LC_2 Logic Functioning bit
 (45 4)  (117 324)  (117 324)  LC_2 Logic Functioning bit
 (46 4)  (118 324)  (118 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (76 325)  (76 325)  routing T_2_20.sp4_v_b_9 <X> T_2_20.sp4_h_r_3
 (6 5)  (78 325)  (78 325)  routing T_2_20.sp4_v_b_9 <X> T_2_20.sp4_h_r_3
 (14 5)  (86 325)  (86 325)  routing T_2_20.sp12_h_r_0 <X> T_2_20.lc_trk_g1_0
 (15 5)  (87 325)  (87 325)  routing T_2_20.sp12_h_r_0 <X> T_2_20.lc_trk_g1_0
 (17 5)  (89 325)  (89 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (29 5)  (101 325)  (101 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 325)  (102 325)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 325)  (108 325)  LC_2 Logic Functioning bit
 (37 5)  (109 325)  (109 325)  LC_2 Logic Functioning bit
 (38 5)  (110 325)  (110 325)  LC_2 Logic Functioning bit
 (39 5)  (111 325)  (111 325)  LC_2 Logic Functioning bit
 (41 5)  (113 325)  (113 325)  LC_2 Logic Functioning bit
 (43 5)  (115 325)  (115 325)  LC_2 Logic Functioning bit
 (27 6)  (99 326)  (99 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 326)  (100 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 326)  (101 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 326)  (102 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 326)  (104 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 326)  (105 326)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 326)  (108 326)  LC_3 Logic Functioning bit
 (43 6)  (115 326)  (115 326)  LC_3 Logic Functioning bit
 (45 6)  (117 326)  (117 326)  LC_3 Logic Functioning bit
 (27 7)  (99 327)  (99 327)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 327)  (100 327)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 327)  (101 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 327)  (103 327)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 327)  (104 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 327)  (107 327)  routing T_2_20.lc_trk_g0_3 <X> T_2_20.input_2_3
 (36 7)  (108 327)  (108 327)  LC_3 Logic Functioning bit
 (38 7)  (110 327)  (110 327)  LC_3 Logic Functioning bit
 (5 8)  (77 328)  (77 328)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_r_6
 (15 8)  (87 328)  (87 328)  routing T_2_20.tnl_op_1 <X> T_2_20.lc_trk_g2_1
 (17 8)  (89 328)  (89 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (98 328)  (98 328)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 328)  (99 328)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 328)  (100 328)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 328)  (101 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 328)  (104 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 328)  (105 328)  routing T_2_20.lc_trk_g2_1 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 328)  (107 328)  routing T_2_20.lc_trk_g0_4 <X> T_2_20.input_2_4
 (36 8)  (108 328)  (108 328)  LC_4 Logic Functioning bit
 (43 8)  (115 328)  (115 328)  LC_4 Logic Functioning bit
 (45 8)  (117 328)  (117 328)  LC_4 Logic Functioning bit
 (6 9)  (78 329)  (78 329)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_r_6
 (14 9)  (86 329)  (86 329)  routing T_2_20.tnl_op_0 <X> T_2_20.lc_trk_g2_0
 (15 9)  (87 329)  (87 329)  routing T_2_20.tnl_op_0 <X> T_2_20.lc_trk_g2_0
 (17 9)  (89 329)  (89 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (90 329)  (90 329)  routing T_2_20.tnl_op_1 <X> T_2_20.lc_trk_g2_1
 (22 9)  (94 329)  (94 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 329)  (96 329)  routing T_2_20.tnl_op_2 <X> T_2_20.lc_trk_g2_2
 (25 9)  (97 329)  (97 329)  routing T_2_20.tnl_op_2 <X> T_2_20.lc_trk_g2_2
 (27 9)  (99 329)  (99 329)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 329)  (100 329)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 329)  (101 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 329)  (104 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (109 329)  (109 329)  LC_4 Logic Functioning bit
 (39 9)  (111 329)  (111 329)  LC_4 Logic Functioning bit
 (21 10)  (93 330)  (93 330)  routing T_2_20.wire_logic_cluster/lc_7/out <X> T_2_20.lc_trk_g2_7
 (22 10)  (94 330)  (94 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (89 332)  (89 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 332)  (90 332)  routing T_2_20.wire_logic_cluster/lc_1/out <X> T_2_20.lc_trk_g3_1
 (25 12)  (97 332)  (97 332)  routing T_2_20.wire_logic_cluster/lc_2/out <X> T_2_20.lc_trk_g3_2
 (15 13)  (87 333)  (87 333)  routing T_2_20.tnr_op_0 <X> T_2_20.lc_trk_g3_0
 (17 13)  (89 333)  (89 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (94 333)  (94 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (87 334)  (87 334)  routing T_2_20.tnr_op_5 <X> T_2_20.lc_trk_g3_5
 (17 14)  (89 334)  (89 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (100 334)  (100 334)  routing T_2_20.lc_trk_g2_0 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 334)  (101 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 334)  (103 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 334)  (104 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 334)  (105 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 334)  (106 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 334)  (107 334)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_7
 (36 14)  (108 334)  (108 334)  LC_7 Logic Functioning bit
 (45 14)  (117 334)  (117 334)  LC_7 Logic Functioning bit
 (22 15)  (94 335)  (94 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (96 335)  (96 335)  routing T_2_20.tnl_op_6 <X> T_2_20.lc_trk_g3_6
 (25 15)  (97 335)  (97 335)  routing T_2_20.tnl_op_6 <X> T_2_20.lc_trk_g3_6
 (27 15)  (99 335)  (99 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 335)  (100 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 335)  (101 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 335)  (104 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 335)  (105 335)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_7
 (35 15)  (107 335)  (107 335)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_7
 (36 15)  (108 335)  (108 335)  LC_7 Logic Functioning bit
 (37 15)  (109 335)  (109 335)  LC_7 Logic Functioning bit
 (38 15)  (110 335)  (110 335)  LC_7 Logic Functioning bit


LogicTile_3_20

 (14 0)  (140 320)  (140 320)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g0_0
 (21 0)  (147 320)  (147 320)  routing T_3_20.sp4_h_r_19 <X> T_3_20.lc_trk_g0_3
 (22 0)  (148 320)  (148 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (149 320)  (149 320)  routing T_3_20.sp4_h_r_19 <X> T_3_20.lc_trk_g0_3
 (24 0)  (150 320)  (150 320)  routing T_3_20.sp4_h_r_19 <X> T_3_20.lc_trk_g0_3
 (27 0)  (153 320)  (153 320)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 320)  (157 320)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 320)  (161 320)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_0
 (36 0)  (162 320)  (162 320)  LC_0 Logic Functioning bit
 (37 0)  (163 320)  (163 320)  LC_0 Logic Functioning bit
 (38 0)  (164 320)  (164 320)  LC_0 Logic Functioning bit
 (41 0)  (167 320)  (167 320)  LC_0 Logic Functioning bit
 (43 0)  (169 320)  (169 320)  LC_0 Logic Functioning bit
 (45 0)  (171 320)  (171 320)  LC_0 Logic Functioning bit
 (48 0)  (174 320)  (174 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (177 320)  (177 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (143 321)  (143 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (147 321)  (147 321)  routing T_3_20.sp4_h_r_19 <X> T_3_20.lc_trk_g0_3
 (29 1)  (155 321)  (155 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 321)  (158 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (161 321)  (161 321)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_0
 (37 1)  (163 321)  (163 321)  LC_0 Logic Functioning bit
 (40 1)  (166 321)  (166 321)  LC_0 Logic Functioning bit
 (42 1)  (168 321)  (168 321)  LC_0 Logic Functioning bit
 (47 1)  (173 321)  (173 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (126 322)  (126 322)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (137 322)  (137 322)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_39
 (13 2)  (139 322)  (139 322)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_39
 (16 2)  (142 322)  (142 322)  routing T_3_20.sp4_v_b_5 <X> T_3_20.lc_trk_g0_5
 (17 2)  (143 322)  (143 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (144 322)  (144 322)  routing T_3_20.sp4_v_b_5 <X> T_3_20.lc_trk_g0_5
 (25 2)  (151 322)  (151 322)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (22 3)  (148 323)  (148 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 323)  (149 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (24 3)  (150 323)  (150 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (25 3)  (151 323)  (151 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (15 4)  (141 324)  (141 324)  routing T_3_20.top_op_1 <X> T_3_20.lc_trk_g1_1
 (17 4)  (143 324)  (143 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (148 324)  (148 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 324)  (150 324)  routing T_3_20.top_op_3 <X> T_3_20.lc_trk_g1_3
 (15 5)  (141 325)  (141 325)  routing T_3_20.sp4_v_t_5 <X> T_3_20.lc_trk_g1_0
 (16 5)  (142 325)  (142 325)  routing T_3_20.sp4_v_t_5 <X> T_3_20.lc_trk_g1_0
 (17 5)  (143 325)  (143 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (144 325)  (144 325)  routing T_3_20.top_op_1 <X> T_3_20.lc_trk_g1_1
 (21 5)  (147 325)  (147 325)  routing T_3_20.top_op_3 <X> T_3_20.lc_trk_g1_3
 (22 6)  (148 326)  (148 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (149 326)  (149 326)  routing T_3_20.sp4_v_b_23 <X> T_3_20.lc_trk_g1_7
 (24 6)  (150 326)  (150 326)  routing T_3_20.sp4_v_b_23 <X> T_3_20.lc_trk_g1_7
 (25 6)  (151 326)  (151 326)  routing T_3_20.sp4_v_b_6 <X> T_3_20.lc_trk_g1_6
 (26 6)  (152 326)  (152 326)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 326)  (153 326)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 326)  (154 326)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 326)  (157 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 326)  (160 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (164 326)  (164 326)  LC_3 Logic Functioning bit
 (39 6)  (165 326)  (165 326)  LC_3 Logic Functioning bit
 (42 6)  (168 326)  (168 326)  LC_3 Logic Functioning bit
 (43 6)  (169 326)  (169 326)  LC_3 Logic Functioning bit
 (22 7)  (148 327)  (148 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (149 327)  (149 327)  routing T_3_20.sp4_v_b_6 <X> T_3_20.lc_trk_g1_6
 (26 7)  (152 327)  (152 327)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 327)  (154 327)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 327)  (156 327)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 327)  (157 327)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 327)  (158 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 327)  (161 327)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.input_2_3
 (36 7)  (162 327)  (162 327)  LC_3 Logic Functioning bit
 (37 7)  (163 327)  (163 327)  LC_3 Logic Functioning bit
 (40 7)  (166 327)  (166 327)  LC_3 Logic Functioning bit
 (41 7)  (167 327)  (167 327)  LC_3 Logic Functioning bit
 (48 7)  (174 327)  (174 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (134 328)  (134 328)  routing T_3_20.sp4_v_b_1 <X> T_3_20.sp4_h_r_7
 (9 8)  (135 328)  (135 328)  routing T_3_20.sp4_v_b_1 <X> T_3_20.sp4_h_r_7
 (10 8)  (136 328)  (136 328)  routing T_3_20.sp4_v_b_1 <X> T_3_20.sp4_h_r_7
 (27 8)  (153 328)  (153 328)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 328)  (154 328)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 328)  (155 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 328)  (157 328)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 328)  (158 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 328)  (159 328)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 328)  (162 328)  LC_4 Logic Functioning bit
 (37 8)  (163 328)  (163 328)  LC_4 Logic Functioning bit
 (38 8)  (164 328)  (164 328)  LC_4 Logic Functioning bit
 (39 8)  (165 328)  (165 328)  LC_4 Logic Functioning bit
 (41 8)  (167 328)  (167 328)  LC_4 Logic Functioning bit
 (43 8)  (169 328)  (169 328)  LC_4 Logic Functioning bit
 (36 9)  (162 329)  (162 329)  LC_4 Logic Functioning bit
 (37 9)  (163 329)  (163 329)  LC_4 Logic Functioning bit
 (38 9)  (164 329)  (164 329)  LC_4 Logic Functioning bit
 (39 9)  (165 329)  (165 329)  LC_4 Logic Functioning bit
 (41 9)  (167 329)  (167 329)  LC_4 Logic Functioning bit
 (43 9)  (169 329)  (169 329)  LC_4 Logic Functioning bit
 (15 10)  (141 330)  (141 330)  routing T_3_20.tnl_op_5 <X> T_3_20.lc_trk_g2_5
 (17 10)  (143 330)  (143 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (148 330)  (148 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (149 330)  (149 330)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (24 10)  (150 330)  (150 330)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (26 10)  (152 330)  (152 330)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 330)  (153 330)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 330)  (155 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 330)  (160 330)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 330)  (162 330)  LC_5 Logic Functioning bit
 (50 10)  (176 330)  (176 330)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (144 331)  (144 331)  routing T_3_20.tnl_op_5 <X> T_3_20.lc_trk_g2_5
 (21 11)  (147 331)  (147 331)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (26 11)  (152 331)  (152 331)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 331)  (153 331)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 331)  (157 331)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 331)  (162 331)  LC_5 Logic Functioning bit
 (40 11)  (166 331)  (166 331)  LC_5 Logic Functioning bit
 (42 11)  (168 331)  (168 331)  LC_5 Logic Functioning bit
 (22 12)  (148 332)  (148 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (140 333)  (140 333)  routing T_3_20.tnl_op_0 <X> T_3_20.lc_trk_g3_0
 (15 13)  (141 333)  (141 333)  routing T_3_20.tnl_op_0 <X> T_3_20.lc_trk_g3_0
 (17 13)  (143 333)  (143 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (147 333)  (147 333)  routing T_3_20.sp4_r_v_b_43 <X> T_3_20.lc_trk_g3_3


LogicTile_4_20

 (14 0)  (194 320)  (194 320)  routing T_4_20.sp4_h_r_8 <X> T_4_20.lc_trk_g0_0
 (15 0)  (195 320)  (195 320)  routing T_4_20.top_op_1 <X> T_4_20.lc_trk_g0_1
 (17 0)  (197 320)  (197 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (206 320)  (206 320)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 320)  (211 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 320)  (213 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 320)  (214 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 320)  (215 320)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.input_2_0
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (38 0)  (218 320)  (218 320)  LC_0 Logic Functioning bit
 (42 0)  (222 320)  (222 320)  LC_0 Logic Functioning bit
 (15 1)  (195 321)  (195 321)  routing T_4_20.sp4_h_r_8 <X> T_4_20.lc_trk_g0_0
 (16 1)  (196 321)  (196 321)  routing T_4_20.sp4_h_r_8 <X> T_4_20.lc_trk_g0_0
 (17 1)  (197 321)  (197 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (198 321)  (198 321)  routing T_4_20.top_op_1 <X> T_4_20.lc_trk_g0_1
 (28 1)  (208 321)  (208 321)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 321)  (212 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (216 321)  (216 321)  LC_0 Logic Functioning bit
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (38 1)  (218 321)  (218 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (42 1)  (222 321)  (222 321)  LC_0 Logic Functioning bit
 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 322)  (194 322)  routing T_4_20.wire_logic_cluster/lc_4/out <X> T_4_20.lc_trk_g0_4
 (15 2)  (195 322)  (195 322)  routing T_4_20.bot_op_5 <X> T_4_20.lc_trk_g0_5
 (17 2)  (197 322)  (197 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (205 322)  (205 322)  routing T_4_20.sp4_v_t_3 <X> T_4_20.lc_trk_g0_6
 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (17 3)  (197 323)  (197 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (202 323)  (202 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 323)  (203 323)  routing T_4_20.sp4_v_t_3 <X> T_4_20.lc_trk_g0_6
 (25 3)  (205 323)  (205 323)  routing T_4_20.sp4_v_t_3 <X> T_4_20.lc_trk_g0_6
 (16 4)  (196 324)  (196 324)  routing T_4_20.sp4_v_b_9 <X> T_4_20.lc_trk_g1_1
 (17 4)  (197 324)  (197 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (198 324)  (198 324)  routing T_4_20.sp4_v_b_9 <X> T_4_20.lc_trk_g1_1
 (26 4)  (206 324)  (206 324)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 324)  (207 324)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 324)  (209 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 324)  (210 324)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 324)  (211 324)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 324)  (212 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 324)  (214 324)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 324)  (216 324)  LC_2 Logic Functioning bit
 (37 4)  (217 324)  (217 324)  LC_2 Logic Functioning bit
 (39 4)  (219 324)  (219 324)  LC_2 Logic Functioning bit
 (18 5)  (198 325)  (198 325)  routing T_4_20.sp4_v_b_9 <X> T_4_20.lc_trk_g1_1
 (22 5)  (202 325)  (202 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (206 325)  (206 325)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 325)  (207 325)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 325)  (208 325)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 325)  (209 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 325)  (211 325)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 325)  (212 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (213 325)  (213 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.input_2_2
 (34 5)  (214 325)  (214 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.input_2_2
 (35 5)  (215 325)  (215 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.input_2_2
 (36 5)  (216 325)  (216 325)  LC_2 Logic Functioning bit
 (40 5)  (220 325)  (220 325)  LC_2 Logic Functioning bit
 (42 5)  (222 325)  (222 325)  LC_2 Logic Functioning bit
 (14 6)  (194 326)  (194 326)  routing T_4_20.sp4_v_b_4 <X> T_4_20.lc_trk_g1_4
 (25 6)  (205 326)  (205 326)  routing T_4_20.sp4_v_t_3 <X> T_4_20.lc_trk_g1_6
 (27 6)  (207 326)  (207 326)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 326)  (213 326)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 326)  (216 326)  LC_3 Logic Functioning bit
 (38 6)  (218 326)  (218 326)  LC_3 Logic Functioning bit
 (41 6)  (221 326)  (221 326)  LC_3 Logic Functioning bit
 (42 6)  (222 326)  (222 326)  LC_3 Logic Functioning bit
 (43 6)  (223 326)  (223 326)  LC_3 Logic Functioning bit
 (50 6)  (230 326)  (230 326)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (196 327)  (196 327)  routing T_4_20.sp4_v_b_4 <X> T_4_20.lc_trk_g1_4
 (17 7)  (197 327)  (197 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (202 327)  (202 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 327)  (203 327)  routing T_4_20.sp4_v_t_3 <X> T_4_20.lc_trk_g1_6
 (25 7)  (205 327)  (205 327)  routing T_4_20.sp4_v_t_3 <X> T_4_20.lc_trk_g1_6
 (26 7)  (206 327)  (206 327)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 327)  (207 327)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 327)  (209 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 327)  (211 327)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (43 7)  (223 327)  (223 327)  LC_3 Logic Functioning bit
 (21 8)  (201 328)  (201 328)  routing T_4_20.rgt_op_3 <X> T_4_20.lc_trk_g2_3
 (22 8)  (202 328)  (202 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (204 328)  (204 328)  routing T_4_20.rgt_op_3 <X> T_4_20.lc_trk_g2_3
 (26 8)  (206 328)  (206 328)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 328)  (213 328)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 328)  (214 328)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 328)  (216 328)  LC_4 Logic Functioning bit
 (37 8)  (217 328)  (217 328)  LC_4 Logic Functioning bit
 (41 8)  (221 328)  (221 328)  LC_4 Logic Functioning bit
 (43 8)  (223 328)  (223 328)  LC_4 Logic Functioning bit
 (45 8)  (225 328)  (225 328)  LC_4 Logic Functioning bit
 (50 8)  (230 328)  (230 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (202 329)  (202 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (209 329)  (209 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 329)  (216 329)  LC_4 Logic Functioning bit
 (37 9)  (217 329)  (217 329)  LC_4 Logic Functioning bit
 (40 9)  (220 329)  (220 329)  LC_4 Logic Functioning bit
 (42 9)  (222 329)  (222 329)  LC_4 Logic Functioning bit
 (14 10)  (194 330)  (194 330)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (26 10)  (206 330)  (206 330)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 330)  (208 330)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 330)  (209 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 330)  (211 330)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (220 330)  (220 330)  LC_5 Logic Functioning bit
 (41 10)  (221 330)  (221 330)  LC_5 Logic Functioning bit
 (42 10)  (222 330)  (222 330)  LC_5 Logic Functioning bit
 (43 10)  (223 330)  (223 330)  LC_5 Logic Functioning bit
 (9 11)  (189 331)  (189 331)  routing T_4_20.sp4_v_b_11 <X> T_4_20.sp4_v_t_42
 (10 11)  (190 331)  (190 331)  routing T_4_20.sp4_v_b_11 <X> T_4_20.sp4_v_t_42
 (14 11)  (194 331)  (194 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (15 11)  (195 331)  (195 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (16 11)  (196 331)  (196 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (17 11)  (197 331)  (197 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (207 331)  (207 331)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 331)  (209 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 331)  (210 331)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 331)  (211 331)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 331)  (212 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (213 331)  (213 331)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.input_2_5
 (35 11)  (215 331)  (215 331)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.input_2_5
 (36 11)  (216 331)  (216 331)  LC_5 Logic Functioning bit
 (37 11)  (217 331)  (217 331)  LC_5 Logic Functioning bit
 (38 11)  (218 331)  (218 331)  LC_5 Logic Functioning bit
 (14 12)  (194 332)  (194 332)  routing T_4_20.bnl_op_0 <X> T_4_20.lc_trk_g3_0
 (22 12)  (202 332)  (202 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 332)  (203 332)  routing T_4_20.sp4_h_r_27 <X> T_4_20.lc_trk_g3_3
 (24 12)  (204 332)  (204 332)  routing T_4_20.sp4_h_r_27 <X> T_4_20.lc_trk_g3_3
 (29 12)  (209 332)  (209 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 332)  (210 332)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 332)  (214 332)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (42 12)  (222 332)  (222 332)  LC_6 Logic Functioning bit
 (43 12)  (223 332)  (223 332)  LC_6 Logic Functioning bit
 (47 12)  (227 332)  (227 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (230 332)  (230 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (194 333)  (194 333)  routing T_4_20.bnl_op_0 <X> T_4_20.lc_trk_g3_0
 (17 13)  (197 333)  (197 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (201 333)  (201 333)  routing T_4_20.sp4_h_r_27 <X> T_4_20.lc_trk_g3_3
 (29 13)  (209 333)  (209 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 333)  (211 333)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 333)  (216 333)  LC_6 Logic Functioning bit
 (38 13)  (218 333)  (218 333)  LC_6 Logic Functioning bit
 (42 13)  (222 333)  (222 333)  LC_6 Logic Functioning bit
 (43 13)  (223 333)  (223 333)  LC_6 Logic Functioning bit
 (22 14)  (202 334)  (202 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (15 15)  (195 335)  (195 335)  routing T_4_20.tnr_op_4 <X> T_4_20.lc_trk_g3_4
 (17 15)  (197 335)  (197 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_5_20

 (12 0)  (246 320)  (246 320)  routing T_5_20.sp4_v_b_2 <X> T_5_20.sp4_h_r_2
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (259 320)  (259 320)  routing T_5_20.sp4_v_b_10 <X> T_5_20.lc_trk_g0_2
 (11 1)  (245 321)  (245 321)  routing T_5_20.sp4_v_b_2 <X> T_5_20.sp4_h_r_2
 (17 1)  (251 321)  (251 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (252 321)  (252 321)  routing T_5_20.sp4_r_v_b_34 <X> T_5_20.lc_trk_g0_1
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (257 321)  (257 321)  routing T_5_20.sp4_v_b_10 <X> T_5_20.lc_trk_g0_2
 (25 1)  (259 321)  (259 321)  routing T_5_20.sp4_v_b_10 <X> T_5_20.lc_trk_g0_2
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 322)  (261 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 322)  (262 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 322)  (264 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 322)  (269 322)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.input_2_1
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (26 3)  (260 323)  (260 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 323)  (262 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 323)  (264 323)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 323)  (266 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (268 323)  (268 323)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.input_2_1
 (35 3)  (269 323)  (269 323)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.input_2_1
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (39 3)  (273 323)  (273 323)  LC_1 Logic Functioning bit
 (43 3)  (277 323)  (277 323)  LC_1 Logic Functioning bit
 (15 4)  (249 324)  (249 324)  routing T_5_20.top_op_1 <X> T_5_20.lc_trk_g1_1
 (17 4)  (251 324)  (251 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (259 324)  (259 324)  routing T_5_20.sp4_v_b_2 <X> T_5_20.lc_trk_g1_2
 (28 4)  (262 324)  (262 324)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 324)  (264 324)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 324)  (265 324)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 324)  (267 324)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 324)  (268 324)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 324)  (270 324)  LC_2 Logic Functioning bit
 (37 4)  (271 324)  (271 324)  LC_2 Logic Functioning bit
 (43 4)  (277 324)  (277 324)  LC_2 Logic Functioning bit
 (50 4)  (284 324)  (284 324)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (246 325)  (246 325)  routing T_5_20.sp4_h_r_5 <X> T_5_20.sp4_v_b_5
 (18 5)  (252 325)  (252 325)  routing T_5_20.top_op_1 <X> T_5_20.lc_trk_g1_1
 (22 5)  (256 325)  (256 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (257 325)  (257 325)  routing T_5_20.sp4_v_b_2 <X> T_5_20.lc_trk_g1_2
 (27 5)  (261 325)  (261 325)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 325)  (262 325)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 325)  (263 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 325)  (264 325)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 325)  (265 325)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 325)  (270 325)  LC_2 Logic Functioning bit
 (37 5)  (271 325)  (271 325)  LC_2 Logic Functioning bit
 (38 5)  (272 325)  (272 325)  LC_2 Logic Functioning bit
 (41 5)  (275 325)  (275 325)  LC_2 Logic Functioning bit
 (42 5)  (276 325)  (276 325)  LC_2 Logic Functioning bit
 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (257 326)  (257 326)  routing T_5_20.sp4_v_b_23 <X> T_5_20.lc_trk_g1_7
 (24 6)  (258 326)  (258 326)  routing T_5_20.sp4_v_b_23 <X> T_5_20.lc_trk_g1_7
 (25 6)  (259 326)  (259 326)  routing T_5_20.sp4_v_t_3 <X> T_5_20.lc_trk_g1_6
 (27 6)  (261 326)  (261 326)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 326)  (263 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 326)  (265 326)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 326)  (268 326)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 326)  (270 326)  LC_3 Logic Functioning bit
 (38 6)  (272 326)  (272 326)  LC_3 Logic Functioning bit
 (41 6)  (275 326)  (275 326)  LC_3 Logic Functioning bit
 (43 6)  (277 326)  (277 326)  LC_3 Logic Functioning bit
 (22 7)  (256 327)  (256 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (257 327)  (257 327)  routing T_5_20.sp4_v_t_3 <X> T_5_20.lc_trk_g1_6
 (25 7)  (259 327)  (259 327)  routing T_5_20.sp4_v_t_3 <X> T_5_20.lc_trk_g1_6
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 327)  (271 327)  LC_3 Logic Functioning bit
 (39 7)  (273 327)  (273 327)  LC_3 Logic Functioning bit
 (41 7)  (275 327)  (275 327)  LC_3 Logic Functioning bit
 (43 7)  (277 327)  (277 327)  LC_3 Logic Functioning bit
 (13 8)  (247 328)  (247 328)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_8
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (255 328)  (255 328)  routing T_5_20.rgt_op_3 <X> T_5_20.lc_trk_g2_3
 (22 8)  (256 328)  (256 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 328)  (258 328)  routing T_5_20.rgt_op_3 <X> T_5_20.lc_trk_g2_3
 (26 8)  (260 328)  (260 328)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 328)  (262 328)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 328)  (270 328)  LC_4 Logic Functioning bit
 (37 8)  (271 328)  (271 328)  LC_4 Logic Functioning bit
 (39 8)  (273 328)  (273 328)  LC_4 Logic Functioning bit
 (12 9)  (246 329)  (246 329)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_8
 (18 9)  (252 329)  (252 329)  routing T_5_20.sp4_r_v_b_33 <X> T_5_20.lc_trk_g2_1
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (258 329)  (258 329)  routing T_5_20.tnl_op_2 <X> T_5_20.lc_trk_g2_2
 (25 9)  (259 329)  (259 329)  routing T_5_20.tnl_op_2 <X> T_5_20.lc_trk_g2_2
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (270 329)  (270 329)  LC_4 Logic Functioning bit
 (40 9)  (274 329)  (274 329)  LC_4 Logic Functioning bit
 (42 9)  (276 329)  (276 329)  LC_4 Logic Functioning bit
 (9 10)  (243 330)  (243 330)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_h_l_42
 (15 10)  (249 330)  (249 330)  routing T_5_20.sp4_v_t_32 <X> T_5_20.lc_trk_g2_5
 (16 10)  (250 330)  (250 330)  routing T_5_20.sp4_v_t_32 <X> T_5_20.lc_trk_g2_5
 (17 10)  (251 330)  (251 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (256 330)  (256 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (257 330)  (257 330)  routing T_5_20.sp4_h_r_31 <X> T_5_20.lc_trk_g2_7
 (24 10)  (258 330)  (258 330)  routing T_5_20.sp4_h_r_31 <X> T_5_20.lc_trk_g2_7
 (28 10)  (262 330)  (262 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 330)  (264 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 330)  (270 330)  LC_5 Logic Functioning bit
 (38 10)  (272 330)  (272 330)  LC_5 Logic Functioning bit
 (41 10)  (275 330)  (275 330)  LC_5 Logic Functioning bit
 (42 10)  (276 330)  (276 330)  LC_5 Logic Functioning bit
 (43 10)  (277 330)  (277 330)  LC_5 Logic Functioning bit
 (50 10)  (284 330)  (284 330)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (255 331)  (255 331)  routing T_5_20.sp4_h_r_31 <X> T_5_20.lc_trk_g2_7
 (22 11)  (256 331)  (256 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 331)  (257 331)  routing T_5_20.sp12_v_b_14 <X> T_5_20.lc_trk_g2_6
 (26 11)  (260 331)  (260 331)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 331)  (261 331)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 331)  (264 331)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (43 11)  (277 331)  (277 331)  LC_5 Logic Functioning bit
 (15 12)  (249 332)  (249 332)  routing T_5_20.tnl_op_1 <X> T_5_20.lc_trk_g3_1
 (17 12)  (251 332)  (251 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 332)  (264 332)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (37 12)  (271 332)  (271 332)  LC_6 Logic Functioning bit
 (39 12)  (273 332)  (273 332)  LC_6 Logic Functioning bit
 (43 12)  (277 332)  (277 332)  LC_6 Logic Functioning bit
 (45 12)  (279 332)  (279 332)  LC_6 Logic Functioning bit
 (50 12)  (284 332)  (284 332)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (252 333)  (252 333)  routing T_5_20.tnl_op_1 <X> T_5_20.lc_trk_g3_1
 (31 13)  (265 333)  (265 333)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 333)  (270 333)  LC_6 Logic Functioning bit
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (39 13)  (273 333)  (273 333)  LC_6 Logic Functioning bit
 (43 13)  (277 333)  (277 333)  LC_6 Logic Functioning bit
 (21 14)  (255 334)  (255 334)  routing T_5_20.rgt_op_7 <X> T_5_20.lc_trk_g3_7
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 334)  (258 334)  routing T_5_20.rgt_op_7 <X> T_5_20.lc_trk_g3_7
 (25 14)  (259 334)  (259 334)  routing T_5_20.wire_logic_cluster/lc_6/out <X> T_5_20.lc_trk_g3_6
 (14 15)  (248 335)  (248 335)  routing T_5_20.sp4_r_v_b_44 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_20

 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 320)  (321 320)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (39 0)  (327 320)  (327 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (46 0)  (334 320)  (334 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (38 1)  (326 321)  (326 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (43 1)  (331 321)  (331 321)  LC_0 Logic Functioning bit
 (47 1)  (335 321)  (335 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (52 1)  (340 321)  (340 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (309 322)  (309 322)  routing T_6_20.sp4_h_l_2 <X> T_6_20.lc_trk_g0_7
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 322)  (311 322)  routing T_6_20.sp4_h_l_2 <X> T_6_20.lc_trk_g0_7
 (24 2)  (312 322)  (312 322)  routing T_6_20.sp4_h_l_2 <X> T_6_20.lc_trk_g0_7
 (26 2)  (314 322)  (314 322)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 322)  (321 322)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (40 2)  (328 322)  (328 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (50 2)  (338 322)  (338 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (27 3)  (315 323)  (315 323)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 323)  (316 323)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 323)  (319 323)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (40 3)  (328 323)  (328 323)  LC_1 Logic Functioning bit
 (41 3)  (329 323)  (329 323)  LC_1 Logic Functioning bit
 (21 4)  (309 324)  (309 324)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 324)  (314 324)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (40 4)  (328 324)  (328 324)  LC_2 Logic Functioning bit
 (41 4)  (329 324)  (329 324)  LC_2 Logic Functioning bit
 (42 4)  (330 324)  (330 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (50 4)  (338 324)  (338 324)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (316 325)  (316 325)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 325)  (318 325)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (40 5)  (328 325)  (328 325)  LC_2 Logic Functioning bit
 (42 5)  (330 325)  (330 325)  LC_2 Logic Functioning bit
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.bnr_op_5 <X> T_6_20.lc_trk_g1_5
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (37 6)  (325 326)  (325 326)  LC_3 Logic Functioning bit
 (39 6)  (327 326)  (327 326)  LC_3 Logic Functioning bit
 (43 6)  (331 326)  (331 326)  LC_3 Logic Functioning bit
 (45 6)  (333 326)  (333 326)  LC_3 Logic Functioning bit
 (50 6)  (338 326)  (338 326)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (306 327)  (306 327)  routing T_6_20.bnr_op_5 <X> T_6_20.lc_trk_g1_5
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 327)  (316 327)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (42 7)  (330 327)  (330 327)  LC_3 Logic Functioning bit
 (16 8)  (304 328)  (304 328)  routing T_6_20.sp4_v_b_33 <X> T_6_20.lc_trk_g2_1
 (17 8)  (305 328)  (305 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 328)  (306 328)  routing T_6_20.sp4_v_b_33 <X> T_6_20.lc_trk_g2_1
 (18 9)  (306 329)  (306 329)  routing T_6_20.sp4_v_b_33 <X> T_6_20.lc_trk_g2_1
 (14 10)  (302 330)  (302 330)  routing T_6_20.bnl_op_4 <X> T_6_20.lc_trk_g2_4
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (311 330)  (311 330)  routing T_6_20.sp4_v_b_47 <X> T_6_20.lc_trk_g2_7
 (24 10)  (312 330)  (312 330)  routing T_6_20.sp4_v_b_47 <X> T_6_20.lc_trk_g2_7
 (14 11)  (302 331)  (302 331)  routing T_6_20.bnl_op_4 <X> T_6_20.lc_trk_g2_4
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (14 12)  (302 332)  (302 332)  routing T_6_20.sp4_v_t_21 <X> T_6_20.lc_trk_g3_0
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (302 333)  (302 333)  routing T_6_20.sp4_v_t_21 <X> T_6_20.lc_trk_g3_0
 (16 13)  (304 333)  (304 333)  routing T_6_20.sp4_v_t_21 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (12 14)  (300 334)  (300 334)  routing T_6_20.sp4_v_b_11 <X> T_6_20.sp4_h_l_46
 (26 14)  (314 334)  (314 334)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 334)  (315 334)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 334)  (318 334)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 334)  (322 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (37 14)  (325 334)  (325 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (14 15)  (302 335)  (302 335)  routing T_6_20.sp4_r_v_b_44 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 335)  (316 335)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 335)  (319 335)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit


LogicTile_1_19

 (22 0)  (40 304)  (40 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 304)  (41 304)  routing T_1_19.sp4_h_r_3 <X> T_1_19.lc_trk_g0_3
 (24 0)  (42 304)  (42 304)  routing T_1_19.sp4_h_r_3 <X> T_1_19.lc_trk_g0_3
 (25 0)  (43 304)  (43 304)  routing T_1_19.sp4_h_r_10 <X> T_1_19.lc_trk_g0_2
 (21 1)  (39 305)  (39 305)  routing T_1_19.sp4_h_r_3 <X> T_1_19.lc_trk_g0_3
 (22 1)  (40 305)  (40 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 305)  (41 305)  routing T_1_19.sp4_h_r_10 <X> T_1_19.lc_trk_g0_2
 (24 1)  (42 305)  (42 305)  routing T_1_19.sp4_h_r_10 <X> T_1_19.lc_trk_g0_2
 (15 2)  (33 306)  (33 306)  routing T_1_19.sp4_h_r_21 <X> T_1_19.lc_trk_g0_5
 (16 2)  (34 306)  (34 306)  routing T_1_19.sp4_h_r_21 <X> T_1_19.lc_trk_g0_5
 (17 2)  (35 306)  (35 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (36 306)  (36 306)  routing T_1_19.sp4_h_r_21 <X> T_1_19.lc_trk_g0_5
 (18 3)  (36 307)  (36 307)  routing T_1_19.sp4_h_r_21 <X> T_1_19.lc_trk_g0_5
 (26 4)  (44 308)  (44 308)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 308)  (47 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 308)  (49 308)  routing T_1_19.lc_trk_g0_5 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 308)  (50 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 308)  (54 308)  LC_2 Logic Functioning bit
 (37 4)  (55 308)  (55 308)  LC_2 Logic Functioning bit
 (38 4)  (56 308)  (56 308)  LC_2 Logic Functioning bit
 (39 4)  (57 308)  (57 308)  LC_2 Logic Functioning bit
 (46 4)  (64 308)  (64 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (46 309)  (46 309)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 309)  (47 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 309)  (48 309)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 309)  (58 309)  LC_2 Logic Functioning bit
 (41 5)  (59 309)  (59 309)  LC_2 Logic Functioning bit
 (42 5)  (60 309)  (60 309)  LC_2 Logic Functioning bit
 (43 5)  (61 309)  (61 309)  LC_2 Logic Functioning bit
 (26 10)  (44 314)  (44 314)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 314)  (46 314)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 314)  (47 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 314)  (48 314)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 314)  (50 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (56 314)  (56 314)  LC_5 Logic Functioning bit
 (39 10)  (57 314)  (57 314)  LC_5 Logic Functioning bit
 (42 10)  (60 314)  (60 314)  LC_5 Logic Functioning bit
 (43 10)  (61 314)  (61 314)  LC_5 Logic Functioning bit
 (47 10)  (65 314)  (65 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (32 315)  (32 315)  routing T_1_19.sp4_r_v_b_36 <X> T_1_19.lc_trk_g2_4
 (17 11)  (35 315)  (35 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (44 315)  (44 315)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 315)  (45 315)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 315)  (46 315)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 315)  (47 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 315)  (49 315)  routing T_1_19.lc_trk_g0_2 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 315)  (50 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (53 315)  (53 315)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.input_2_5
 (36 11)  (54 315)  (54 315)  LC_5 Logic Functioning bit
 (37 11)  (55 315)  (55 315)  LC_5 Logic Functioning bit
 (40 11)  (58 315)  (58 315)  LC_5 Logic Functioning bit
 (41 11)  (59 315)  (59 315)  LC_5 Logic Functioning bit
 (22 15)  (40 319)  (40 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 319)  (43 319)  routing T_1_19.sp4_r_v_b_46 <X> T_1_19.lc_trk_g3_6


LogicTile_2_19

 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 304)  (90 304)  routing T_2_19.wire_logic_cluster/lc_1/out <X> T_2_19.lc_trk_g0_1
 (25 0)  (97 304)  (97 304)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g0_2
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 304)  (102 304)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 304)  (103 304)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 304)  (106 304)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 304)  (109 304)  LC_0 Logic Functioning bit
 (39 0)  (111 304)  (111 304)  LC_0 Logic Functioning bit
 (41 0)  (113 304)  (113 304)  LC_0 Logic Functioning bit
 (43 0)  (115 304)  (115 304)  LC_0 Logic Functioning bit
 (16 1)  (88 305)  (88 305)  routing T_2_19.sp12_h_r_8 <X> T_2_19.lc_trk_g0_0
 (17 1)  (89 305)  (89 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 305)  (96 305)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g0_2
 (25 1)  (97 305)  (97 305)  routing T_2_19.sp12_h_r_2 <X> T_2_19.lc_trk_g0_2
 (30 1)  (102 305)  (102 305)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (109 305)  (109 305)  LC_0 Logic Functioning bit
 (39 1)  (111 305)  (111 305)  LC_0 Logic Functioning bit
 (41 1)  (113 305)  (113 305)  LC_0 Logic Functioning bit
 (43 1)  (115 305)  (115 305)  LC_0 Logic Functioning bit
 (0 2)  (72 306)  (72 306)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 306)  (86 306)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (21 2)  (93 306)  (93 306)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g0_7
 (22 2)  (94 306)  (94 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (95 306)  (95 306)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g0_7
 (24 2)  (96 306)  (96 306)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g0_7
 (27 2)  (99 306)  (99 306)  routing T_2_19.lc_trk_g1_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 306)  (101 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 306)  (103 306)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 306)  (106 306)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 306)  (108 306)  LC_1 Logic Functioning bit
 (38 2)  (110 306)  (110 306)  LC_1 Logic Functioning bit
 (41 2)  (113 306)  (113 306)  LC_1 Logic Functioning bit
 (42 2)  (114 306)  (114 306)  LC_1 Logic Functioning bit
 (45 2)  (117 306)  (117 306)  LC_1 Logic Functioning bit
 (46 2)  (118 306)  (118 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (122 306)  (122 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (15 3)  (87 307)  (87 307)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (16 3)  (88 307)  (88 307)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (93 307)  (93 307)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g0_7
 (22 3)  (94 307)  (94 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 307)  (95 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (24 3)  (96 307)  (96 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (25 3)  (97 307)  (97 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (29 3)  (101 307)  (101 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 307)  (109 307)  LC_1 Logic Functioning bit
 (39 3)  (111 307)  (111 307)  LC_1 Logic Functioning bit
 (41 3)  (113 307)  (113 307)  LC_1 Logic Functioning bit
 (42 3)  (114 307)  (114 307)  LC_1 Logic Functioning bit
 (5 4)  (77 308)  (77 308)  routing T_2_19.sp4_v_b_3 <X> T_2_19.sp4_h_r_3
 (8 4)  (80 308)  (80 308)  routing T_2_19.sp4_v_b_10 <X> T_2_19.sp4_h_r_4
 (9 4)  (81 308)  (81 308)  routing T_2_19.sp4_v_b_10 <X> T_2_19.sp4_h_r_4
 (10 4)  (82 308)  (82 308)  routing T_2_19.sp4_v_b_10 <X> T_2_19.sp4_h_r_4
 (14 4)  (86 308)  (86 308)  routing T_2_19.sp4_v_b_8 <X> T_2_19.lc_trk_g1_0
 (16 4)  (88 308)  (88 308)  routing T_2_19.sp12_h_r_9 <X> T_2_19.lc_trk_g1_1
 (17 4)  (89 308)  (89 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (94 308)  (94 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 308)  (95 308)  routing T_2_19.sp4_v_b_19 <X> T_2_19.lc_trk_g1_3
 (24 4)  (96 308)  (96 308)  routing T_2_19.sp4_v_b_19 <X> T_2_19.lc_trk_g1_3
 (27 4)  (99 308)  (99 308)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 308)  (101 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 308)  (102 308)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 308)  (104 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 308)  (106 308)  routing T_2_19.lc_trk_g1_0 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 308)  (108 308)  LC_2 Logic Functioning bit
 (38 4)  (110 308)  (110 308)  LC_2 Logic Functioning bit
 (41 4)  (113 308)  (113 308)  LC_2 Logic Functioning bit
 (43 4)  (115 308)  (115 308)  LC_2 Logic Functioning bit
 (6 5)  (78 309)  (78 309)  routing T_2_19.sp4_v_b_3 <X> T_2_19.sp4_h_r_3
 (14 5)  (86 309)  (86 309)  routing T_2_19.sp4_v_b_8 <X> T_2_19.lc_trk_g1_0
 (16 5)  (88 309)  (88 309)  routing T_2_19.sp4_v_b_8 <X> T_2_19.lc_trk_g1_0
 (17 5)  (89 309)  (89 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (94 309)  (94 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (101 309)  (101 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 309)  (102 309)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 309)  (108 309)  LC_2 Logic Functioning bit
 (38 5)  (110 309)  (110 309)  LC_2 Logic Functioning bit
 (40 5)  (112 309)  (112 309)  LC_2 Logic Functioning bit
 (42 5)  (114 309)  (114 309)  LC_2 Logic Functioning bit
 (48 5)  (120 309)  (120 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (86 310)  (86 310)  routing T_2_19.bnr_op_4 <X> T_2_19.lc_trk_g1_4
 (17 6)  (89 310)  (89 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (90 310)  (90 310)  routing T_2_19.bnr_op_5 <X> T_2_19.lc_trk_g1_5
 (29 6)  (101 310)  (101 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 310)  (102 310)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 310)  (104 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 310)  (105 310)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 310)  (106 310)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 310)  (108 310)  LC_3 Logic Functioning bit
 (37 6)  (109 310)  (109 310)  LC_3 Logic Functioning bit
 (38 6)  (110 310)  (110 310)  LC_3 Logic Functioning bit
 (39 6)  (111 310)  (111 310)  LC_3 Logic Functioning bit
 (14 7)  (86 311)  (86 311)  routing T_2_19.bnr_op_4 <X> T_2_19.lc_trk_g1_4
 (17 7)  (89 311)  (89 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (90 311)  (90 311)  routing T_2_19.bnr_op_5 <X> T_2_19.lc_trk_g1_5
 (22 7)  (94 311)  (94 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 311)  (95 311)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g1_6
 (24 7)  (96 311)  (96 311)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g1_6
 (25 7)  (97 311)  (97 311)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g1_6
 (26 7)  (98 311)  (98 311)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 311)  (99 311)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 311)  (101 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (112 311)  (112 311)  LC_3 Logic Functioning bit
 (41 7)  (113 311)  (113 311)  LC_3 Logic Functioning bit
 (42 7)  (114 311)  (114 311)  LC_3 Logic Functioning bit
 (43 7)  (115 311)  (115 311)  LC_3 Logic Functioning bit
 (27 8)  (99 312)  (99 312)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 312)  (100 312)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 312)  (101 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 312)  (103 312)  routing T_2_19.lc_trk_g2_7 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 312)  (104 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 312)  (105 312)  routing T_2_19.lc_trk_g2_7 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 312)  (110 312)  LC_4 Logic Functioning bit
 (39 8)  (111 312)  (111 312)  LC_4 Logic Functioning bit
 (42 8)  (114 312)  (114 312)  LC_4 Logic Functioning bit
 (43 8)  (115 312)  (115 312)  LC_4 Logic Functioning bit
 (50 8)  (122 312)  (122 312)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (89 313)  (89 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (100 313)  (100 313)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 313)  (101 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 313)  (103 313)  routing T_2_19.lc_trk_g2_7 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 313)  (108 313)  LC_4 Logic Functioning bit
 (37 9)  (109 313)  (109 313)  LC_4 Logic Functioning bit
 (40 9)  (112 313)  (112 313)  LC_4 Logic Functioning bit
 (41 9)  (113 313)  (113 313)  LC_4 Logic Functioning bit
 (46 9)  (118 313)  (118 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (93 314)  (93 314)  routing T_2_19.wire_logic_cluster/lc_7/out <X> T_2_19.lc_trk_g2_7
 (22 10)  (94 314)  (94 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (11 12)  (83 316)  (83 316)  routing T_2_19.sp4_h_r_6 <X> T_2_19.sp4_v_b_11
 (14 12)  (86 316)  (86 316)  routing T_2_19.wire_logic_cluster/lc_0/out <X> T_2_19.lc_trk_g3_0
 (16 12)  (88 316)  (88 316)  routing T_2_19.sp12_v_t_14 <X> T_2_19.lc_trk_g3_1
 (17 12)  (89 316)  (89 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (27 12)  (99 316)  (99 316)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 316)  (100 316)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 316)  (101 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 316)  (102 316)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 316)  (103 316)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 316)  (104 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 316)  (106 316)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 316)  (108 316)  LC_6 Logic Functioning bit
 (37 12)  (109 316)  (109 316)  LC_6 Logic Functioning bit
 (38 12)  (110 316)  (110 316)  LC_6 Logic Functioning bit
 (39 12)  (111 316)  (111 316)  LC_6 Logic Functioning bit
 (17 13)  (89 317)  (89 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (90 317)  (90 317)  routing T_2_19.sp12_v_t_14 <X> T_2_19.lc_trk_g3_1
 (26 13)  (98 317)  (98 317)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 317)  (101 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (40 13)  (112 317)  (112 317)  LC_6 Logic Functioning bit
 (41 13)  (113 317)  (113 317)  LC_6 Logic Functioning bit
 (42 13)  (114 317)  (114 317)  LC_6 Logic Functioning bit
 (43 13)  (115 317)  (115 317)  LC_6 Logic Functioning bit
 (14 14)  (86 318)  (86 318)  routing T_2_19.sp4_v_b_36 <X> T_2_19.lc_trk_g3_4
 (29 14)  (101 318)  (101 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 318)  (102 318)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 318)  (104 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 318)  (106 318)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 318)  (109 318)  LC_7 Logic Functioning bit
 (39 14)  (111 318)  (111 318)  LC_7 Logic Functioning bit
 (41 14)  (113 318)  (113 318)  LC_7 Logic Functioning bit
 (43 14)  (115 318)  (115 318)  LC_7 Logic Functioning bit
 (14 15)  (86 319)  (86 319)  routing T_2_19.sp4_v_b_36 <X> T_2_19.lc_trk_g3_4
 (16 15)  (88 319)  (88 319)  routing T_2_19.sp4_v_b_36 <X> T_2_19.lc_trk_g3_4
 (17 15)  (89 319)  (89 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (30 15)  (102 319)  (102 319)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 319)  (103 319)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 319)  (109 319)  LC_7 Logic Functioning bit
 (39 15)  (111 319)  (111 319)  LC_7 Logic Functioning bit
 (41 15)  (113 319)  (113 319)  LC_7 Logic Functioning bit
 (43 15)  (115 319)  (115 319)  LC_7 Logic Functioning bit


LogicTile_3_19

 (8 0)  (134 304)  (134 304)  routing T_3_19.sp4_v_b_7 <X> T_3_19.sp4_h_r_1
 (9 0)  (135 304)  (135 304)  routing T_3_19.sp4_v_b_7 <X> T_3_19.sp4_h_r_1
 (10 0)  (136 304)  (136 304)  routing T_3_19.sp4_v_b_7 <X> T_3_19.sp4_h_r_1
 (16 0)  (142 304)  (142 304)  routing T_3_19.sp4_v_b_9 <X> T_3_19.lc_trk_g0_1
 (17 0)  (143 304)  (143 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (144 304)  (144 304)  routing T_3_19.sp4_v_b_9 <X> T_3_19.lc_trk_g0_1
 (21 0)  (147 304)  (147 304)  routing T_3_19.wire_logic_cluster/lc_3/out <X> T_3_19.lc_trk_g0_3
 (22 0)  (148 304)  (148 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (153 304)  (153 304)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 304)  (154 304)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 304)  (155 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 304)  (157 304)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 304)  (159 304)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 304)  (160 304)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (46 0)  (172 304)  (172 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (144 305)  (144 305)  routing T_3_19.sp4_v_b_9 <X> T_3_19.lc_trk_g0_1
 (26 1)  (152 305)  (152 305)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 305)  (153 305)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 305)  (155 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 305)  (156 305)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 305)  (157 305)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 305)  (158 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (159 305)  (159 305)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.input_2_0
 (40 1)  (166 305)  (166 305)  LC_0 Logic Functioning bit
 (47 1)  (173 305)  (173 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 306)  (141 306)  routing T_3_19.bot_op_5 <X> T_3_19.lc_trk_g0_5
 (17 2)  (143 306)  (143 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (151 306)  (151 306)  routing T_3_19.wire_logic_cluster/lc_6/out <X> T_3_19.lc_trk_g0_6
 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (15 3)  (141 307)  (141 307)  routing T_3_19.sp4_v_t_9 <X> T_3_19.lc_trk_g0_4
 (16 3)  (142 307)  (142 307)  routing T_3_19.sp4_v_t_9 <X> T_3_19.lc_trk_g0_4
 (17 3)  (143 307)  (143 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (148 307)  (148 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (14 4)  (140 308)  (140 308)  routing T_3_19.wire_logic_cluster/lc_0/out <X> T_3_19.lc_trk_g1_0
 (16 4)  (142 308)  (142 308)  routing T_3_19.sp12_h_r_9 <X> T_3_19.lc_trk_g1_1
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (148 308)  (148 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (149 308)  (149 308)  routing T_3_19.sp4_v_b_19 <X> T_3_19.lc_trk_g1_3
 (24 4)  (150 308)  (150 308)  routing T_3_19.sp4_v_b_19 <X> T_3_19.lc_trk_g1_3
 (25 4)  (151 308)  (151 308)  routing T_3_19.wire_logic_cluster/lc_2/out <X> T_3_19.lc_trk_g1_2
 (26 4)  (152 308)  (152 308)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 308)  (153 308)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 308)  (155 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 308)  (157 308)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (161 308)  (161 308)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_2
 (36 4)  (162 308)  (162 308)  LC_2 Logic Functioning bit
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (40 4)  (166 308)  (166 308)  LC_2 Logic Functioning bit
 (43 4)  (169 308)  (169 308)  LC_2 Logic Functioning bit
 (45 4)  (171 308)  (171 308)  LC_2 Logic Functioning bit
 (17 5)  (143 309)  (143 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (148 309)  (148 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (154 309)  (154 309)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 309)  (155 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 309)  (156 309)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 309)  (158 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (159 309)  (159 309)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_2
 (35 5)  (161 309)  (161 309)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_2
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (38 5)  (164 309)  (164 309)  LC_2 Logic Functioning bit
 (41 5)  (167 309)  (167 309)  LC_2 Logic Functioning bit
 (42 5)  (168 309)  (168 309)  LC_2 Logic Functioning bit
 (15 6)  (141 310)  (141 310)  routing T_3_19.top_op_5 <X> T_3_19.lc_trk_g1_5
 (17 6)  (143 310)  (143 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (153 310)  (153 310)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 310)  (155 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 310)  (156 310)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 310)  (159 310)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 310)  (162 310)  LC_3 Logic Functioning bit
 (37 6)  (163 310)  (163 310)  LC_3 Logic Functioning bit
 (42 6)  (168 310)  (168 310)  LC_3 Logic Functioning bit
 (45 6)  (171 310)  (171 310)  LC_3 Logic Functioning bit
 (48 6)  (174 310)  (174 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (144 311)  (144 311)  routing T_3_19.top_op_5 <X> T_3_19.lc_trk_g1_5
 (22 7)  (148 311)  (148 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (152 311)  (152 311)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 311)  (153 311)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 311)  (154 311)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 311)  (155 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 311)  (158 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 311)  (161 311)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.input_2_3
 (36 7)  (162 311)  (162 311)  LC_3 Logic Functioning bit
 (37 7)  (163 311)  (163 311)  LC_3 Logic Functioning bit
 (41 7)  (167 311)  (167 311)  LC_3 Logic Functioning bit
 (42 7)  (168 311)  (168 311)  LC_3 Logic Functioning bit
 (43 7)  (169 311)  (169 311)  LC_3 Logic Functioning bit
 (48 7)  (174 311)  (174 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (131 312)  (131 312)  routing T_3_19.sp4_v_b_0 <X> T_3_19.sp4_h_r_6
 (8 8)  (134 312)  (134 312)  routing T_3_19.sp4_v_b_1 <X> T_3_19.sp4_h_r_7
 (9 8)  (135 312)  (135 312)  routing T_3_19.sp4_v_b_1 <X> T_3_19.sp4_h_r_7
 (10 8)  (136 312)  (136 312)  routing T_3_19.sp4_v_b_1 <X> T_3_19.sp4_h_r_7
 (12 8)  (138 312)  (138 312)  routing T_3_19.sp4_v_b_2 <X> T_3_19.sp4_h_r_8
 (26 8)  (152 312)  (152 312)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 312)  (155 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 312)  (160 312)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 312)  (162 312)  LC_4 Logic Functioning bit
 (37 8)  (163 312)  (163 312)  LC_4 Logic Functioning bit
 (38 8)  (164 312)  (164 312)  LC_4 Logic Functioning bit
 (39 8)  (165 312)  (165 312)  LC_4 Logic Functioning bit
 (41 8)  (167 312)  (167 312)  LC_4 Logic Functioning bit
 (43 8)  (169 312)  (169 312)  LC_4 Logic Functioning bit
 (4 9)  (130 313)  (130 313)  routing T_3_19.sp4_v_b_0 <X> T_3_19.sp4_h_r_6
 (6 9)  (132 313)  (132 313)  routing T_3_19.sp4_v_b_0 <X> T_3_19.sp4_h_r_6
 (11 9)  (137 313)  (137 313)  routing T_3_19.sp4_v_b_2 <X> T_3_19.sp4_h_r_8
 (13 9)  (139 313)  (139 313)  routing T_3_19.sp4_v_b_2 <X> T_3_19.sp4_h_r_8
 (15 9)  (141 313)  (141 313)  routing T_3_19.sp4_v_t_29 <X> T_3_19.lc_trk_g2_0
 (16 9)  (142 313)  (142 313)  routing T_3_19.sp4_v_t_29 <X> T_3_19.lc_trk_g2_0
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 313)  (157 313)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (163 313)  (163 313)  LC_4 Logic Functioning bit
 (39 9)  (165 313)  (165 313)  LC_4 Logic Functioning bit
 (14 10)  (140 314)  (140 314)  routing T_3_19.sp4_h_r_44 <X> T_3_19.lc_trk_g2_4
 (25 10)  (151 314)  (151 314)  routing T_3_19.rgt_op_6 <X> T_3_19.lc_trk_g2_6
 (26 10)  (152 314)  (152 314)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 314)  (153 314)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 314)  (159 314)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 314)  (160 314)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 314)  (162 314)  LC_5 Logic Functioning bit
 (50 10)  (176 314)  (176 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (140 315)  (140 315)  routing T_3_19.sp4_h_r_44 <X> T_3_19.lc_trk_g2_4
 (15 11)  (141 315)  (141 315)  routing T_3_19.sp4_h_r_44 <X> T_3_19.lc_trk_g2_4
 (16 11)  (142 315)  (142 315)  routing T_3_19.sp4_h_r_44 <X> T_3_19.lc_trk_g2_4
 (17 11)  (143 315)  (143 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (148 315)  (148 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (150 315)  (150 315)  routing T_3_19.rgt_op_6 <X> T_3_19.lc_trk_g2_6
 (26 11)  (152 315)  (152 315)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 315)  (153 315)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 315)  (155 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 315)  (157 315)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 315)  (162 315)  LC_5 Logic Functioning bit
 (37 11)  (163 315)  (163 315)  LC_5 Logic Functioning bit
 (38 11)  (164 315)  (164 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (43 11)  (169 315)  (169 315)  LC_5 Logic Functioning bit
 (21 12)  (147 316)  (147 316)  routing T_3_19.sp4_v_t_14 <X> T_3_19.lc_trk_g3_3
 (22 12)  (148 316)  (148 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 316)  (149 316)  routing T_3_19.sp4_v_t_14 <X> T_3_19.lc_trk_g3_3
 (26 12)  (152 316)  (152 316)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 316)  (160 316)  routing T_3_19.lc_trk_g1_0 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 316)  (162 316)  LC_6 Logic Functioning bit
 (37 12)  (163 316)  (163 316)  LC_6 Logic Functioning bit
 (41 12)  (167 316)  (167 316)  LC_6 Logic Functioning bit
 (43 12)  (169 316)  (169 316)  LC_6 Logic Functioning bit
 (45 12)  (171 316)  (171 316)  LC_6 Logic Functioning bit
 (50 12)  (176 316)  (176 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (149 317)  (149 317)  routing T_3_19.sp4_v_b_42 <X> T_3_19.lc_trk_g3_2
 (24 13)  (150 317)  (150 317)  routing T_3_19.sp4_v_b_42 <X> T_3_19.lc_trk_g3_2
 (26 13)  (152 317)  (152 317)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 317)  (162 317)  LC_6 Logic Functioning bit
 (37 13)  (163 317)  (163 317)  LC_6 Logic Functioning bit
 (40 13)  (166 317)  (166 317)  LC_6 Logic Functioning bit
 (42 13)  (168 317)  (168 317)  LC_6 Logic Functioning bit
 (48 13)  (174 317)  (174 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 15)  (148 319)  (148 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (149 319)  (149 319)  routing T_3_19.sp4_v_b_46 <X> T_3_19.lc_trk_g3_6
 (24 15)  (150 319)  (150 319)  routing T_3_19.sp4_v_b_46 <X> T_3_19.lc_trk_g3_6


LogicTile_4_19

 (17 0)  (197 304)  (197 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (201 304)  (201 304)  routing T_4_19.wire_logic_cluster/lc_3/out <X> T_4_19.lc_trk_g0_3
 (22 0)  (202 304)  (202 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (18 1)  (198 305)  (198 305)  routing T_4_19.sp4_r_v_b_34 <X> T_4_19.lc_trk_g0_1
 (0 2)  (180 306)  (180 306)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (182 306)  (182 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 306)  (194 306)  routing T_4_19.wire_logic_cluster/lc_4/out <X> T_4_19.lc_trk_g0_4
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 306)  (211 306)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 306)  (215 306)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_1
 (36 2)  (216 306)  (216 306)  LC_1 Logic Functioning bit
 (37 2)  (217 306)  (217 306)  LC_1 Logic Functioning bit
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (40 2)  (220 306)  (220 306)  LC_1 Logic Functioning bit
 (41 2)  (221 306)  (221 306)  LC_1 Logic Functioning bit
 (42 2)  (222 306)  (222 306)  LC_1 Logic Functioning bit
 (43 2)  (223 306)  (223 306)  LC_1 Logic Functioning bit
 (0 3)  (180 307)  (180 307)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (17 3)  (197 307)  (197 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (209 307)  (209 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 307)  (212 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (213 307)  (213 307)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_1
 (34 3)  (214 307)  (214 307)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_1
 (35 3)  (215 307)  (215 307)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.input_2_1
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (40 3)  (220 307)  (220 307)  LC_1 Logic Functioning bit
 (41 3)  (221 307)  (221 307)  LC_1 Logic Functioning bit
 (42 3)  (222 307)  (222 307)  LC_1 Logic Functioning bit
 (43 3)  (223 307)  (223 307)  LC_1 Logic Functioning bit
 (16 4)  (196 308)  (196 308)  routing T_4_19.sp12_h_r_9 <X> T_4_19.lc_trk_g1_1
 (17 4)  (197 308)  (197 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (29 4)  (209 308)  (209 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 308)  (212 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 308)  (216 308)  LC_2 Logic Functioning bit
 (37 4)  (217 308)  (217 308)  LC_2 Logic Functioning bit
 (38 4)  (218 308)  (218 308)  LC_2 Logic Functioning bit
 (39 4)  (219 308)  (219 308)  LC_2 Logic Functioning bit
 (41 4)  (221 308)  (221 308)  LC_2 Logic Functioning bit
 (43 4)  (223 308)  (223 308)  LC_2 Logic Functioning bit
 (46 4)  (226 308)  (226 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (194 309)  (194 309)  routing T_4_19.sp4_h_r_0 <X> T_4_19.lc_trk_g1_0
 (15 5)  (195 309)  (195 309)  routing T_4_19.sp4_h_r_0 <X> T_4_19.lc_trk_g1_0
 (16 5)  (196 309)  (196 309)  routing T_4_19.sp4_h_r_0 <X> T_4_19.lc_trk_g1_0
 (17 5)  (197 309)  (197 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (206 309)  (206 309)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 309)  (207 309)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 309)  (208 309)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 309)  (209 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 309)  (211 309)  routing T_4_19.lc_trk_g0_3 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 309)  (217 309)  LC_2 Logic Functioning bit
 (39 5)  (219 309)  (219 309)  LC_2 Logic Functioning bit
 (14 6)  (194 310)  (194 310)  routing T_4_19.bnr_op_4 <X> T_4_19.lc_trk_g1_4
 (21 6)  (201 310)  (201 310)  routing T_4_19.sp4_v_b_7 <X> T_4_19.lc_trk_g1_7
 (22 6)  (202 310)  (202 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (203 310)  (203 310)  routing T_4_19.sp4_v_b_7 <X> T_4_19.lc_trk_g1_7
 (27 6)  (207 310)  (207 310)  routing T_4_19.lc_trk_g1_1 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 310)  (211 310)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 310)  (213 310)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 310)  (214 310)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 310)  (215 310)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.input_2_3
 (36 6)  (216 310)  (216 310)  LC_3 Logic Functioning bit
 (38 6)  (218 310)  (218 310)  LC_3 Logic Functioning bit
 (41 6)  (221 310)  (221 310)  LC_3 Logic Functioning bit
 (42 6)  (222 310)  (222 310)  LC_3 Logic Functioning bit
 (45 6)  (225 310)  (225 310)  LC_3 Logic Functioning bit
 (14 7)  (194 311)  (194 311)  routing T_4_19.bnr_op_4 <X> T_4_19.lc_trk_g1_4
 (17 7)  (197 311)  (197 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (202 311)  (202 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (204 311)  (204 311)  routing T_4_19.bot_op_6 <X> T_4_19.lc_trk_g1_6
 (26 7)  (206 311)  (206 311)  routing T_4_19.lc_trk_g0_3 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 311)  (209 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 311)  (212 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (214 311)  (214 311)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.input_2_3
 (35 7)  (215 311)  (215 311)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.input_2_3
 (37 7)  (217 311)  (217 311)  LC_3 Logic Functioning bit
 (39 7)  (219 311)  (219 311)  LC_3 Logic Functioning bit
 (41 7)  (221 311)  (221 311)  LC_3 Logic Functioning bit
 (42 7)  (222 311)  (222 311)  LC_3 Logic Functioning bit
 (5 8)  (185 312)  (185 312)  routing T_4_19.sp4_v_b_6 <X> T_4_19.sp4_h_r_6
 (8 8)  (188 312)  (188 312)  routing T_4_19.sp4_v_b_7 <X> T_4_19.sp4_h_r_7
 (9 8)  (189 312)  (189 312)  routing T_4_19.sp4_v_b_7 <X> T_4_19.sp4_h_r_7
 (12 8)  (192 312)  (192 312)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_8
 (22 8)  (202 312)  (202 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (203 312)  (203 312)  routing T_4_19.sp12_v_b_19 <X> T_4_19.lc_trk_g2_3
 (25 8)  (205 312)  (205 312)  routing T_4_19.sp4_h_r_42 <X> T_4_19.lc_trk_g2_2
 (26 8)  (206 312)  (206 312)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 312)  (211 312)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 312)  (214 312)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 312)  (215 312)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.input_2_4
 (36 8)  (216 312)  (216 312)  LC_4 Logic Functioning bit
 (40 8)  (220 312)  (220 312)  LC_4 Logic Functioning bit
 (42 8)  (222 312)  (222 312)  LC_4 Logic Functioning bit
 (43 8)  (223 312)  (223 312)  LC_4 Logic Functioning bit
 (45 8)  (225 312)  (225 312)  LC_4 Logic Functioning bit
 (6 9)  (186 313)  (186 313)  routing T_4_19.sp4_v_b_6 <X> T_4_19.sp4_h_r_6
 (11 9)  (191 313)  (191 313)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_r_8
 (21 9)  (201 313)  (201 313)  routing T_4_19.sp12_v_b_19 <X> T_4_19.lc_trk_g2_3
 (22 9)  (202 313)  (202 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (203 313)  (203 313)  routing T_4_19.sp4_h_r_42 <X> T_4_19.lc_trk_g2_2
 (24 9)  (204 313)  (204 313)  routing T_4_19.sp4_h_r_42 <X> T_4_19.lc_trk_g2_2
 (25 9)  (205 313)  (205 313)  routing T_4_19.sp4_h_r_42 <X> T_4_19.lc_trk_g2_2
 (27 9)  (207 313)  (207 313)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 313)  (208 313)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 313)  (209 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 313)  (210 313)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 313)  (212 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (216 313)  (216 313)  LC_4 Logic Functioning bit
 (37 9)  (217 313)  (217 313)  LC_4 Logic Functioning bit
 (38 9)  (218 313)  (218 313)  LC_4 Logic Functioning bit
 (42 9)  (222 313)  (222 313)  LC_4 Logic Functioning bit
 (4 10)  (184 314)  (184 314)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_43
 (6 10)  (186 314)  (186 314)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_43
 (15 10)  (195 314)  (195 314)  routing T_4_19.rgt_op_5 <X> T_4_19.lc_trk_g2_5
 (17 10)  (197 314)  (197 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (198 314)  (198 314)  routing T_4_19.rgt_op_5 <X> T_4_19.lc_trk_g2_5
 (28 10)  (208 314)  (208 314)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 314)  (211 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 314)  (213 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 314)  (215 314)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.input_2_5
 (36 10)  (216 314)  (216 314)  LC_5 Logic Functioning bit
 (40 10)  (220 314)  (220 314)  LC_5 Logic Functioning bit
 (41 10)  (221 314)  (221 314)  LC_5 Logic Functioning bit
 (42 10)  (222 314)  (222 314)  LC_5 Logic Functioning bit
 (43 10)  (223 314)  (223 314)  LC_5 Logic Functioning bit
 (5 11)  (185 315)  (185 315)  routing T_4_19.sp4_h_r_0 <X> T_4_19.sp4_v_t_43
 (11 11)  (191 315)  (191 315)  routing T_4_19.sp4_h_r_8 <X> T_4_19.sp4_h_l_45
 (14 11)  (194 315)  (194 315)  routing T_4_19.sp4_h_l_17 <X> T_4_19.lc_trk_g2_4
 (15 11)  (195 315)  (195 315)  routing T_4_19.sp4_h_l_17 <X> T_4_19.lc_trk_g2_4
 (16 11)  (196 315)  (196 315)  routing T_4_19.sp4_h_l_17 <X> T_4_19.lc_trk_g2_4
 (17 11)  (197 315)  (197 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (209 315)  (209 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 315)  (210 315)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 315)  (212 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 315)  (213 315)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.input_2_5
 (36 11)  (216 315)  (216 315)  LC_5 Logic Functioning bit
 (37 11)  (217 315)  (217 315)  LC_5 Logic Functioning bit
 (38 11)  (218 315)  (218 315)  LC_5 Logic Functioning bit
 (40 11)  (220 315)  (220 315)  LC_5 Logic Functioning bit
 (41 11)  (221 315)  (221 315)  LC_5 Logic Functioning bit
 (42 11)  (222 315)  (222 315)  LC_5 Logic Functioning bit
 (43 11)  (223 315)  (223 315)  LC_5 Logic Functioning bit
 (5 12)  (185 316)  (185 316)  routing T_4_19.sp4_v_b_9 <X> T_4_19.sp4_h_r_9
 (21 12)  (201 316)  (201 316)  routing T_4_19.sp4_v_t_22 <X> T_4_19.lc_trk_g3_3
 (22 12)  (202 316)  (202 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (203 316)  (203 316)  routing T_4_19.sp4_v_t_22 <X> T_4_19.lc_trk_g3_3
 (26 12)  (206 316)  (206 316)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 316)  (207 316)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 316)  (209 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 316)  (213 316)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 316)  (214 316)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 316)  (216 316)  LC_6 Logic Functioning bit
 (37 12)  (217 316)  (217 316)  LC_6 Logic Functioning bit
 (38 12)  (218 316)  (218 316)  LC_6 Logic Functioning bit
 (39 12)  (219 316)  (219 316)  LC_6 Logic Functioning bit
 (6 13)  (186 317)  (186 317)  routing T_4_19.sp4_v_b_9 <X> T_4_19.sp4_h_r_9
 (14 13)  (194 317)  (194 317)  routing T_4_19.tnl_op_0 <X> T_4_19.lc_trk_g3_0
 (15 13)  (195 317)  (195 317)  routing T_4_19.tnl_op_0 <X> T_4_19.lc_trk_g3_0
 (17 13)  (197 317)  (197 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (201 317)  (201 317)  routing T_4_19.sp4_v_t_22 <X> T_4_19.lc_trk_g3_3
 (26 13)  (206 317)  (206 317)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 317)  (207 317)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 317)  (209 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (40 13)  (220 317)  (220 317)  LC_6 Logic Functioning bit
 (41 13)  (221 317)  (221 317)  LC_6 Logic Functioning bit
 (42 13)  (222 317)  (222 317)  LC_6 Logic Functioning bit
 (43 13)  (223 317)  (223 317)  LC_6 Logic Functioning bit
 (17 14)  (197 318)  (197 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (198 318)  (198 318)  routing T_4_19.bnl_op_5 <X> T_4_19.lc_trk_g3_5
 (25 14)  (205 318)  (205 318)  routing T_4_19.bnl_op_6 <X> T_4_19.lc_trk_g3_6
 (18 15)  (198 319)  (198 319)  routing T_4_19.bnl_op_5 <X> T_4_19.lc_trk_g3_5
 (22 15)  (202 319)  (202 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (205 319)  (205 319)  routing T_4_19.bnl_op_6 <X> T_4_19.lc_trk_g3_6


LogicTile_5_19

 (17 0)  (251 304)  (251 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (259 304)  (259 304)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 304)  (264 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 304)  (270 304)  LC_0 Logic Functioning bit
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (39 0)  (273 304)  (273 304)  LC_0 Logic Functioning bit
 (8 1)  (242 305)  (242 305)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_v_b_1
 (10 1)  (244 305)  (244 305)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_v_b_1
 (15 1)  (249 305)  (249 305)  routing T_5_19.sp4_v_t_5 <X> T_5_19.lc_trk_g0_0
 (16 1)  (250 305)  (250 305)  routing T_5_19.sp4_v_t_5 <X> T_5_19.lc_trk_g0_0
 (17 1)  (251 305)  (251 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (257 305)  (257 305)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (25 1)  (259 305)  (259 305)  routing T_5_19.sp4_h_l_7 <X> T_5_19.lc_trk_g0_2
 (28 1)  (262 305)  (262 305)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (274 305)  (274 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (42 1)  (276 305)  (276 305)  LC_0 Logic Functioning bit
 (43 1)  (277 305)  (277 305)  LC_0 Logic Functioning bit
 (0 2)  (234 306)  (234 306)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 306)  (242 306)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_h_l_36
 (10 2)  (244 306)  (244 306)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_h_l_36
 (17 2)  (251 306)  (251 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (252 306)  (252 306)  routing T_5_19.wire_logic_cluster/lc_5/out <X> T_5_19.lc_trk_g0_5
 (21 2)  (255 306)  (255 306)  routing T_5_19.sp4_v_b_15 <X> T_5_19.lc_trk_g0_7
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (257 306)  (257 306)  routing T_5_19.sp4_v_b_15 <X> T_5_19.lc_trk_g0_7
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 306)  (265 306)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 306)  (268 306)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 306)  (272 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (42 2)  (276 306)  (276 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (50 2)  (284 306)  (284 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (21 3)  (255 307)  (255 307)  routing T_5_19.sp4_v_b_15 <X> T_5_19.lc_trk_g0_7
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 307)  (264 307)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 307)  (270 307)  LC_1 Logic Functioning bit
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (40 3)  (274 307)  (274 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (48 3)  (282 307)  (282 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (248 308)  (248 308)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g1_0
 (15 4)  (249 308)  (249 308)  routing T_5_19.lft_op_1 <X> T_5_19.lc_trk_g1_1
 (17 4)  (251 308)  (251 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (252 308)  (252 308)  routing T_5_19.lft_op_1 <X> T_5_19.lc_trk_g1_1
 (27 4)  (261 308)  (261 308)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 308)  (264 308)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 308)  (268 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 308)  (270 308)  LC_2 Logic Functioning bit
 (38 4)  (272 308)  (272 308)  LC_2 Logic Functioning bit
 (41 4)  (275 308)  (275 308)  LC_2 Logic Functioning bit
 (43 4)  (277 308)  (277 308)  LC_2 Logic Functioning bit
 (12 5)  (246 309)  (246 309)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_b_5
 (17 5)  (251 309)  (251 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (261 309)  (261 309)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 309)  (262 309)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 309)  (265 309)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 309)  (270 309)  LC_2 Logic Functioning bit
 (38 5)  (272 309)  (272 309)  LC_2 Logic Functioning bit
 (40 5)  (274 309)  (274 309)  LC_2 Logic Functioning bit
 (42 5)  (276 309)  (276 309)  LC_2 Logic Functioning bit
 (53 5)  (287 309)  (287 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (248 310)  (248 310)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g1_4
 (15 6)  (249 310)  (249 310)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g1_5
 (16 6)  (250 310)  (250 310)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g1_5
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 310)  (265 310)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 310)  (268 310)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 310)  (270 310)  LC_3 Logic Functioning bit
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (38 6)  (272 310)  (272 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (47 6)  (281 310)  (281 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (238 311)  (238 311)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_h_l_38
 (6 7)  (240 311)  (240 311)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_h_l_38
 (14 7)  (248 311)  (248 311)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g1_4
 (15 7)  (249 311)  (249 311)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g1_4
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_h_l_9 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 311)  (264 311)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (274 311)  (274 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (42 7)  (276 311)  (276 311)  LC_3 Logic Functioning bit
 (43 7)  (277 311)  (277 311)  LC_3 Logic Functioning bit
 (13 8)  (247 312)  (247 312)  routing T_5_19.sp4_h_l_45 <X> T_5_19.sp4_v_b_8
 (14 8)  (248 312)  (248 312)  routing T_5_19.rgt_op_0 <X> T_5_19.lc_trk_g2_0
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 312)  (264 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 312)  (267 312)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 312)  (268 312)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.input_2_4
 (36 8)  (270 312)  (270 312)  LC_4 Logic Functioning bit
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (40 8)  (274 312)  (274 312)  LC_4 Logic Functioning bit
 (42 8)  (276 312)  (276 312)  LC_4 Logic Functioning bit
 (43 8)  (277 312)  (277 312)  LC_4 Logic Functioning bit
 (12 9)  (246 313)  (246 313)  routing T_5_19.sp4_h_l_45 <X> T_5_19.sp4_v_b_8
 (15 9)  (249 313)  (249 313)  routing T_5_19.rgt_op_0 <X> T_5_19.lc_trk_g2_0
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (267 313)  (267 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.input_2_4
 (34 9)  (268 313)  (268 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.input_2_4
 (35 9)  (269 313)  (269 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.input_2_4
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (42 9)  (276 313)  (276 313)  LC_4 Logic Functioning bit
 (43 9)  (277 313)  (277 313)  LC_4 Logic Functioning bit
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (257 314)  (257 314)  routing T_5_19.sp4_h_r_31 <X> T_5_19.lc_trk_g2_7
 (24 10)  (258 314)  (258 314)  routing T_5_19.sp4_h_r_31 <X> T_5_19.lc_trk_g2_7
 (26 10)  (260 314)  (260 314)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 314)  (262 314)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 314)  (264 314)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 314)  (265 314)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 314)  (267 314)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 314)  (269 314)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.input_2_5
 (36 10)  (270 314)  (270 314)  LC_5 Logic Functioning bit
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (39 10)  (273 314)  (273 314)  LC_5 Logic Functioning bit
 (42 10)  (276 314)  (276 314)  LC_5 Logic Functioning bit
 (43 10)  (277 314)  (277 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (8 11)  (242 315)  (242 315)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_v_t_42
 (9 11)  (243 315)  (243 315)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_v_t_42
 (12 11)  (246 315)  (246 315)  routing T_5_19.sp4_h_l_45 <X> T_5_19.sp4_v_t_45
 (21 11)  (255 315)  (255 315)  routing T_5_19.sp4_h_r_31 <X> T_5_19.lc_trk_g2_7
 (22 11)  (256 315)  (256 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 315)  (257 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (24 11)  (258 315)  (258 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (25 11)  (259 315)  (259 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (26 11)  (260 315)  (260 315)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 315)  (262 315)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 315)  (266 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (42 11)  (276 315)  (276 315)  LC_5 Logic Functioning bit
 (43 11)  (277 315)  (277 315)  LC_5 Logic Functioning bit
 (14 12)  (248 316)  (248 316)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (15 12)  (249 316)  (249 316)  routing T_5_19.sp4_h_r_25 <X> T_5_19.lc_trk_g3_1
 (16 12)  (250 316)  (250 316)  routing T_5_19.sp4_h_r_25 <X> T_5_19.lc_trk_g3_1
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (259 316)  (259 316)  routing T_5_19.sp4_v_t_23 <X> T_5_19.lc_trk_g3_2
 (27 12)  (261 316)  (261 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 316)  (262 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 316)  (264 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 316)  (265 316)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (272 316)  (272 316)  LC_6 Logic Functioning bit
 (41 12)  (275 316)  (275 316)  LC_6 Logic Functioning bit
 (43 12)  (277 316)  (277 316)  LC_6 Logic Functioning bit
 (51 12)  (285 316)  (285 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (249 317)  (249 317)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (16 13)  (250 317)  (250 317)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (252 317)  (252 317)  routing T_5_19.sp4_h_r_25 <X> T_5_19.lc_trk_g3_1
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (257 317)  (257 317)  routing T_5_19.sp4_v_t_23 <X> T_5_19.lc_trk_g3_2
 (25 13)  (259 317)  (259 317)  routing T_5_19.sp4_v_t_23 <X> T_5_19.lc_trk_g3_2
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 317)  (264 317)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 317)  (265 317)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 317)  (266 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (39 13)  (273 317)  (273 317)  LC_6 Logic Functioning bit
 (41 13)  (275 317)  (275 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit
 (8 14)  (242 318)  (242 318)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_47
 (9 14)  (243 318)  (243 318)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_47
 (15 14)  (249 318)  (249 318)  routing T_5_19.sp4_h_r_45 <X> T_5_19.lc_trk_g3_5
 (16 14)  (250 318)  (250 318)  routing T_5_19.sp4_h_r_45 <X> T_5_19.lc_trk_g3_5
 (17 14)  (251 318)  (251 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (252 318)  (252 318)  routing T_5_19.sp4_h_r_45 <X> T_5_19.lc_trk_g3_5
 (22 14)  (256 318)  (256 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (257 318)  (257 318)  routing T_5_19.sp12_v_t_12 <X> T_5_19.lc_trk_g3_7
 (25 14)  (259 318)  (259 318)  routing T_5_19.sp4_h_r_38 <X> T_5_19.lc_trk_g3_6
 (14 15)  (248 319)  (248 319)  routing T_5_19.sp4_r_v_b_44 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (252 319)  (252 319)  routing T_5_19.sp4_h_r_45 <X> T_5_19.lc_trk_g3_5
 (22 15)  (256 319)  (256 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (257 319)  (257 319)  routing T_5_19.sp4_h_r_38 <X> T_5_19.lc_trk_g3_6
 (24 15)  (258 319)  (258 319)  routing T_5_19.sp4_h_r_38 <X> T_5_19.lc_trk_g3_6


LogicTile_6_19

 (14 0)  (302 304)  (302 304)  routing T_6_19.wire_logic_cluster/lc_0/out <X> T_6_19.lc_trk_g0_0
 (27 0)  (315 304)  (315 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (41 0)  (329 304)  (329 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (46 0)  (334 304)  (334 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (305 305)  (305 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (321 305)  (321 305)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.input_2_0
 (34 1)  (322 305)  (322 305)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.input_2_0
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (40 1)  (328 305)  (328 305)  LC_0 Logic Functioning bit
 (42 1)  (330 305)  (330 305)  LC_0 Logic Functioning bit
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (310 306)  (310 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g1_1 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 306)  (321 306)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 306)  (323 306)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.input_2_1
 (36 2)  (324 306)  (324 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (43 2)  (331 306)  (331 306)  LC_1 Logic Functioning bit
 (45 2)  (333 306)  (333 306)  LC_1 Logic Functioning bit
 (46 2)  (334 306)  (334 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (335 306)  (335 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (336 306)  (336 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (21 3)  (309 307)  (309 307)  routing T_6_19.sp4_r_v_b_31 <X> T_6_19.lc_trk_g0_7
 (22 3)  (310 307)  (310 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (313 307)  (313 307)  routing T_6_19.sp4_r_v_b_30 <X> T_6_19.lc_trk_g0_6
 (26 3)  (314 307)  (314 307)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 307)  (319 307)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 307)  (320 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (322 307)  (322 307)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.input_2_1
 (35 3)  (323 307)  (323 307)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.input_2_1
 (36 3)  (324 307)  (324 307)  LC_1 Logic Functioning bit
 (38 3)  (326 307)  (326 307)  LC_1 Logic Functioning bit
 (41 3)  (329 307)  (329 307)  LC_1 Logic Functioning bit
 (42 3)  (330 307)  (330 307)  LC_1 Logic Functioning bit
 (43 3)  (331 307)  (331 307)  LC_1 Logic Functioning bit
 (17 4)  (305 308)  (305 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (306 308)  (306 308)  routing T_6_19.wire_logic_cluster/lc_1/out <X> T_6_19.lc_trk_g1_1
 (27 4)  (315 308)  (315 308)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 308)  (316 308)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 308)  (319 308)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (41 4)  (329 308)  (329 308)  LC_2 Logic Functioning bit
 (43 4)  (331 308)  (331 308)  LC_2 Logic Functioning bit
 (15 5)  (303 309)  (303 309)  routing T_6_19.bot_op_0 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 309)  (319 309)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 309)  (325 309)  LC_2 Logic Functioning bit
 (39 5)  (327 309)  (327 309)  LC_2 Logic Functioning bit
 (41 5)  (329 309)  (329 309)  LC_2 Logic Functioning bit
 (43 5)  (331 309)  (331 309)  LC_2 Logic Functioning bit
 (26 6)  (314 310)  (314 310)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (40 6)  (328 310)  (328 310)  LC_3 Logic Functioning bit
 (42 6)  (330 310)  (330 310)  LC_3 Logic Functioning bit
 (47 6)  (335 310)  (335 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (338 310)  (338 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 311)  (312 311)  routing T_6_19.bot_op_6 <X> T_6_19.lc_trk_g1_6
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 311)  (319 311)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (41 7)  (329 311)  (329 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (21 8)  (309 312)  (309 312)  routing T_6_19.sp4_h_r_43 <X> T_6_19.lc_trk_g2_3
 (22 8)  (310 312)  (310 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (311 312)  (311 312)  routing T_6_19.sp4_h_r_43 <X> T_6_19.lc_trk_g2_3
 (24 8)  (312 312)  (312 312)  routing T_6_19.sp4_h_r_43 <X> T_6_19.lc_trk_g2_3
 (25 8)  (313 312)  (313 312)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (41 8)  (329 312)  (329 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (46 8)  (334 312)  (334 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (336 312)  (336 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (339 312)  (339 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (309 313)  (309 313)  routing T_6_19.sp4_h_r_43 <X> T_6_19.lc_trk_g2_3
 (22 9)  (310 313)  (310 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (311 313)  (311 313)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (24 9)  (312 313)  (312 313)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (25 9)  (313 313)  (313 313)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 313)  (319 313)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (321 313)  (321 313)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.input_2_4
 (35 9)  (323 313)  (323 313)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.input_2_4
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (40 9)  (328 313)  (328 313)  LC_4 Logic Functioning bit
 (42 9)  (330 313)  (330 313)  LC_4 Logic Functioning bit
 (14 10)  (302 314)  (302 314)  routing T_6_19.wire_logic_cluster/lc_4/out <X> T_6_19.lc_trk_g2_4
 (4 11)  (292 315)  (292 315)  routing T_6_19.sp4_v_b_1 <X> T_6_19.sp4_h_l_43
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (14 12)  (302 316)  (302 316)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (313 316)  (313 316)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g3_2
 (8 13)  (296 317)  (296 317)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_b_10
 (9 13)  (297 317)  (297 317)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_b_10
 (10 13)  (298 317)  (298 317)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_b_10
 (15 13)  (303 317)  (303 317)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (16 13)  (304 317)  (304 317)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (311 317)  (311 317)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g3_2
 (25 13)  (313 317)  (313 317)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g3_2
 (6 14)  (294 318)  (294 318)  routing T_6_19.sp4_h_l_41 <X> T_6_19.sp4_v_t_44
 (15 14)  (303 318)  (303 318)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g3_5
 (16 14)  (304 318)  (304 318)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (10 15)  (298 319)  (298 319)  routing T_6_19.sp4_h_l_40 <X> T_6_19.sp4_v_t_47
 (15 15)  (303 319)  (303 319)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g3_4
 (16 15)  (304 319)  (304 319)  routing T_6_19.sp4_v_t_33 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_7_19

 (15 0)  (357 304)  (357 304)  routing T_7_19.lft_op_1 <X> T_7_19.lc_trk_g0_1
 (17 0)  (359 304)  (359 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 304)  (360 304)  routing T_7_19.lft_op_1 <X> T_7_19.lc_trk_g0_1
 (8 3)  (350 307)  (350 307)  routing T_7_19.sp4_h_l_36 <X> T_7_19.sp4_v_t_36
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 307)  (365 307)  routing T_7_19.sp4_v_b_22 <X> T_7_19.lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.sp4_v_b_22 <X> T_7_19.lc_trk_g0_6
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (366 308)  (366 308)  routing T_7_19.bot_op_3 <X> T_7_19.lc_trk_g1_3
 (14 6)  (356 310)  (356 310)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (28 6)  (370 310)  (370 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (40 6)  (382 310)  (382 310)  LC_3 Logic Functioning bit
 (42 6)  (384 310)  (384 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (14 7)  (356 311)  (356 311)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (16 7)  (358 311)  (358 311)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (368 311)  (368 311)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 311)  (369 311)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 311)  (374 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (40 7)  (382 311)  (382 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 312)  (370 312)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (40 8)  (382 312)  (382 312)  LC_4 Logic Functioning bit
 (42 8)  (384 312)  (384 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (50 8)  (392 312)  (392 312)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (368 313)  (368 313)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (25 10)  (367 314)  (367 314)  routing T_7_19.sp4_v_b_30 <X> T_7_19.lc_trk_g2_6
 (26 10)  (368 314)  (368 314)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 314)  (375 314)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (42 10)  (384 314)  (384 314)  LC_5 Logic Functioning bit
 (43 10)  (385 314)  (385 314)  LC_5 Logic Functioning bit
 (50 10)  (392 314)  (392 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (364 315)  (364 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (365 315)  (365 315)  routing T_7_19.sp4_v_b_30 <X> T_7_19.lc_trk_g2_6
 (27 11)  (369 315)  (369 315)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 315)  (372 315)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 315)  (373 315)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (21 12)  (363 316)  (363 316)  routing T_7_19.sp4_h_r_43 <X> T_7_19.lc_trk_g3_3
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp4_h_r_43 <X> T_7_19.lc_trk_g3_3
 (24 12)  (366 316)  (366 316)  routing T_7_19.sp4_h_r_43 <X> T_7_19.lc_trk_g3_3
 (25 12)  (367 316)  (367 316)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (363 317)  (363 317)  routing T_7_19.sp4_h_r_43 <X> T_7_19.lc_trk_g3_3
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 317)  (365 317)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (24 13)  (366 317)  (366 317)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (25 13)  (367 317)  (367 317)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (21 14)  (363 318)  (363 318)  routing T_7_19.sp4_v_t_18 <X> T_7_19.lc_trk_g3_7
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (365 318)  (365 318)  routing T_7_19.sp4_v_t_18 <X> T_7_19.lc_trk_g3_7
 (5 15)  (347 319)  (347 319)  routing T_7_19.sp4_h_l_44 <X> T_7_19.sp4_v_t_44
 (22 15)  (364 319)  (364 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_8_19

 (8 1)  (404 305)  (404 305)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_v_b_1
 (9 1)  (405 305)  (405 305)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_v_b_1
 (10 1)  (406 305)  (406 305)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_v_b_1
 (4 4)  (400 308)  (400 308)  routing T_8_19.sp4_h_l_44 <X> T_8_19.sp4_v_b_3
 (6 4)  (402 308)  (402 308)  routing T_8_19.sp4_h_l_44 <X> T_8_19.sp4_v_b_3
 (5 5)  (401 309)  (401 309)  routing T_8_19.sp4_h_l_44 <X> T_8_19.sp4_v_b_3


LogicTile_2_18

 (17 0)  (89 288)  (89 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 288)  (90 288)  routing T_2_18.wire_logic_cluster/lc_1/out <X> T_2_18.lc_trk_g0_1
 (21 0)  (93 288)  (93 288)  routing T_2_18.sp4_h_r_11 <X> T_2_18.lc_trk_g0_3
 (22 0)  (94 288)  (94 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 288)  (95 288)  routing T_2_18.sp4_h_r_11 <X> T_2_18.lc_trk_g0_3
 (24 0)  (96 288)  (96 288)  routing T_2_18.sp4_h_r_11 <X> T_2_18.lc_trk_g0_3
 (15 1)  (87 289)  (87 289)  routing T_2_18.bot_op_0 <X> T_2_18.lc_trk_g0_0
 (17 1)  (89 289)  (89 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (72 290)  (72 290)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (74 290)  (74 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 290)  (86 290)  routing T_2_18.wire_logic_cluster/lc_4/out <X> T_2_18.lc_trk_g0_4
 (17 2)  (89 290)  (89 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (90 290)  (90 290)  routing T_2_18.bnr_op_5 <X> T_2_18.lc_trk_g0_5
 (28 2)  (100 290)  (100 290)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 290)  (101 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 290)  (103 290)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 290)  (105 290)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 290)  (106 290)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 290)  (107 290)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.input_2_1
 (36 2)  (108 290)  (108 290)  LC_1 Logic Functioning bit
 (38 2)  (110 290)  (110 290)  LC_1 Logic Functioning bit
 (40 2)  (112 290)  (112 290)  LC_1 Logic Functioning bit
 (43 2)  (115 290)  (115 290)  LC_1 Logic Functioning bit
 (45 2)  (117 290)  (117 290)  LC_1 Logic Functioning bit
 (46 2)  (118 290)  (118 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 291)  (72 291)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (8 3)  (80 291)  (80 291)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_36
 (9 3)  (81 291)  (81 291)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_36
 (10 3)  (82 291)  (82 291)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_36
 (17 3)  (89 291)  (89 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (90 291)  (90 291)  routing T_2_18.bnr_op_5 <X> T_2_18.lc_trk_g0_5
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 291)  (102 291)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 291)  (104 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 291)  (106 291)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.input_2_1
 (35 3)  (107 291)  (107 291)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.input_2_1
 (37 3)  (109 291)  (109 291)  LC_1 Logic Functioning bit
 (39 3)  (111 291)  (111 291)  LC_1 Logic Functioning bit
 (40 3)  (112 291)  (112 291)  LC_1 Logic Functioning bit
 (43 3)  (115 291)  (115 291)  LC_1 Logic Functioning bit
 (8 4)  (80 292)  (80 292)  routing T_2_18.sp4_v_b_4 <X> T_2_18.sp4_h_r_4
 (9 4)  (81 292)  (81 292)  routing T_2_18.sp4_v_b_4 <X> T_2_18.sp4_h_r_4
 (14 4)  (86 292)  (86 292)  routing T_2_18.sp4_v_b_8 <X> T_2_18.lc_trk_g1_0
 (15 4)  (87 292)  (87 292)  routing T_2_18.bot_op_1 <X> T_2_18.lc_trk_g1_1
 (17 4)  (89 292)  (89 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (98 292)  (98 292)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 292)  (99 292)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 292)  (100 292)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 292)  (108 292)  LC_2 Logic Functioning bit
 (37 4)  (109 292)  (109 292)  LC_2 Logic Functioning bit
 (38 4)  (110 292)  (110 292)  LC_2 Logic Functioning bit
 (39 4)  (111 292)  (111 292)  LC_2 Logic Functioning bit
 (53 4)  (125 292)  (125 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (86 293)  (86 293)  routing T_2_18.sp4_v_b_8 <X> T_2_18.lc_trk_g1_0
 (16 5)  (88 293)  (88 293)  routing T_2_18.sp4_v_b_8 <X> T_2_18.lc_trk_g1_0
 (17 5)  (89 293)  (89 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (98 293)  (98 293)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 293)  (99 293)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 293)  (101 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 293)  (102 293)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 293)  (103 293)  routing T_2_18.lc_trk_g0_3 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (112 293)  (112 293)  LC_2 Logic Functioning bit
 (41 5)  (113 293)  (113 293)  LC_2 Logic Functioning bit
 (42 5)  (114 293)  (114 293)  LC_2 Logic Functioning bit
 (43 5)  (115 293)  (115 293)  LC_2 Logic Functioning bit
 (51 5)  (123 293)  (123 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 294)  (86 294)  routing T_2_18.sp4_v_b_4 <X> T_2_18.lc_trk_g1_4
 (22 6)  (94 294)  (94 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (95 294)  (95 294)  routing T_2_18.sp4_h_r_7 <X> T_2_18.lc_trk_g1_7
 (24 6)  (96 294)  (96 294)  routing T_2_18.sp4_h_r_7 <X> T_2_18.lc_trk_g1_7
 (29 6)  (101 294)  (101 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 294)  (102 294)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 294)  (105 294)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 294)  (106 294)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (113 294)  (113 294)  LC_3 Logic Functioning bit
 (43 6)  (115 294)  (115 294)  LC_3 Logic Functioning bit
 (16 7)  (88 295)  (88 295)  routing T_2_18.sp4_v_b_4 <X> T_2_18.lc_trk_g1_4
 (17 7)  (89 295)  (89 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (93 295)  (93 295)  routing T_2_18.sp4_h_r_7 <X> T_2_18.lc_trk_g1_7
 (22 7)  (94 295)  (94 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (95 295)  (95 295)  routing T_2_18.sp4_v_b_22 <X> T_2_18.lc_trk_g1_6
 (24 7)  (96 295)  (96 295)  routing T_2_18.sp4_v_b_22 <X> T_2_18.lc_trk_g1_6
 (31 7)  (103 295)  (103 295)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (113 295)  (113 295)  LC_3 Logic Functioning bit
 (43 7)  (115 295)  (115 295)  LC_3 Logic Functioning bit
 (12 8)  (84 296)  (84 296)  routing T_2_18.sp4_v_b_8 <X> T_2_18.sp4_h_r_8
 (36 8)  (108 296)  (108 296)  LC_4 Logic Functioning bit
 (38 8)  (110 296)  (110 296)  LC_4 Logic Functioning bit
 (41 8)  (113 296)  (113 296)  LC_4 Logic Functioning bit
 (43 8)  (115 296)  (115 296)  LC_4 Logic Functioning bit
 (45 8)  (117 296)  (117 296)  LC_4 Logic Functioning bit
 (11 9)  (83 297)  (83 297)  routing T_2_18.sp4_v_b_8 <X> T_2_18.sp4_h_r_8
 (22 9)  (94 297)  (94 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 297)  (96 297)  routing T_2_18.tnl_op_2 <X> T_2_18.lc_trk_g2_2
 (25 9)  (97 297)  (97 297)  routing T_2_18.tnl_op_2 <X> T_2_18.lc_trk_g2_2
 (26 9)  (98 297)  (98 297)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 297)  (99 297)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 297)  (100 297)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (109 297)  (109 297)  LC_4 Logic Functioning bit
 (39 9)  (111 297)  (111 297)  LC_4 Logic Functioning bit
 (40 9)  (112 297)  (112 297)  LC_4 Logic Functioning bit
 (42 9)  (114 297)  (114 297)  LC_4 Logic Functioning bit
 (26 10)  (98 298)  (98 298)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 298)  (101 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 298)  (106 298)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 298)  (107 298)  routing T_2_18.lc_trk_g0_5 <X> T_2_18.input_2_5
 (36 10)  (108 298)  (108 298)  LC_5 Logic Functioning bit
 (27 11)  (99 299)  (99 299)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 299)  (100 299)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 299)  (104 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (108 299)  (108 299)  LC_5 Logic Functioning bit
 (37 11)  (109 299)  (109 299)  LC_5 Logic Functioning bit
 (39 11)  (111 299)  (111 299)  LC_5 Logic Functioning bit
 (22 12)  (94 300)  (94 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (96 300)  (96 300)  routing T_2_18.tnr_op_3 <X> T_2_18.lc_trk_g3_3
 (25 12)  (97 300)  (97 300)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g3_2
 (27 12)  (99 300)  (99 300)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 300)  (101 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 300)  (102 300)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 300)  (104 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 300)  (106 300)  routing T_2_18.lc_trk_g1_0 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 300)  (109 300)  LC_6 Logic Functioning bit
 (39 12)  (111 300)  (111 300)  LC_6 Logic Functioning bit
 (43 12)  (115 300)  (115 300)  LC_6 Logic Functioning bit
 (50 12)  (122 300)  (122 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (94 301)  (94 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (96 301)  (96 301)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g3_2
 (27 13)  (99 301)  (99 301)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 301)  (101 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 301)  (108 301)  LC_6 Logic Functioning bit
 (37 13)  (109 301)  (109 301)  LC_6 Logic Functioning bit
 (38 13)  (110 301)  (110 301)  LC_6 Logic Functioning bit
 (39 13)  (111 301)  (111 301)  LC_6 Logic Functioning bit
 (43 13)  (115 301)  (115 301)  LC_6 Logic Functioning bit
 (11 14)  (83 302)  (83 302)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_v_t_46
 (13 14)  (85 302)  (85 302)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_v_t_46
 (14 14)  (86 302)  (86 302)  routing T_2_18.rgt_op_4 <X> T_2_18.lc_trk_g3_4
 (15 14)  (87 302)  (87 302)  routing T_2_18.rgt_op_5 <X> T_2_18.lc_trk_g3_5
 (17 14)  (89 302)  (89 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 302)  (90 302)  routing T_2_18.rgt_op_5 <X> T_2_18.lc_trk_g3_5
 (26 14)  (98 302)  (98 302)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 302)  (101 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 302)  (104 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 302)  (106 302)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 302)  (108 302)  LC_7 Logic Functioning bit
 (37 14)  (109 302)  (109 302)  LC_7 Logic Functioning bit
 (39 14)  (111 302)  (111 302)  LC_7 Logic Functioning bit
 (40 14)  (112 302)  (112 302)  LC_7 Logic Functioning bit
 (43 14)  (115 302)  (115 302)  LC_7 Logic Functioning bit
 (50 14)  (122 302)  (122 302)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (84 303)  (84 303)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_v_t_46
 (15 15)  (87 303)  (87 303)  routing T_2_18.rgt_op_4 <X> T_2_18.lc_trk_g3_4
 (17 15)  (89 303)  (89 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (99 303)  (99 303)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 303)  (101 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 303)  (108 303)  LC_7 Logic Functioning bit
 (37 15)  (109 303)  (109 303)  LC_7 Logic Functioning bit
 (41 15)  (113 303)  (113 303)  LC_7 Logic Functioning bit
 (42 15)  (114 303)  (114 303)  LC_7 Logic Functioning bit
 (48 15)  (120 303)  (120 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_18

 (21 0)  (147 288)  (147 288)  routing T_3_18.wire_logic_cluster/lc_3/out <X> T_3_18.lc_trk_g0_3
 (22 0)  (148 288)  (148 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (151 288)  (151 288)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g0_2
 (26 0)  (152 288)  (152 288)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 288)  (157 288)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 288)  (160 288)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (38 0)  (164 288)  (164 288)  LC_0 Logic Functioning bit
 (43 0)  (169 288)  (169 288)  LC_0 Logic Functioning bit
 (45 0)  (171 288)  (171 288)  LC_0 Logic Functioning bit
 (46 0)  (172 288)  (172 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (16 1)  (142 289)  (142 289)  routing T_3_18.sp12_h_r_8 <X> T_3_18.lc_trk_g0_0
 (17 1)  (143 289)  (143 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (148 289)  (148 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 289)  (158 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (160 289)  (160 289)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.input_2_0
 (35 1)  (161 289)  (161 289)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.input_2_0
 (36 1)  (162 289)  (162 289)  LC_0 Logic Functioning bit
 (38 1)  (164 289)  (164 289)  LC_0 Logic Functioning bit
 (41 1)  (167 289)  (167 289)  LC_0 Logic Functioning bit
 (42 1)  (168 289)  (168 289)  LC_0 Logic Functioning bit
 (43 1)  (169 289)  (169 289)  LC_0 Logic Functioning bit
 (0 2)  (126 290)  (126 290)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (128 290)  (128 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 290)  (141 290)  routing T_3_18.sp4_h_r_5 <X> T_3_18.lc_trk_g0_5
 (16 2)  (142 290)  (142 290)  routing T_3_18.sp4_h_r_5 <X> T_3_18.lc_trk_g0_5
 (17 2)  (143 290)  (143 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (148 290)  (148 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 290)  (149 290)  routing T_3_18.sp4_h_r_7 <X> T_3_18.lc_trk_g0_7
 (24 2)  (150 290)  (150 290)  routing T_3_18.sp4_h_r_7 <X> T_3_18.lc_trk_g0_7
 (26 2)  (152 290)  (152 290)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 290)  (153 290)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 290)  (154 290)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 290)  (155 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 290)  (157 290)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 290)  (158 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (161 290)  (161 290)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.input_2_1
 (36 2)  (162 290)  (162 290)  LC_1 Logic Functioning bit
 (37 2)  (163 290)  (163 290)  LC_1 Logic Functioning bit
 (38 2)  (164 290)  (164 290)  LC_1 Logic Functioning bit
 (41 2)  (167 290)  (167 290)  LC_1 Logic Functioning bit
 (43 2)  (169 290)  (169 290)  LC_1 Logic Functioning bit
 (45 2)  (171 290)  (171 290)  LC_1 Logic Functioning bit
 (0 3)  (126 291)  (126 291)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (15 3)  (141 291)  (141 291)  routing T_3_18.bot_op_4 <X> T_3_18.lc_trk_g0_4
 (17 3)  (143 291)  (143 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (144 291)  (144 291)  routing T_3_18.sp4_h_r_5 <X> T_3_18.lc_trk_g0_5
 (21 3)  (147 291)  (147 291)  routing T_3_18.sp4_h_r_7 <X> T_3_18.lc_trk_g0_7
 (27 3)  (153 291)  (153 291)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 291)  (155 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 291)  (158 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (161 291)  (161 291)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.input_2_1
 (36 3)  (162 291)  (162 291)  LC_1 Logic Functioning bit
 (41 3)  (167 291)  (167 291)  LC_1 Logic Functioning bit
 (43 3)  (169 291)  (169 291)  LC_1 Logic Functioning bit
 (48 3)  (174 291)  (174 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (179 291)  (179 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (140 292)  (140 292)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (16 4)  (142 292)  (142 292)  routing T_3_18.sp12_h_r_9 <X> T_3_18.lc_trk_g1_1
 (17 4)  (143 292)  (143 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (147 292)  (147 292)  routing T_3_18.sp4_h_r_11 <X> T_3_18.lc_trk_g1_3
 (22 4)  (148 292)  (148 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (149 292)  (149 292)  routing T_3_18.sp4_h_r_11 <X> T_3_18.lc_trk_g1_3
 (24 4)  (150 292)  (150 292)  routing T_3_18.sp4_h_r_11 <X> T_3_18.lc_trk_g1_3
 (26 4)  (152 292)  (152 292)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 292)  (156 292)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 292)  (157 292)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 292)  (160 292)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 292)  (162 292)  LC_2 Logic Functioning bit
 (37 4)  (163 292)  (163 292)  LC_2 Logic Functioning bit
 (41 4)  (167 292)  (167 292)  LC_2 Logic Functioning bit
 (42 4)  (168 292)  (168 292)  LC_2 Logic Functioning bit
 (43 4)  (169 292)  (169 292)  LC_2 Logic Functioning bit
 (45 4)  (171 292)  (171 292)  LC_2 Logic Functioning bit
 (46 4)  (172 292)  (172 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (179 292)  (179 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (140 293)  (140 293)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (15 5)  (141 293)  (141 293)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (16 5)  (142 293)  (142 293)  routing T_3_18.sp4_h_l_5 <X> T_3_18.lc_trk_g1_0
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 293)  (158 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (161 293)  (161 293)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.input_2_2
 (36 5)  (162 293)  (162 293)  LC_2 Logic Functioning bit
 (37 5)  (163 293)  (163 293)  LC_2 Logic Functioning bit
 (43 5)  (169 293)  (169 293)  LC_2 Logic Functioning bit
 (14 6)  (140 294)  (140 294)  routing T_3_18.sp4_v_t_1 <X> T_3_18.lc_trk_g1_4
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.wire_logic_cluster/lc_5/out <X> T_3_18.lc_trk_g1_5
 (25 6)  (151 294)  (151 294)  routing T_3_18.wire_logic_cluster/lc_6/out <X> T_3_18.lc_trk_g1_6
 (29 6)  (155 294)  (155 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 294)  (157 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 294)  (158 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 294)  (160 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 294)  (161 294)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.input_2_3
 (36 6)  (162 294)  (162 294)  LC_3 Logic Functioning bit
 (38 6)  (164 294)  (164 294)  LC_3 Logic Functioning bit
 (41 6)  (167 294)  (167 294)  LC_3 Logic Functioning bit
 (42 6)  (168 294)  (168 294)  LC_3 Logic Functioning bit
 (45 6)  (171 294)  (171 294)  LC_3 Logic Functioning bit
 (14 7)  (140 295)  (140 295)  routing T_3_18.sp4_v_t_1 <X> T_3_18.lc_trk_g1_4
 (16 7)  (142 295)  (142 295)  routing T_3_18.sp4_v_t_1 <X> T_3_18.lc_trk_g1_4
 (17 7)  (143 295)  (143 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (148 295)  (148 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (152 295)  (152 295)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 295)  (155 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 295)  (158 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (159 295)  (159 295)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.input_2_3
 (37 7)  (163 295)  (163 295)  LC_3 Logic Functioning bit
 (39 7)  (165 295)  (165 295)  LC_3 Logic Functioning bit
 (41 7)  (167 295)  (167 295)  LC_3 Logic Functioning bit
 (42 7)  (168 295)  (168 295)  LC_3 Logic Functioning bit
 (53 7)  (179 295)  (179 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (152 296)  (152 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 296)  (153 296)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 296)  (154 296)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 296)  (156 296)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 296)  (157 296)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 296)  (160 296)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 296)  (162 296)  LC_4 Logic Functioning bit
 (38 8)  (164 296)  (164 296)  LC_4 Logic Functioning bit
 (43 8)  (169 296)  (169 296)  LC_4 Logic Functioning bit
 (45 8)  (171 296)  (171 296)  LC_4 Logic Functioning bit
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 297)  (158 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (160 297)  (160 297)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.input_2_4
 (36 9)  (162 297)  (162 297)  LC_4 Logic Functioning bit
 (38 9)  (164 297)  (164 297)  LC_4 Logic Functioning bit
 (41 9)  (167 297)  (167 297)  LC_4 Logic Functioning bit
 (42 9)  (168 297)  (168 297)  LC_4 Logic Functioning bit
 (43 9)  (169 297)  (169 297)  LC_4 Logic Functioning bit
 (46 9)  (172 297)  (172 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (143 298)  (143 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (147 298)  (147 298)  routing T_3_18.wire_logic_cluster/lc_7/out <X> T_3_18.lc_trk_g2_7
 (22 10)  (148 298)  (148 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (152 298)  (152 298)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (157 298)  (157 298)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 298)  (158 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 298)  (162 298)  LC_5 Logic Functioning bit
 (38 10)  (164 298)  (164 298)  LC_5 Logic Functioning bit
 (40 10)  (166 298)  (166 298)  LC_5 Logic Functioning bit
 (41 10)  (167 298)  (167 298)  LC_5 Logic Functioning bit
 (42 10)  (168 298)  (168 298)  LC_5 Logic Functioning bit
 (43 10)  (169 298)  (169 298)  LC_5 Logic Functioning bit
 (18 11)  (144 299)  (144 299)  routing T_3_18.sp4_r_v_b_37 <X> T_3_18.lc_trk_g2_5
 (22 11)  (148 299)  (148 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (149 299)  (149 299)  routing T_3_18.sp4_v_b_46 <X> T_3_18.lc_trk_g2_6
 (24 11)  (150 299)  (150 299)  routing T_3_18.sp4_v_b_46 <X> T_3_18.lc_trk_g2_6
 (27 11)  (153 299)  (153 299)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 299)  (155 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 299)  (163 299)  LC_5 Logic Functioning bit
 (39 11)  (165 299)  (165 299)  LC_5 Logic Functioning bit
 (40 11)  (166 299)  (166 299)  LC_5 Logic Functioning bit
 (41 11)  (167 299)  (167 299)  LC_5 Logic Functioning bit
 (42 11)  (168 299)  (168 299)  LC_5 Logic Functioning bit
 (43 11)  (169 299)  (169 299)  LC_5 Logic Functioning bit
 (46 11)  (172 299)  (172 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (140 300)  (140 300)  routing T_3_18.sp4_v_t_21 <X> T_3_18.lc_trk_g3_0
 (17 12)  (143 300)  (143 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 300)  (144 300)  routing T_3_18.wire_logic_cluster/lc_1/out <X> T_3_18.lc_trk_g3_1
 (26 12)  (152 300)  (152 300)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 300)  (153 300)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 300)  (155 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 300)  (156 300)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 300)  (158 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 300)  (159 300)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 300)  (160 300)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 300)  (162 300)  LC_6 Logic Functioning bit
 (38 12)  (164 300)  (164 300)  LC_6 Logic Functioning bit
 (40 12)  (166 300)  (166 300)  LC_6 Logic Functioning bit
 (43 12)  (169 300)  (169 300)  LC_6 Logic Functioning bit
 (45 12)  (171 300)  (171 300)  LC_6 Logic Functioning bit
 (50 12)  (176 300)  (176 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (140 301)  (140 301)  routing T_3_18.sp4_v_t_21 <X> T_3_18.lc_trk_g3_0
 (16 13)  (142 301)  (142 301)  routing T_3_18.sp4_v_t_21 <X> T_3_18.lc_trk_g3_0
 (17 13)  (143 301)  (143 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (153 301)  (153 301)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 301)  (154 301)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 301)  (155 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 301)  (156 301)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (162 301)  (162 301)  LC_6 Logic Functioning bit
 (39 13)  (165 301)  (165 301)  LC_6 Logic Functioning bit
 (41 13)  (167 301)  (167 301)  LC_6 Logic Functioning bit
 (43 13)  (169 301)  (169 301)  LC_6 Logic Functioning bit
 (14 14)  (140 302)  (140 302)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g3_4
 (15 14)  (141 302)  (141 302)  routing T_3_18.sp4_h_r_45 <X> T_3_18.lc_trk_g3_5
 (16 14)  (142 302)  (142 302)  routing T_3_18.sp4_h_r_45 <X> T_3_18.lc_trk_g3_5
 (17 14)  (143 302)  (143 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (144 302)  (144 302)  routing T_3_18.sp4_h_r_45 <X> T_3_18.lc_trk_g3_5
 (26 14)  (152 302)  (152 302)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 302)  (154 302)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 302)  (155 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 302)  (156 302)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 302)  (157 302)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 302)  (158 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 302)  (160 302)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 302)  (161 302)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_7
 (36 14)  (162 302)  (162 302)  LC_7 Logic Functioning bit
 (38 14)  (164 302)  (164 302)  LC_7 Logic Functioning bit
 (41 14)  (167 302)  (167 302)  LC_7 Logic Functioning bit
 (42 14)  (168 302)  (168 302)  LC_7 Logic Functioning bit
 (45 14)  (171 302)  (171 302)  LC_7 Logic Functioning bit
 (17 15)  (143 303)  (143 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (144 303)  (144 303)  routing T_3_18.sp4_h_r_45 <X> T_3_18.lc_trk_g3_5
 (22 15)  (148 303)  (148 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (150 303)  (150 303)  routing T_3_18.tnl_op_6 <X> T_3_18.lc_trk_g3_6
 (25 15)  (151 303)  (151 303)  routing T_3_18.tnl_op_6 <X> T_3_18.lc_trk_g3_6
 (26 15)  (152 303)  (152 303)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 303)  (154 303)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 303)  (155 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 303)  (156 303)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 303)  (158 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (159 303)  (159 303)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_7
 (34 15)  (160 303)  (160 303)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_7
 (35 15)  (161 303)  (161 303)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_7
 (37 15)  (163 303)  (163 303)  LC_7 Logic Functioning bit
 (39 15)  (165 303)  (165 303)  LC_7 Logic Functioning bit
 (41 15)  (167 303)  (167 303)  LC_7 Logic Functioning bit
 (42 15)  (168 303)  (168 303)  LC_7 Logic Functioning bit


LogicTile_4_18

 (15 0)  (195 288)  (195 288)  routing T_4_18.lft_op_1 <X> T_4_18.lc_trk_g0_1
 (17 0)  (197 288)  (197 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (198 288)  (198 288)  routing T_4_18.lft_op_1 <X> T_4_18.lc_trk_g0_1
 (25 0)  (205 288)  (205 288)  routing T_4_18.sp4_v_b_10 <X> T_4_18.lc_trk_g0_2
 (28 0)  (208 288)  (208 288)  routing T_4_18.lc_trk_g2_1 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 288)  (213 288)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 288)  (217 288)  LC_0 Logic Functioning bit
 (39 0)  (219 288)  (219 288)  LC_0 Logic Functioning bit
 (41 0)  (221 288)  (221 288)  LC_0 Logic Functioning bit
 (43 0)  (223 288)  (223 288)  LC_0 Logic Functioning bit
 (22 1)  (202 289)  (202 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (203 289)  (203 289)  routing T_4_18.sp4_v_b_10 <X> T_4_18.lc_trk_g0_2
 (25 1)  (205 289)  (205 289)  routing T_4_18.sp4_v_b_10 <X> T_4_18.lc_trk_g0_2
 (31 1)  (211 289)  (211 289)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 289)  (217 289)  LC_0 Logic Functioning bit
 (39 1)  (219 289)  (219 289)  LC_0 Logic Functioning bit
 (41 1)  (221 289)  (221 289)  LC_0 Logic Functioning bit
 (43 1)  (223 289)  (223 289)  LC_0 Logic Functioning bit
 (0 2)  (180 290)  (180 290)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (195 290)  (195 290)  routing T_4_18.lft_op_5 <X> T_4_18.lc_trk_g0_5
 (17 2)  (197 290)  (197 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (198 290)  (198 290)  routing T_4_18.lft_op_5 <X> T_4_18.lc_trk_g0_5
 (26 2)  (206 290)  (206 290)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 290)  (207 290)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 290)  (209 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 290)  (210 290)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 290)  (214 290)  routing T_4_18.lc_trk_g1_1 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 290)  (216 290)  LC_1 Logic Functioning bit
 (37 2)  (217 290)  (217 290)  LC_1 Logic Functioning bit
 (38 2)  (218 290)  (218 290)  LC_1 Logic Functioning bit
 (42 2)  (222 290)  (222 290)  LC_1 Logic Functioning bit
 (45 2)  (225 290)  (225 290)  LC_1 Logic Functioning bit
 (50 2)  (230 290)  (230 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (14 3)  (194 291)  (194 291)  routing T_4_18.sp4_r_v_b_28 <X> T_4_18.lc_trk_g0_4
 (17 3)  (197 291)  (197 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 291)  (217 291)  LC_1 Logic Functioning bit
 (38 3)  (218 291)  (218 291)  LC_1 Logic Functioning bit
 (39 3)  (219 291)  (219 291)  LC_1 Logic Functioning bit
 (41 3)  (221 291)  (221 291)  LC_1 Logic Functioning bit
 (46 3)  (226 291)  (226 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (197 292)  (197 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 292)  (198 292)  routing T_4_18.wire_logic_cluster/lc_1/out <X> T_4_18.lc_trk_g1_1
 (21 4)  (201 292)  (201 292)  routing T_4_18.wire_logic_cluster/lc_3/out <X> T_4_18.lc_trk_g1_3
 (22 4)  (202 292)  (202 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 292)  (205 292)  routing T_4_18.bnr_op_2 <X> T_4_18.lc_trk_g1_2
 (27 4)  (207 292)  (207 292)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 292)  (208 292)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 292)  (209 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 292)  (211 292)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 292)  (216 292)  LC_2 Logic Functioning bit
 (38 4)  (218 292)  (218 292)  LC_2 Logic Functioning bit
 (41 4)  (221 292)  (221 292)  LC_2 Logic Functioning bit
 (42 4)  (222 292)  (222 292)  LC_2 Logic Functioning bit
 (45 4)  (225 292)  (225 292)  LC_2 Logic Functioning bit
 (22 5)  (202 293)  (202 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (205 293)  (205 293)  routing T_4_18.bnr_op_2 <X> T_4_18.lc_trk_g1_2
 (28 5)  (208 293)  (208 293)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 293)  (209 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 293)  (210 293)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 293)  (212 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (215 293)  (215 293)  routing T_4_18.lc_trk_g0_2 <X> T_4_18.input_2_2
 (36 5)  (216 293)  (216 293)  LC_2 Logic Functioning bit
 (38 5)  (218 293)  (218 293)  LC_2 Logic Functioning bit
 (40 5)  (220 293)  (220 293)  LC_2 Logic Functioning bit
 (43 5)  (223 293)  (223 293)  LC_2 Logic Functioning bit
 (14 6)  (194 294)  (194 294)  routing T_4_18.wire_logic_cluster/lc_4/out <X> T_4_18.lc_trk_g1_4
 (16 6)  (196 294)  (196 294)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g1_5
 (17 6)  (197 294)  (197 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (198 294)  (198 294)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g1_5
 (21 6)  (201 294)  (201 294)  routing T_4_18.wire_logic_cluster/lc_7/out <X> T_4_18.lc_trk_g1_7
 (22 6)  (202 294)  (202 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 294)  (210 294)  routing T_4_18.lc_trk_g0_4 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 294)  (211 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 294)  (213 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 294)  (214 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (218 294)  (218 294)  LC_3 Logic Functioning bit
 (39 6)  (219 294)  (219 294)  LC_3 Logic Functioning bit
 (42 6)  (222 294)  (222 294)  LC_3 Logic Functioning bit
 (43 6)  (223 294)  (223 294)  LC_3 Logic Functioning bit
 (17 7)  (197 295)  (197 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (198 295)  (198 295)  routing T_4_18.sp4_v_b_13 <X> T_4_18.lc_trk_g1_5
 (27 7)  (207 295)  (207 295)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 295)  (208 295)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (214 295)  (214 295)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.input_2_3
 (35 7)  (215 295)  (215 295)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.input_2_3
 (36 7)  (216 295)  (216 295)  LC_3 Logic Functioning bit
 (37 7)  (217 295)  (217 295)  LC_3 Logic Functioning bit
 (40 7)  (220 295)  (220 295)  LC_3 Logic Functioning bit
 (41 7)  (221 295)  (221 295)  LC_3 Logic Functioning bit
 (14 8)  (194 296)  (194 296)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g2_0
 (15 8)  (195 296)  (195 296)  routing T_4_18.tnr_op_1 <X> T_4_18.lc_trk_g2_1
 (17 8)  (197 296)  (197 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (201 296)  (201 296)  routing T_4_18.sp4_h_r_35 <X> T_4_18.lc_trk_g2_3
 (22 8)  (202 296)  (202 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (203 296)  (203 296)  routing T_4_18.sp4_h_r_35 <X> T_4_18.lc_trk_g2_3
 (24 8)  (204 296)  (204 296)  routing T_4_18.sp4_h_r_35 <X> T_4_18.lc_trk_g2_3
 (26 8)  (206 296)  (206 296)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 296)  (207 296)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 296)  (209 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 296)  (210 296)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 296)  (211 296)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 296)  (212 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 296)  (216 296)  LC_4 Logic Functioning bit
 (38 8)  (218 296)  (218 296)  LC_4 Logic Functioning bit
 (41 8)  (221 296)  (221 296)  LC_4 Logic Functioning bit
 (42 8)  (222 296)  (222 296)  LC_4 Logic Functioning bit
 (45 8)  (225 296)  (225 296)  LC_4 Logic Functioning bit
 (50 8)  (230 296)  (230 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (195 297)  (195 297)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (208 297)  (208 297)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 297)  (209 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 297)  (216 297)  LC_4 Logic Functioning bit
 (38 9)  (218 297)  (218 297)  LC_4 Logic Functioning bit
 (40 9)  (220 297)  (220 297)  LC_4 Logic Functioning bit
 (43 9)  (223 297)  (223 297)  LC_4 Logic Functioning bit
 (12 10)  (192 298)  (192 298)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_h_l_45
 (21 10)  (201 298)  (201 298)  routing T_4_18.sp4_v_t_18 <X> T_4_18.lc_trk_g2_7
 (22 10)  (202 298)  (202 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (203 298)  (203 298)  routing T_4_18.sp4_v_t_18 <X> T_4_18.lc_trk_g2_7
 (11 11)  (191 299)  (191 299)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_h_l_45
 (13 11)  (193 299)  (193 299)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_h_l_45
 (15 11)  (195 299)  (195 299)  routing T_4_18.sp4_v_t_33 <X> T_4_18.lc_trk_g2_4
 (16 11)  (196 299)  (196 299)  routing T_4_18.sp4_v_t_33 <X> T_4_18.lc_trk_g2_4
 (17 11)  (197 299)  (197 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 12)  (195 300)  (195 300)  routing T_4_18.tnr_op_1 <X> T_4_18.lc_trk_g3_1
 (17 12)  (197 300)  (197 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (205 300)  (205 300)  routing T_4_18.wire_logic_cluster/lc_2/out <X> T_4_18.lc_trk_g3_2
 (29 12)  (209 300)  (209 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 300)  (212 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 300)  (213 300)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 300)  (216 300)  LC_6 Logic Functioning bit
 (37 12)  (217 300)  (217 300)  LC_6 Logic Functioning bit
 (38 12)  (218 300)  (218 300)  LC_6 Logic Functioning bit
 (39 12)  (219 300)  (219 300)  LC_6 Logic Functioning bit
 (9 13)  (189 301)  (189 301)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_v_b_10
 (10 13)  (190 301)  (190 301)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_v_b_10
 (17 13)  (197 301)  (197 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (202 301)  (202 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 301)  (206 301)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 301)  (207 301)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 301)  (209 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 301)  (211 301)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (220 301)  (220 301)  LC_6 Logic Functioning bit
 (41 13)  (221 301)  (221 301)  LC_6 Logic Functioning bit
 (42 13)  (222 301)  (222 301)  LC_6 Logic Functioning bit
 (43 13)  (223 301)  (223 301)  LC_6 Logic Functioning bit
 (17 14)  (197 302)  (197 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (198 302)  (198 302)  routing T_4_18.bnl_op_5 <X> T_4_18.lc_trk_g3_5
 (26 14)  (206 302)  (206 302)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 302)  (207 302)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 302)  (208 302)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 302)  (209 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 302)  (211 302)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 302)  (212 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 302)  (214 302)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 302)  (215 302)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_7
 (36 14)  (216 302)  (216 302)  LC_7 Logic Functioning bit
 (38 14)  (218 302)  (218 302)  LC_7 Logic Functioning bit
 (39 14)  (219 302)  (219 302)  LC_7 Logic Functioning bit
 (40 14)  (220 302)  (220 302)  LC_7 Logic Functioning bit
 (45 14)  (225 302)  (225 302)  LC_7 Logic Functioning bit
 (51 14)  (231 302)  (231 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (198 303)  (198 303)  routing T_4_18.bnl_op_5 <X> T_4_18.lc_trk_g3_5
 (29 15)  (209 303)  (209 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 303)  (211 303)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 303)  (212 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (213 303)  (213 303)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_7
 (35 15)  (215 303)  (215 303)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_7
 (36 15)  (216 303)  (216 303)  LC_7 Logic Functioning bit
 (37 15)  (217 303)  (217 303)  LC_7 Logic Functioning bit
 (39 15)  (219 303)  (219 303)  LC_7 Logic Functioning bit
 (43 15)  (223 303)  (223 303)  LC_7 Logic Functioning bit


LogicTile_5_18

 (28 0)  (262 288)  (262 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 288)  (264 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 288)  (267 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 288)  (268 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 288)  (271 288)  LC_0 Logic Functioning bit
 (39 0)  (273 288)  (273 288)  LC_0 Logic Functioning bit
 (41 0)  (275 288)  (275 288)  LC_0 Logic Functioning bit
 (43 0)  (277 288)  (277 288)  LC_0 Logic Functioning bit
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (257 289)  (257 289)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g0_2
 (24 1)  (258 289)  (258 289)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g0_2
 (25 1)  (259 289)  (259 289)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g0_2
 (37 1)  (271 289)  (271 289)  LC_0 Logic Functioning bit
 (39 1)  (273 289)  (273 289)  LC_0 Logic Functioning bit
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (43 1)  (277 289)  (277 289)  LC_0 Logic Functioning bit
 (0 2)  (234 290)  (234 290)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (251 290)  (251 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (252 290)  (252 290)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g0_5
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 290)  (264 290)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 290)  (267 290)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 290)  (269 290)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.input_2_1
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (41 2)  (275 290)  (275 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (52 2)  (286 290)  (286 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (14 3)  (248 291)  (248 291)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g0_4
 (15 3)  (249 291)  (249 291)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g0_4
 (16 3)  (250 291)  (250 291)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g0_4
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (260 291)  (260 291)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 291)  (261 291)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 291)  (265 291)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 291)  (266 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (258 292)  (258 292)  routing T_5_18.bot_op_3 <X> T_5_18.lc_trk_g1_3
 (25 4)  (259 292)  (259 292)  routing T_5_18.lft_op_2 <X> T_5_18.lc_trk_g1_2
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 292)  (262 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 292)  (264 292)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (47 4)  (281 292)  (281 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (256 293)  (256 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (258 293)  (258 293)  routing T_5_18.lft_op_2 <X> T_5_18.lc_trk_g1_2
 (26 5)  (260 293)  (260 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 293)  (261 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (274 293)  (274 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (42 5)  (276 293)  (276 293)  LC_2 Logic Functioning bit
 (43 5)  (277 293)  (277 293)  LC_2 Logic Functioning bit
 (15 6)  (249 294)  (249 294)  routing T_5_18.sp4_v_b_21 <X> T_5_18.lc_trk_g1_5
 (16 6)  (250 294)  (250 294)  routing T_5_18.sp4_v_b_21 <X> T_5_18.lc_trk_g1_5
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (256 295)  (256 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (258 295)  (258 295)  routing T_5_18.bot_op_6 <X> T_5_18.lc_trk_g1_6
 (8 8)  (242 296)  (242 296)  routing T_5_18.sp4_h_l_42 <X> T_5_18.sp4_h_r_7
 (25 8)  (259 296)  (259 296)  routing T_5_18.sp4_h_r_34 <X> T_5_18.lc_trk_g2_2
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 296)  (270 296)  LC_4 Logic Functioning bit
 (39 8)  (273 296)  (273 296)  LC_4 Logic Functioning bit
 (41 8)  (275 296)  (275 296)  LC_4 Logic Functioning bit
 (42 8)  (276 296)  (276 296)  LC_4 Logic Functioning bit
 (15 9)  (249 297)  (249 297)  routing T_5_18.tnr_op_0 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 297)  (257 297)  routing T_5_18.sp4_h_r_34 <X> T_5_18.lc_trk_g2_2
 (24 9)  (258 297)  (258 297)  routing T_5_18.sp4_h_r_34 <X> T_5_18.lc_trk_g2_2
 (28 9)  (262 297)  (262 297)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 297)  (265 297)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (268 297)  (268 297)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.input_2_4
 (35 9)  (269 297)  (269 297)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.input_2_4
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (40 9)  (274 297)  (274 297)  LC_4 Logic Functioning bit
 (43 9)  (277 297)  (277 297)  LC_4 Logic Functioning bit
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (255 298)  (255 298)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g2_7
 (22 10)  (256 298)  (256 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 298)  (257 298)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g2_7
 (26 10)  (260 298)  (260 298)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 298)  (267 298)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 298)  (270 298)  LC_5 Logic Functioning bit
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (41 10)  (275 298)  (275 298)  LC_5 Logic Functioning bit
 (42 10)  (276 298)  (276 298)  LC_5 Logic Functioning bit
 (45 10)  (279 298)  (279 298)  LC_5 Logic Functioning bit
 (50 10)  (284 298)  (284 298)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (255 299)  (255 299)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g2_7
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 299)  (264 299)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 299)  (271 299)  LC_5 Logic Functioning bit
 (39 11)  (273 299)  (273 299)  LC_5 Logic Functioning bit
 (41 11)  (275 299)  (275 299)  LC_5 Logic Functioning bit
 (42 11)  (276 299)  (276 299)  LC_5 Logic Functioning bit
 (14 12)  (248 300)  (248 300)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (26 12)  (260 300)  (260 300)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 300)  (261 300)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 300)  (268 300)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (37 12)  (271 300)  (271 300)  LC_6 Logic Functioning bit
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (39 12)  (273 300)  (273 300)  LC_6 Logic Functioning bit
 (41 12)  (275 300)  (275 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (45 12)  (279 300)  (279 300)  LC_6 Logic Functioning bit
 (51 12)  (285 300)  (285 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (248 301)  (248 301)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (16 13)  (250 301)  (250 301)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (261 301)  (261 301)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 301)  (265 301)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (38 13)  (272 301)  (272 301)  LC_6 Logic Functioning bit
 (14 14)  (248 302)  (248 302)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g3_4
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 302)  (257 302)  routing T_5_18.sp4_v_b_47 <X> T_5_18.lc_trk_g3_7
 (24 14)  (258 302)  (258 302)  routing T_5_18.sp4_v_b_47 <X> T_5_18.lc_trk_g3_7
 (25 14)  (259 302)  (259 302)  routing T_5_18.wire_logic_cluster/lc_6/out <X> T_5_18.lc_trk_g3_6
 (14 15)  (248 303)  (248 303)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g3_4
 (15 15)  (249 303)  (249 303)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g3_4
 (16 15)  (250 303)  (250 303)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_18

 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 288)  (316 288)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 288)  (324 288)  LC_0 Logic Functioning bit
 (39 0)  (327 288)  (327 288)  LC_0 Logic Functioning bit
 (41 0)  (329 288)  (329 288)  LC_0 Logic Functioning bit
 (42 0)  (330 288)  (330 288)  LC_0 Logic Functioning bit
 (44 0)  (332 288)  (332 288)  LC_0 Logic Functioning bit
 (45 0)  (333 288)  (333 288)  LC_0 Logic Functioning bit
 (4 1)  (292 289)  (292 289)  routing T_6_18.sp4_h_l_41 <X> T_6_18.sp4_h_r_0
 (6 1)  (294 289)  (294 289)  routing T_6_18.sp4_h_l_41 <X> T_6_18.sp4_h_r_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (41 1)  (329 289)  (329 289)  LC_0 Logic Functioning bit
 (42 1)  (330 289)  (330 289)  LC_0 Logic Functioning bit
 (49 1)  (337 289)  (337 289)  Carry_In_Mux bit 

 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (301 290)  (301 290)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_v_t_39
 (27 2)  (315 290)  (315 290)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 290)  (316 290)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (41 2)  (329 290)  (329 290)  LC_1 Logic Functioning bit
 (42 2)  (330 290)  (330 290)  LC_1 Logic Functioning bit
 (44 2)  (332 290)  (332 290)  LC_1 Logic Functioning bit
 (45 2)  (333 290)  (333 290)  LC_1 Logic Functioning bit
 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (12 3)  (300 291)  (300 291)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_v_t_39
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (41 3)  (329 291)  (329 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (46 3)  (334 291)  (334 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (309 292)  (309 292)  routing T_6_18.wire_logic_cluster/lc_3/out <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 292)  (313 292)  routing T_6_18.wire_logic_cluster/lc_2/out <X> T_6_18.lc_trk_g1_2
 (27 4)  (315 292)  (315 292)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (41 4)  (329 292)  (329 292)  LC_2 Logic Functioning bit
 (42 4)  (330 292)  (330 292)  LC_2 Logic Functioning bit
 (44 4)  (332 292)  (332 292)  LC_2 Logic Functioning bit
 (45 4)  (333 292)  (333 292)  LC_2 Logic Functioning bit
 (52 4)  (340 292)  (340 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (296 293)  (296 293)  routing T_6_18.sp4_h_l_41 <X> T_6_18.sp4_v_b_4
 (9 5)  (297 293)  (297 293)  routing T_6_18.sp4_h_l_41 <X> T_6_18.sp4_v_b_4
 (22 5)  (310 293)  (310 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 293)  (318 293)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (41 5)  (329 293)  (329 293)  LC_2 Logic Functioning bit
 (42 5)  (330 293)  (330 293)  LC_2 Logic Functioning bit
 (17 6)  (305 294)  (305 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 294)  (306 294)  routing T_6_18.wire_logic_cluster/lc_5/out <X> T_6_18.lc_trk_g1_5
 (21 6)  (309 294)  (309 294)  routing T_6_18.wire_logic_cluster/lc_7/out <X> T_6_18.lc_trk_g1_7
 (22 6)  (310 294)  (310 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 294)  (313 294)  routing T_6_18.wire_logic_cluster/lc_6/out <X> T_6_18.lc_trk_g1_6
 (27 6)  (315 294)  (315 294)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (41 6)  (329 294)  (329 294)  LC_3 Logic Functioning bit
 (42 6)  (330 294)  (330 294)  LC_3 Logic Functioning bit
 (44 6)  (332 294)  (332 294)  LC_3 Logic Functioning bit
 (45 6)  (333 294)  (333 294)  LC_3 Logic Functioning bit
 (47 6)  (335 294)  (335 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 295)  (318 295)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (41 7)  (329 295)  (329 295)  LC_3 Logic Functioning bit
 (42 7)  (330 295)  (330 295)  LC_3 Logic Functioning bit
 (27 8)  (315 296)  (315 296)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 296)  (316 296)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (39 8)  (327 296)  (327 296)  LC_4 Logic Functioning bit
 (41 8)  (329 296)  (329 296)  LC_4 Logic Functioning bit
 (42 8)  (330 296)  (330 296)  LC_4 Logic Functioning bit
 (44 8)  (332 296)  (332 296)  LC_4 Logic Functioning bit
 (45 8)  (333 296)  (333 296)  LC_4 Logic Functioning bit
 (11 9)  (299 297)  (299 297)  routing T_6_18.sp4_h_l_45 <X> T_6_18.sp4_h_r_8
 (36 9)  (324 297)  (324 297)  LC_4 Logic Functioning bit
 (39 9)  (327 297)  (327 297)  LC_4 Logic Functioning bit
 (41 9)  (329 297)  (329 297)  LC_4 Logic Functioning bit
 (42 9)  (330 297)  (330 297)  LC_4 Logic Functioning bit
 (47 9)  (335 297)  (335 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (296 298)  (296 298)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_h_l_42
 (9 10)  (297 298)  (297 298)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_h_l_42
 (10 10)  (298 298)  (298 298)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_h_l_42
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (41 10)  (329 298)  (329 298)  LC_5 Logic Functioning bit
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (44 10)  (332 298)  (332 298)  LC_5 Logic Functioning bit
 (45 10)  (333 298)  (333 298)  LC_5 Logic Functioning bit
 (12 11)  (300 299)  (300 299)  routing T_6_18.sp4_h_l_45 <X> T_6_18.sp4_v_t_45
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (47 11)  (335 299)  (335 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (292 300)  (292 300)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_v_b_9
 (6 12)  (294 300)  (294 300)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_v_b_9
 (11 12)  (299 300)  (299 300)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_v_b_11
 (13 12)  (301 300)  (301 300)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_v_b_11
 (14 12)  (302 300)  (302 300)  routing T_6_18.wire_logic_cluster/lc_0/out <X> T_6_18.lc_trk_g3_0
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 300)  (306 300)  routing T_6_18.wire_logic_cluster/lc_1/out <X> T_6_18.lc_trk_g3_1
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (39 12)  (327 300)  (327 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (42 12)  (330 300)  (330 300)  LC_6 Logic Functioning bit
 (44 12)  (332 300)  (332 300)  LC_6 Logic Functioning bit
 (45 12)  (333 300)  (333 300)  LC_6 Logic Functioning bit
 (12 13)  (300 301)  (300 301)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_v_b_11
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (41 13)  (329 301)  (329 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (6 14)  (294 302)  (294 302)  routing T_6_18.sp4_h_l_41 <X> T_6_18.sp4_v_t_44
 (12 14)  (300 302)  (300 302)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_h_l_46
 (14 14)  (302 302)  (302 302)  routing T_6_18.wire_logic_cluster/lc_4/out <X> T_6_18.lc_trk_g3_4
 (27 14)  (315 302)  (315 302)  routing T_6_18.lc_trk_g1_7 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 302)  (318 302)  routing T_6_18.lc_trk_g1_7 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (39 14)  (327 302)  (327 302)  LC_7 Logic Functioning bit
 (41 14)  (329 302)  (329 302)  LC_7 Logic Functioning bit
 (42 14)  (330 302)  (330 302)  LC_7 Logic Functioning bit
 (45 14)  (333 302)  (333 302)  LC_7 Logic Functioning bit
 (10 15)  (298 303)  (298 303)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_v_t_47
 (11 15)  (299 303)  (299 303)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_h_l_46
 (13 15)  (301 303)  (301 303)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_h_l_46
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (318 303)  (318 303)  routing T_6_18.lc_trk_g1_7 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 303)  (324 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit
 (41 15)  (329 303)  (329 303)  LC_7 Logic Functioning bit
 (42 15)  (330 303)  (330 303)  LC_7 Logic Functioning bit
 (48 15)  (336 303)  (336 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_18

 (15 2)  (357 290)  (357 290)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g0_5
 (16 2)  (358 290)  (358 290)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 290)  (360 290)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g0_5
 (18 3)  (360 291)  (360 291)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g0_5
 (15 6)  (357 294)  (357 294)  routing T_7_18.sp4_h_r_13 <X> T_7_18.lc_trk_g1_5
 (16 6)  (358 294)  (358 294)  routing T_7_18.sp4_h_r_13 <X> T_7_18.lc_trk_g1_5
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 294)  (360 294)  routing T_7_18.sp4_h_r_13 <X> T_7_18.lc_trk_g1_5
 (27 6)  (369 294)  (369 294)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 294)  (370 294)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 294)  (372 294)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 294)  (375 294)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 294)  (377 294)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (38 6)  (380 294)  (380 294)  LC_3 Logic Functioning bit
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (40 6)  (382 294)  (382 294)  LC_3 Logic Functioning bit
 (42 6)  (384 294)  (384 294)  LC_3 Logic Functioning bit
 (43 6)  (385 294)  (385 294)  LC_3 Logic Functioning bit
 (26 7)  (368 295)  (368 295)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 295)  (370 295)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 295)  (373 295)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 295)  (374 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 295)  (375 295)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_3
 (35 7)  (377 295)  (377 295)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_3
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (41 7)  (383 295)  (383 295)  LC_3 Logic Functioning bit
 (42 7)  (384 295)  (384 295)  LC_3 Logic Functioning bit
 (43 7)  (385 295)  (385 295)  LC_3 Logic Functioning bit
 (22 8)  (364 296)  (364 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 296)  (365 296)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g2_3
 (24 8)  (366 296)  (366 296)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g2_3
 (22 9)  (364 297)  (364 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 297)  (365 297)  routing T_7_18.sp4_v_b_42 <X> T_7_18.lc_trk_g2_2
 (24 9)  (366 297)  (366 297)  routing T_7_18.sp4_v_b_42 <X> T_7_18.lc_trk_g2_2
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (365 298)  (365 298)  routing T_7_18.sp4_h_r_31 <X> T_7_18.lc_trk_g2_7
 (24 10)  (366 298)  (366 298)  routing T_7_18.sp4_h_r_31 <X> T_7_18.lc_trk_g2_7
 (28 10)  (370 298)  (370 298)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 298)  (372 298)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 298)  (379 298)  LC_5 Logic Functioning bit
 (39 10)  (381 298)  (381 298)  LC_5 Logic Functioning bit
 (41 10)  (383 298)  (383 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (46 10)  (388 298)  (388 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (354 299)  (354 299)  routing T_7_18.sp4_h_l_45 <X> T_7_18.sp4_v_t_45
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (363 299)  (363 299)  routing T_7_18.sp4_h_r_31 <X> T_7_18.lc_trk_g2_7
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (41 11)  (383 299)  (383 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (46 12)  (388 300)  (388 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (393 300)  (393 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (21 14)  (363 302)  (363 302)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g3_7
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g3_7
 (24 14)  (366 302)  (366 302)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g3_7
 (13 15)  (355 303)  (355 303)  routing T_7_18.sp4_v_b_6 <X> T_7_18.sp4_h_l_46


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_2_17

 (14 0)  (86 272)  (86 272)  routing T_2_17.wire_logic_cluster/lc_0/out <X> T_2_17.lc_trk_g0_0
 (22 0)  (94 272)  (94 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 272)  (96 272)  routing T_2_17.top_op_3 <X> T_2_17.lc_trk_g0_3
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 272)  (103 272)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 272)  (105 272)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (37 0)  (109 272)  (109 272)  LC_0 Logic Functioning bit
 (44 0)  (116 272)  (116 272)  LC_0 Logic Functioning bit
 (45 0)  (117 272)  (117 272)  LC_0 Logic Functioning bit
 (46 0)  (118 272)  (118 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (119 272)  (119 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (89 273)  (89 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (93 273)  (93 273)  routing T_2_17.top_op_3 <X> T_2_17.lc_trk_g0_3
 (30 1)  (102 273)  (102 273)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 273)  (104 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (110 273)  (110 273)  LC_0 Logic Functioning bit
 (39 1)  (111 273)  (111 273)  LC_0 Logic Functioning bit
 (51 1)  (123 273)  (123 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (125 273)  (125 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (72 274)  (72 274)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (89 274)  (89 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (90 274)  (90 274)  routing T_2_17.bnr_op_5 <X> T_2_17.lc_trk_g0_5
 (22 2)  (94 274)  (94 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 274)  (96 274)  routing T_2_17.bot_op_7 <X> T_2_17.lc_trk_g0_7
 (26 2)  (98 274)  (98 274)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 274)  (99 274)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 274)  (100 274)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 274)  (101 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 274)  (104 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 274)  (108 274)  LC_1 Logic Functioning bit
 (41 2)  (113 274)  (113 274)  LC_1 Logic Functioning bit
 (44 2)  (116 274)  (116 274)  LC_1 Logic Functioning bit
 (45 2)  (117 274)  (117 274)  LC_1 Logic Functioning bit
 (47 2)  (119 274)  (119 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (18 3)  (90 275)  (90 275)  routing T_2_17.bnr_op_5 <X> T_2_17.lc_trk_g0_5
 (22 3)  (94 275)  (94 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 275)  (96 275)  routing T_2_17.bot_op_6 <X> T_2_17.lc_trk_g0_6
 (28 3)  (100 275)  (100 275)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 275)  (101 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (39 3)  (111 275)  (111 275)  LC_1 Logic Functioning bit
 (42 3)  (114 275)  (114 275)  LC_1 Logic Functioning bit
 (47 3)  (119 275)  (119 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (123 275)  (123 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (87 276)  (87 276)  routing T_2_17.bot_op_1 <X> T_2_17.lc_trk_g1_1
 (17 4)  (89 276)  (89 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (99 276)  (99 276)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 276)  (101 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 276)  (104 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 276)  (108 276)  LC_2 Logic Functioning bit
 (39 4)  (111 276)  (111 276)  LC_2 Logic Functioning bit
 (41 4)  (113 276)  (113 276)  LC_2 Logic Functioning bit
 (42 4)  (114 276)  (114 276)  LC_2 Logic Functioning bit
 (44 4)  (116 276)  (116 276)  LC_2 Logic Functioning bit
 (15 5)  (87 277)  (87 277)  routing T_2_17.bot_op_0 <X> T_2_17.lc_trk_g1_0
 (17 5)  (89 277)  (89 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (36 5)  (108 277)  (108 277)  LC_2 Logic Functioning bit
 (39 5)  (111 277)  (111 277)  LC_2 Logic Functioning bit
 (41 5)  (113 277)  (113 277)  LC_2 Logic Functioning bit
 (42 5)  (114 277)  (114 277)  LC_2 Logic Functioning bit
 (15 6)  (87 278)  (87 278)  routing T_2_17.bot_op_5 <X> T_2_17.lc_trk_g1_5
 (17 6)  (89 278)  (89 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (101 278)  (101 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 278)  (102 278)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 278)  (108 278)  LC_3 Logic Functioning bit
 (39 6)  (111 278)  (111 278)  LC_3 Logic Functioning bit
 (41 6)  (113 278)  (113 278)  LC_3 Logic Functioning bit
 (42 6)  (114 278)  (114 278)  LC_3 Logic Functioning bit
 (44 6)  (116 278)  (116 278)  LC_3 Logic Functioning bit
 (30 7)  (102 279)  (102 279)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 279)  (108 279)  LC_3 Logic Functioning bit
 (39 7)  (111 279)  (111 279)  LC_3 Logic Functioning bit
 (41 7)  (113 279)  (113 279)  LC_3 Logic Functioning bit
 (42 7)  (114 279)  (114 279)  LC_3 Logic Functioning bit
 (29 8)  (101 280)  (101 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 280)  (102 280)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 280)  (104 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 280)  (108 280)  LC_4 Logic Functioning bit
 (39 8)  (111 280)  (111 280)  LC_4 Logic Functioning bit
 (41 8)  (113 280)  (113 280)  LC_4 Logic Functioning bit
 (42 8)  (114 280)  (114 280)  LC_4 Logic Functioning bit
 (44 8)  (116 280)  (116 280)  LC_4 Logic Functioning bit
 (4 9)  (76 281)  (76 281)  routing T_2_17.sp4_v_t_36 <X> T_2_17.sp4_h_r_6
 (36 9)  (108 281)  (108 281)  LC_4 Logic Functioning bit
 (39 9)  (111 281)  (111 281)  LC_4 Logic Functioning bit
 (41 9)  (113 281)  (113 281)  LC_4 Logic Functioning bit
 (42 9)  (114 281)  (114 281)  LC_4 Logic Functioning bit
 (15 10)  (87 282)  (87 282)  routing T_2_17.tnr_op_5 <X> T_2_17.lc_trk_g2_5
 (17 10)  (89 282)  (89 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (99 282)  (99 282)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 282)  (101 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 282)  (102 282)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 282)  (104 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 282)  (108 282)  LC_5 Logic Functioning bit
 (39 10)  (111 282)  (111 282)  LC_5 Logic Functioning bit
 (41 10)  (113 282)  (113 282)  LC_5 Logic Functioning bit
 (42 10)  (114 282)  (114 282)  LC_5 Logic Functioning bit
 (44 10)  (116 282)  (116 282)  LC_5 Logic Functioning bit
 (36 11)  (108 283)  (108 283)  LC_5 Logic Functioning bit
 (39 11)  (111 283)  (111 283)  LC_5 Logic Functioning bit
 (41 11)  (113 283)  (113 283)  LC_5 Logic Functioning bit
 (42 11)  (114 283)  (114 283)  LC_5 Logic Functioning bit
 (17 12)  (89 284)  (89 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 284)  (90 284)  routing T_2_17.wire_logic_cluster/lc_1/out <X> T_2_17.lc_trk_g3_1
 (29 12)  (101 284)  (101 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 284)  (102 284)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 284)  (104 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 284)  (108 284)  LC_6 Logic Functioning bit
 (39 12)  (111 284)  (111 284)  LC_6 Logic Functioning bit
 (41 12)  (113 284)  (113 284)  LC_6 Logic Functioning bit
 (42 12)  (114 284)  (114 284)  LC_6 Logic Functioning bit
 (44 12)  (116 284)  (116 284)  LC_6 Logic Functioning bit
 (30 13)  (102 285)  (102 285)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 285)  (108 285)  LC_6 Logic Functioning bit
 (39 13)  (111 285)  (111 285)  LC_6 Logic Functioning bit
 (41 13)  (113 285)  (113 285)  LC_6 Logic Functioning bit
 (42 13)  (114 285)  (114 285)  LC_6 Logic Functioning bit
 (27 14)  (99 286)  (99 286)  routing T_2_17.lc_trk_g1_1 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 286)  (101 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 286)  (104 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 286)  (108 286)  LC_7 Logic Functioning bit
 (39 14)  (111 286)  (111 286)  LC_7 Logic Functioning bit
 (41 14)  (113 286)  (113 286)  LC_7 Logic Functioning bit
 (42 14)  (114 286)  (114 286)  LC_7 Logic Functioning bit
 (36 15)  (108 287)  (108 287)  LC_7 Logic Functioning bit
 (39 15)  (111 287)  (111 287)  LC_7 Logic Functioning bit
 (41 15)  (113 287)  (113 287)  LC_7 Logic Functioning bit
 (42 15)  (114 287)  (114 287)  LC_7 Logic Functioning bit


LogicTile_3_17

 (16 0)  (142 272)  (142 272)  routing T_3_17.sp12_h_r_9 <X> T_3_17.lc_trk_g0_1
 (17 0)  (143 272)  (143 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (27 0)  (153 272)  (153 272)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 272)  (157 272)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 272)  (162 272)  LC_0 Logic Functioning bit
 (37 0)  (163 272)  (163 272)  LC_0 Logic Functioning bit
 (38 0)  (164 272)  (164 272)  LC_0 Logic Functioning bit
 (41 0)  (167 272)  (167 272)  LC_0 Logic Functioning bit
 (43 0)  (169 272)  (169 272)  LC_0 Logic Functioning bit
 (45 0)  (171 272)  (171 272)  LC_0 Logic Functioning bit
 (15 1)  (141 273)  (141 273)  routing T_3_17.bot_op_0 <X> T_3_17.lc_trk_g0_0
 (17 1)  (143 273)  (143 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (148 273)  (148 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 273)  (150 273)  routing T_3_17.bot_op_2 <X> T_3_17.lc_trk_g0_2
 (26 1)  (152 273)  (152 273)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 273)  (158 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (159 273)  (159 273)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.input_2_0
 (36 1)  (162 273)  (162 273)  LC_0 Logic Functioning bit
 (41 1)  (167 273)  (167 273)  LC_0 Logic Functioning bit
 (43 1)  (169 273)  (169 273)  LC_0 Logic Functioning bit
 (47 1)  (173 273)  (173 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (174 273)  (174 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (179 273)  (179 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 274)  (126 274)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (128 274)  (128 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 274)  (140 274)  routing T_3_17.lft_op_4 <X> T_3_17.lc_trk_g0_4
 (15 2)  (141 274)  (141 274)  routing T_3_17.top_op_5 <X> T_3_17.lc_trk_g0_5
 (17 2)  (143 274)  (143 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (147 274)  (147 274)  routing T_3_17.lft_op_7 <X> T_3_17.lc_trk_g0_7
 (22 2)  (148 274)  (148 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (150 274)  (150 274)  routing T_3_17.lft_op_7 <X> T_3_17.lc_trk_g0_7
 (25 2)  (151 274)  (151 274)  routing T_3_17.sp4_h_r_14 <X> T_3_17.lc_trk_g0_6
 (0 3)  (126 275)  (126 275)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (15 3)  (141 275)  (141 275)  routing T_3_17.lft_op_4 <X> T_3_17.lc_trk_g0_4
 (17 3)  (143 275)  (143 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (144 275)  (144 275)  routing T_3_17.top_op_5 <X> T_3_17.lc_trk_g0_5
 (22 3)  (148 275)  (148 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (149 275)  (149 275)  routing T_3_17.sp4_h_r_14 <X> T_3_17.lc_trk_g0_6
 (24 3)  (150 275)  (150 275)  routing T_3_17.sp4_h_r_14 <X> T_3_17.lc_trk_g0_6
 (14 4)  (140 276)  (140 276)  routing T_3_17.wire_logic_cluster/lc_0/out <X> T_3_17.lc_trk_g1_0
 (15 4)  (141 276)  (141 276)  routing T_3_17.sp4_h_r_9 <X> T_3_17.lc_trk_g1_1
 (16 4)  (142 276)  (142 276)  routing T_3_17.sp4_h_r_9 <X> T_3_17.lc_trk_g1_1
 (17 4)  (143 276)  (143 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (144 276)  (144 276)  routing T_3_17.sp4_h_r_9 <X> T_3_17.lc_trk_g1_1
 (26 4)  (152 276)  (152 276)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 276)  (153 276)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 276)  (155 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 276)  (156 276)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 276)  (157 276)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 276)  (158 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 276)  (162 276)  LC_2 Logic Functioning bit
 (37 4)  (163 276)  (163 276)  LC_2 Logic Functioning bit
 (38 4)  (164 276)  (164 276)  LC_2 Logic Functioning bit
 (39 4)  (165 276)  (165 276)  LC_2 Logic Functioning bit
 (41 4)  (167 276)  (167 276)  LC_2 Logic Functioning bit
 (43 4)  (169 276)  (169 276)  LC_2 Logic Functioning bit
 (17 5)  (143 277)  (143 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (153 277)  (153 277)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 277)  (155 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 277)  (156 277)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 277)  (157 277)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 277)  (162 277)  LC_2 Logic Functioning bit
 (37 5)  (163 277)  (163 277)  LC_2 Logic Functioning bit
 (38 5)  (164 277)  (164 277)  LC_2 Logic Functioning bit
 (39 5)  (165 277)  (165 277)  LC_2 Logic Functioning bit
 (40 5)  (166 277)  (166 277)  LC_2 Logic Functioning bit
 (41 5)  (167 277)  (167 277)  LC_2 Logic Functioning bit
 (42 5)  (168 277)  (168 277)  LC_2 Logic Functioning bit
 (43 5)  (169 277)  (169 277)  LC_2 Logic Functioning bit
 (4 6)  (130 278)  (130 278)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_38
 (11 6)  (137 278)  (137 278)  routing T_3_17.sp4_v_b_9 <X> T_3_17.sp4_v_t_40
 (13 6)  (139 278)  (139 278)  routing T_3_17.sp4_v_b_9 <X> T_3_17.sp4_v_t_40
 (14 6)  (140 278)  (140 278)  routing T_3_17.wire_logic_cluster/lc_4/out <X> T_3_17.lc_trk_g1_4
 (15 6)  (141 278)  (141 278)  routing T_3_17.lft_op_5 <X> T_3_17.lc_trk_g1_5
 (17 6)  (143 278)  (143 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (144 278)  (144 278)  routing T_3_17.lft_op_5 <X> T_3_17.lc_trk_g1_5
 (25 6)  (151 278)  (151 278)  routing T_3_17.lft_op_6 <X> T_3_17.lc_trk_g1_6
 (29 6)  (155 278)  (155 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 278)  (156 278)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 278)  (159 278)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 278)  (162 278)  LC_3 Logic Functioning bit
 (38 6)  (164 278)  (164 278)  LC_3 Logic Functioning bit
 (5 7)  (131 279)  (131 279)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_38
 (17 7)  (143 279)  (143 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (148 279)  (148 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (150 279)  (150 279)  routing T_3_17.lft_op_6 <X> T_3_17.lc_trk_g1_6
 (31 7)  (157 279)  (157 279)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 279)  (162 279)  LC_3 Logic Functioning bit
 (38 7)  (164 279)  (164 279)  LC_3 Logic Functioning bit
 (14 8)  (140 280)  (140 280)  routing T_3_17.sp4_h_r_40 <X> T_3_17.lc_trk_g2_0
 (25 8)  (151 280)  (151 280)  routing T_3_17.bnl_op_2 <X> T_3_17.lc_trk_g2_2
 (27 8)  (153 280)  (153 280)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 280)  (154 280)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 280)  (157 280)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 280)  (159 280)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 280)  (160 280)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (168 280)  (168 280)  LC_4 Logic Functioning bit
 (46 8)  (172 280)  (172 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (176 280)  (176 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (177 280)  (177 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (140 281)  (140 281)  routing T_3_17.sp4_h_r_40 <X> T_3_17.lc_trk_g2_0
 (15 9)  (141 281)  (141 281)  routing T_3_17.sp4_h_r_40 <X> T_3_17.lc_trk_g2_0
 (16 9)  (142 281)  (142 281)  routing T_3_17.sp4_h_r_40 <X> T_3_17.lc_trk_g2_0
 (17 9)  (143 281)  (143 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (148 281)  (148 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (151 281)  (151 281)  routing T_3_17.bnl_op_2 <X> T_3_17.lc_trk_g2_2
 (29 9)  (155 281)  (155 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 281)  (156 281)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 281)  (157 281)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (41 9)  (167 281)  (167 281)  LC_4 Logic Functioning bit
 (43 9)  (169 281)  (169 281)  LC_4 Logic Functioning bit
 (46 9)  (172 281)  (172 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (177 281)  (177 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (147 282)  (147 282)  routing T_3_17.wire_logic_cluster/lc_7/out <X> T_3_17.lc_trk_g2_7
 (22 10)  (148 282)  (148 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (153 282)  (153 282)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 282)  (154 282)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 282)  (155 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 282)  (156 282)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 282)  (158 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 282)  (162 282)  LC_5 Logic Functioning bit
 (38 10)  (164 282)  (164 282)  LC_5 Logic Functioning bit
 (41 10)  (167 282)  (167 282)  LC_5 Logic Functioning bit
 (43 10)  (169 282)  (169 282)  LC_5 Logic Functioning bit
 (45 10)  (171 282)  (171 282)  LC_5 Logic Functioning bit
 (46 10)  (172 282)  (172 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (176 282)  (176 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (140 283)  (140 283)  routing T_3_17.sp4_h_l_17 <X> T_3_17.lc_trk_g2_4
 (15 11)  (141 283)  (141 283)  routing T_3_17.sp4_h_l_17 <X> T_3_17.lc_trk_g2_4
 (16 11)  (142 283)  (142 283)  routing T_3_17.sp4_h_l_17 <X> T_3_17.lc_trk_g2_4
 (17 11)  (143 283)  (143 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (155 283)  (155 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 283)  (157 283)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 283)  (162 283)  LC_5 Logic Functioning bit
 (38 11)  (164 283)  (164 283)  LC_5 Logic Functioning bit
 (41 11)  (167 283)  (167 283)  LC_5 Logic Functioning bit
 (42 11)  (168 283)  (168 283)  LC_5 Logic Functioning bit
 (51 11)  (177 283)  (177 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (151 284)  (151 284)  routing T_3_17.wire_logic_cluster/lc_2/out <X> T_3_17.lc_trk_g3_2
 (26 12)  (152 284)  (152 284)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 284)  (153 284)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 284)  (154 284)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 284)  (155 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 284)  (156 284)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 284)  (157 284)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 284)  (158 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 284)  (161 284)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.input_2_6
 (36 12)  (162 284)  (162 284)  LC_6 Logic Functioning bit
 (38 12)  (164 284)  (164 284)  LC_6 Logic Functioning bit
 (41 12)  (167 284)  (167 284)  LC_6 Logic Functioning bit
 (42 12)  (168 284)  (168 284)  LC_6 Logic Functioning bit
 (45 12)  (171 284)  (171 284)  LC_6 Logic Functioning bit
 (51 12)  (177 284)  (177 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (148 285)  (148 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (152 285)  (152 285)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 285)  (155 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (158 285)  (158 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (159 285)  (159 285)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.input_2_6
 (36 13)  (162 285)  (162 285)  LC_6 Logic Functioning bit
 (38 13)  (164 285)  (164 285)  LC_6 Logic Functioning bit
 (40 13)  (166 285)  (166 285)  LC_6 Logic Functioning bit
 (43 13)  (169 285)  (169 285)  LC_6 Logic Functioning bit
 (17 14)  (143 286)  (143 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 286)  (144 286)  routing T_3_17.wire_logic_cluster/lc_5/out <X> T_3_17.lc_trk_g3_5
 (26 14)  (152 286)  (152 286)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 286)  (153 286)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 286)  (155 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 286)  (158 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (161 286)  (161 286)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.input_2_7
 (36 14)  (162 286)  (162 286)  LC_7 Logic Functioning bit
 (37 14)  (163 286)  (163 286)  LC_7 Logic Functioning bit
 (41 14)  (167 286)  (167 286)  LC_7 Logic Functioning bit
 (42 14)  (168 286)  (168 286)  LC_7 Logic Functioning bit
 (43 14)  (169 286)  (169 286)  LC_7 Logic Functioning bit
 (45 14)  (171 286)  (171 286)  LC_7 Logic Functioning bit
 (53 14)  (179 286)  (179 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (141 287)  (141 287)  routing T_3_17.sp4_v_t_33 <X> T_3_17.lc_trk_g3_4
 (16 15)  (142 287)  (142 287)  routing T_3_17.sp4_v_t_33 <X> T_3_17.lc_trk_g3_4
 (17 15)  (143 287)  (143 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (148 287)  (148 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (149 287)  (149 287)  routing T_3_17.sp4_v_b_46 <X> T_3_17.lc_trk_g3_6
 (24 15)  (150 287)  (150 287)  routing T_3_17.sp4_v_b_46 <X> T_3_17.lc_trk_g3_6
 (27 15)  (153 287)  (153 287)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 287)  (155 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 287)  (157 287)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 287)  (158 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (159 287)  (159 287)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.input_2_7
 (35 15)  (161 287)  (161 287)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.input_2_7
 (36 15)  (162 287)  (162 287)  LC_7 Logic Functioning bit
 (37 15)  (163 287)  (163 287)  LC_7 Logic Functioning bit
 (43 15)  (169 287)  (169 287)  LC_7 Logic Functioning bit
 (48 15)  (174 287)  (174 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_17

 (14 0)  (194 272)  (194 272)  routing T_4_17.wire_logic_cluster/lc_0/out <X> T_4_17.lc_trk_g0_0
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 272)  (216 272)  LC_0 Logic Functioning bit
 (39 0)  (219 272)  (219 272)  LC_0 Logic Functioning bit
 (41 0)  (221 272)  (221 272)  LC_0 Logic Functioning bit
 (42 0)  (222 272)  (222 272)  LC_0 Logic Functioning bit
 (44 0)  (224 272)  (224 272)  LC_0 Logic Functioning bit
 (45 0)  (225 272)  (225 272)  LC_0 Logic Functioning bit
 (17 1)  (197 273)  (197 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (202 273)  (202 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (204 273)  (204 273)  routing T_4_17.bot_op_2 <X> T_4_17.lc_trk_g0_2
 (32 1)  (212 273)  (212 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 273)  (216 273)  LC_0 Logic Functioning bit
 (39 1)  (219 273)  (219 273)  LC_0 Logic Functioning bit
 (41 1)  (221 273)  (221 273)  LC_0 Logic Functioning bit
 (42 1)  (222 273)  (222 273)  LC_0 Logic Functioning bit
 (49 1)  (229 273)  (229 273)  Carry_In_Mux bit 

 (0 2)  (180 274)  (180 274)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (196 274)  (196 274)  routing T_4_17.sp4_v_b_13 <X> T_4_17.lc_trk_g0_5
 (17 2)  (197 274)  (197 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 274)  (198 274)  routing T_4_17.sp4_v_b_13 <X> T_4_17.lc_trk_g0_5
 (32 2)  (212 274)  (212 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 274)  (216 274)  LC_1 Logic Functioning bit
 (39 2)  (219 274)  (219 274)  LC_1 Logic Functioning bit
 (41 2)  (221 274)  (221 274)  LC_1 Logic Functioning bit
 (42 2)  (222 274)  (222 274)  LC_1 Logic Functioning bit
 (44 2)  (224 274)  (224 274)  LC_1 Logic Functioning bit
 (45 2)  (225 274)  (225 274)  LC_1 Logic Functioning bit
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (14 3)  (194 275)  (194 275)  routing T_4_17.top_op_4 <X> T_4_17.lc_trk_g0_4
 (15 3)  (195 275)  (195 275)  routing T_4_17.top_op_4 <X> T_4_17.lc_trk_g0_4
 (17 3)  (197 275)  (197 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (198 275)  (198 275)  routing T_4_17.sp4_v_b_13 <X> T_4_17.lc_trk_g0_5
 (32 3)  (212 275)  (212 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (213 275)  (213 275)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.input_2_1
 (36 3)  (216 275)  (216 275)  LC_1 Logic Functioning bit
 (39 3)  (219 275)  (219 275)  LC_1 Logic Functioning bit
 (41 3)  (221 275)  (221 275)  LC_1 Logic Functioning bit
 (42 3)  (222 275)  (222 275)  LC_1 Logic Functioning bit
 (2 4)  (182 276)  (182 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (197 276)  (197 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (201 276)  (201 276)  routing T_4_17.wire_logic_cluster/lc_3/out <X> T_4_17.lc_trk_g1_3
 (22 4)  (202 276)  (202 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (207 276)  (207 276)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 276)  (208 276)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 276)  (209 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 276)  (216 276)  LC_2 Logic Functioning bit
 (39 4)  (219 276)  (219 276)  LC_2 Logic Functioning bit
 (41 4)  (221 276)  (221 276)  LC_2 Logic Functioning bit
 (42 4)  (222 276)  (222 276)  LC_2 Logic Functioning bit
 (45 4)  (225 276)  (225 276)  LC_2 Logic Functioning bit
 (15 5)  (195 277)  (195 277)  routing T_4_17.bot_op_0 <X> T_4_17.lc_trk_g1_0
 (17 5)  (197 277)  (197 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (198 277)  (198 277)  routing T_4_17.sp4_r_v_b_25 <X> T_4_17.lc_trk_g1_1
 (30 5)  (210 277)  (210 277)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 277)  (216 277)  LC_2 Logic Functioning bit
 (39 5)  (219 277)  (219 277)  LC_2 Logic Functioning bit
 (41 5)  (221 277)  (221 277)  LC_2 Logic Functioning bit
 (42 5)  (222 277)  (222 277)  LC_2 Logic Functioning bit
 (2 6)  (182 278)  (182 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (6 6)  (186 278)  (186 278)  routing T_4_17.sp4_h_l_47 <X> T_4_17.sp4_v_t_38
 (12 6)  (192 278)  (192 278)  routing T_4_17.sp4_h_r_2 <X> T_4_17.sp4_h_l_40
 (22 6)  (202 278)  (202 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (204 278)  (204 278)  routing T_4_17.bot_op_7 <X> T_4_17.lc_trk_g1_7
 (25 6)  (205 278)  (205 278)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g1_6
 (26 6)  (206 278)  (206 278)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 278)  (207 278)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 278)  (209 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 278)  (211 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 278)  (212 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 278)  (213 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 278)  (214 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 278)  (215 278)  routing T_4_17.lc_trk_g0_5 <X> T_4_17.input_2_3
 (36 6)  (216 278)  (216 278)  LC_3 Logic Functioning bit
 (38 6)  (218 278)  (218 278)  LC_3 Logic Functioning bit
 (41 6)  (221 278)  (221 278)  LC_3 Logic Functioning bit
 (42 6)  (222 278)  (222 278)  LC_3 Logic Functioning bit
 (45 6)  (225 278)  (225 278)  LC_3 Logic Functioning bit
 (13 7)  (193 279)  (193 279)  routing T_4_17.sp4_h_r_2 <X> T_4_17.sp4_h_l_40
 (22 7)  (202 279)  (202 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (203 279)  (203 279)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g1_6
 (24 7)  (204 279)  (204 279)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g1_6
 (26 7)  (206 279)  (206 279)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 279)  (207 279)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 279)  (208 279)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 279)  (209 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 279)  (210 279)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 279)  (212 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (216 279)  (216 279)  LC_3 Logic Functioning bit
 (38 7)  (218 279)  (218 279)  LC_3 Logic Functioning bit
 (40 7)  (220 279)  (220 279)  LC_3 Logic Functioning bit
 (43 7)  (223 279)  (223 279)  LC_3 Logic Functioning bit
 (10 8)  (190 280)  (190 280)  routing T_4_17.sp4_v_t_39 <X> T_4_17.sp4_h_r_7
 (12 8)  (192 280)  (192 280)  routing T_4_17.sp4_v_b_8 <X> T_4_17.sp4_h_r_8
 (17 8)  (197 280)  (197 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 280)  (198 280)  routing T_4_17.wire_logic_cluster/lc_1/out <X> T_4_17.lc_trk_g2_1
 (31 8)  (211 280)  (211 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 280)  (212 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 280)  (213 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 280)  (214 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 280)  (217 280)  LC_4 Logic Functioning bit
 (39 8)  (219 280)  (219 280)  LC_4 Logic Functioning bit
 (41 8)  (221 280)  (221 280)  LC_4 Logic Functioning bit
 (43 8)  (223 280)  (223 280)  LC_4 Logic Functioning bit
 (11 9)  (191 281)  (191 281)  routing T_4_17.sp4_v_b_8 <X> T_4_17.sp4_h_r_8
 (14 9)  (194 281)  (194 281)  routing T_4_17.tnl_op_0 <X> T_4_17.lc_trk_g2_0
 (15 9)  (195 281)  (195 281)  routing T_4_17.tnl_op_0 <X> T_4_17.lc_trk_g2_0
 (17 9)  (197 281)  (197 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (208 281)  (208 281)  routing T_4_17.lc_trk_g2_0 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 281)  (209 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 281)  (216 281)  LC_4 Logic Functioning bit
 (38 9)  (218 281)  (218 281)  LC_4 Logic Functioning bit
 (40 9)  (220 281)  (220 281)  LC_4 Logic Functioning bit
 (42 9)  (222 281)  (222 281)  LC_4 Logic Functioning bit
 (51 9)  (231 281)  (231 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (28 10)  (208 282)  (208 282)  routing T_4_17.lc_trk_g2_0 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 282)  (209 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 282)  (212 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 282)  (214 282)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 282)  (217 282)  LC_5 Logic Functioning bit
 (39 10)  (219 282)  (219 282)  LC_5 Logic Functioning bit
 (41 10)  (221 282)  (221 282)  LC_5 Logic Functioning bit
 (43 10)  (223 282)  (223 282)  LC_5 Logic Functioning bit
 (51 10)  (231 282)  (231 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (37 11)  (217 283)  (217 283)  LC_5 Logic Functioning bit
 (39 11)  (219 283)  (219 283)  LC_5 Logic Functioning bit
 (41 11)  (221 283)  (221 283)  LC_5 Logic Functioning bit
 (43 11)  (223 283)  (223 283)  LC_5 Logic Functioning bit
 (14 12)  (194 284)  (194 284)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (25 12)  (205 284)  (205 284)  routing T_4_17.wire_logic_cluster/lc_2/out <X> T_4_17.lc_trk_g3_2
 (26 12)  (206 284)  (206 284)  routing T_4_17.lc_trk_g0_4 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 284)  (207 284)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 284)  (209 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 284)  (210 284)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 284)  (212 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 284)  (213 284)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 284)  (214 284)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 284)  (215 284)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (36 12)  (216 284)  (216 284)  LC_6 Logic Functioning bit
 (41 12)  (221 284)  (221 284)  LC_6 Logic Functioning bit
 (43 12)  (223 284)  (223 284)  LC_6 Logic Functioning bit
 (51 12)  (231 284)  (231 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 285)  (194 285)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (15 13)  (195 285)  (195 285)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (16 13)  (196 285)  (196 285)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (17 13)  (197 285)  (197 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (209 285)  (209 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 285)  (210 285)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 285)  (212 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (213 285)  (213 285)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (34 13)  (214 285)  (214 285)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (35 13)  (215 285)  (215 285)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (36 13)  (216 285)  (216 285)  LC_6 Logic Functioning bit
 (14 14)  (194 286)  (194 286)  routing T_4_17.rgt_op_4 <X> T_4_17.lc_trk_g3_4
 (15 14)  (195 286)  (195 286)  routing T_4_17.tnl_op_5 <X> T_4_17.lc_trk_g3_5
 (17 14)  (197 286)  (197 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (202 286)  (202 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (204 286)  (204 286)  routing T_4_17.tnl_op_7 <X> T_4_17.lc_trk_g3_7
 (29 14)  (209 286)  (209 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 286)  (211 286)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 286)  (212 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 286)  (214 286)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 286)  (216 286)  LC_7 Logic Functioning bit
 (37 14)  (217 286)  (217 286)  LC_7 Logic Functioning bit
 (38 14)  (218 286)  (218 286)  LC_7 Logic Functioning bit
 (39 14)  (219 286)  (219 286)  LC_7 Logic Functioning bit
 (41 14)  (221 286)  (221 286)  LC_7 Logic Functioning bit
 (42 14)  (222 286)  (222 286)  LC_7 Logic Functioning bit
 (43 14)  (223 286)  (223 286)  LC_7 Logic Functioning bit
 (15 15)  (195 287)  (195 287)  routing T_4_17.rgt_op_4 <X> T_4_17.lc_trk_g3_4
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (198 287)  (198 287)  routing T_4_17.tnl_op_5 <X> T_4_17.lc_trk_g3_5
 (21 15)  (201 287)  (201 287)  routing T_4_17.tnl_op_7 <X> T_4_17.lc_trk_g3_7
 (22 15)  (202 287)  (202 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (203 287)  (203 287)  routing T_4_17.sp4_h_r_30 <X> T_4_17.lc_trk_g3_6
 (24 15)  (204 287)  (204 287)  routing T_4_17.sp4_h_r_30 <X> T_4_17.lc_trk_g3_6
 (25 15)  (205 287)  (205 287)  routing T_4_17.sp4_h_r_30 <X> T_4_17.lc_trk_g3_6
 (28 15)  (208 287)  (208 287)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 287)  (209 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 287)  (210 287)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 287)  (211 287)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 287)  (212 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (214 287)  (214 287)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.input_2_7
 (36 15)  (216 287)  (216 287)  LC_7 Logic Functioning bit
 (37 15)  (217 287)  (217 287)  LC_7 Logic Functioning bit
 (38 15)  (218 287)  (218 287)  LC_7 Logic Functioning bit
 (39 15)  (219 287)  (219 287)  LC_7 Logic Functioning bit
 (40 15)  (220 287)  (220 287)  LC_7 Logic Functioning bit
 (41 15)  (221 287)  (221 287)  LC_7 Logic Functioning bit
 (42 15)  (222 287)  (222 287)  LC_7 Logic Functioning bit
 (43 15)  (223 287)  (223 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (13 0)  (247 272)  (247 272)  routing T_5_17.sp4_h_l_39 <X> T_5_17.sp4_v_b_2
 (21 0)  (255 272)  (255 272)  routing T_5_17.lft_op_3 <X> T_5_17.lc_trk_g0_3
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (258 272)  (258 272)  routing T_5_17.lft_op_3 <X> T_5_17.lc_trk_g0_3
 (12 1)  (246 273)  (246 273)  routing T_5_17.sp4_h_l_39 <X> T_5_17.sp4_v_b_2
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 273)  (258 273)  routing T_5_17.bot_op_2 <X> T_5_17.lc_trk_g0_2
 (0 2)  (234 274)  (234 274)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 274)  (248 274)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g0_4
 (15 2)  (249 274)  (249 274)  routing T_5_17.sp4_h_r_21 <X> T_5_17.lc_trk_g0_5
 (16 2)  (250 274)  (250 274)  routing T_5_17.sp4_h_r_21 <X> T_5_17.lc_trk_g0_5
 (17 2)  (251 274)  (251 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 274)  (252 274)  routing T_5_17.sp4_h_r_21 <X> T_5_17.lc_trk_g0_5
 (26 2)  (260 274)  (260 274)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 274)  (261 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 274)  (262 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 274)  (267 274)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 274)  (268 274)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 274)  (270 274)  LC_1 Logic Functioning bit
 (40 2)  (274 274)  (274 274)  LC_1 Logic Functioning bit
 (41 2)  (275 274)  (275 274)  LC_1 Logic Functioning bit
 (42 2)  (276 274)  (276 274)  LC_1 Logic Functioning bit
 (43 2)  (277 274)  (277 274)  LC_1 Logic Functioning bit
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (12 3)  (246 275)  (246 275)  routing T_5_17.sp4_h_l_39 <X> T_5_17.sp4_v_t_39
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (252 275)  (252 275)  routing T_5_17.sp4_h_r_21 <X> T_5_17.lc_trk_g0_5
 (27 3)  (261 275)  (261 275)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 275)  (262 275)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 275)  (266 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 275)  (267 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_1
 (34 3)  (268 275)  (268 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_1
 (35 3)  (269 275)  (269 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_1
 (36 3)  (270 275)  (270 275)  LC_1 Logic Functioning bit
 (40 3)  (274 275)  (274 275)  LC_1 Logic Functioning bit
 (42 3)  (276 275)  (276 275)  LC_1 Logic Functioning bit
 (15 4)  (249 276)  (249 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (16 4)  (250 276)  (250 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (252 276)  (252 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (25 4)  (259 276)  (259 276)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 276)  (264 276)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (45 4)  (279 276)  (279 276)  LC_2 Logic Functioning bit
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (257 277)  (257 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (26 5)  (260 277)  (260 277)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 277)  (262 277)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 277)  (266 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (268 277)  (268 277)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.input_2_2
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (40 5)  (274 277)  (274 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (47 5)  (281 277)  (281 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (244 278)  (244 278)  routing T_5_17.sp4_v_b_11 <X> T_5_17.sp4_h_l_41
 (11 6)  (245 278)  (245 278)  routing T_5_17.sp4_h_l_37 <X> T_5_17.sp4_v_t_40
 (15 6)  (249 278)  (249 278)  routing T_5_17.bot_op_5 <X> T_5_17.lc_trk_g1_5
 (17 6)  (251 278)  (251 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (260 278)  (260 278)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 278)  (265 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (272 278)  (272 278)  LC_3 Logic Functioning bit
 (39 6)  (273 278)  (273 278)  LC_3 Logic Functioning bit
 (42 6)  (276 278)  (276 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (26 7)  (260 279)  (260 279)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 279)  (261 279)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 279)  (262 279)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 279)  (264 279)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 279)  (266 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 279)  (267 279)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_3
 (34 7)  (268 279)  (268 279)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_3
 (35 7)  (269 279)  (269 279)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.input_2_3
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (37 7)  (271 279)  (271 279)  LC_3 Logic Functioning bit
 (40 7)  (274 279)  (274 279)  LC_3 Logic Functioning bit
 (41 7)  (275 279)  (275 279)  LC_3 Logic Functioning bit
 (47 7)  (281 279)  (281 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (247 280)  (247 280)  routing T_5_17.sp4_h_l_45 <X> T_5_17.sp4_v_b_8
 (14 8)  (248 280)  (248 280)  routing T_5_17.rgt_op_0 <X> T_5_17.lc_trk_g2_0
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 280)  (252 280)  routing T_5_17.wire_logic_cluster/lc_1/out <X> T_5_17.lc_trk_g2_1
 (25 8)  (259 280)  (259 280)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g2_2
 (26 8)  (260 280)  (260 280)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 280)  (264 280)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (37 8)  (271 280)  (271 280)  LC_4 Logic Functioning bit
 (38 8)  (272 280)  (272 280)  LC_4 Logic Functioning bit
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (43 8)  (277 280)  (277 280)  LC_4 Logic Functioning bit
 (45 8)  (279 280)  (279 280)  LC_4 Logic Functioning bit
 (53 8)  (287 280)  (287 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (246 281)  (246 281)  routing T_5_17.sp4_h_l_45 <X> T_5_17.sp4_v_b_8
 (15 9)  (249 281)  (249 281)  routing T_5_17.rgt_op_0 <X> T_5_17.lc_trk_g2_0
 (17 9)  (251 281)  (251 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (256 281)  (256 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 281)  (266 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 281)  (267 281)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.input_2_4
 (37 9)  (271 281)  (271 281)  LC_4 Logic Functioning bit
 (40 9)  (274 281)  (274 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (21 10)  (255 282)  (255 282)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (22 10)  (256 282)  (256 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 282)  (257 282)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (27 10)  (261 282)  (261 282)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 282)  (262 282)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 282)  (265 282)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 282)  (267 282)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 282)  (268 282)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (43 10)  (277 282)  (277 282)  LC_5 Logic Functioning bit
 (21 11)  (255 283)  (255 283)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (26 11)  (260 283)  (260 283)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 283)  (264 283)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 283)  (265 283)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 283)  (266 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 283)  (268 283)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.input_2_5
 (35 11)  (269 283)  (269 283)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.input_2_5
 (36 11)  (270 283)  (270 283)  LC_5 Logic Functioning bit
 (14 12)  (248 284)  (248 284)  routing T_5_17.sp4_h_l_21 <X> T_5_17.lc_trk_g3_0
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (257 284)  (257 284)  routing T_5_17.sp4_h_r_27 <X> T_5_17.lc_trk_g3_3
 (24 12)  (258 284)  (258 284)  routing T_5_17.sp4_h_r_27 <X> T_5_17.lc_trk_g3_3
 (25 12)  (259 284)  (259 284)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g3_2
 (26 12)  (260 284)  (260 284)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 284)  (262 284)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 284)  (265 284)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (41 12)  (275 284)  (275 284)  LC_6 Logic Functioning bit
 (43 12)  (277 284)  (277 284)  LC_6 Logic Functioning bit
 (50 12)  (284 284)  (284 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (249 285)  (249 285)  routing T_5_17.sp4_h_l_21 <X> T_5_17.lc_trk_g3_0
 (16 13)  (250 285)  (250 285)  routing T_5_17.sp4_h_l_21 <X> T_5_17.lc_trk_g3_0
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (255 285)  (255 285)  routing T_5_17.sp4_h_r_27 <X> T_5_17.lc_trk_g3_3
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (261 285)  (261 285)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 285)  (265 285)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (37 13)  (271 285)  (271 285)  LC_6 Logic Functioning bit
 (22 14)  (256 286)  (256 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 286)  (257 286)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (24 14)  (258 286)  (258 286)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (10 15)  (244 287)  (244 287)  routing T_5_17.sp4_h_l_40 <X> T_5_17.sp4_v_t_47
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (255 287)  (255 287)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_6_17

 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (39 0)  (327 272)  (327 272)  LC_0 Logic Functioning bit
 (41 0)  (329 272)  (329 272)  LC_0 Logic Functioning bit
 (42 0)  (330 272)  (330 272)  LC_0 Logic Functioning bit
 (44 0)  (332 272)  (332 272)  LC_0 Logic Functioning bit
 (45 0)  (333 272)  (333 272)  LC_0 Logic Functioning bit
 (36 1)  (324 273)  (324 273)  LC_0 Logic Functioning bit
 (39 1)  (327 273)  (327 273)  LC_0 Logic Functioning bit
 (41 1)  (329 273)  (329 273)  LC_0 Logic Functioning bit
 (42 1)  (330 273)  (330 273)  LC_0 Logic Functioning bit
 (50 1)  (338 273)  (338 273)  Carry_In_Mux bit 

 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (315 274)  (315 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 274)  (316 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 274)  (324 274)  LC_1 Logic Functioning bit
 (39 2)  (327 274)  (327 274)  LC_1 Logic Functioning bit
 (41 2)  (329 274)  (329 274)  LC_1 Logic Functioning bit
 (42 2)  (330 274)  (330 274)  LC_1 Logic Functioning bit
 (44 2)  (332 274)  (332 274)  LC_1 Logic Functioning bit
 (45 2)  (333 274)  (333 274)  LC_1 Logic Functioning bit
 (53 2)  (341 274)  (341 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (8 3)  (296 275)  (296 275)  routing T_6_17.sp4_h_l_36 <X> T_6_17.sp4_v_t_36
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (41 3)  (329 275)  (329 275)  LC_1 Logic Functioning bit
 (42 3)  (330 275)  (330 275)  LC_1 Logic Functioning bit
 (21 4)  (309 276)  (309 276)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g1_3
 (22 4)  (310 276)  (310 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 276)  (313 276)  routing T_6_17.wire_logic_cluster/lc_2/out <X> T_6_17.lc_trk_g1_2
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (39 4)  (327 276)  (327 276)  LC_2 Logic Functioning bit
 (41 4)  (329 276)  (329 276)  LC_2 Logic Functioning bit
 (42 4)  (330 276)  (330 276)  LC_2 Logic Functioning bit
 (44 4)  (332 276)  (332 276)  LC_2 Logic Functioning bit
 (45 4)  (333 276)  (333 276)  LC_2 Logic Functioning bit
 (46 4)  (334 276)  (334 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (310 277)  (310 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 277)  (318 277)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 277)  (324 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (41 5)  (329 277)  (329 277)  LC_2 Logic Functioning bit
 (42 5)  (330 277)  (330 277)  LC_2 Logic Functioning bit
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 278)  (306 278)  routing T_6_17.wire_logic_cluster/lc_5/out <X> T_6_17.lc_trk_g1_5
 (25 6)  (313 278)  (313 278)  routing T_6_17.wire_logic_cluster/lc_6/out <X> T_6_17.lc_trk_g1_6
 (27 6)  (315 278)  (315 278)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (39 6)  (327 278)  (327 278)  LC_3 Logic Functioning bit
 (41 6)  (329 278)  (329 278)  LC_3 Logic Functioning bit
 (42 6)  (330 278)  (330 278)  LC_3 Logic Functioning bit
 (44 6)  (332 278)  (332 278)  LC_3 Logic Functioning bit
 (45 6)  (333 278)  (333 278)  LC_3 Logic Functioning bit
 (47 6)  (335 278)  (335 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (310 279)  (310 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 279)  (318 279)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (41 7)  (329 279)  (329 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 280)  (318 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (39 8)  (327 280)  (327 280)  LC_4 Logic Functioning bit
 (41 8)  (329 280)  (329 280)  LC_4 Logic Functioning bit
 (42 8)  (330 280)  (330 280)  LC_4 Logic Functioning bit
 (44 8)  (332 280)  (332 280)  LC_4 Logic Functioning bit
 (45 8)  (333 280)  (333 280)  LC_4 Logic Functioning bit
 (36 9)  (324 281)  (324 281)  LC_4 Logic Functioning bit
 (39 9)  (327 281)  (327 281)  LC_4 Logic Functioning bit
 (41 9)  (329 281)  (329 281)  LC_4 Logic Functioning bit
 (42 9)  (330 281)  (330 281)  LC_4 Logic Functioning bit
 (53 9)  (341 281)  (341 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (315 282)  (315 282)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 282)  (318 282)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (39 10)  (327 282)  (327 282)  LC_5 Logic Functioning bit
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (42 10)  (330 282)  (330 282)  LC_5 Logic Functioning bit
 (44 10)  (332 282)  (332 282)  LC_5 Logic Functioning bit
 (45 10)  (333 282)  (333 282)  LC_5 Logic Functioning bit
 (46 10)  (334 282)  (334 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (324 283)  (324 283)  LC_5 Logic Functioning bit
 (39 11)  (327 283)  (327 283)  LC_5 Logic Functioning bit
 (41 11)  (329 283)  (329 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit
 (14 12)  (302 284)  (302 284)  routing T_6_17.wire_logic_cluster/lc_0/out <X> T_6_17.lc_trk_g3_0
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 284)  (306 284)  routing T_6_17.wire_logic_cluster/lc_1/out <X> T_6_17.lc_trk_g3_1
 (27 12)  (315 284)  (315 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 284)  (318 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (39 12)  (327 284)  (327 284)  LC_6 Logic Functioning bit
 (41 12)  (329 284)  (329 284)  LC_6 Logic Functioning bit
 (42 12)  (330 284)  (330 284)  LC_6 Logic Functioning bit
 (44 12)  (332 284)  (332 284)  LC_6 Logic Functioning bit
 (45 12)  (333 284)  (333 284)  LC_6 Logic Functioning bit
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (41 13)  (329 285)  (329 285)  LC_6 Logic Functioning bit
 (42 13)  (330 285)  (330 285)  LC_6 Logic Functioning bit
 (47 13)  (335 285)  (335 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (302 286)  (302 286)  routing T_6_17.wire_logic_cluster/lc_4/out <X> T_6_17.lc_trk_g3_4
 (21 14)  (309 286)  (309 286)  routing T_6_17.wire_logic_cluster/lc_7/out <X> T_6_17.lc_trk_g3_7
 (22 14)  (310 286)  (310 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (315 286)  (315 286)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 286)  (316 286)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 286)  (318 286)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (39 14)  (327 286)  (327 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (42 14)  (330 286)  (330 286)  LC_7 Logic Functioning bit
 (44 14)  (332 286)  (332 286)  LC_7 Logic Functioning bit
 (45 14)  (333 286)  (333 286)  LC_7 Logic Functioning bit
 (51 14)  (339 286)  (339 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (318 287)  (318 287)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (41 15)  (329 287)  (329 287)  LC_7 Logic Functioning bit
 (42 15)  (330 287)  (330 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g1_3
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g1_3
 (5 6)  (347 278)  (347 278)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_l_38
 (16 6)  (358 278)  (358 278)  routing T_7_17.sp12_h_l_18 <X> T_7_17.lc_trk_g1_5
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (4 7)  (346 279)  (346 279)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_l_38
 (6 7)  (348 279)  (348 279)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_l_38
 (18 7)  (360 279)  (360 279)  routing T_7_17.sp12_h_l_18 <X> T_7_17.lc_trk_g1_5
 (5 11)  (347 283)  (347 283)  routing T_7_17.sp4_h_l_43 <X> T_7_17.sp4_v_t_43
 (8 11)  (350 283)  (350 283)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_t_42
 (27 14)  (369 286)  (369 286)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (37 14)  (379 286)  (379 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (39 14)  (381 286)  (381 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (51 14)  (393 286)  (393 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit


LogicTile_2_16

 (22 0)  (94 256)  (94 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 256)  (96 256)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g0_3
 (26 0)  (98 256)  (98 256)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 256)  (99 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 256)  (100 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 256)  (101 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 256)  (104 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 256)  (106 256)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 256)  (107 256)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.input_2_0
 (36 0)  (108 256)  (108 256)  LC_0 Logic Functioning bit
 (37 0)  (109 256)  (109 256)  LC_0 Logic Functioning bit
 (39 0)  (111 256)  (111 256)  LC_0 Logic Functioning bit
 (45 0)  (117 256)  (117 256)  LC_0 Logic Functioning bit
 (46 0)  (118 256)  (118 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (93 257)  (93 257)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g0_3
 (29 1)  (101 257)  (101 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 257)  (102 257)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 257)  (103 257)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 257)  (104 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 257)  (105 257)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.input_2_0
 (36 1)  (108 257)  (108 257)  LC_0 Logic Functioning bit
 (37 1)  (109 257)  (109 257)  LC_0 Logic Functioning bit
 (47 1)  (119 257)  (119 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (123 257)  (123 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 258)  (72 258)  routing T_2_16.glb_netwk_3 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (80 258)  (80 258)  routing T_2_16.sp4_h_r_1 <X> T_2_16.sp4_h_l_36
 (28 2)  (100 258)  (100 258)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 258)  (102 258)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 258)  (103 258)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 258)  (106 258)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 258)  (108 258)  LC_1 Logic Functioning bit
 (38 2)  (110 258)  (110 258)  LC_1 Logic Functioning bit
 (45 2)  (117 258)  (117 258)  LC_1 Logic Functioning bit
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_3 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (14 3)  (86 259)  (86 259)  routing T_2_16.top_op_4 <X> T_2_16.lc_trk_g0_4
 (15 3)  (87 259)  (87 259)  routing T_2_16.top_op_4 <X> T_2_16.lc_trk_g0_4
 (17 3)  (89 259)  (89 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (94 259)  (94 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 259)  (96 259)  routing T_2_16.top_op_6 <X> T_2_16.lc_trk_g0_6
 (25 3)  (97 259)  (97 259)  routing T_2_16.top_op_6 <X> T_2_16.lc_trk_g0_6
 (31 3)  (103 259)  (103 259)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 259)  (108 259)  LC_1 Logic Functioning bit
 (38 3)  (110 259)  (110 259)  LC_1 Logic Functioning bit
 (27 4)  (99 260)  (99 260)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 260)  (108 260)  LC_2 Logic Functioning bit
 (37 4)  (109 260)  (109 260)  LC_2 Logic Functioning bit
 (38 4)  (110 260)  (110 260)  LC_2 Logic Functioning bit
 (39 4)  (111 260)  (111 260)  LC_2 Logic Functioning bit
 (41 4)  (113 260)  (113 260)  LC_2 Logic Functioning bit
 (43 4)  (115 260)  (115 260)  LC_2 Logic Functioning bit
 (22 5)  (94 261)  (94 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (96 261)  (96 261)  routing T_2_16.top_op_2 <X> T_2_16.lc_trk_g1_2
 (25 5)  (97 261)  (97 261)  routing T_2_16.top_op_2 <X> T_2_16.lc_trk_g1_2
 (30 5)  (102 261)  (102 261)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 261)  (103 261)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 261)  (108 261)  LC_2 Logic Functioning bit
 (37 5)  (109 261)  (109 261)  LC_2 Logic Functioning bit
 (38 5)  (110 261)  (110 261)  LC_2 Logic Functioning bit
 (39 5)  (111 261)  (111 261)  LC_2 Logic Functioning bit
 (41 5)  (113 261)  (113 261)  LC_2 Logic Functioning bit
 (43 5)  (115 261)  (115 261)  LC_2 Logic Functioning bit
 (15 6)  (87 262)  (87 262)  routing T_2_16.top_op_5 <X> T_2_16.lc_trk_g1_5
 (17 6)  (89 262)  (89 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (94 262)  (94 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 262)  (96 262)  routing T_2_16.top_op_7 <X> T_2_16.lc_trk_g1_7
 (26 6)  (98 262)  (98 262)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 262)  (100 262)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 262)  (101 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 262)  (104 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 262)  (105 262)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 262)  (106 262)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 262)  (108 262)  LC_3 Logic Functioning bit
 (37 6)  (109 262)  (109 262)  LC_3 Logic Functioning bit
 (38 6)  (110 262)  (110 262)  LC_3 Logic Functioning bit
 (39 6)  (111 262)  (111 262)  LC_3 Logic Functioning bit
 (46 6)  (118 262)  (118 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (124 262)  (124 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (90 263)  (90 263)  routing T_2_16.top_op_5 <X> T_2_16.lc_trk_g1_5
 (21 7)  (93 263)  (93 263)  routing T_2_16.top_op_7 <X> T_2_16.lc_trk_g1_7
 (26 7)  (98 263)  (98 263)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 263)  (100 263)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 263)  (101 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 263)  (103 263)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (112 263)  (112 263)  LC_3 Logic Functioning bit
 (41 7)  (113 263)  (113 263)  LC_3 Logic Functioning bit
 (42 7)  (114 263)  (114 263)  LC_3 Logic Functioning bit
 (43 7)  (115 263)  (115 263)  LC_3 Logic Functioning bit
 (47 7)  (119 263)  (119 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 9)  (87 265)  (87 265)  routing T_2_16.tnr_op_0 <X> T_2_16.lc_trk_g2_0
 (17 9)  (89 265)  (89 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (6 10)  (78 266)  (78 266)  routing T_2_16.sp4_h_l_36 <X> T_2_16.sp4_v_t_43
 (14 10)  (86 266)  (86 266)  routing T_2_16.rgt_op_4 <X> T_2_16.lc_trk_g2_4
 (22 10)  (94 266)  (94 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (96 266)  (96 266)  routing T_2_16.tnr_op_7 <X> T_2_16.lc_trk_g2_7
 (28 10)  (100 266)  (100 266)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 266)  (101 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 266)  (102 266)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 266)  (103 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 266)  (104 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 266)  (106 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 266)  (108 266)  LC_5 Logic Functioning bit
 (38 10)  (110 266)  (110 266)  LC_5 Logic Functioning bit
 (45 10)  (117 266)  (117 266)  LC_5 Logic Functioning bit
 (15 11)  (87 267)  (87 267)  routing T_2_16.rgt_op_4 <X> T_2_16.lc_trk_g2_4
 (17 11)  (89 267)  (89 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (108 267)  (108 267)  LC_5 Logic Functioning bit
 (38 11)  (110 267)  (110 267)  LC_5 Logic Functioning bit
 (21 12)  (93 268)  (93 268)  routing T_2_16.sp4_h_r_43 <X> T_2_16.lc_trk_g3_3
 (22 12)  (94 268)  (94 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 268)  (95 268)  routing T_2_16.sp4_h_r_43 <X> T_2_16.lc_trk_g3_3
 (24 12)  (96 268)  (96 268)  routing T_2_16.sp4_h_r_43 <X> T_2_16.lc_trk_g3_3
 (26 12)  (98 268)  (98 268)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 268)  (99 268)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 268)  (100 268)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 268)  (101 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 268)  (104 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (107 268)  (107 268)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.input_2_6
 (36 12)  (108 268)  (108 268)  LC_6 Logic Functioning bit
 (37 12)  (109 268)  (109 268)  LC_6 Logic Functioning bit
 (39 12)  (111 268)  (111 268)  LC_6 Logic Functioning bit
 (45 12)  (117 268)  (117 268)  LC_6 Logic Functioning bit
 (46 12)  (118 268)  (118 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (21 13)  (93 269)  (93 269)  routing T_2_16.sp4_h_r_43 <X> T_2_16.lc_trk_g3_3
 (22 13)  (94 269)  (94 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (96 269)  (96 269)  routing T_2_16.tnr_op_2 <X> T_2_16.lc_trk_g3_2
 (29 13)  (101 269)  (101 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 269)  (102 269)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 269)  (103 269)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 269)  (104 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (105 269)  (105 269)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.input_2_6
 (36 13)  (108 269)  (108 269)  LC_6 Logic Functioning bit
 (37 13)  (109 269)  (109 269)  LC_6 Logic Functioning bit
 (51 13)  (123 269)  (123 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (28 14)  (100 270)  (100 270)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 270)  (101 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 270)  (102 270)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 270)  (103 270)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 270)  (104 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 270)  (108 270)  LC_7 Logic Functioning bit
 (38 14)  (110 270)  (110 270)  LC_7 Logic Functioning bit
 (45 14)  (117 270)  (117 270)  LC_7 Logic Functioning bit
 (31 15)  (103 271)  (103 271)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 271)  (108 271)  LC_7 Logic Functioning bit
 (38 15)  (110 271)  (110 271)  LC_7 Logic Functioning bit


LogicTile_3_16

 (14 0)  (140 256)  (140 256)  routing T_3_16.wire_logic_cluster/lc_0/out <X> T_3_16.lc_trk_g0_0
 (21 0)  (147 256)  (147 256)  routing T_3_16.sp4_h_r_11 <X> T_3_16.lc_trk_g0_3
 (22 0)  (148 256)  (148 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (149 256)  (149 256)  routing T_3_16.sp4_h_r_11 <X> T_3_16.lc_trk_g0_3
 (24 0)  (150 256)  (150 256)  routing T_3_16.sp4_h_r_11 <X> T_3_16.lc_trk_g0_3
 (25 0)  (151 256)  (151 256)  routing T_3_16.lft_op_2 <X> T_3_16.lc_trk_g0_2
 (27 0)  (153 256)  (153 256)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 256)  (155 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 256)  (158 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 256)  (159 256)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (166 256)  (166 256)  LC_0 Logic Functioning bit
 (45 0)  (171 256)  (171 256)  LC_0 Logic Functioning bit
 (17 1)  (143 257)  (143 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (148 257)  (148 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (150 257)  (150 257)  routing T_3_16.lft_op_2 <X> T_3_16.lc_trk_g0_2
 (26 1)  (152 257)  (152 257)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 257)  (153 257)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 257)  (155 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 257)  (156 257)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 257)  (157 257)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 257)  (158 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (46 1)  (172 257)  (172 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (126 258)  (126 258)  routing T_3_16.glb_netwk_3 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (128 258)  (128 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (154 258)  (154 258)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 258)  (155 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 258)  (157 258)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 258)  (158 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 258)  (159 258)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 258)  (160 258)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 258)  (161 258)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.input_2_1
 (36 2)  (162 258)  (162 258)  LC_1 Logic Functioning bit
 (37 2)  (163 258)  (163 258)  LC_1 Logic Functioning bit
 (38 2)  (164 258)  (164 258)  LC_1 Logic Functioning bit
 (39 2)  (165 258)  (165 258)  LC_1 Logic Functioning bit
 (41 2)  (167 258)  (167 258)  LC_1 Logic Functioning bit
 (42 2)  (168 258)  (168 258)  LC_1 Logic Functioning bit
 (43 2)  (169 258)  (169 258)  LC_1 Logic Functioning bit
 (0 3)  (126 259)  (126 259)  routing T_3_16.glb_netwk_3 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (26 3)  (152 259)  (152 259)  routing T_3_16.lc_trk_g0_3 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 259)  (155 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 259)  (156 259)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 259)  (157 259)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 259)  (158 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (159 259)  (159 259)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.input_2_1
 (34 3)  (160 259)  (160 259)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.input_2_1
 (35 3)  (161 259)  (161 259)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.input_2_1
 (36 3)  (162 259)  (162 259)  LC_1 Logic Functioning bit
 (37 3)  (163 259)  (163 259)  LC_1 Logic Functioning bit
 (38 3)  (164 259)  (164 259)  LC_1 Logic Functioning bit
 (39 3)  (165 259)  (165 259)  LC_1 Logic Functioning bit
 (40 3)  (166 259)  (166 259)  LC_1 Logic Functioning bit
 (41 3)  (167 259)  (167 259)  LC_1 Logic Functioning bit
 (42 3)  (168 259)  (168 259)  LC_1 Logic Functioning bit
 (43 3)  (169 259)  (169 259)  LC_1 Logic Functioning bit
 (22 4)  (148 260)  (148 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 260)  (150 260)  routing T_3_16.top_op_3 <X> T_3_16.lc_trk_g1_3
 (27 4)  (153 260)  (153 260)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 260)  (154 260)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 260)  (155 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 260)  (156 260)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 260)  (157 260)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 260)  (158 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 260)  (159 260)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 260)  (162 260)  LC_2 Logic Functioning bit
 (37 4)  (163 260)  (163 260)  LC_2 Logic Functioning bit
 (38 4)  (164 260)  (164 260)  LC_2 Logic Functioning bit
 (39 4)  (165 260)  (165 260)  LC_2 Logic Functioning bit
 (41 4)  (167 260)  (167 260)  LC_2 Logic Functioning bit
 (42 4)  (168 260)  (168 260)  LC_2 Logic Functioning bit
 (43 4)  (169 260)  (169 260)  LC_2 Logic Functioning bit
 (46 4)  (172 260)  (172 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (176 260)  (176 260)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (179 260)  (179 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (147 261)  (147 261)  routing T_3_16.top_op_3 <X> T_3_16.lc_trk_g1_3
 (22 5)  (148 261)  (148 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (150 261)  (150 261)  routing T_3_16.top_op_2 <X> T_3_16.lc_trk_g1_2
 (25 5)  (151 261)  (151 261)  routing T_3_16.top_op_2 <X> T_3_16.lc_trk_g1_2
 (28 5)  (154 261)  (154 261)  routing T_3_16.lc_trk_g2_0 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 261)  (155 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 261)  (157 261)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 261)  (162 261)  LC_2 Logic Functioning bit
 (37 5)  (163 261)  (163 261)  LC_2 Logic Functioning bit
 (38 5)  (164 261)  (164 261)  LC_2 Logic Functioning bit
 (39 5)  (165 261)  (165 261)  LC_2 Logic Functioning bit
 (40 5)  (166 261)  (166 261)  LC_2 Logic Functioning bit
 (41 5)  (167 261)  (167 261)  LC_2 Logic Functioning bit
 (42 5)  (168 261)  (168 261)  LC_2 Logic Functioning bit
 (43 5)  (169 261)  (169 261)  LC_2 Logic Functioning bit
 (48 5)  (174 261)  (174 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (177 261)  (177 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 8)  (148 264)  (148 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 264)  (149 264)  routing T_3_16.sp4_v_t_30 <X> T_3_16.lc_trk_g2_3
 (24 8)  (150 264)  (150 264)  routing T_3_16.sp4_v_t_30 <X> T_3_16.lc_trk_g2_3
 (27 8)  (153 264)  (153 264)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 264)  (154 264)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 264)  (155 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 264)  (158 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 264)  (159 264)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 264)  (162 264)  LC_4 Logic Functioning bit
 (37 8)  (163 264)  (163 264)  LC_4 Logic Functioning bit
 (38 8)  (164 264)  (164 264)  LC_4 Logic Functioning bit
 (39 8)  (165 264)  (165 264)  LC_4 Logic Functioning bit
 (41 8)  (167 264)  (167 264)  LC_4 Logic Functioning bit
 (43 8)  (169 264)  (169 264)  LC_4 Logic Functioning bit
 (15 9)  (141 265)  (141 265)  routing T_3_16.tnr_op_0 <X> T_3_16.lc_trk_g2_0
 (17 9)  (143 265)  (143 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (148 265)  (148 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (150 265)  (150 265)  routing T_3_16.tnr_op_2 <X> T_3_16.lc_trk_g2_2
 (29 9)  (155 265)  (155 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 265)  (156 265)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 265)  (157 265)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 265)  (162 265)  LC_4 Logic Functioning bit
 (37 9)  (163 265)  (163 265)  LC_4 Logic Functioning bit
 (38 9)  (164 265)  (164 265)  LC_4 Logic Functioning bit
 (39 9)  (165 265)  (165 265)  LC_4 Logic Functioning bit
 (40 9)  (166 265)  (166 265)  LC_4 Logic Functioning bit
 (41 9)  (167 265)  (167 265)  LC_4 Logic Functioning bit
 (42 9)  (168 265)  (168 265)  LC_4 Logic Functioning bit
 (43 9)  (169 265)  (169 265)  LC_4 Logic Functioning bit
 (4 10)  (130 266)  (130 266)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (5 10)  (131 266)  (131 266)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_h_l_43
 (6 10)  (132 266)  (132 266)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (11 10)  (137 266)  (137 266)  routing T_3_16.sp4_h_l_38 <X> T_3_16.sp4_v_t_45
 (21 10)  (147 266)  (147 266)  routing T_3_16.wire_logic_cluster/lc_7/out <X> T_3_16.lc_trk_g2_7
 (22 10)  (148 266)  (148 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (154 266)  (154 266)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 266)  (155 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 266)  (156 266)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 266)  (158 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 266)  (162 266)  LC_5 Logic Functioning bit
 (43 10)  (169 266)  (169 266)  LC_5 Logic Functioning bit
 (45 10)  (171 266)  (171 266)  LC_5 Logic Functioning bit
 (46 10)  (172 266)  (172 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (176 266)  (176 266)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (130 267)  (130 267)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_h_l_43
 (5 11)  (131 267)  (131 267)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (6 11)  (132 267)  (132 267)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_h_l_43
 (14 11)  (140 267)  (140 267)  routing T_3_16.tnl_op_4 <X> T_3_16.lc_trk_g2_4
 (15 11)  (141 267)  (141 267)  routing T_3_16.tnl_op_4 <X> T_3_16.lc_trk_g2_4
 (17 11)  (143 267)  (143 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (152 267)  (152 267)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 267)  (153 267)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 267)  (155 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 267)  (157 267)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 267)  (162 267)  LC_5 Logic Functioning bit
 (41 11)  (167 267)  (167 267)  LC_5 Logic Functioning bit
 (43 11)  (169 267)  (169 267)  LC_5 Logic Functioning bit
 (53 11)  (179 267)  (179 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (136 268)  (136 268)  routing T_3_16.sp4_v_t_40 <X> T_3_16.sp4_h_r_10
 (15 12)  (141 268)  (141 268)  routing T_3_16.rgt_op_1 <X> T_3_16.lc_trk_g3_1
 (17 12)  (143 268)  (143 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 268)  (144 268)  routing T_3_16.rgt_op_1 <X> T_3_16.lc_trk_g3_1
 (25 12)  (151 268)  (151 268)  routing T_3_16.wire_logic_cluster/lc_2/out <X> T_3_16.lc_trk_g3_2
 (22 13)  (148 269)  (148 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (140 270)  (140 270)  routing T_3_16.rgt_op_4 <X> T_3_16.lc_trk_g3_4
 (15 14)  (141 270)  (141 270)  routing T_3_16.rgt_op_5 <X> T_3_16.lc_trk_g3_5
 (17 14)  (143 270)  (143 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (144 270)  (144 270)  routing T_3_16.rgt_op_5 <X> T_3_16.lc_trk_g3_5
 (22 14)  (148 270)  (148 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (150 270)  (150 270)  routing T_3_16.tnr_op_7 <X> T_3_16.lc_trk_g3_7
 (25 14)  (151 270)  (151 270)  routing T_3_16.rgt_op_6 <X> T_3_16.lc_trk_g3_6
 (27 14)  (153 270)  (153 270)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 270)  (154 270)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 270)  (155 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 270)  (156 270)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 270)  (158 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 270)  (159 270)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 270)  (160 270)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 270)  (162 270)  LC_7 Logic Functioning bit
 (37 14)  (163 270)  (163 270)  LC_7 Logic Functioning bit
 (38 14)  (164 270)  (164 270)  LC_7 Logic Functioning bit
 (39 14)  (165 270)  (165 270)  LC_7 Logic Functioning bit
 (41 14)  (167 270)  (167 270)  LC_7 Logic Functioning bit
 (43 14)  (169 270)  (169 270)  LC_7 Logic Functioning bit
 (15 15)  (141 271)  (141 271)  routing T_3_16.rgt_op_4 <X> T_3_16.lc_trk_g3_4
 (17 15)  (143 271)  (143 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (148 271)  (148 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (150 271)  (150 271)  routing T_3_16.rgt_op_6 <X> T_3_16.lc_trk_g3_6
 (36 15)  (162 271)  (162 271)  LC_7 Logic Functioning bit
 (37 15)  (163 271)  (163 271)  LC_7 Logic Functioning bit
 (38 15)  (164 271)  (164 271)  LC_7 Logic Functioning bit
 (39 15)  (165 271)  (165 271)  LC_7 Logic Functioning bit
 (41 15)  (167 271)  (167 271)  LC_7 Logic Functioning bit
 (43 15)  (169 271)  (169 271)  LC_7 Logic Functioning bit


LogicTile_4_16

 (14 0)  (194 256)  (194 256)  routing T_4_16.wire_logic_cluster/lc_0/out <X> T_4_16.lc_trk_g0_0
 (27 0)  (207 256)  (207 256)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 256)  (208 256)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 256)  (209 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 256)  (210 256)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (36 0)  (216 256)  (216 256)  LC_0 Logic Functioning bit
 (39 0)  (219 256)  (219 256)  LC_0 Logic Functioning bit
 (41 0)  (221 256)  (221 256)  LC_0 Logic Functioning bit
 (42 0)  (222 256)  (222 256)  LC_0 Logic Functioning bit
 (44 0)  (224 256)  (224 256)  LC_0 Logic Functioning bit
 (45 0)  (225 256)  (225 256)  LC_0 Logic Functioning bit
 (4 1)  (184 257)  (184 257)  routing T_4_16.sp4_h_l_41 <X> T_4_16.sp4_h_r_0
 (6 1)  (186 257)  (186 257)  routing T_4_16.sp4_h_l_41 <X> T_4_16.sp4_h_r_0
 (17 1)  (197 257)  (197 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (32 1)  (212 257)  (212 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 257)  (216 257)  LC_0 Logic Functioning bit
 (39 1)  (219 257)  (219 257)  LC_0 Logic Functioning bit
 (41 1)  (221 257)  (221 257)  LC_0 Logic Functioning bit
 (42 1)  (222 257)  (222 257)  LC_0 Logic Functioning bit
 (0 2)  (180 258)  (180 258)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (182 258)  (182 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (207 258)  (207 258)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 258)  (208 258)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 258)  (209 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 258)  (212 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 258)  (216 258)  LC_1 Logic Functioning bit
 (39 2)  (219 258)  (219 258)  LC_1 Logic Functioning bit
 (41 2)  (221 258)  (221 258)  LC_1 Logic Functioning bit
 (42 2)  (222 258)  (222 258)  LC_1 Logic Functioning bit
 (44 2)  (224 258)  (224 258)  LC_1 Logic Functioning bit
 (45 2)  (225 258)  (225 258)  LC_1 Logic Functioning bit
 (0 3)  (180 259)  (180 259)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (36 3)  (216 259)  (216 259)  LC_1 Logic Functioning bit
 (39 3)  (219 259)  (219 259)  LC_1 Logic Functioning bit
 (41 3)  (221 259)  (221 259)  LC_1 Logic Functioning bit
 (42 3)  (222 259)  (222 259)  LC_1 Logic Functioning bit
 (21 4)  (201 260)  (201 260)  routing T_4_16.wire_logic_cluster/lc_3/out <X> T_4_16.lc_trk_g1_3
 (22 4)  (202 260)  (202 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (205 260)  (205 260)  routing T_4_16.wire_logic_cluster/lc_2/out <X> T_4_16.lc_trk_g1_2
 (27 4)  (207 260)  (207 260)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 260)  (209 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 260)  (212 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 260)  (216 260)  LC_2 Logic Functioning bit
 (39 4)  (219 260)  (219 260)  LC_2 Logic Functioning bit
 (41 4)  (221 260)  (221 260)  LC_2 Logic Functioning bit
 (42 4)  (222 260)  (222 260)  LC_2 Logic Functioning bit
 (44 4)  (224 260)  (224 260)  LC_2 Logic Functioning bit
 (45 4)  (225 260)  (225 260)  LC_2 Logic Functioning bit
 (22 5)  (202 261)  (202 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (210 261)  (210 261)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 261)  (216 261)  LC_2 Logic Functioning bit
 (39 5)  (219 261)  (219 261)  LC_2 Logic Functioning bit
 (41 5)  (221 261)  (221 261)  LC_2 Logic Functioning bit
 (42 5)  (222 261)  (222 261)  LC_2 Logic Functioning bit
 (14 6)  (194 262)  (194 262)  routing T_4_16.wire_logic_cluster/lc_4/out <X> T_4_16.lc_trk_g1_4
 (17 6)  (197 262)  (197 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 262)  (198 262)  routing T_4_16.wire_logic_cluster/lc_5/out <X> T_4_16.lc_trk_g1_5
 (25 6)  (205 262)  (205 262)  routing T_4_16.wire_logic_cluster/lc_6/out <X> T_4_16.lc_trk_g1_6
 (27 6)  (207 262)  (207 262)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 262)  (209 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 262)  (212 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 262)  (216 262)  LC_3 Logic Functioning bit
 (39 6)  (219 262)  (219 262)  LC_3 Logic Functioning bit
 (41 6)  (221 262)  (221 262)  LC_3 Logic Functioning bit
 (42 6)  (222 262)  (222 262)  LC_3 Logic Functioning bit
 (44 6)  (224 262)  (224 262)  LC_3 Logic Functioning bit
 (45 6)  (225 262)  (225 262)  LC_3 Logic Functioning bit
 (46 6)  (226 262)  (226 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (188 263)  (188 263)  routing T_4_16.sp4_h_l_41 <X> T_4_16.sp4_v_t_41
 (17 7)  (197 263)  (197 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (210 263)  (210 263)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 263)  (216 263)  LC_3 Logic Functioning bit
 (39 7)  (219 263)  (219 263)  LC_3 Logic Functioning bit
 (41 7)  (221 263)  (221 263)  LC_3 Logic Functioning bit
 (42 7)  (222 263)  (222 263)  LC_3 Logic Functioning bit
 (27 8)  (207 264)  (207 264)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 264)  (209 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 264)  (210 264)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 264)  (212 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (216 264)  (216 264)  LC_4 Logic Functioning bit
 (39 8)  (219 264)  (219 264)  LC_4 Logic Functioning bit
 (41 8)  (221 264)  (221 264)  LC_4 Logic Functioning bit
 (42 8)  (222 264)  (222 264)  LC_4 Logic Functioning bit
 (44 8)  (224 264)  (224 264)  LC_4 Logic Functioning bit
 (45 8)  (225 264)  (225 264)  LC_4 Logic Functioning bit
 (36 9)  (216 265)  (216 265)  LC_4 Logic Functioning bit
 (39 9)  (219 265)  (219 265)  LC_4 Logic Functioning bit
 (41 9)  (221 265)  (221 265)  LC_4 Logic Functioning bit
 (42 9)  (222 265)  (222 265)  LC_4 Logic Functioning bit
 (27 10)  (207 266)  (207 266)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 266)  (209 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 266)  (210 266)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 266)  (212 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 266)  (216 266)  LC_5 Logic Functioning bit
 (39 10)  (219 266)  (219 266)  LC_5 Logic Functioning bit
 (41 10)  (221 266)  (221 266)  LC_5 Logic Functioning bit
 (42 10)  (222 266)  (222 266)  LC_5 Logic Functioning bit
 (44 10)  (224 266)  (224 266)  LC_5 Logic Functioning bit
 (45 10)  (225 266)  (225 266)  LC_5 Logic Functioning bit
 (36 11)  (216 267)  (216 267)  LC_5 Logic Functioning bit
 (39 11)  (219 267)  (219 267)  LC_5 Logic Functioning bit
 (41 11)  (221 267)  (221 267)  LC_5 Logic Functioning bit
 (42 11)  (222 267)  (222 267)  LC_5 Logic Functioning bit
 (12 12)  (192 268)  (192 268)  routing T_4_16.sp4_h_l_45 <X> T_4_16.sp4_h_r_11
 (17 12)  (197 268)  (197 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 268)  (198 268)  routing T_4_16.wire_logic_cluster/lc_1/out <X> T_4_16.lc_trk_g3_1
 (27 12)  (207 268)  (207 268)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 268)  (209 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 268)  (210 268)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 268)  (212 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 268)  (216 268)  LC_6 Logic Functioning bit
 (39 12)  (219 268)  (219 268)  LC_6 Logic Functioning bit
 (41 12)  (221 268)  (221 268)  LC_6 Logic Functioning bit
 (42 12)  (222 268)  (222 268)  LC_6 Logic Functioning bit
 (44 12)  (224 268)  (224 268)  LC_6 Logic Functioning bit
 (45 12)  (225 268)  (225 268)  LC_6 Logic Functioning bit
 (13 13)  (193 269)  (193 269)  routing T_4_16.sp4_h_l_45 <X> T_4_16.sp4_h_r_11
 (30 13)  (210 269)  (210 269)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 269)  (216 269)  LC_6 Logic Functioning bit
 (39 13)  (219 269)  (219 269)  LC_6 Logic Functioning bit
 (41 13)  (221 269)  (221 269)  LC_6 Logic Functioning bit
 (42 13)  (222 269)  (222 269)  LC_6 Logic Functioning bit
 (21 14)  (201 270)  (201 270)  routing T_4_16.wire_logic_cluster/lc_7/out <X> T_4_16.lc_trk_g3_7
 (22 14)  (202 270)  (202 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (207 270)  (207 270)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 270)  (208 270)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 270)  (209 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 270)  (210 270)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 270)  (212 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 270)  (216 270)  LC_7 Logic Functioning bit
 (39 14)  (219 270)  (219 270)  LC_7 Logic Functioning bit
 (41 14)  (221 270)  (221 270)  LC_7 Logic Functioning bit
 (42 14)  (222 270)  (222 270)  LC_7 Logic Functioning bit
 (44 14)  (224 270)  (224 270)  LC_7 Logic Functioning bit
 (45 14)  (225 270)  (225 270)  LC_7 Logic Functioning bit
 (14 15)  (194 271)  (194 271)  routing T_4_16.tnl_op_4 <X> T_4_16.lc_trk_g3_4
 (15 15)  (195 271)  (195 271)  routing T_4_16.tnl_op_4 <X> T_4_16.lc_trk_g3_4
 (17 15)  (197 271)  (197 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (210 271)  (210 271)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (216 271)  (216 271)  LC_7 Logic Functioning bit
 (39 15)  (219 271)  (219 271)  LC_7 Logic Functioning bit
 (41 15)  (221 271)  (221 271)  LC_7 Logic Functioning bit
 (42 15)  (222 271)  (222 271)  LC_7 Logic Functioning bit


LogicTile_5_16

 (0 2)  (234 258)  (234 258)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (236 258)  (236 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (259 258)  (259 258)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (0 3)  (234 259)  (234 259)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (12 3)  (246 259)  (246 259)  routing T_5_16.sp4_h_l_39 <X> T_5_16.sp4_v_t_39
 (22 3)  (256 259)  (256 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (257 259)  (257 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (24 3)  (258 259)  (258 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (25 3)  (259 259)  (259 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (27 4)  (261 260)  (261 260)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 260)  (262 260)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 260)  (263 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 260)  (264 260)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 260)  (266 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 260)  (267 260)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 260)  (268 260)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 260)  (269 260)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_2
 (36 4)  (270 260)  (270 260)  LC_2 Logic Functioning bit
 (37 4)  (271 260)  (271 260)  LC_2 Logic Functioning bit
 (38 4)  (272 260)  (272 260)  LC_2 Logic Functioning bit
 (41 4)  (275 260)  (275 260)  LC_2 Logic Functioning bit
 (43 4)  (277 260)  (277 260)  LC_2 Logic Functioning bit
 (45 4)  (279 260)  (279 260)  LC_2 Logic Functioning bit
 (52 4)  (286 260)  (286 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (260 261)  (260 261)  routing T_5_16.lc_trk_g2_2 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 261)  (262 261)  routing T_5_16.lc_trk_g2_2 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 261)  (265 261)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 261)  (266 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (267 261)  (267 261)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_2
 (35 5)  (269 261)  (269 261)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_2
 (37 5)  (271 261)  (271 261)  LC_2 Logic Functioning bit
 (40 5)  (274 261)  (274 261)  LC_2 Logic Functioning bit
 (42 5)  (276 261)  (276 261)  LC_2 Logic Functioning bit
 (47 5)  (281 261)  (281 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (287 261)  (287 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (249 262)  (249 262)  routing T_5_16.sp4_v_b_21 <X> T_5_16.lc_trk_g1_5
 (16 6)  (250 262)  (250 262)  routing T_5_16.sp4_v_b_21 <X> T_5_16.lc_trk_g1_5
 (17 6)  (251 262)  (251 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (255 262)  (255 262)  routing T_5_16.sp4_v_b_15 <X> T_5_16.lc_trk_g1_7
 (22 6)  (256 262)  (256 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (257 262)  (257 262)  routing T_5_16.sp4_v_b_15 <X> T_5_16.lc_trk_g1_7
 (26 6)  (260 262)  (260 262)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 262)  (261 262)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 262)  (263 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 262)  (264 262)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 262)  (265 262)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 262)  (266 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 262)  (268 262)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 262)  (272 262)  LC_3 Logic Functioning bit
 (39 6)  (273 262)  (273 262)  LC_3 Logic Functioning bit
 (42 6)  (276 262)  (276 262)  LC_3 Logic Functioning bit
 (43 6)  (277 262)  (277 262)  LC_3 Logic Functioning bit
 (10 7)  (244 263)  (244 263)  routing T_5_16.sp4_h_l_46 <X> T_5_16.sp4_v_t_41
 (21 7)  (255 263)  (255 263)  routing T_5_16.sp4_v_b_15 <X> T_5_16.lc_trk_g1_7
 (26 7)  (260 263)  (260 263)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 263)  (262 263)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 263)  (263 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 263)  (265 263)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 263)  (266 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (267 263)  (267 263)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.input_2_3
 (34 7)  (268 263)  (268 263)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.input_2_3
 (36 7)  (270 263)  (270 263)  LC_3 Logic Functioning bit
 (37 7)  (271 263)  (271 263)  LC_3 Logic Functioning bit
 (40 7)  (274 263)  (274 263)  LC_3 Logic Functioning bit
 (41 7)  (275 263)  (275 263)  LC_3 Logic Functioning bit
 (48 7)  (282 263)  (282 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (259 264)  (259 264)  routing T_5_16.wire_logic_cluster/lc_2/out <X> T_5_16.lc_trk_g2_2
 (22 9)  (256 265)  (256 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (256 266)  (256 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (263 266)  (263 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 266)  (264 266)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 266)  (265 266)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 266)  (266 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 266)  (267 266)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 266)  (268 266)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 266)  (271 266)  LC_5 Logic Functioning bit
 (39 10)  (273 266)  (273 266)  LC_5 Logic Functioning bit
 (46 10)  (280 266)  (280 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (255 267)  (255 267)  routing T_5_16.sp4_r_v_b_39 <X> T_5_16.lc_trk_g2_7
 (22 11)  (256 267)  (256 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 267)  (259 267)  routing T_5_16.sp4_r_v_b_38 <X> T_5_16.lc_trk_g2_6
 (30 11)  (264 267)  (264 267)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 267)  (265 267)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 267)  (271 267)  LC_5 Logic Functioning bit
 (39 11)  (273 267)  (273 267)  LC_5 Logic Functioning bit
 (25 12)  (259 268)  (259 268)  routing T_5_16.sp4_h_r_34 <X> T_5_16.lc_trk_g3_2
 (15 13)  (249 269)  (249 269)  routing T_5_16.sp4_v_t_29 <X> T_5_16.lc_trk_g3_0
 (16 13)  (250 269)  (250 269)  routing T_5_16.sp4_v_t_29 <X> T_5_16.lc_trk_g3_0
 (17 13)  (251 269)  (251 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (256 269)  (256 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (257 269)  (257 269)  routing T_5_16.sp4_h_r_34 <X> T_5_16.lc_trk_g3_2
 (24 13)  (258 269)  (258 269)  routing T_5_16.sp4_h_r_34 <X> T_5_16.lc_trk_g3_2
 (14 14)  (248 270)  (248 270)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g3_4
 (22 14)  (256 270)  (256 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (10 15)  (244 271)  (244 271)  routing T_5_16.sp4_h_l_40 <X> T_5_16.sp4_v_t_47
 (14 15)  (248 271)  (248 271)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g3_4
 (15 15)  (249 271)  (249 271)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g3_4
 (16 15)  (250 271)  (250 271)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g3_4
 (17 15)  (251 271)  (251 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (255 271)  (255 271)  routing T_5_16.sp4_r_v_b_47 <X> T_5_16.lc_trk_g3_7


LogicTile_7_16

 (12 3)  (354 259)  (354 259)  routing T_7_16.sp4_h_l_39 <X> T_7_16.sp4_v_t_39


RAM_Tile_8_16

 (11 6)  (407 262)  (407 262)  routing T_8_16.sp4_h_l_37 <X> T_8_16.sp4_v_t_40
 (12 15)  (408 271)  (408 271)  routing T_8_16.sp4_h_l_46 <X> T_8_16.sp4_v_t_46


LogicTile_3_15

 (26 4)  (152 244)  (152 244)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 244)  (153 244)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 244)  (154 244)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 244)  (155 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 244)  (158 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 244)  (159 244)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 244)  (164 244)  LC_2 Logic Functioning bit
 (39 4)  (165 244)  (165 244)  LC_2 Logic Functioning bit
 (42 4)  (168 244)  (168 244)  LC_2 Logic Functioning bit
 (43 4)  (169 244)  (169 244)  LC_2 Logic Functioning bit
 (26 5)  (152 245)  (152 245)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 245)  (154 245)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 245)  (155 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 245)  (157 245)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 245)  (158 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (159 245)  (159 245)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.input_2_2
 (34 5)  (160 245)  (160 245)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.input_2_2
 (35 5)  (161 245)  (161 245)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.input_2_2
 (36 5)  (162 245)  (162 245)  LC_2 Logic Functioning bit
 (37 5)  (163 245)  (163 245)  LC_2 Logic Functioning bit
 (40 5)  (166 245)  (166 245)  LC_2 Logic Functioning bit
 (41 5)  (167 245)  (167 245)  LC_2 Logic Functioning bit
 (53 5)  (179 245)  (179 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 8)  (148 248)  (148 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (149 248)  (149 248)  routing T_3_15.sp12_v_b_11 <X> T_3_15.lc_trk_g2_3
 (25 10)  (151 250)  (151 250)  routing T_3_15.sp4_v_b_38 <X> T_3_15.lc_trk_g2_6
 (22 11)  (148 251)  (148 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 251)  (149 251)  routing T_3_15.sp4_v_b_38 <X> T_3_15.lc_trk_g2_6
 (25 11)  (151 251)  (151 251)  routing T_3_15.sp4_v_b_38 <X> T_3_15.lc_trk_g2_6
 (21 12)  (147 252)  (147 252)  routing T_3_15.sp4_h_r_35 <X> T_3_15.lc_trk_g3_3
 (22 12)  (148 252)  (148 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (149 252)  (149 252)  routing T_3_15.sp4_h_r_35 <X> T_3_15.lc_trk_g3_3
 (24 12)  (150 252)  (150 252)  routing T_3_15.sp4_h_r_35 <X> T_3_15.lc_trk_g3_3
 (15 13)  (141 253)  (141 253)  routing T_3_15.sp4_v_t_29 <X> T_3_15.lc_trk_g3_0
 (16 13)  (142 253)  (142 253)  routing T_3_15.sp4_v_t_29 <X> T_3_15.lc_trk_g3_0
 (17 13)  (143 253)  (143 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_5_15

 (12 14)  (246 254)  (246 254)  routing T_5_15.sp4_v_t_40 <X> T_5_15.sp4_h_l_46
 (11 15)  (245 255)  (245 255)  routing T_5_15.sp4_v_t_40 <X> T_5_15.sp4_h_l_46
 (13 15)  (247 255)  (247 255)  routing T_5_15.sp4_v_t_40 <X> T_5_15.sp4_h_l_46


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9

 (7 10)  (79 154)  (79 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_3_9

 (7 10)  (133 154)  (133 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_4_9

 (7 10)  (187 154)  (187 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_5_9

 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


