[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CheckerInst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 285
LIB: work
FILE: ${SURELOG_DIR}/tests/CheckerInst/dut.sv
n<> u<284> t<Top_level_rule> c<1> l<1:1> el<25:1>
  n<> u<1> t<Null_rule> p<284> s<283> l<1:1>
  n<> u<283> t<Source_text> p<284> c<218> l<1:1> el<23:11>
    n<> u<218> t<Description> p<283> c<217> s<282> l<1:1> el<16:10>
      n<> u<217> t<Module_declaration> p<218> c<5> l<1:1> el<16:10>
        n<> u<5> t<Module_ansi_header> p<217> c<2> s<23> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<23> t<Non_port_module_item> p<217> c<22> s<37> l<2:3> el<2:22>
          n<> u<22> t<Module_or_generate_item> p<23> c<21> l<2:3> el<2:22>
            n<> u<21> t<Module_common_item> p<22> c<20> l<2:3> el<2:22>
              n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<2:3> el<2:22>
                n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<2:3> el<2:22>
                  n<> u<18> t<Data_declaration> p<19> c<17> l<2:3> el<2:22>
                    n<> u<17> t<Variable_declaration> p<18> c<7> l<2:3> el<2:22>
                      n<> u<7> t<Data_type> p<17> c<6> s<16> l<2:3> el<2:8>
                        n<> u<6> t<IntVec_TypeLogic> p<7> l<2:3> el<2:8>
                      n<> u<16> t<Variable_decl_assignment_list> p<17> c<9> l<2:9> el<2:21>
                        n<> u<9> t<Variable_decl_assignment> p<16> c<8> s<11> l<2:9> el<2:10>
                          n<a> u<8> t<STRING_CONST> p<9> l<2:9> el<2:10>
                        n<> u<11> t<Variable_decl_assignment> p<16> c<10> s<13> l<2:12> el<2:13>
                          n<b> u<10> t<STRING_CONST> p<11> l<2:12> el<2:13>
                        n<> u<13> t<Variable_decl_assignment> p<16> c<12> s<15> l<2:15> el<2:16>
                          n<c> u<12> t<STRING_CONST> p<13> l<2:15> el<2:16>
                        n<> u<15> t<Variable_decl_assignment> p<16> c<14> l<2:18> el<2:21>
                          n<clk> u<14> t<STRING_CONST> p<15> l<2:18> el<2:21>
        n<> u<37> t<Non_port_module_item> p<217> c<36> s<82> l<3:3> el<3:51>
          n<> u<36> t<Module_or_generate_item> p<37> c<35> l<3:3> el<3:51>
            n<> u<35> t<Module_common_item> p<36> c<34> l<3:3> el<3:51>
              n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<3:3> el<3:51>
                n<> u<33> t<Clocking_declaration> p<34> c<31> l<3:3> el<3:51>
                  n<> u<31> t<GLOBAL> p<33> s<24> l<3:3> el<3:9>
                  n<top_clocking> u<24> t<STRING_CONST> p<33> s<30> l<3:19> el<3:31>
                  n<> u<30> t<Clocking_event> p<33> c<29> s<32> l<3:32> el<3:38>
                    n<> u<29> t<Event_expression> p<30> c<28> l<3:34> el<3:37>
                      n<> u<28> t<Expression> p<29> c<27> l<3:34> el<3:37>
                        n<> u<27> t<Primary> p<28> c<26> l<3:34> el<3:37>
                          n<> u<26> t<Primary_literal> p<27> c<25> l<3:34> el<3:37>
                            n<clk> u<25> t<STRING_CONST> p<26> l<3:34> el<3:37>
                  n<> u<32> t<ENDCLOCKING> p<33> l<3:40> el<3:51>
        n<> u<82> t<Non_port_module_item> p<217> c<81> s<141> l<5:3> el<7:14>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<5:3> el<7:14>
            n<> u<80> t<Module_common_item> p<81> c<79> l<5:3> el<7:14>
              n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<5:3> el<7:14>
                n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<5:3> el<7:14>
                  n<> u<77> t<Assertion_item_declaration> p<78> c<76> l<5:3> el<7:14>
                    n<> u<76> t<Property_declaration> p<77> c<38> l<5:3> el<7:14>
                      n<p1> u<38> t<STRING_CONST> p<76> s<49> l<5:12> el<5:14>
                      n<> u<49> t<Property_port_list> p<76> c<43> s<74> l<5:15> el<5:23>
                        n<> u<43> t<Property_port_item> p<49> c<41> s<48> l<5:15> el<5:18>
                          n<> u<41> t<Property_formal_type> p<43> c<40> s<42> l<5:15> el<5:15>
                            n<> u<40> t<SeqFormatType_Data> p<41> c<39> l<5:15> el<5:15>
                              n<> u<39> t<Data_type_or_implicit> p<40> l<5:15> el<5:15>
                          n<req> u<42> t<STRING_CONST> p<43> l<5:15> el<5:18>
                        n<> u<48> t<Property_port_item> p<49> c<46> l<5:20> el<5:23>
                          n<> u<46> t<Property_formal_type> p<48> c<45> s<47> l<5:20> el<5:20>
                            n<> u<45> t<SeqFormatType_Data> p<46> c<44> l<5:20> el<5:20>
                              n<> u<44> t<Data_type_or_implicit> p<45> l<5:20> el<5:20>
                          n<ack> u<47> t<STRING_CONST> p<48> l<5:20> el<5:23>
                      n<> u<74> t<Property_spec> p<76> c<58> s<75> l<6:5> el<6:33>
                        n<> u<58> t<Clocking_event> p<74> c<57> s<73> l<6:5> el<6:21>
                          n<> u<57> t<Event_expression> p<58> c<56> l<6:7> el<6:20>
                            n<> u<56> t<Expression> p<57> c<55> l<6:7> el<6:20>
                              n<> u<55> t<Primary> p<56> c<54> l<6:7> el<6:20>
                                n<> u<54> t<Complex_func_call> p<55> c<50> l<6:7> el<6:20>
                                  n<> u<50> t<Dollar_keyword> p<54> s<51> l<6:7> el<6:8>
                                  n<global_clock> u<51> t<STRING_CONST> p<54> s<53> l<6:8> el<6:20>
                                  n<> u<53> t<Select> p<54> c<52> l<6:20> el<6:20>
                                    n<> u<52> t<Bit_select> p<53> l<6:20> el<6:20>
                        n<> u<73> t<Property_expr> p<74> c<64> l<6:22> el<6:33>
                          n<> u<64> t<Sequence_expr> p<73> c<63> s<72> l<6:22> el<6:25>
                            n<> u<63> t<Expression_or_dist> p<64> c<62> l<6:22> el<6:25>
                              n<> u<62> t<Expression> p<63> c<61> l<6:22> el<6:25>
                                n<> u<61> t<Primary> p<62> c<60> l<6:22> el<6:25>
                                  n<> u<60> t<Primary_literal> p<61> c<59> l<6:22> el<6:25>
                                    n<req> u<59> t<STRING_CONST> p<60> l<6:22> el<6:25>
                          n<> u<72> t<NON_OVERLAP_IMPLY> p<73> s<71> l<6:26> el<6:29>
                          n<> u<71> t<Property_expr> p<73> c<70> l<6:30> el<6:33>
                            n<> u<70> t<Sequence_expr> p<71> c<69> l<6:30> el<6:33>
                              n<> u<69> t<Expression_or_dist> p<70> c<68> l<6:30> el<6:33>
                                n<> u<68> t<Expression> p<69> c<67> l<6:30> el<6:33>
                                  n<> u<67> t<Primary> p<68> c<66> l<6:30> el<6:33>
                                    n<> u<66> t<Primary_literal> p<67> c<65> l<6:30> el<6:33>
                                      n<ack> u<65> t<STRING_CONST> p<66> l<6:30> el<6:33>
                      n<> u<75> t<ENDPROPERTY> p<76> l<7:3> el<7:14>
        n<> u<141> t<Non_port_module_item> p<217> c<140> s<215> l<9:3> el<11:14>
          n<> u<140> t<Module_or_generate_item> p<141> c<139> l<9:3> el<11:14>
            n<> u<139> t<Module_common_item> p<140> c<138> l<9:3> el<11:14>
              n<> u<138> t<Module_or_generate_item_declaration> p<139> c<137> l<9:3> el<11:14>
                n<> u<137> t<Package_or_generate_item_declaration> p<138> c<136> l<9:3> el<11:14>
                  n<> u<136> t<Assertion_item_declaration> p<137> c<135> l<9:3> el<11:14>
                    n<> u<135> t<Property_declaration> p<136> c<83> l<9:3> el<11:14>
                      n<p2> u<83> t<STRING_CONST> p<135> s<99> l<9:12> el<9:14>
                      n<> u<99> t<Property_port_list> p<135> c<88> s<133> l<9:15> el<9:34>
                        n<> u<88> t<Property_port_item> p<99> c<86> s<93> l<9:15> el<9:18>
                          n<> u<86> t<Property_formal_type> p<88> c<85> s<87> l<9:15> el<9:15>
                            n<> u<85> t<SeqFormatType_Data> p<86> c<84> l<9:15> el<9:15>
                              n<> u<84> t<Data_type_or_implicit> p<85> l<9:15> el<9:15>
                          n<req> u<87> t<STRING_CONST> p<88> l<9:15> el<9:18>
                        n<> u<93> t<Property_port_item> p<99> c<91> s<98> l<9:20> el<9:23>
                          n<> u<91> t<Property_formal_type> p<93> c<90> s<92> l<9:20> el<9:20>
                            n<> u<90> t<SeqFormatType_Data> p<91> c<89> l<9:20> el<9:20>
                              n<> u<89> t<Data_type_or_implicit> p<90> l<9:20> el<9:20>
                          n<ack> u<92> t<STRING_CONST> p<93> l<9:20> el<9:23>
                        n<> u<98> t<Property_port_item> p<99> c<96> l<9:25> el<9:34>
                          n<> u<96> t<Property_formal_type> p<98> c<95> s<97> l<9:25> el<9:25>
                            n<> u<95> t<SeqFormatType_Data> p<96> c<94> l<9:25> el<9:25>
                              n<> u<94> t<Data_type_or_implicit> p<95> l<9:25> el<9:25>
                          n<interrupt> u<97> t<STRING_CONST> p<98> l<9:25> el<9:34>
                      n<> u<133> t<Property_spec> p<135> c<108> s<134> l<10:5> el<10:55>
                        n<> u<108> t<Clocking_event> p<133> c<107> s<132> l<10:5> el<10:21>
                          n<> u<107> t<Event_expression> p<108> c<106> l<10:7> el<10:20>
                            n<> u<106> t<Expression> p<107> c<105> l<10:7> el<10:20>
                              n<> u<105> t<Primary> p<106> c<104> l<10:7> el<10:20>
                                n<> u<104> t<Complex_func_call> p<105> c<100> l<10:7> el<10:20>
                                  n<> u<100> t<Dollar_keyword> p<104> s<101> l<10:7> el<10:8>
                                  n<global_clock> u<101> t<STRING_CONST> p<104> s<103> l<10:8> el<10:20>
                                  n<> u<103> t<Select> p<104> c<102> l<10:20> el<10:20>
                                    n<> u<102> t<Bit_select> p<103> l<10:20> el<10:20>
                        n<> u<132> t<Property_expr> p<133> c<131> l<10:22> el<10:55>
                          n<> u<131> t<ACCEPT_ON> p<132> s<113> l<10:22> el<10:31>
                          n<> u<113> t<Expression_or_dist> p<132> c<112> s<130> l<10:32> el<10:41>
                            n<> u<112> t<Expression> p<113> c<111> l<10:32> el<10:41>
                              n<> u<111> t<Primary> p<112> c<110> l<10:32> el<10:41>
                                n<> u<110> t<Primary_literal> p<111> c<109> l<10:32> el<10:41>
                                  n<interrupt> u<109> t<STRING_CONST> p<110> l<10:32> el<10:41>
                          n<> u<130> t<Property_expr> p<132> c<129> l<10:43> el<10:55>
                            n<> u<129> t<Sequence_expr> p<130> c<128> l<10:43> el<10:55>
                              n<> u<128> t<Expression_or_dist> p<129> c<127> l<10:43> el<10:55>
                                n<> u<127> t<Expression> p<128> c<126> l<10:43> el<10:55>
                                  n<> u<126> t<Primary> p<127> c<125> l<10:43> el<10:55>
                                    n<> u<125> t<Complex_func_call> p<126> c<114> l<10:43> el<10:55>
                                      n<p1> u<114> t<STRING_CONST> p<125> s<124> l<10:43> el<10:45>
                                      n<> u<124> t<Argument_list> p<125> c<118> l<10:46> el<10:54>
                                        n<> u<118> t<Expression> p<124> c<117> s<123> l<10:46> el<10:49>
                                          n<> u<117> t<Primary> p<118> c<116> l<10:46> el<10:49>
                                            n<> u<116> t<Primary_literal> p<117> c<115> l<10:46> el<10:49>
                                              n<req> u<115> t<STRING_CONST> p<116> l<10:46> el<10:49>
                                        n<> u<123> t<Argument> p<124> c<122> l<10:51> el<10:54>
                                          n<> u<122> t<Expression> p<123> c<121> l<10:51> el<10:54>
                                            n<> u<121> t<Primary> p<122> c<120> l<10:51> el<10:54>
                                              n<> u<120> t<Primary_literal> p<121> c<119> l<10:51> el<10:54>
                                                n<ack> u<119> t<STRING_CONST> p<120> l<10:51> el<10:54>
                      n<> u<134> t<ENDPROPERTY> p<135> l<11:3> el<11:14>
        n<> u<215> t<Non_port_module_item> p<217> c<214> s<216> l<13:3> el<15:36>
          n<> u<214> t<Module_or_generate_item> p<215> c<213> l<13:3> el<15:36>
            n<> u<213> t<Module_common_item> p<214> c<212> l<13:3> el<15:36>
              n<> u<212> t<Assertion_item> p<213> c<211> l<13:3> el<15:36>
                n<> u<211> t<Concurrent_assertion_item> p<212> c<210> l<13:3> el<15:36>
                  n<> u<210> t<Checker_instantiation> p<211> c<143> l<13:3> el<15:36>
                    n<> u<143> t<Ps_identifier> p<210> c<142> s<145> l<13:3> el<13:13>
                      n<my_checker> u<142> t<STRING_CONST> p<143> l<13:3> el<13:13>
                    n<> u<145> t<Name_of_instance> p<210> c<144> s<209> l<13:14> el<13:19>
                      n<check> u<144> t<STRING_CONST> p<145> l<13:14> el<13:19>
                    n<> u<209> t<Checker_port_connection_list> p<210> c<169> l<14:4> el<15:34>
                      n<> u<169> t<Ordered_checker_port_connection> p<209> c<168> s<208> l<14:4> el<14:15>
                        n<> u<168> t<Property_actual_arg> p<169> c<167> l<14:4> el<14:15>
                          n<> u<167> t<Property_expr> p<168> c<166> l<14:4> el<14:15>
                            n<> u<166> t<Sequence_expr> p<167> c<165> l<14:4> el<14:15>
                              n<> u<165> t<Expression_or_dist> p<166> c<164> l<14:4> el<14:15>
                                n<> u<164> t<Expression> p<165> c<163> l<14:4> el<14:15>
                                  n<> u<163> t<Primary> p<164> c<162> l<14:4> el<14:15>
                                    n<> u<162> t<Complex_func_call> p<163> c<146> l<14:4> el<14:15>
                                      n<p2> u<146> t<STRING_CONST> p<162> s<161> l<14:4> el<14:6>
                                      n<> u<161> t<Argument_list> p<162> c<150> l<14:7> el<14:14>
                                        n<> u<150> t<Expression> p<161> c<149> s<155> l<14:7> el<14:8>
                                          n<> u<149> t<Primary> p<150> c<148> l<14:7> el<14:8>
                                            n<> u<148> t<Primary_literal> p<149> c<147> l<14:7> el<14:8>
                                              n<a> u<147> t<STRING_CONST> p<148> l<14:7> el<14:8>
                                        n<> u<155> t<Argument> p<161> c<154> s<160> l<14:10> el<14:11>
                                          n<> u<154> t<Expression> p<155> c<153> l<14:10> el<14:11>
                                            n<> u<153> t<Primary> p<154> c<152> l<14:10> el<14:11>
                                              n<> u<152> t<Primary_literal> p<153> c<151> l<14:10> el<14:11>
                                                n<b> u<151> t<STRING_CONST> p<152> l<14:10> el<14:11>
                                        n<> u<160> t<Argument> p<161> c<159> l<14:13> el<14:14>
                                          n<> u<159> t<Expression> p<160> c<158> l<14:13> el<14:14>
                                            n<> u<158> t<Primary> p<159> c<157> l<14:13> el<14:14>
                                              n<> u<157> t<Primary_literal> p<158> c<156> l<14:13> el<14:14>
                                                n<c> u<156> t<STRING_CONST> p<157> l<14:13> el<14:14>
                      n<> u<208> t<Ordered_checker_port_connection> p<209> c<207> l<15:4> el<15:34>
                        n<> u<207> t<Property_actual_arg> p<208> c<206> l<15:4> el<15:34>
                          n<> u<206> t<Property_expr> p<207> c<205> l<15:4> el<15:34>
                            n<> u<205> t<Sequence_expr> p<206> c<178> l<15:4> el<15:34>
                              n<> u<178> t<Clocking_event> p<205> c<177> s<204> l<15:4> el<15:20>
                                n<> u<177> t<Event_expression> p<178> c<176> l<15:6> el<15:19>
                                  n<> u<176> t<Expression> p<177> c<175> l<15:6> el<15:19>
                                    n<> u<175> t<Primary> p<176> c<174> l<15:6> el<15:19>
                                      n<> u<174> t<Complex_func_call> p<175> c<170> l<15:6> el<15:19>
                                        n<> u<170> t<Dollar_keyword> p<174> s<171> l<15:6> el<15:7>
                                        n<global_clock> u<171> t<STRING_CONST> p<174> s<173> l<15:7> el<15:19>
                                        n<> u<173> t<Select> p<174> c<172> l<15:19> el<15:19>
                                          n<> u<172> t<Bit_select> p<173> l<15:19> el<15:19>
                              n<> u<204> t<Sequence_expr> p<205> c<195> l<15:21> el<15:34>
                                n<> u<195> t<Sequence_expr> p<204> c<183> s<197> l<15:21> el<15:28>
                                  n<> u<183> t<Expression_or_dist> p<195> c<182> s<194> l<15:21> el<15:22>
                                    n<> u<182> t<Expression> p<183> c<181> l<15:21> el<15:22>
                                      n<> u<181> t<Primary> p<182> c<180> l<15:21> el<15:22>
                                        n<> u<180> t<Primary_literal> p<181> c<179> l<15:21> el<15:22>
                                          n<a> u<179> t<STRING_CONST> p<180> l<15:21> el<15:22>
                                  n<> u<194> t<Boolean_abbrev> p<195> c<193> l<15:22> el<15:28>
                                    n<> u<193> t<Consecutive_repetition> p<194> c<192> l<15:22> el<15:28>
                                      n<> u<192> t<Const_or_range_expression> p<193> c<191> l<15:24> el<15:27>
                                        n<> u<191> t<Cycle_delay_const_range_expression> p<192> c<187> l<15:24> el<15:27>
                                          n<> u<187> t<Constant_expression> p<191> c<186> s<190> l<15:24> el<15:25>
                                            n<> u<186> t<Constant_primary> p<187> c<185> l<15:24> el<15:25>
                                              n<> u<185> t<Primary_literal> p<186> c<184> l<15:24> el<15:25>
                                                n<1> u<184> t<INT_CONST> p<185> l<15:24> el<15:25>
                                          n<> u<190> t<Constant_expression> p<191> c<189> l<15:26> el<15:27>
                                            n<> u<189> t<Constant_primary> p<190> c<188> l<15:26> el<15:27>
                                              n<> u<188> t<Dollar_keyword> p<189> l<15:26> el<15:27>
                                n<> u<197> t<Cycle_delay_range> p<204> c<196> s<203> l<15:29> el<15:32>
                                  n<##1> u<196> t<POUND_POUND_DELAY> p<197> l<15:29> el<15:32>
                                n<> u<203> t<Sequence_expr> p<204> c<202> l<15:33> el<15:34>
                                  n<> u<202> t<Expression_or_dist> p<203> c<201> l<15:33> el<15:34>
                                    n<> u<201> t<Expression> p<202> c<200> l<15:33> el<15:34>
                                      n<> u<200> t<Primary> p<201> c<199> l<15:33> el<15:34>
                                        n<> u<199> t<Primary_literal> p<200> c<198> l<15:33> el<15:34>
                                          n<b> u<198> t<STRING_CONST> p<199> l<15:33> el<15:34>
        n<> u<216> t<ENDMODULE> p<217> l<16:1> el<16:10>
    n<> u<282> t<Description> p<283> c<281> l<18:1> el<23:11>
      n<> u<281> t<Package_item> p<282> c<280> l<18:1> el<23:11>
        n<> u<280> t<Package_or_generate_item_declaration> p<281> c<279> l<18:1> el<23:11>
          n<> u<279> t<Checker_declaration> p<280> c<219> l<18:1> el<23:11>
            n<my_checker> u<219> t<STRING_CONST> p<279> s<227> l<18:9> el<18:19>
            n<> u<227> t<Checker_port_list> p<279> c<222> s<236> l<18:20> el<18:42>
              n<> u<222> t<Checker_port_item> p<227> c<220> s<226> l<18:20> el<18:30>
                n<> u<220> t<Property_formal_type> p<222> s<221> l<18:20> el<18:28>
                n<p> u<221> t<STRING_CONST> p<222> l<18:29> el<18:30>
              n<> u<226> t<Checker_port_item> p<227> c<224> l<18:32> el<18:42>
                n<> u<224> t<Property_formal_type> p<226> c<223> s<225> l<18:32> el<18:40>
                  n<> u<223> t<SeqFormatType_Sequence> p<224> l<18:32> el<18:40>
                n<s> u<225> t<STRING_CONST> p<226> l<18:41> el<18:42>
            n<> u<236> t<Checker_or_generate_item> p<279> c<235> s<248> l<19:3> el<19:21>
              n<> u<235> t<Checker_or_generate_item_declaration> p<236> c<234> l<19:3> el<19:21>
                n<> u<234> t<Data_declaration> p<235> c<233> l<19:3> el<19:21>
                  n<> u<233> t<Variable_declaration> p<234> c<229> l<19:3> el<19:21>
                    n<> u<229> t<Data_type> p<233> c<228> s<232> l<19:3> el<19:8>
                      n<> u<228> t<IntVec_TypeLogic> p<229> l<19:3> el<19:8>
                    n<> u<232> t<Variable_decl_assignment_list> p<233> c<231> l<19:9> el<19:20>
                      n<> u<231> t<Variable_decl_assignment> p<232> c<230> l<19:9> el<19:20>
                        n<checker_clk> u<230> t<STRING_CONST> p<231> l<19:9> el<19:20>
            n<> u<248> t<Checker_or_generate_item> p<279> c<247> s<263> l<20:3> el<20:63>
              n<> u<247> t<Checker_or_generate_item_declaration> p<248> c<246> l<20:3> el<20:63>
                n<> u<246> t<Clocking_declaration> p<247> c<244> l<20:3> el<20:63>
                  n<> u<244> t<GLOBAL> p<246> s<237> l<20:3> el<20:9>
                  n<checker_clocking> u<237> t<STRING_CONST> p<246> s<243> l<20:19> el<20:35>
                  n<> u<243> t<Clocking_event> p<246> c<242> s<245> l<20:36> el<20:50>
                    n<> u<242> t<Event_expression> p<243> c<241> l<20:38> el<20:49>
                      n<> u<241> t<Expression> p<242> c<240> l<20:38> el<20:49>
                        n<> u<240> t<Primary> p<241> c<239> l<20:38> el<20:49>
                          n<> u<239> t<Primary_literal> p<240> c<238> l<20:38> el<20:49>
                            n<checker_clk> u<238> t<STRING_CONST> p<239> l<20:38> el<20:49>
                  n<> u<245> t<ENDCLOCKING> p<246> l<20:52> el<20:63>
            n<> u<263> t<Checker_or_generate_item> p<279> c<262> s<277> l<21:3> el<21:23>
              n<> u<262> t<Assertion_item> p<263> c<261> l<21:3> el<21:23>
                n<> u<261> t<Concurrent_assertion_item> p<262> c<260> l<21:3> el<21:23>
                  n<> u<260> t<Concurrent_assertion_statement> p<261> c<259> l<21:3> el<21:23>
                    n<> u<259> t<Assert_property_statement> p<260> c<256> l<21:3> el<21:23>
                      n<> u<256> t<Property_spec> p<259> c<255> s<258> l<21:20> el<21:21>
                        n<> u<255> t<Property_expr> p<256> c<254> l<21:20> el<21:21>
                          n<> u<254> t<Sequence_expr> p<255> c<253> l<21:20> el<21:21>
                            n<> u<253> t<Expression_or_dist> p<254> c<252> l<21:20> el<21:21>
                              n<> u<252> t<Expression> p<253> c<251> l<21:20> el<21:21>
                                n<> u<251> t<Primary> p<252> c<250> l<21:20> el<21:21>
                                  n<> u<250> t<Primary_literal> p<251> c<249> l<21:20> el<21:21>
                                    n<p> u<249> t<STRING_CONST> p<250> l<21:20> el<21:21>
                      n<> u<258> t<Action_block> p<259> c<257> l<21:22> el<21:23>
                        n<> u<257> t<Statement_or_null> p<258> l<21:22> el<21:23>
            n<> u<277> t<Checker_or_generate_item> p<279> c<276> s<278> l<22:3> el<22:22>
              n<> u<276> t<Assertion_item> p<277> c<275> l<22:3> el<22:22>
                n<> u<275> t<Concurrent_assertion_item> p<276> c<274> l<22:3> el<22:22>
                  n<> u<274> t<Concurrent_assertion_statement> p<275> c<273> l<22:3> el<22:22>
                    n<> u<273> t<Cover_property_statement> p<274> c<271> l<22:3> el<22:22>
                      n<> u<271> t<Property_spec> p<273> c<270> s<272> l<22:19> el<22:20>
                        n<> u<270> t<Property_expr> p<271> c<269> l<22:19> el<22:20>
                          n<> u<269> t<Sequence_expr> p<270> c<268> l<22:19> el<22:20>
                            n<> u<268> t<Expression_or_dist> p<269> c<267> l<22:19> el<22:20>
                              n<> u<267> t<Expression> p<268> c<266> l<22:19> el<22:20>
                                n<> u<266> t<Primary> p<267> c<265> l<22:19> el<22:20>
                                  n<> u<265> t<Primary_literal> p<266> c<264> l<22:19> el<22:20>
                                    n<s> u<264> t<STRING_CONST> p<265> l<22:19> el<22:20>
                      n<> u<272> t<Statement_or_null> p<273> l<22:21> el<22:22>
            n<> u<278> t<ENDCHECKER> p<279> l<23:1> el<23:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CheckerInst/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CheckerInst/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
CheckerInst                                            1
ClockingBlock                                          1
Design                                                 1
EventControl                                           1
Identifier                                             5
LogicNet                                               4
LogicTypespec                                          4
Module                                                 1
Operation                                              2
PropFormalDecl                                         5
PropertyDecl                                           2
PropertySpec                                           2
RefObj                                                 4
RefTypespec                                            4
SourceFile                                             1
SysFuncCall                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CheckerInst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/CheckerInst/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiName:work@top
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.p1), line:5:3, endln:7:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:p1
    |vpiFullName:work@top.p1
    |vpiPropFormalDecl:
    \_PropFormalDecl: (req), line:5:15, endln:5:18
      |vpiParent:
      \_PropertyDecl: (work@top.p1), line:5:3, endln:7:14
      |vpiName:req
    |vpiPropFormalDecl:
    \_PropFormalDecl: (ack), line:5:20, endln:5:23
      |vpiParent:
      \_PropertyDecl: (work@top.p1), line:5:3, endln:7:14
      |vpiName:ack
    |vpiPropertySpec:
    \_PropertySpec: , line:6:5, endln:6:33
      |vpiParent:
      \_PropertyDecl: (work@top.p1), line:5:3, endln:7:14
      |vpiClockingEvent:
      \_SysFuncCall: ($global_clock), line:6:7, endln:6:20
        |vpiParent:
        \_PropertySpec: , line:6:5, endln:6:33
        |vpiName:
        \_Identifier: ($global_clock)
          |vpiName:$global_clock
      |vpiPropertyExpr:
      \_Operation: , line:6:22, endln:6:33
        |vpiParent:
        \_PropertySpec: , line:6:5, endln:6:33
        |vpiOpType:51
        |vpiOperand:
        \_RefObj: (work@top.p1.req), line:6:22, endln:6:25
          |vpiParent:
          \_Operation: , line:6:22, endln:6:33
          |vpiName:req
          |vpiFullName:work@top.p1.req
          |vpiActual:
          \_LogicNet: (work@top.req), line:6:22, endln:6:25
        |vpiOperand:
        \_RefObj: (work@top.p1.ack), line:6:30, endln:6:33
          |vpiParent:
          \_Operation: , line:6:22, endln:6:33
          |vpiName:ack
          |vpiFullName:work@top.p1.ack
          |vpiActual:
          \_LogicNet: (work@top.ack), line:6:30, endln:6:33
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.p2), line:9:3, endln:11:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:p2
    |vpiFullName:work@top.p2
    |vpiPropFormalDecl:
    \_PropFormalDecl: (req), line:9:15, endln:9:18
      |vpiParent:
      \_PropertyDecl: (work@top.p2), line:9:3, endln:11:14
      |vpiName:req
    |vpiPropFormalDecl:
    \_PropFormalDecl: (ack), line:9:20, endln:9:23
      |vpiParent:
      \_PropertyDecl: (work@top.p2), line:9:3, endln:11:14
      |vpiName:ack
    |vpiPropFormalDecl:
    \_PropFormalDecl: (interrupt), line:9:25, endln:9:34
      |vpiParent:
      \_PropertyDecl: (work@top.p2), line:9:3, endln:11:14
      |vpiName:interrupt
    |vpiPropertySpec:
    \_PropertySpec: , line:10:5, endln:10:55
      |vpiParent:
      \_PropertyDecl: (work@top.p2), line:9:3, endln:11:14
      |vpiClockingEvent:
      \_SysFuncCall: ($global_clock), line:10:7, endln:10:20
        |vpiParent:
        \_PropertySpec: , line:10:5, endln:10:55
        |vpiName:
        \_Identifier: ($global_clock)
          |vpiName:$global_clock
      |vpiPropertyExpr:
      \_Operation: , line:10:22, endln:10:55
        |vpiParent:
        \_PropertySpec: , line:10:5, endln:10:55
        |vpiOpType:83
        |vpiOperand:
        \_RefObj: (work@top.p2.interrupt), line:10:32, endln:10:41
          |vpiParent:
          \_Operation: , line:10:22, endln:10:55
          |vpiName:interrupt
          |vpiFullName:work@top.p2.interrupt
          |vpiActual:
          \_LogicNet: (work@top.interrupt), line:10:32, endln:10:41
  |vpiInternalScope:
  \_ClockingBlock: (work@top.top_clocking), line:3:3, endln:3:51
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:
    \_Identifier: (top_clocking)
      |vpiName:top_clocking
    |vpiFullName:work@top.top_clocking
    |vpiClockingEvent:
    \_EventControl: , line:3:32, endln:3:38
      |vpiParent:
      \_ClockingBlock: (work@top.top_clocking), line:3:3, endln:3:51
      |vpiCondition:
      \_RefObj: (work@top.top_clocking.clk), line:3:34, endln:3:37
        |vpiParent:
        \_EventControl: , line:3:32, endln:3:38
        |vpiName:clk
        |vpiFullName:work@top.top_clocking.clk
        |vpiActual:
        \_LogicNet: (work@top.clk), line:2:18, endln:2:21
  |vpiInternalScope:
  \_CheckerInst: my_checker (work@top.check), line:13:3, endln:15:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:
    \_Identifier: (check)
      |vpiName:check
    |vpiFullName:work@top.check
    |vpiDefName:my_checker
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:3, endln:2:8
      |vpiParent:
      \_LogicNet: (work@top.a), line:2:9, endln:2:10
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:2:12, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:3, endln:2:8
      |vpiParent:
      \_LogicNet: (work@top.b), line:2:12, endln:2:13
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:2:15, endln:2:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:2:3, endln:2:8
      |vpiParent:
      \_LogicNet: (work@top.c), line:2:15, endln:2:16
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk), line:2:18, endln:2:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@top.clk), line:2:3, endln:2:8
      |vpiParent:
      \_LogicNet: (work@top.clk), line:2:18, endln:2:21
      |vpiFullName:work@top.clk
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_CheckerInst: my_checker (work@top.check), line:13:3, endln:15:36
  |vpiImportTypespec:
  \_LogicNet: (work@top.req), line:6:22, endln:6:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:req
    |vpiFullName:work@top.req
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.ack), line:6:30, endln:6:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:ack
    |vpiFullName:work@top.ack
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.interrupt), line:10:32, endln:10:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:interrupt
    |vpiFullName:work@top.interrupt
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:2:9, endln:2:10
  |vpiNet:
  \_LogicNet: (work@top.b), line:2:12, endln:2:13
  |vpiNet:
  \_LogicNet: (work@top.c), line:2:15, endln:2:16
  |vpiNet:
  \_LogicNet: (work@top.clk), line:2:18, endln:2:21
  |vpiNet:
  \_LogicNet: (work@top.req), line:6:22, endln:6:25
  |vpiNet:
  \_LogicNet: (work@top.ack), line:6:30, endln:6:33
  |vpiNet:
  \_LogicNet: (work@top.interrupt), line:10:32, endln:10:41
  |vpiGlobalClocking:
  \_ClockingBlock: (work@top.top_clocking), line:3:3, endln:3:51
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.top_clocking), line:3:3, endln:3:51
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
