// Seed: 11436817
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    input uwire id_8,
    output wire module_0
);
  uwire id_11 = 1;
  assign module_1.type_2 = 0;
  assign id_9 = id_6;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1,
    input  wand id_2
);
  always @(posedge id_0 or posedge id_2) begin : LABEL_0
    disable id_4;
  end
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_2,
      id_4
  );
endmodule
