#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  5 14:39:47 2023
# Process ID: 3990769
# Current directory: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga
# Command line: vivado
# Log file: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vivado.log
# Journal file: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vivado.jou
# Running On: MediaHLS, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 16, Host memory: 134795 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/home/tonyho/workspace_willy/caravel_fpga/project/vitis_prj/hls_read_romcode/D:/Caravel_Soc/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/tonyho/workspace_willy/caravel_fpga/project/vitis_prj/hls_read_romcode/D:/Caravel_Soc/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
open_bd_design {/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:caravel:1.0 - caravel_0
Adding component instance block -- xilinx.com:hls:caravel_ps:0.0 - caravel_ps_0
Adding component instance block -- xilinx.com:hls:output_pin:0.0 - output_pin_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:read_romcode:0.0 - read_romcode_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:module_ref:spiflash:1.0 - spiflash_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <design_1> from block design file </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property -dict [list CONFIG.DIN_TO {7} CONFIG.DIN_FROM {15} CONFIG.DIN_WIDTH {38} CONFIG.DOUT_WIDTH {9}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins caravel_ps_0/mprj_in] [get_bd_pins xlslice_1/Din]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {3 794 779} [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN3_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN4_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {5} CONFIG.IN0_WIDTH {5} CONFIG.IN3_WIDTH {9} CONFIG.IN4_WIDTH {16}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xlconstant_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlconstant_1_dout]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlconstant_0_dout]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets xlconstant_0_dout]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets xlconstant_1_dout]'
delete_bd_objs [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {2 464 634} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {5} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In0]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_1/In0]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axi_uartlite_0_tx]'
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins xlconcat_1/In1]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axi_uartlite_0_tx]'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins xlconcat_1/In1]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/tx> is being overridden by the user with net <axi_uartlite_0_tx>. This pin will not be connected as a part of interface connection <UART>.
delete_bd_objs [get_bd_nets xlconcat_0_dout]
startgroup
set_property -dict [list CONFIG.IN4_WIDTH {22}] [get_bd_cells xlconcat_1]
endgroup
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins caravel_0/mprj_i]
delete_bd_objs [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {2 430 773} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins xlconcat_1/In2]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_1/In3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
set_property location {2 441 860} [get_bd_cells xlconstant_3]
set_property -dict [list CONFIG.CONST_WIDTH {22} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins xlconcat_1/In4]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
save_bd_design
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp to /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(40) on '/axi_uartlite_0' with propagated value(40.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-927] Following properties on pin /read_romcode_0/ap_clk have been updated from connected ip, but BD cell '/read_romcode_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </read_romcode_0> to completely resolve these warnings.
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 13e740a89a3b5d16; cache size = 6.179 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c151a28a68992d; cache size = 6.179 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 21b1b68168c82bf9; cache size = 6.179 MB.
[Tue Dec  5 14:50:11 2023] Launched synth_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
[Tue Dec  5 14:50:11 2023] Launched impl_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10279.895 ; gain = 0.000 ; free physical = 77685 ; free virtual = 118991
delete_bd_objs [get_bd_nets xlconstant_2_dout]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
startgroup
set_property -dict [list CONFIG.IN2_WIDTH {11} CONFIG.IN3_WIDTH {4}] [get_bd_cells xlconcat_1]
endgroup
startgroup
set_property -dict [list CONFIG.IN2_WIDTH {6}] [get_bd_cells xlconcat_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {12} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_1/In3]
set_property -dict [list CONFIG.CONST_WIDTH {6}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins xlconcat_1/In2]
save_bd_design
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(40) on '/axi_uartlite_0' with propagated value(40.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-927] Following properties on pin /read_romcode_0/ap_clk have been updated from connected ip, but BD cell '/read_romcode_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </read_romcode_0> to completely resolve these warnings.
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 13e740a89a3b5d16; cache size = 6.179 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 21b1b68168c82bf9; cache size = 6.179 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c151a28a68992d; cache size = 6.179 MB.
[Tue Dec  5 15:12:21 2023] Launched synth_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
[Tue Dec  5 15:12:21 2023] Launched impl_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 10411.223 ; gain = 0.000 ; free physical = 72135 ; free virtual = 113536
set_property  ip_repo_paths  {/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps2 /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_output_pin /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_read_romcode} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_read_romcode'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:caravel_ps:0.0'. The one found in IP location '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps/hls_caravel_ps.prj/solution1/impl/ip' will take precedence over the same IP in location /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps2/hls_caravel_ps.prj/solution1/impl/ip
set_property location {5.5 2013 818} [get_bd_cells caravel_ps_0]
set_property location {4 1276 618} [get_bd_cells caravel_ps_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps/hls_caravel_ps.prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_read_romcode'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:caravel_ps:0.0 [get_ips  design_1_caravel_ps_0_0] -log ip_upgrade.log
Upgrading '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_caravel_ps_0_0 to use current project options
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_caravel_ps_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(40) on '/axi_uartlite_0' with propagated value(40.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-927] Following properties on pin /read_romcode_0/ap_clk have been updated from connected ip, but BD cell '/read_romcode_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </read_romcode_0> to completely resolve these warnings.
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_ps_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 10550.312 ; gain = 64.031 ; free physical = 70055 ; free virtual = 110693
catch { config_ip_cache -export [get_ips -all design_1_caravel_ps_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 13e740a89a3b5d16; cache size = 6.179 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 21b1b68168c82bf9; cache size = 6.179 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c151a28a68992d; cache size = 6.179 MB.
export_ip_user_files -of_objects [get_files /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_caravel_ps_0_0_synth_1 -jobs 24
[Tue Dec  5 16:19:53 2023] Launched design_1_caravel_ps_0_0_synth_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_ps_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files -ipstatic_source_dir /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/modelsim} {questa=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/questa} {xcelium=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/xcelium} {vcs=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/vcs} {riviera=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Dec  5 16:21:45 2023] Launched synth_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
[Tue Dec  5 16:21:45 2023] Launched impl_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
delete_bd_objs [get_bd_cells xlconstant_0]
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10716.371 ; gain = 0.000 ; free physical = 69609 ; free virtual = 110272
INFO: [Netlist 29-17] Analyzing 489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 10966.090 ; gain = 0.000 ; free physical = 69082 ; free virtual = 109746
Restored from archive | CPU: 0.320000 secs | Memory: 13.938202 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 10966.090 ; gain = 0.000 ; free physical = 69082 ; free virtual = 109746
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10966.090 ; gain = 0.000 ; free physical = 69082 ; free virtual = 109746
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 11300.785 ; gain = 584.414 ; free physical = 68941 ; free virtual = 109605
open_bd_design {/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(40) on '/axi_uartlite_0' with propagated value(40.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-927] Following properties on pin /read_romcode_0/ap_clk have been updated from connected ip, but BD cell '/read_romcode_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </read_romcode_0> to completely resolve these warnings.
Wrote  : </home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 13e740a89a3b5d16; cache size = 6.426 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 72c151a28a68992d; cache size = 6.426 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 21b1b68168c82bf9; cache size = 6.426 MB.
[Tue Dec  5 16:24:15 2023] Launched synth_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
[Tue Dec  5 16:24:15 2023] Launched impl_1...
Run output will be captured here: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 11671.219 ; gain = 0.000 ; free physical = 68883 ; free virtual = 109515
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 21:10:58 2023...
