
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20025ab0 	.word	0x20025ab0
}
   4:	00003351 	.word	0x00003351
   8:	00007cc5 	.word	0x00007cc5
   c:	00003381 	.word	0x00003381
  10:	00003381 	.word	0x00003381
  14:	00003381 	.word	0x00003381
  18:	00003381 	.word	0x00003381
  1c:	00003381 	.word	0x00003381
	...
  2c:	000031f9 	.word	0x000031f9
  30:	00003381 	.word	0x00003381
  34:	00000000 	.word	0x00000000
  38:	000031b1 	.word	0x000031b1
  3c:	00007b47 	.word	0x00007b47

00000040 <_irq_vector_table>:
  40:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  50:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  60:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  70:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  80:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  90:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  a0:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  b0:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  c0:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  d0:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  e0:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
  f0:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
 100:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
 110:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
 120:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
 130:	00003329 00003329 00003329 00003329     )3..)3..)3..)3..
 140:	00003329                                )3..

Disassembly of section text:

00000144 <__aeabi_uldivmod>:
     144:	b953      	cbnz	r3, 15c <__aeabi_uldivmod+0x18>
     146:	b94a      	cbnz	r2, 15c <__aeabi_uldivmod+0x18>
     148:	2900      	cmp	r1, #0
     14a:	bf08      	it	eq
     14c:	2800      	cmpeq	r0, #0
     14e:	bf1c      	itt	ne
     150:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     154:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     158:	f000 b970 	b.w	43c <__aeabi_idiv0>
     15c:	f1ad 0c08 	sub.w	ip, sp, #8
     160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     164:	f000 f806 	bl	174 <__udivmoddi4>
     168:	f8dd e004 	ldr.w	lr, [sp, #4]
     16c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     170:	b004      	add	sp, #16
     172:	4770      	bx	lr

00000174 <__udivmoddi4>:
     174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     178:	9e08      	ldr	r6, [sp, #32]
     17a:	460d      	mov	r5, r1
     17c:	4604      	mov	r4, r0
     17e:	468a      	mov	sl, r1
     180:	2b00      	cmp	r3, #0
     182:	d17f      	bne.n	284 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4>
     184:	428a      	cmp	r2, r1
     186:	4617      	mov	r7, r2
     188:	d941      	bls.n	20e <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xe>
     18a:	fab2 f282 	clz	r2, r2
     18e:	b14a      	cbz	r2, 1a4 <__udivmoddi4+0x30>
     190:	f1c2 0120 	rsb	r1, r2, #32
     194:	fa05 f302 	lsl.w	r3, r5, r2
     198:	4097      	lsls	r7, r2
     19a:	4094      	lsls	r4, r2
     19c:	fa20 f101 	lsr.w	r1, r0, r1
     1a0:	ea41 0a03 	orr.w	sl, r1, r3
     1a4:	ea4f 4817 	mov.w	r8, r7, lsr #16
     1a8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     1ac:	fa1f f987 	uxth.w	r9, r7
     1b0:	fbba fef8 	udiv	lr, sl, r8
     1b4:	fb08 a31e 	mls	r3, r8, lr, sl
     1b8:	fb0e f109 	mul.w	r1, lr, r9
     1bc:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
     1c0:	4299      	cmp	r1, r3
     1c2:	d906      	bls.n	1d2 <__udivmoddi4+0x5e>
     1c4:	18fb      	adds	r3, r7, r3
     1c6:	d202      	bcs.n	1ce <__udivmoddi4+0x5a>
     1c8:	4299      	cmp	r1, r3
     1ca:	f200 8124 	bhi.w	416 <CONFIG_FLASH_SIZE+0x16>
     1ce:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
     1d2:	1a59      	subs	r1, r3, r1
     1d4:	b2a3      	uxth	r3, r4
     1d6:	fbb1 f0f8 	udiv	r0, r1, r8
     1da:	fb08 1110 	mls	r1, r8, r0, r1
     1de:	fb00 f909 	mul.w	r9, r0, r9
     1e2:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     1e6:	45a1      	cmp	r9, r4
     1e8:	d905      	bls.n	1f6 <__udivmoddi4+0x82>
     1ea:	193c      	adds	r4, r7, r4
     1ec:	d202      	bcs.n	1f4 <__udivmoddi4+0x80>
     1ee:	45a1      	cmp	r9, r4
     1f0:	f200 810e 	bhi.w	410 <CONFIG_FLASH_SIZE+0x10>
     1f4:	3801      	subs	r0, #1
     1f6:	eba4 0409 	sub.w	r4, r4, r9
     1fa:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     1fe:	2100      	movs	r1, #0
     200:	b11e      	cbz	r6, 20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     202:	40d4      	lsrs	r4, r2
     204:	2300      	movs	r3, #0
     206:	e9c6 4300 	strd	r4, r3, [r6]
     20a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     20e:	b902      	cbnz	r2, 212 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x12>
     210:	deff      	udf	#255	; 0xff
     212:	fab2 f282 	clz	r2, r2
     216:	2a00      	cmp	r2, #0
     218:	d14f      	bne.n	2ba <CONFIG_PM_PARTITION_SIZE_PROVISION+0x3a>
     21a:	1bcb      	subs	r3, r1, r7
     21c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     220:	fa1f f887 	uxth.w	r8, r7
     224:	2101      	movs	r1, #1
     226:	0c25      	lsrs	r5, r4, #16
     228:	fbb3 fcfe 	udiv	ip, r3, lr
     22c:	fb0e 301c 	mls	r0, lr, ip, r3
     230:	462b      	mov	r3, r5
     232:	fb08 f90c 	mul.w	r9, r8, ip
     236:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     23a:	45a9      	cmp	r9, r5
     23c:	d90a      	bls.n	254 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x54>
     23e:	197d      	adds	r5, r7, r5
     240:	bf2c      	ite	cs
     242:	2301      	movcs	r3, #1
     244:	2300      	movcc	r3, #0
     246:	45a9      	cmp	r9, r5
     248:	d902      	bls.n	250 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x50>
     24a:	2b00      	cmp	r3, #0
     24c:	f000 80d9 	beq.w	402 <CONFIG_FLASH_SIZE+0x2>
     250:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
     254:	eba5 0509 	sub.w	r5, r5, r9
     258:	b2a3      	uxth	r3, r4
     25a:	fbb5 f0fe 	udiv	r0, r5, lr
     25e:	fb0e 5510 	mls	r5, lr, r0, r5
     262:	fb08 f800 	mul.w	r8, r8, r0
     266:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     26a:	45a0      	cmp	r8, r4
     26c:	d905      	bls.n	27a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x7a>
     26e:	193c      	adds	r4, r7, r4
     270:	d202      	bcs.n	278 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x78>
     272:	45a0      	cmp	r8, r4
     274:	f200 80c9 	bhi.w	40a <CONFIG_FLASH_SIZE+0xa>
     278:	3801      	subs	r0, #1
     27a:	eba4 0408 	sub.w	r4, r4, r8
     27e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     282:	e7bd      	b.n	200 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD>
     284:	428b      	cmp	r3, r1
     286:	d908      	bls.n	29a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1a>
     288:	2e00      	cmp	r6, #0
     28a:	f000 80b1 	beq.w	3f0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x170>
     28e:	2100      	movs	r1, #0
     290:	e9c6 0500 	strd	r0, r5, [r6]
     294:	4608      	mov	r0, r1
     296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     29a:	fab3 f183 	clz	r1, r3
     29e:	2900      	cmp	r1, #0
     2a0:	d146      	bne.n	330 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb0>
     2a2:	42ab      	cmp	r3, r5
     2a4:	f0c0 80a7 	bcc.w	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     2a8:	4282      	cmp	r2, r0
     2aa:	f240 80a4 	bls.w	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     2ae:	4608      	mov	r0, r1
     2b0:	2e00      	cmp	r6, #0
     2b2:	d0aa      	beq.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     2b4:	e9c6 4a00 	strd	r4, sl, [r6]
     2b8:	e7a7      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     2ba:	f1c2 0020 	rsb	r0, r2, #32
     2be:	4097      	lsls	r7, r2
     2c0:	fa01 f302 	lsl.w	r3, r1, r2
     2c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     2c8:	40c1      	lsrs	r1, r0
     2ca:	fa24 f500 	lsr.w	r5, r4, r0
     2ce:	fa1f f887 	uxth.w	r8, r7
     2d2:	4094      	lsls	r4, r2
     2d4:	431d      	orrs	r5, r3
     2d6:	fbb1 f0fe 	udiv	r0, r1, lr
     2da:	0c2b      	lsrs	r3, r5, #16
     2dc:	fb0e 1110 	mls	r1, lr, r0, r1
     2e0:	fb00 fc08 	mul.w	ip, r0, r8
     2e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2e8:	459c      	cmp	ip, r3
     2ea:	d909      	bls.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     2ec:	18fb      	adds	r3, r7, r3
     2ee:	bf2c      	ite	cs
     2f0:	2101      	movcs	r1, #1
     2f2:	2100      	movcc	r1, #0
     2f4:	459c      	cmp	ip, r3
     2f6:	d902      	bls.n	2fe <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7e>
     2f8:	2900      	cmp	r1, #0
     2fa:	f000 8095 	beq.w	428 <CONFIG_FLASH_SIZE+0x28>
     2fe:	3801      	subs	r0, #1
     300:	eba3 030c 	sub.w	r3, r3, ip
     304:	b2ad      	uxth	r5, r5
     306:	fbb3 f1fe 	udiv	r1, r3, lr
     30a:	fb0e 3311 	mls	r3, lr, r1, r3
     30e:	fb01 fc08 	mul.w	ip, r1, r8
     312:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     316:	45ac      	cmp	ip, r5
     318:	d905      	bls.n	326 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa6>
     31a:	197d      	adds	r5, r7, r5
     31c:	d202      	bcs.n	324 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa4>
     31e:	45ac      	cmp	ip, r5
     320:	f200 8089 	bhi.w	436 <CONFIG_FLASH_SIZE+0x36>
     324:	3901      	subs	r1, #1
     326:	eba5 030c 	sub.w	r3, r5, ip
     32a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     32e:	e77a      	b.n	226 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x26>
     330:	f1c1 0420 	rsb	r4, r1, #32
     334:	408b      	lsls	r3, r1
     336:	fa02 f701 	lsl.w	r7, r2, r1
     33a:	fa05 fc01 	lsl.w	ip, r5, r1
     33e:	40e2      	lsrs	r2, r4
     340:	fa20 f804 	lsr.w	r8, r0, r4
     344:	40e5      	lsrs	r5, r4
     346:	fa00 fe01 	lsl.w	lr, r0, r1
     34a:	4313      	orrs	r3, r2
     34c:	ea48 020c 	orr.w	r2, r8, ip
     350:	ea4f 4813 	mov.w	r8, r3, lsr #16
     354:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     358:	fa1f f983 	uxth.w	r9, r3
     35c:	fbb5 faf8 	udiv	sl, r5, r8
     360:	fb08 551a 	mls	r5, r8, sl, r5
     364:	fb0a f009 	mul.w	r0, sl, r9
     368:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
     36c:	4560      	cmp	r0, ip
     36e:	d90a      	bls.n	386 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x106>
     370:	eb13 0c0c 	adds.w	ip, r3, ip
     374:	bf2c      	ite	cs
     376:	2501      	movcs	r5, #1
     378:	2500      	movcc	r5, #0
     37a:	4560      	cmp	r0, ip
     37c:	d901      	bls.n	382 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x102>
     37e:	2d00      	cmp	r5, #0
     380:	d055      	beq.n	42e <CONFIG_FLASH_SIZE+0x2e>
     382:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
     386:	ebac 0c00 	sub.w	ip, ip, r0
     38a:	b292      	uxth	r2, r2
     38c:	fbbc f0f8 	udiv	r0, ip, r8
     390:	fb08 cc10 	mls	ip, r8, r0, ip
     394:	fb00 f909 	mul.w	r9, r0, r9
     398:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     39c:	45e1      	cmp	r9, ip
     39e:	d905      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a0:	eb13 0c0c 	adds.w	ip, r3, ip
     3a4:	d201      	bcs.n	3aa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12a>
     3a6:	45e1      	cmp	r9, ip
     3a8:	d83b      	bhi.n	422 <CONFIG_FLASH_SIZE+0x22>
     3aa:	3801      	subs	r0, #1
     3ac:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     3b0:	ebac 0c09 	sub.w	ip, ip, r9
     3b4:	fba0 8907 	umull	r8, r9, r0, r7
     3b8:	45cc      	cmp	ip, r9
     3ba:	4645      	mov	r5, r8
     3bc:	464a      	mov	r2, r9
     3be:	d302      	bcc.n	3c6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x146>
     3c0:	d106      	bne.n	3d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x150>
     3c2:	45c6      	cmp	lr, r8
     3c4:	d204      	bcs.n	3d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x150>
     3c6:	3801      	subs	r0, #1
     3c8:	ebb8 0507 	subs.w	r5, r8, r7
     3cc:	eb69 0203 	sbc.w	r2, r9, r3
     3d0:	b32e      	cbz	r6, 41e <CONFIG_FLASH_SIZE+0x1e>
     3d2:	ebbe 0305 	subs.w	r3, lr, r5
     3d6:	eb6c 0c02 	sbc.w	ip, ip, r2
     3da:	fa23 f201 	lsr.w	r2, r3, r1
     3de:	fa0c f404 	lsl.w	r4, ip, r4
     3e2:	fa2c f301 	lsr.w	r3, ip, r1
     3e6:	2100      	movs	r1, #0
     3e8:	4314      	orrs	r4, r2
     3ea:	e9c6 4300 	strd	r4, r3, [r6]
     3ee:	e70c      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     3f0:	4631      	mov	r1, r6
     3f2:	4630      	mov	r0, r6
     3f4:	e709      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     3f6:	1a84      	subs	r4, r0, r2
     3f8:	eb65 0303 	sbc.w	r3, r5, r3
     3fc:	2001      	movs	r0, #1
     3fe:	469a      	mov	sl, r3
     400:	e756      	b.n	2b0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x30>
     402:	f1ac 0c02 	sub.w	ip, ip, #2
     406:	443d      	add	r5, r7
     408:	e724      	b.n	254 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x54>
     40a:	3802      	subs	r0, #2
     40c:	443c      	add	r4, r7
     40e:	e734      	b.n	27a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x7a>
     410:	3802      	subs	r0, #2
     412:	443c      	add	r4, r7
     414:	e6ef      	b.n	1f6 <__udivmoddi4+0x82>
     416:	f1ae 0e02 	sub.w	lr, lr, #2
     41a:	443b      	add	r3, r7
     41c:	e6d9      	b.n	1d2 <__udivmoddi4+0x5e>
     41e:	4631      	mov	r1, r6
     420:	e6f3      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     422:	3802      	subs	r0, #2
     424:	449c      	add	ip, r3
     426:	e7c1      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     428:	3802      	subs	r0, #2
     42a:	443b      	add	r3, r7
     42c:	e768      	b.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     42e:	f1aa 0a02 	sub.w	sl, sl, #2
     432:	449c      	add	ip, r3
     434:	e7a7      	b.n	386 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x106>
     436:	3902      	subs	r1, #2
     438:	443d      	add	r5, r7
     43a:	e774      	b.n	326 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa6>

0000043c <__aeabi_idiv0>:
     43c:	4770      	bx	lr
     43e:	bf00      	nop

00000440 <main>:
}
#endif/* defined(CONFIG_LOG) && !defined(CONFIG_LOG_IMMEDIATE) &&\
        !defined(CONFIG_LOG_PROCESS_THREAD) */

void main(void)
{
     440:	b530      	push	{r4, r5, lr}
     442:	b085      	sub	sp, #20
    struct boot_rsp rsp;
    int rc;
    fih_int fih_rc = FIH_FAILURE;

    MCUBOOT_WATCHDOG_FEED();
     444:	2300      	movs	r3, #0
     446:	e007      	b.n	458 <main+0x18>
}

NRF_STATIC_INLINE void nrf_wdt_reload_request_set(NRF_WDT_Type *        p_reg,
                                                  nrf_wdt_rr_register_t rr_register)
{
    p_reg->RR[rr_register] = NRF_WDT_RR_VALUE;
     448:	f503 71c0 	add.w	r1, r3, #384	; 0x180
     44c:	4a46      	ldr	r2, [pc, #280]	; (568 <FIH_LABEL_FIH_CALL_END_221+0xd8>)
     44e:	4847      	ldr	r0, [pc, #284]	; (56c <FIH_LABEL_FIH_CALL_END_221+0xdc>)
     450:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
     454:	3301      	adds	r3, #1
     456:	b2db      	uxtb	r3, r3
     458:	2b07      	cmp	r3, #7
     45a:	d9f5      	bls.n	448 <main+0x8>

    BOOT_LOG_INF("Starting bootloader");
     45c:	f04f 0000 	mov.w	r0, #0
     460:	2303      	movs	r3, #3
     462:	f363 0002 	bfi	r0, r3, #0, #3
     466:	f36f 00c5 	bfc	r0, #3, #3
     46a:	4b41      	ldr	r3, [pc, #260]	; (570 <FIH_LABEL_FIH_CALL_END_221+0xe0>)
     46c:	4a41      	ldr	r2, [pc, #260]	; (574 <FIH_LABEL_FIH_CALL_END_221+0xe4>)
     46e:	1a9b      	subs	r3, r3, r2
     470:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     474:	f363 108f 	bfi	r0, r3, #6, #10
     478:	493f      	ldr	r1, [pc, #252]	; (578 <FIH_LABEL_FIH_CALL_END_221+0xe8>)
     47a:	f007 f90c 	bl	7696 <log_string_sync>

    os_heap_init();
     47e:	f000 f8bd 	bl	5fc <os_heap_init>
    ZEPHYR_BOOT_LOG_START();

    (void)rc;

#if (!defined(CONFIG_XTENSA) && defined(DT_CHOSEN_ZEPHYR_FLASH_CONTROLLER_LABEL))
    if (!flash_device_get_binding(DT_CHOSEN_ZEPHYR_FLASH_CONTROLLER_LABEL)) {
     482:	483e      	ldr	r0, [pc, #248]	; (57c <FIH_LABEL_FIH_CALL_END_221+0xec>)
     484:	f000 f88a 	bl	59c <flash_device_get_binding>
     488:	b1c0      	cbz	r0, 4bc <FIH_LABEL_FIH_CALL_END_221+0x2c>

0000048a <FIH_LABEL_FIH_CALL_START_207>:
        wait_for_usb_dfu();
        BOOT_LOG_INF("USB DFU wait time elapsed");
    }
#endif

    FIH_CALL(boot_go, fih_rc, &rsp);
     48a:	a801      	add	r0, sp, #4
     48c:	f000 fe2e 	bl	10ec <boot_go>

00000490 <FIH_LABEL_FIH_CALL_END_221>:
    if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     490:	4a3b      	ldr	r2, [pc, #236]	; (580 <FIH_LABEL_FIH_CALL_END_221+0xf0>)
     492:	6812      	ldr	r2, [r2, #0]
     494:	4282      	cmp	r2, r0
     496:	d022      	beq.n	4de <FIH_LABEL_FIH_CALL_END_221+0x4e>
        BOOT_LOG_ERR("Unable to find bootable image");
     498:	f04f 0000 	mov.w	r0, #0
     49c:	2301      	movs	r3, #1
     49e:	f363 0002 	bfi	r0, r3, #0, #3
     4a2:	f36f 00c5 	bfc	r0, #3, #3
     4a6:	4b32      	ldr	r3, [pc, #200]	; (570 <FIH_LABEL_FIH_CALL_END_221+0xe0>)
     4a8:	4a32      	ldr	r2, [pc, #200]	; (574 <FIH_LABEL_FIH_CALL_END_221+0xe4>)
     4aa:	1a9b      	subs	r3, r3, r2
     4ac:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     4b0:	f363 108f 	bfi	r0, r3, #6, #10
     4b4:	4933      	ldr	r1, [pc, #204]	; (584 <FIH_LABEL_FIH_CALL_END_221+0xf4>)
     4b6:	f007 f8ee 	bl	7696 <log_string_sync>
        FIH_PANIC;
     4ba:	e7fe      	b.n	4ba <FIH_LABEL_FIH_CALL_END_221+0x2a>
        BOOT_LOG_ERR("Flash device %s not found",
     4bc:	2301      	movs	r3, #1
     4be:	f363 0002 	bfi	r0, r3, #0, #3
     4c2:	f36f 00c5 	bfc	r0, #3, #3
     4c6:	4b2a      	ldr	r3, [pc, #168]	; (570 <FIH_LABEL_FIH_CALL_END_221+0xe0>)
     4c8:	4a2a      	ldr	r2, [pc, #168]	; (574 <FIH_LABEL_FIH_CALL_END_221+0xe4>)
     4ca:	1a9b      	subs	r3, r3, r2
     4cc:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     4d0:	f363 108f 	bfi	r0, r3, #6, #10
     4d4:	4a29      	ldr	r2, [pc, #164]	; (57c <FIH_LABEL_FIH_CALL_END_221+0xec>)
     4d6:	492c      	ldr	r1, [pc, #176]	; (588 <FIH_LABEL_FIH_CALL_END_221+0xf8>)
     4d8:	f007 f8dd 	bl	7696 <log_string_sync>
        while (1)
     4dc:	e7fe      	b.n	4dc <FIH_LABEL_FIH_CALL_END_221+0x4c>
    }

    BOOT_LOG_INF("Bootloader chainload address offset: 0x%x",
     4de:	2503      	movs	r5, #3
     4e0:	f04f 0000 	mov.w	r0, #0
     4e4:	f365 0002 	bfi	r0, r5, #0, #3
     4e8:	f36f 00c5 	bfc	r0, #3, #3
     4ec:	4c20      	ldr	r4, [pc, #128]	; (570 <FIH_LABEL_FIH_CALL_END_221+0xe0>)
     4ee:	4b21      	ldr	r3, [pc, #132]	; (574 <FIH_LABEL_FIH_CALL_END_221+0xe4>)
     4f0:	1ae4      	subs	r4, r4, r3
     4f2:	f3c4 04c9 	ubfx	r4, r4, #3, #10
     4f6:	f364 108f 	bfi	r0, r4, #6, #10
     4fa:	9a03      	ldr	r2, [sp, #12]
     4fc:	4923      	ldr	r1, [pc, #140]	; (58c <FIH_LABEL_FIH_CALL_END_221+0xfc>)
     4fe:	f007 f8ca 	bl	7696 <log_string_sync>
                 rsp.br_image_off);

    BOOT_LOG_INF("Jumping to the first image slot");
     502:	f04f 0000 	mov.w	r0, #0
     506:	f365 0002 	bfi	r0, r5, #0, #3
     50a:	f36f 00c5 	bfc	r0, #3, #3
     50e:	f364 108f 	bfi	r0, r4, #6, #10
     512:	491f      	ldr	r1, [pc, #124]	; (590 <FIH_LABEL_FIH_CALL_END_221+0x100>)
     514:	f007 f8bf 	bl	7696 <log_string_sync>
/* There is only one instance of MCUBoot */
#define PROTECT_SIZE (PM_MCUBOOT_PRIMARY_ADDRESS - PM_MCUBOOT_ADDRESS)
#define PROTECT_ADDR PM_MCUBOOT_ADDRESS
#endif

    rc = fprotect_area(PROTECT_ADDR, PROTECT_SIZE);
     518:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     51c:	2000      	movs	r0, #0
     51e:	f003 ff93 	bl	4448 <fprotect_area>

    if (rc != 0) {
     522:	b160      	cbz	r0, 53e <FIH_LABEL_FIH_CALL_END_221+0xae>
        BOOT_LOG_ERR("Protect mcuboot flash failed, cancel startup.");
     524:	f04f 0000 	mov.w	r0, #0
     528:	2301      	movs	r3, #1
     52a:	f363 0002 	bfi	r0, r3, #0, #3
     52e:	f36f 00c5 	bfc	r0, #3, #3
     532:	f364 108f 	bfi	r0, r4, #6, #10
     536:	4917      	ldr	r1, [pc, #92]	; (594 <FIH_LABEL_FIH_CALL_END_221+0x104>)
     538:	f007 f8ad 	bl	7696 <log_string_sync>
        while (1)
     53c:	e7fe      	b.n	53c <FIH_LABEL_FIH_CALL_END_221+0xac>
    pcd_lock_ram();
#endif

    ZEPHYR_BOOT_LOG_STOP();

    do_boot(&rsp);
     53e:	a801      	add	r0, sp, #4
     540:	f006 f842 	bl	65c8 <do_boot>

    BOOT_LOG_ERR("Never should get here");
     544:	f04f 0000 	mov.w	r0, #0
     548:	2301      	movs	r3, #1
     54a:	f363 0002 	bfi	r0, r3, #0, #3
     54e:	f36f 00c5 	bfc	r0, #3, #3
     552:	4b07      	ldr	r3, [pc, #28]	; (570 <FIH_LABEL_FIH_CALL_END_221+0xe0>)
     554:	4a07      	ldr	r2, [pc, #28]	; (574 <FIH_LABEL_FIH_CALL_END_221+0xe4>)
     556:	1a9b      	subs	r3, r3, r2
     558:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     55c:	f363 108f 	bfi	r0, r3, #6, #10
     560:	490d      	ldr	r1, [pc, #52]	; (598 <FIH_LABEL_FIH_CALL_END_221+0x108>)
     562:	f007 f898 	bl	7696 <log_string_sync>
    while (1)
     566:	e7fe      	b.n	566 <FIH_LABEL_FIH_CALL_END_221+0xd6>
     568:	50018000 	.word	0x50018000
     56c:	6e524635 	.word	0x6e524635
     570:	0000a134 	.word	0x0000a134
     574:	0000a11c 	.word	0x0000a11c
     578:	0000a198 	.word	0x0000a198
     57c:	0000a1ac 	.word	0x0000a1ac
     580:	20021a4c 	.word	0x20021a4c
     584:	0000a1dc 	.word	0x0000a1dc
     588:	0000a1c0 	.word	0x0000a1c0
     58c:	0000a1fc 	.word	0x0000a1fc
     590:	0000a228 	.word	0x0000a228
     594:	0000a248 	.word	0x0000a248
     598:	0000a278 	.word	0x0000a278

0000059c <flash_device_get_binding>:
#endif

static const struct device *flash_dev;

const struct device *flash_device_get_binding(char *dev_name)
{
     59c:	b508      	push	{r3, lr}
    if (!flash_dev) {
     59e:	4b05      	ldr	r3, [pc, #20]	; (5b4 <flash_device_get_binding+0x18>)
     5a0:	681b      	ldr	r3, [r3, #0]
     5a2:	b113      	cbz	r3, 5aa <flash_device_get_binding+0xe>
        flash_dev = device_get_binding(dev_name);
    }
    return flash_dev;
}
     5a4:	4b03      	ldr	r3, [pc, #12]	; (5b4 <flash_device_get_binding+0x18>)
     5a6:	6818      	ldr	r0, [r3, #0]
     5a8:	bd08      	pop	{r3, pc}
	if (z_syscall_trap()) {
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     5aa:	f005 f90f 	bl	57cc <z_impl_device_get_binding>
        flash_dev = device_get_binding(dev_name);
     5ae:	4b01      	ldr	r3, [pc, #4]	; (5b4 <flash_device_get_binding+0x18>)
     5b0:	6018      	str	r0, [r3, #0]
     5b2:	e7f7      	b.n	5a4 <flash_device_get_binding+0x8>
     5b4:	20020248 	.word	0x20020248

000005b8 <flash_device_base>:

int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
    if (fd_id != FLASH_DEVICE_ID) {
     5b8:	b910      	cbnz	r0, 5c0 <flash_device_base+0x8>
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
                     fd_id, FLASH_DEVICE_ID);
        return -EINVAL;
    }
    *ret = FLASH_DEVICE_BASE;
     5ba:	2000      	movs	r0, #0
     5bc:	6008      	str	r0, [r1, #0]
    return 0;
}
     5be:	4770      	bx	lr
{
     5c0:	b508      	push	{r3, lr}
     5c2:	4602      	mov	r2, r0
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
     5c4:	f04f 0000 	mov.w	r0, #0
     5c8:	2301      	movs	r3, #1
     5ca:	f363 0002 	bfi	r0, r3, #0, #3
     5ce:	f36f 00c5 	bfc	r0, #3, #3
     5d2:	4b07      	ldr	r3, [pc, #28]	; (5f0 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x14>)
     5d4:	4907      	ldr	r1, [pc, #28]	; (5f4 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x18>)
     5d6:	1a5b      	subs	r3, r3, r1
     5d8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     5dc:	f363 108f 	bfi	r0, r3, #6, #10
     5e0:	2300      	movs	r3, #0
     5e2:	4905      	ldr	r1, [pc, #20]	; (5f8 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x1c>)
     5e4:	f007 f857 	bl	7696 <log_string_sync>
        return -EINVAL;
     5e8:	f06f 0015 	mvn.w	r0, #21
}
     5ec:	bd08      	pop	{r3, pc}
     5ee:	bf00      	nop
     5f0:	0000a134 	.word	0x0000a134
     5f4:	0000a11c 	.word	0x0000a11c
     5f8:	0000a298 	.word	0x0000a298

000005fc <os_heap_init>:

/*
 * Initialize mbedtls to be able to use the local heap.
 */
void os_heap_init(void)
{
     5fc:	b508      	push	{r3, lr}
    mbedtls_memory_buffer_alloc_init(mempool, sizeof(mempool));
     5fe:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
     602:	4802      	ldr	r0, [pc, #8]	; (60c <os_heap_init+0x10>)
     604:	f004 fb4c 	bl	4ca0 <mbedtls_memory_buffer_alloc_init>
}
     608:	bd08      	pop	{r3, pc}
     60a:	bf00      	nop
     60c:	2002024c 	.word	0x2002024c

00000610 <bootutil_find_key>:

#ifdef EXPECTED_SIG_TLV
#if !defined(MCUBOOT_HW_KEY)
static int
bootutil_find_key(uint8_t *keyhash, uint8_t keyhash_len)
{
     610:	b570      	push	{r4, r5, r6, lr}
     612:	b0a4      	sub	sp, #144	; 0x90
    bootutil_sha256_context sha256_ctx;
    int i;
    const struct bootutil_key *key;
    uint8_t hash[32];

    if (keyhash_len > 32) {
     614:	2920      	cmp	r1, #32
     616:	d828      	bhi.n	66a <bootutil_find_key+0x5a>
     618:	4606      	mov	r6, r0
     61a:	460d      	mov	r5, r1
        return -1;
    }

    for (i = 0; i < bootutil_key_cnt; i++) {
     61c:	2400      	movs	r4, #0
     61e:	4b14      	ldr	r3, [pc, #80]	; (670 <bootutil_find_key+0x60>)
     620:	681b      	ldr	r3, [r3, #0]
     622:	42a3      	cmp	r3, r4
     624:	dd1c      	ble.n	660 <bootutil_find_key+0x50>
#if defined(MCUBOOT_USE_MBED_TLS)
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
     626:	a809      	add	r0, sp, #36	; 0x24
     628:	f009 f985 	bl	9936 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
     62c:	2100      	movs	r1, #0
     62e:	a809      	add	r0, sp, #36	; 0x24
     630:	f004 fc64 	bl	4efc <mbedtls_sha256_starts_ret>
        key = &bootutil_keys[i];
        bootutil_sha256_init(&sha256_ctx);
        bootutil_sha256_update(&sha256_ctx, key->key, *key->len);
     634:	4b0f      	ldr	r3, [pc, #60]	; (674 <bootutil_find_key+0x64>)
     636:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
     63a:	6852      	ldr	r2, [r2, #4]

static inline int bootutil_sha256_update(bootutil_sha256_context *ctx,
                                         const void *data,
                                         uint32_t data_len)
{
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     63c:	6812      	ldr	r2, [r2, #0]
     63e:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
     642:	a809      	add	r0, sp, #36	; 0x24
     644:	f009 f97d 	bl	9942 <mbedtls_sha256_update_ret>
}

static inline int bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    return mbedtls_sha256_finish_ret(ctx, output);
     648:	a901      	add	r1, sp, #4
     64a:	a809      	add	r0, sp, #36	; 0x24
     64c:	f009 f9bc 	bl	99c8 <mbedtls_sha256_finish_ret>
        bootutil_sha256_finish(&sha256_ctx, hash);
        if (!memcmp(hash, keyhash, keyhash_len)) {
     650:	462a      	mov	r2, r5
     652:	4631      	mov	r1, r6
     654:	a801      	add	r0, sp, #4
     656:	f007 fbae 	bl	7db6 <memcmp>
     65a:	b118      	cbz	r0, 664 <bootutil_find_key+0x54>
    for (i = 0; i < bootutil_key_cnt; i++) {
     65c:	3401      	adds	r4, #1
     65e:	e7de      	b.n	61e <bootutil_find_key+0xe>
            bootutil_sha256_drop(&sha256_ctx);
            return i;
        }
    }
    bootutil_sha256_drop(&sha256_ctx);
    return -1;
     660:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
}
     664:	4620      	mov	r0, r4
     666:	b024      	add	sp, #144	; 0x90
     668:	bd70      	pop	{r4, r5, r6, pc}
        return -1;
     66a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
     66e:	e7f9      	b.n	664 <bootutil_find_key+0x54>
     670:	0000a2bc 	.word	0x0000a2bc
     674:	0000a2c0 	.word	0x0000a2c0

00000678 <bootutil_img_validate>:
fih_int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
     678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     67c:	b0d6      	sub	sp, #344	; 0x158
     67e:	4615      	mov	r5, r2
     680:	461f      	mov	r7, r3
    uint32_t off;
    uint16_t len;
    uint16_t type;
    int sha256_valid = 0;
#ifdef EXPECTED_SIG_TLV
    fih_int valid_signature = FIH_FAILURE;
     682:	4c5a      	ldr	r4, [pc, #360]	; (7ec <FIH_LABEL_FIH_CALL_END_687+0x80>)
     684:	f8d4 8000 	ldr.w	r8, [r4]
    fih_int security_cnt = fih_int_encode(INT_MAX);
    uint32_t img_security_cnt = 0;
    fih_int security_counter_valid = FIH_FAILURE;
#endif

    rc = bootutil_img_hash(enc_state, image_index, hdr, fap, tmp_buf,
     688:	9c5f      	ldr	r4, [sp, #380]	; 0x17c
     68a:	9404      	str	r4, [sp, #16]
     68c:	9c5e      	ldr	r4, [sp, #376]	; 0x178
     68e:	9403      	str	r4, [sp, #12]
     690:	ac06      	add	r4, sp, #24
     692:	9402      	str	r4, [sp, #8]
     694:	9c5d      	ldr	r4, [sp, #372]	; 0x174
     696:	9401      	str	r4, [sp, #4]
     698:	9c5c      	ldr	r4, [sp, #368]	; 0x170
     69a:	9400      	str	r4, [sp, #0]
     69c:	f005 ffbe 	bl	661c <bootutil_img_hash>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
     6a0:	4604      	mov	r4, r0
     6a2:	2800      	cmp	r0, #0
     6a4:	f040 8085 	bne.w	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
        goto out;
    }

    if (out_hash) {
     6a8:	9b60      	ldr	r3, [sp, #384]	; 0x180
     6aa:	b123      	cbz	r3, 6b6 <bootutil_img_validate+0x3e>
        memcpy(out_hash, hash, 32);
     6ac:	2220      	movs	r2, #32
     6ae:	a906      	add	r1, sp, #24
     6b0:	4618      	mov	r0, r3
     6b2:	f007 fb97 	bl	7de4 <memcpy>
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
     6b6:	2300      	movs	r3, #0
     6b8:	9300      	str	r3, [sp, #0]
     6ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
     6be:	463a      	mov	r2, r7
     6c0:	4629      	mov	r1, r5
     6c2:	a84e      	add	r0, sp, #312	; 0x138
     6c4:	f005 ffe9 	bl	669a <bootutil_tlv_iter_begin>
    if (rc) {
     6c8:	4604      	mov	r4, r0
     6ca:	2800      	cmp	r0, #0
     6cc:	d171      	bne.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
    fih_int fih_rc = FIH_FAILURE;
     6ce:	4645      	mov	r5, r8
    int key_id = -1;
     6d0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
     6d4:	e01c      	b.n	710 <FIH_LABEL_FIH_CALL_END_569+0xa>
             */
#endif /* !MCUBOOT_HW_KEY */
        } else if (type == EXPECTED_SIG_TLV) {
            /* Ignore this signature if it is out of bounds. */
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
                key_id = -1;
     6d6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
     6da:	e019      	b.n	710 <FIH_LABEL_FIH_CALL_END_569+0xa>
     6dc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
     6e0:	e016      	b.n	710 <FIH_LABEL_FIH_CALL_END_569+0xa>
            if (len != sizeof(hash)) {
     6e2:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
     6e6:	2b20      	cmp	r3, #32
     6e8:	d177      	bne.n	7da <FIH_LABEL_FIH_CALL_END_687+0x6e>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
     6ea:	aa0e      	add	r2, sp, #56	; 0x38
     6ec:	9955      	ldr	r1, [sp, #340]	; 0x154
     6ee:	4638      	mov	r0, r7
     6f0:	f007 f8ba 	bl	7868 <flash_area_read>
            if (rc) {
     6f4:	4604      	mov	r4, r0
     6f6:	2800      	cmp	r0, #0
     6f8:	d161      	bne.n	7be <FIH_LABEL_FIH_CALL_END_687+0x52>

000006fa <FIH_LABEL_FIH_CALL_START_549>:
            FIH_CALL(boot_fih_memequal, fih_rc, hash, buf, sizeof(hash));
     6fa:	2220      	movs	r2, #32
     6fc:	a90e      	add	r1, sp, #56	; 0x38
     6fe:	a806      	add	r0, sp, #24
     700:	f006 f951 	bl	69a6 <boot_fih_memequal>
     704:	4605      	mov	r5, r0

00000706 <FIH_LABEL_FIH_CALL_END_569>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     706:	4b3a      	ldr	r3, [pc, #232]	; (7f0 <FIH_LABEL_FIH_CALL_END_687+0x84>)
     708:	681b      	ldr	r3, [r3, #0]
     70a:	4283      	cmp	r3, r0
     70c:	d159      	bne.n	7c2 <FIH_LABEL_FIH_CALL_END_687+0x56>
            sha256_valid = 1;
     70e:	2401      	movs	r4, #1
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
     710:	ab54      	add	r3, sp, #336	; 0x150
     712:	f50d 72a9 	add.w	r2, sp, #338	; 0x152
     716:	a955      	add	r1, sp, #340	; 0x154
     718:	a84e      	add	r0, sp, #312	; 0x138
     71a:	f006 f823 	bl	6764 <bootutil_tlv_iter_next>
        if (rc < 0) {
     71e:	2800      	cmp	r0, #0
     720:	db45      	blt.n	7ae <FIH_LABEL_FIH_CALL_END_687+0x42>
        } else if (rc > 0) {
     722:	dc37      	bgt.n	794 <FIH_LABEL_FIH_CALL_END_687+0x28>
        if (type == IMAGE_TLV_SHA256) {
     724:	f8bd 2150 	ldrh.w	r2, [sp, #336]	; 0x150
     728:	2a10      	cmp	r2, #16
     72a:	d0da      	beq.n	6e2 <bootutil_img_validate+0x6a>
        } else if (type == IMAGE_TLV_KEYHASH) {
     72c:	2a01      	cmp	r2, #1
     72e:	d020      	beq.n	772 <FIH_LABEL_FIH_CALL_END_687+0x6>
        } else if (type == EXPECTED_SIG_TLV) {
     730:	2a20      	cmp	r2, #32
     732:	d1ed      	bne.n	710 <FIH_LABEL_FIH_CALL_END_569+0xa>
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
     734:	2e00      	cmp	r6, #0
     736:	dbce      	blt.n	6d6 <bootutil_img_validate+0x5e>
     738:	4b2e      	ldr	r3, [pc, #184]	; (7f4 <FIH_LABEL_FIH_CALL_END_687+0x88>)
     73a:	681b      	ldr	r3, [r3, #0]
     73c:	42b3      	cmp	r3, r6
     73e:	ddcd      	ble.n	6dc <bootutil_img_validate+0x64>
                continue;
            }
            if (!EXPECTED_SIG_LEN(len) || len > sizeof(buf)) {
     740:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
     744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
     748:	d14d      	bne.n	7e6 <FIH_LABEL_FIH_CALL_END_687+0x7a>
                rc = -1;
                goto out;
            }
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     74a:	aa0e      	add	r2, sp, #56	; 0x38
     74c:	9955      	ldr	r1, [sp, #340]	; 0x154
     74e:	4638      	mov	r0, r7
     750:	f007 f88a 	bl	7868 <flash_area_read>
            if (rc) {
     754:	2800      	cmp	r0, #0
     756:	d139      	bne.n	7cc <FIH_LABEL_FIH_CALL_END_687+0x60>

00000758 <FIH_LABEL_FIH_CALL_START_662>:
                goto out;
            }
            FIH_CALL(bootutil_verify_sig, valid_signature, hash, sizeof(hash),
     758:	b2f6      	uxtb	r6, r6
     75a:	9600      	str	r6, [sp, #0]
     75c:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
     760:	aa0e      	add	r2, sp, #56	; 0x38
     762:	2120      	movs	r1, #32
     764:	a806      	add	r0, sp, #24
     766:	f000 f8b7 	bl	8d8 <bootutil_verify_sig>
     76a:	4680      	mov	r8, r0

0000076c <FIH_LABEL_FIH_CALL_END_687>:
                                                           buf, len, key_id);
            key_id = -1;
     76c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
     770:	e7ce      	b.n	710 <FIH_LABEL_FIH_CALL_END_569+0xa>
            if (len > 32) {
     772:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
     776:	2b20      	cmp	r3, #32
     778:	d832      	bhi.n	7e0 <FIH_LABEL_FIH_CALL_END_687+0x74>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     77a:	aa0e      	add	r2, sp, #56	; 0x38
     77c:	9955      	ldr	r1, [sp, #340]	; 0x154
     77e:	4638      	mov	r0, r7
     780:	f007 f872 	bl	7868 <flash_area_read>
            if (rc) {
     784:	b9f8      	cbnz	r0, 7c6 <FIH_LABEL_FIH_CALL_END_687+0x5a>
            key_id = bootutil_find_key(buf, len);
     786:	f89d 1152 	ldrb.w	r1, [sp, #338]	; 0x152
     78a:	a80e      	add	r0, sp, #56	; 0x38
     78c:	f7ff ff40 	bl	610 <bootutil_find_key>
     790:	4606      	mov	r6, r0
     792:	e7bd      	b.n	710 <FIH_LABEL_FIH_CALL_END_569+0xa>
            security_counter_valid = fih_rc;
#endif /* MCUBOOT_HW_ROLLBACK_PROT */
        }
    }

    rc = !sha256_valid;
     794:	2c00      	cmp	r4, #0
     796:	bf0c      	ite	eq
     798:	2401      	moveq	r4, #1
     79a:	2400      	movne	r4, #0
    if (rc) {
     79c:	d019      	beq.n	7d2 <FIH_LABEL_FIH_CALL_END_687+0x66>
        goto out;
    }
#ifdef EXPECTED_SIG_TLV
    fih_rc = fih_int_encode_zero_equality(fih_not_eq(valid_signature,
     79e:	4b14      	ldr	r3, [pc, #80]	; (7f0 <FIH_LABEL_FIH_CALL_END_687+0x84>)
     7a0:	681b      	ldr	r3, [r3, #0]
 * value that is not FIH_SUCCESS
 */
__attribute__((always_inline)) inline
fih_int fih_int_encode_zero_equality(int x)
{
    if (x) {
     7a2:	4543      	cmp	r3, r8
     7a4:	d017      	beq.n	7d6 <FIH_LABEL_FIH_CALL_END_687+0x6a>
        return FIH_FAILURE;
     7a6:	4b11      	ldr	r3, [pc, #68]	; (7ec <FIH_LABEL_FIH_CALL_END_687+0x80>)
     7a8:	f8d3 8000 	ldr.w	r8, [r3]
     7ac:	e001      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
     7ae:	46a8      	mov	r8, r5
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
     7b0:	4604      	mov	r4, r0
        goto out;
    }
#endif

out:
    if (rc) {
     7b2:	b904      	cbnz	r4, 7b6 <FIH_LABEL_FIH_CALL_END_687+0x4a>
     7b4:	4644      	mov	r4, r8
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
     7b6:	4620      	mov	r0, r4
     7b8:	b056      	add	sp, #344	; 0x158
     7ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     7be:	46a8      	mov	r8, r5
     7c0:	e7f7      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
     7c2:	4680      	mov	r8, r0
     7c4:	e7f5      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
     7c6:	46a8      	mov	r8, r5
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     7c8:	4604      	mov	r4, r0
     7ca:	e7f2      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
     7cc:	46a8      	mov	r8, r5
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     7ce:	4604      	mov	r4, r0
     7d0:	e7ef      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
     7d2:	46a8      	mov	r8, r5
     7d4:	e7ed      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
    } else {
        return FIH_SUCCESS;
     7d6:	4698      	mov	r8, r3
     7d8:	e7eb      	b.n	7b2 <FIH_LABEL_FIH_CALL_END_687+0x46>
                rc = -1;
     7da:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
     7de:	e7ea      	b.n	7b6 <FIH_LABEL_FIH_CALL_END_687+0x4a>
                rc = -1;
     7e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
     7e4:	e7e7      	b.n	7b6 <FIH_LABEL_FIH_CALL_END_687+0x4a>
                rc = -1;
     7e6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    FIH_RET(fih_rc);
     7ea:	e7e4      	b.n	7b6 <FIH_LABEL_FIH_CALL_END_687+0x4a>
     7ec:	20020000 	.word	0x20020000
     7f0:	20021a4c 	.word	0x20021a4c
     7f4:	0000a2bc 	.word	0x0000a2bc

000007f8 <bootutil_cmp_rsasig>:
 * values.
 */
static fih_int
bootutil_cmp_rsasig(mbedtls_rsa_context *ctx, uint8_t *hash, uint32_t hlen,
  uint8_t *sig)
{
     7f8:	b570      	push	{r4, r5, r6, lr}
     7fa:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
     7fe:	460e      	mov	r6, r1
     800:	4619      	mov	r1, r3
    uint8_t h2[PSS_HLEN];
    int i;
    int rc = 0;
    fih_int fih_rc = FIH_FAILURE;

    if (ctx->len != PSS_EMLEN || PSS_EMLEN > MBEDTLS_MPI_MAX_SIZE) {
     802:	6843      	ldr	r3, [r0, #4]
     804:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
     808:	d14f      	bne.n	8aa <FIH_LABEL_FIH_CALL_END_594+0x2>
        rc = -1;
        goto out;
    }

    if (hlen != PSS_HLEN) {
     80a:	2a20      	cmp	r2, #32
     80c:	d150      	bne.n	8b0 <FIH_LABEL_FIH_CALL_END_594+0x8>
        rc = -1;
        goto out;
    }

    if (mbedtls_rsa_public(ctx, sig, em)) {
     80e:	aa41      	add	r2, sp, #260	; 0x104
     810:	f004 fb32 	bl	4e78 <mbedtls_rsa_public>
     814:	4605      	mov	r5, r0
     816:	2800      	cmp	r0, #0
     818:	d14d      	bne.n	8b6 <FIH_LABEL_FIH_CALL_END_594+0xe>
     */

    /* Step 4.  If the rightmost octet of EM does have the value
     * 0xbc, output inconsistent and stop.
     */
    if (em[PSS_EMLEN - 1] != 0xbc) {
     81a:	f89d 3203 	ldrb.w	r3, [sp, #515]	; 0x203
     81e:	2bbc      	cmp	r3, #188	; 0xbc
     820:	d14c      	bne.n	8bc <FIH_LABEL_FIH_CALL_END_594+0x14>
     *
     * 8emLen - emBits is zero, so there is nothing to test here.
     */

    /* Step 7.  let dbMask = MGF(H, emLen - hLen - 1). */
    pss_mgf1(db_mask, &em[PSS_HASH_OFFSET]);
     822:	f20d 11e3 	addw	r1, sp, #483	; 0x1e3
     826:	a809      	add	r0, sp, #36	; 0x24
     828:	f006 f84a 	bl	68c0 <pss_mgf1>

    /* Step 8.  let DB = maskedDB xor dbMask.
     * To avoid needing an additional buffer, store the 'db' in the
     * same buffer as db_mask.  From now, to the end of this function,
     * db_mask refers to the unmasked 'db'. */
    for (i = 0; i < PSS_MASK_LEN; i++) {
     82c:	462b      	mov	r3, r5
     82e:	2bde      	cmp	r3, #222	; 0xde
     830:	dc07      	bgt.n	842 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x42>
        db_mask[i] ^= em[i];
     832:	aa41      	add	r2, sp, #260	; 0x104
     834:	5cd2      	ldrb	r2, [r2, r3]
     836:	a809      	add	r0, sp, #36	; 0x24
     838:	5cc4      	ldrb	r4, [r0, r3]
     83a:	4062      	eors	r2, r4
     83c:	54c2      	strb	r2, [r0, r3]
    for (i = 0; i < PSS_MASK_LEN; i++) {
     83e:	3301      	adds	r3, #1
     840:	e7f5      	b.n	82e <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x2e>

    /* Step 9.  Set the leftmost 8emLen - emBits bits of the leftmost
     * octet in DB to zero.
     * pycrypto seems to always make the emBits 2047, so we need to
     * clear the top bit. */
    db_mask[0] &= 0x7F;
     842:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
     846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
     84a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24

    /* Step 10.  If the emLen - hLen - sLen - 2 leftmost octets of DB
     * are not zero or if the octet at position emLen - hLen - sLen -
     * 1 (the leftmost position is "position 1") does not have
     * hexadecimal value 0x01, output "inconsistent" and stop. */
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
     84e:	2dbd      	cmp	r5, #189	; 0xbd
     850:	dc05      	bgt.n	85e <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x5e>
        if (db_mask[i] != 0) {
     852:	ab09      	add	r3, sp, #36	; 0x24
     854:	5d5b      	ldrb	r3, [r3, r5]
     856:	2b00      	cmp	r3, #0
     858:	d133      	bne.n	8c2 <FIH_LABEL_FIH_CALL_END_594+0x1a>
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
     85a:	3501      	adds	r5, #1
     85c:	e7f7      	b.n	84e <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x4e>
            rc = -1;
            goto out;
        }
    }

    if (db_mask[PSS_MASK_ONE_POS] != 1) {
     85e:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
     862:	2b01      	cmp	r3, #1
     864:	d132      	bne.n	8cc <FIH_LABEL_FIH_CALL_END_594+0x24>
    mbedtls_sha256_init(ctx);
     866:	a881      	add	r0, sp, #516	; 0x204
     868:	f009 f865 	bl	9936 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
     86c:	2100      	movs	r1, #0
     86e:	a881      	add	r0, sp, #516	; 0x204
     870:	f004 fb44 	bl	4efc <mbedtls_sha256_starts_ret>
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     874:	2208      	movs	r2, #8
     876:	4917      	ldr	r1, [pc, #92]	; (8d4 <FIH_LABEL_FIH_CALL_END_594+0x2c>)
     878:	a881      	add	r0, sp, #516	; 0x204
     87a:	f009 f862 	bl	9942 <mbedtls_sha256_update_ret>
     87e:	2220      	movs	r2, #32
     880:	4631      	mov	r1, r6
     882:	a881      	add	r0, sp, #516	; 0x204
     884:	f009 f85d 	bl	9942 <mbedtls_sha256_update_ret>
     888:	2220      	movs	r2, #32
     88a:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
     88e:	a881      	add	r0, sp, #516	; 0x204
     890:	f009 f857 	bl	9942 <mbedtls_sha256_update_ret>
    return mbedtls_sha256_finish_ret(ctx, output);
     894:	a901      	add	r1, sp, #4
     896:	a881      	add	r0, sp, #516	; 0x204
     898:	f009 f896 	bl	99c8 <mbedtls_sha256_finish_ret>

0000089c <FIH_LABEL_FIH_CALL_START_578>:
    bootutil_sha256_finish(&shactx, h2);
    bootutil_sha256_drop(&shactx);

    /* Step 14.  If H = H', output "consistent".  Otherwise, output
     * "inconsistent". */
    FIH_CALL(boot_fih_memequal, fih_rc, h2, &em[PSS_HASH_OFFSET], PSS_HLEN);
     89c:	2220      	movs	r2, #32
     89e:	f20d 11e3 	addw	r1, sp, #483	; 0x1e3
     8a2:	a801      	add	r0, sp, #4
     8a4:	f006 f87f 	bl	69a6 <boot_fih_memequal>

000008a8 <FIH_LABEL_FIH_CALL_END_594>:

out:
    if (rc) {
     8a8:	e00d      	b.n	8c6 <FIH_LABEL_FIH_CALL_END_594+0x1e>
     8aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     8ae:	e00a      	b.n	8c6 <FIH_LABEL_FIH_CALL_END_594+0x1e>
     8b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     8b4:	e007      	b.n	8c6 <FIH_LABEL_FIH_CALL_END_594+0x1e>
     8b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     8ba:	e004      	b.n	8c6 <FIH_LABEL_FIH_CALL_END_594+0x1e>
     8bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     8c0:	e001      	b.n	8c6 <FIH_LABEL_FIH_CALL_END_594+0x1e>
     8c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
     8c6:	f50d 7d1c 	add.w	sp, sp, #624	; 0x270
     8ca:	bd70      	pop	{r4, r5, r6, pc}
     8cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    FIH_RET(fih_rc);
     8d0:	e7f9      	b.n	8c6 <FIH_LABEL_FIH_CALL_END_594+0x1e>
     8d2:	bf00      	nop
     8d4:	0000a2c8 	.word	0x0000a2c8

000008d8 <bootutil_verify_sig>:

fih_int
bootutil_verify_sig(uint8_t *hash, uint32_t hlen, uint8_t *sig, size_t slen,
  uint8_t key_id)
{
     8d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     8dc:	b0ac      	sub	sp, #176	; 0xb0
     8de:	4606      	mov	r6, r0
     8e0:	460f      	mov	r7, r1
     8e2:	4690      	mov	r8, r2
     8e4:	461d      	mov	r5, r3
     8e6:	f89d a0d0 	ldrb.w	sl, [sp, #208]	; 0xd0
    mbedtls_rsa_context ctx;
    int rc;
    fih_int fih_rc = FIH_FAILURE;
     8ea:	4b15      	ldr	r3, [pc, #84]	; (940 <FIH_LABEL_FIH_CALL_END_820+0x2>)
     8ec:	f8d3 9000 	ldr.w	r9, [r3]
    uint8_t *cp;
    uint8_t *end;

    mbedtls_rsa_init(&ctx, 0, 0);
     8f0:	2200      	movs	r2, #0
     8f2:	4611      	mov	r1, r2
     8f4:	a801      	add	r0, sp, #4
     8f6:	f008 ffd8 	bl	98aa <mbedtls_rsa_init>

    cp = (uint8_t *)bootutil_keys[key_id].key;
     8fa:	4c12      	ldr	r4, [pc, #72]	; (944 <FIH_LABEL_FIH_CALL_END_820+0x6>)
     8fc:	f854 303a 	ldr.w	r3, [r4, sl, lsl #3]
     900:	9300      	str	r3, [sp, #0]
    end = cp + *bootutil_keys[key_id].len;
     902:	eb04 04ca 	add.w	r4, r4, sl, lsl #3
     906:	6862      	ldr	r2, [r4, #4]
     908:	6812      	ldr	r2, [r2, #0]

    rc = bootutil_parse_rsakey(&ctx, &cp, end);
     90a:	441a      	add	r2, r3
     90c:	4669      	mov	r1, sp
     90e:	a801      	add	r0, sp, #4
     910:	f005 ff84 	bl	681c <bootutil_parse_rsakey>
    if (rc || slen != ctx.len) {
     914:	b910      	cbnz	r0, 91c <bootutil_verify_sig+0x44>
     916:	9b02      	ldr	r3, [sp, #8]
     918:	42ab      	cmp	r3, r5
     91a:	d009      	beq.n	930 <FIH_LABEL_FIH_CALL_START_800>
        mbedtls_rsa_free(&ctx);
     91c:	a801      	add	r0, sp, #4
     91e:	f008 ffd2 	bl	98c6 <mbedtls_rsa_free>
        goto out;
    }
    FIH_CALL(bootutil_cmp_rsasig, fih_rc, &ctx, hash, hlen, sig);

out:
    mbedtls_rsa_free(&ctx);
     922:	a801      	add	r0, sp, #4
     924:	f008 ffcf 	bl	98c6 <mbedtls_rsa_free>

    FIH_RET(fih_rc);
}
     928:	4648      	mov	r0, r9
     92a:	b02c      	add	sp, #176	; 0xb0
     92c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00000930 <FIH_LABEL_FIH_CALL_START_800>:
    FIH_CALL(bootutil_cmp_rsasig, fih_rc, &ctx, hash, hlen, sig);
     930:	4643      	mov	r3, r8
     932:	463a      	mov	r2, r7
     934:	4631      	mov	r1, r6
     936:	a801      	add	r0, sp, #4
     938:	f7ff ff5e 	bl	7f8 <bootutil_cmp_rsasig>
     93c:	4681      	mov	r9, r0

0000093e <FIH_LABEL_FIH_CALL_END_820>:
     93e:	e7f0      	b.n	922 <bootutil_verify_sig+0x4a>
     940:	20020000 	.word	0x20020000
     944:	0000a2c0 	.word	0x0000a2c0

00000948 <boot_magic_decode>:
}
#endif

static int
boot_magic_decode(const uint32_t *magic)
{
     948:	b508      	push	{r3, lr}
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
     94a:	2210      	movs	r2, #16
     94c:	4903      	ldr	r1, [pc, #12]	; (95c <boot_magic_decode+0x14>)
     94e:	f007 fa32 	bl	7db6 <memcmp>
     952:	b108      	cbz	r0, 958 <boot_magic_decode+0x10>
        return BOOT_MAGIC_GOOD;
    }
    return BOOT_MAGIC_BAD;
     954:	2002      	movs	r0, #2
}
     956:	bd08      	pop	{r3, pc}
        return BOOT_MAGIC_GOOD;
     958:	2001      	movs	r0, #1
     95a:	e7fc      	b.n	956 <boot_magic_decode+0xe>
     95c:	0000a31c 	.word	0x0000a31c

00000960 <boot_find_status>:
 *
 * @returns 0 on success, -1 on errors
 */
static int
boot_find_status(int image_index, const struct flash_area **fap)
{
     960:	b570      	push	{r4, r5, r6, lr}
     962:	b086      	sub	sp, #24
     964:	460d      	mov	r5, r1
    uint32_t magic[BOOT_MAGIC_ARR_SZ];
    uint32_t off;
    uint8_t areas[2] = {
     966:	2302      	movs	r3, #2
     968:	f8ad 3004 	strh.w	r3, [sp, #4]
     * Both "slots" can end up being temporary storage for a swap and it
     * is assumed that if magic is valid then other metadata is too,
     * because magic is always written in the last step.
     */

    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
     96c:	2400      	movs	r4, #0
     96e:	e007      	b.n	980 <boot_find_status+0x20>
        }

        off = boot_magic_off(*fap);
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
        if (rc != 0) {
            flash_area_close(*fap);
     970:	6828      	ldr	r0, [r5, #0]
     972:	f006 ff78 	bl	7866 <flash_area_close>
            return rc;
     976:	e023      	b.n	9c0 <boot_find_status+0x60>

        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
            return 0;
        }

        flash_area_close(*fap);
     978:	6828      	ldr	r0, [r5, #0]
     97a:	f006 ff74 	bl	7866 <flash_area_close>
    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
     97e:	3401      	adds	r4, #1
     980:	2c01      	cmp	r4, #1
     982:	d81b      	bhi.n	9bc <boot_find_status+0x5c>
        rc = flash_area_open(areas[i], fap);
     984:	4629      	mov	r1, r5
     986:	ab06      	add	r3, sp, #24
     988:	4423      	add	r3, r4
     98a:	f813 0c14 	ldrb.w	r0, [r3, #-20]
     98e:	f001 ffcb 	bl	2928 <flash_area_open>
        if (rc != 0) {
     992:	4606      	mov	r6, r0
     994:	b9a0      	cbnz	r0, 9c0 <boot_find_status+0x60>
        off = boot_magic_off(*fap);
     996:	6828      	ldr	r0, [r5, #0]
    return fap->fa_size - BOOT_MAGIC_SZ;
     998:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
     99a:	2310      	movs	r3, #16
     99c:	aa02      	add	r2, sp, #8
     99e:	3910      	subs	r1, #16
     9a0:	f006 ff62 	bl	7868 <flash_area_read>
        if (rc != 0) {
     9a4:	4606      	mov	r6, r0
     9a6:	2800      	cmp	r0, #0
     9a8:	d1e2      	bne.n	970 <boot_find_status+0x10>
        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
     9aa:	2210      	movs	r2, #16
     9ac:	4906      	ldr	r1, [pc, #24]	; (9c8 <boot_find_status+0x68>)
     9ae:	a802      	add	r0, sp, #8
     9b0:	f007 fa01 	bl	7db6 <memcmp>
     9b4:	4606      	mov	r6, r0
     9b6:	2800      	cmp	r0, #0
     9b8:	d1de      	bne.n	978 <boot_find_status+0x18>
     9ba:	e001      	b.n	9c0 <boot_find_status+0x60>
    }

    /* If we got here, no magic was found */
    return -1;
     9bc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
}
     9c0:	4630      	mov	r0, r6
     9c2:	b006      	add	sp, #24
     9c4:	bd70      	pop	{r4, r5, r6, pc}
     9c6:	bf00      	nop
     9c8:	0000a31c 	.word	0x0000a31c

000009cc <boot_write_magic>:
}
#endif

int
boot_write_magic(const struct flash_area *fap)
{
     9cc:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
     9ce:	6881      	ldr	r1, [r0, #8]
    off = boot_magic_off(fap);

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
     9d0:	2310      	movs	r3, #16
     9d2:	4a04      	ldr	r2, [pc, #16]	; (9e4 <boot_write_magic+0x18>)
     9d4:	3910      	subs	r1, #16
     9d6:	f006 ff66 	bl	78a6 <flash_area_write>
    if (rc != 0) {
     9da:	b900      	cbnz	r0, 9de <boot_write_magic+0x12>
        return BOOT_EFLASH;
    }

    return 0;
}
     9dc:	bd08      	pop	{r3, pc}
        return BOOT_EFLASH;
     9de:	2001      	movs	r0, #1
     9e0:	e7fc      	b.n	9dc <boot_write_magic+0x10>
     9e2:	bf00      	nop
     9e4:	0000a31c 	.word	0x0000a31c

000009e8 <boot_swap_type_multi>:
}
#endif

int
boot_swap_type_multi(int image_index)
{
     9e8:	b530      	push	{r4, r5, lr}
     9ea:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
     9ec:	a902      	add	r1, sp, #8
     9ee:	2002      	movs	r0, #2
     9f0:	f006 f89b 	bl	6b2a <boot_read_swap_state_by_id>
                                    &primary_slot);
    if (rc) {
     9f4:	2800      	cmp	r0, #0
     9f6:	d16e      	bne.n	ad6 <boot_swap_type_multi+0xee>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
     9f8:	4669      	mov	r1, sp
     9fa:	2006      	movs	r0, #6
     9fc:	f006 f895 	bl	6b2a <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc) {
     a00:	2800      	cmp	r0, #0
     a02:	d16a      	bne.n	ada <boot_swap_type_multi+0xf2>
        return BOOT_SWAP_TYPE_PANIC;
    }

    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
     a04:	2400      	movs	r4, #0
     a06:	e007      	b.n	a18 <boot_swap_type_multi+0x30>
                                        secondary_slot.magic) &&
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
     a08:	792b      	ldrb	r3, [r5, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
     a0a:	2b04      	cmp	r3, #4
     a0c:	d029      	beq.n	a62 <boot_swap_type_multi+0x7a>
                table->copy_done_primary_slot == primary_slot.copy_done)) {
     a0e:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
     a12:	4293      	cmp	r3, r2
     a14:	d025      	beq.n	a62 <boot_swap_type_multi+0x7a>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
     a16:	3401      	adds	r4, #1
     a18:	2c02      	cmp	r4, #2
     a1a:	d848      	bhi.n	aae <boot_swap_type_multi+0xc6>
        table = boot_swap_tables + i;
     a1c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
     a20:	4a2f      	ldr	r2, [pc, #188]	; (ae0 <boot_swap_type_multi+0xf8>)
     a22:	eb02 0543 	add.w	r5, r2, r3, lsl #1
        if (boot_magic_compatible_check(table->magic_primary_slot,
     a26:	f89d 1008 	ldrb.w	r1, [sp, #8]
     a2a:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
     a2e:	f005 ffbe 	bl	69ae <boot_magic_compatible_check>
     a32:	2800      	cmp	r0, #0
     a34:	d0ef      	beq.n	a16 <boot_swap_type_multi+0x2e>
            boot_magic_compatible_check(table->magic_secondary_slot,
     a36:	f89d 1000 	ldrb.w	r1, [sp]
     a3a:	7868      	ldrb	r0, [r5, #1]
     a3c:	f005 ffb7 	bl	69ae <boot_magic_compatible_check>
                                        primary_slot.magic) &&
     a40:	2800      	cmp	r0, #0
     a42:	d0e8      	beq.n	a16 <boot_swap_type_multi+0x2e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
     a44:	78ab      	ldrb	r3, [r5, #2]
                                        secondary_slot.magic) &&
     a46:	2b04      	cmp	r3, #4
     a48:	d003      	beq.n	a52 <boot_swap_type_multi+0x6a>
                table->image_ok_primary_slot == primary_slot.image_ok) &&
     a4a:	f89d 200b 	ldrb.w	r2, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
     a4e:	4293      	cmp	r3, r2
     a50:	d1e1      	bne.n	a16 <boot_swap_type_multi+0x2e>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
     a52:	78eb      	ldrb	r3, [r5, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
     a54:	2b04      	cmp	r3, #4
     a56:	d0d7      	beq.n	a08 <boot_swap_type_multi+0x20>
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
     a58:	f89d 2003 	ldrb.w	r2, [sp, #3]
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
     a5c:	4293      	cmp	r3, r2
     a5e:	d1da      	bne.n	a16 <boot_swap_type_multi+0x2e>
     a60:	e7d2      	b.n	a08 <boot_swap_type_multi+0x20>
            BOOT_LOG_INF("Swap type: %s",
     a62:	f04f 0000 	mov.w	r0, #0
     a66:	2303      	movs	r3, #3
     a68:	f363 0002 	bfi	r0, r3, #0, #3
     a6c:	f36f 00c5 	bfc	r0, #3, #3
     a70:	4b1c      	ldr	r3, [pc, #112]	; (ae4 <boot_swap_type_multi+0xfc>)
     a72:	4a1d      	ldr	r2, [pc, #116]	; (ae8 <boot_swap_type_multi+0x100>)
     a74:	1a9b      	subs	r3, r3, r2
     a76:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     a7a:	f363 108f 	bfi	r0, r3, #6, #10
     a7e:	796b      	ldrb	r3, [r5, #5]
     a80:	2b02      	cmp	r3, #2
     a82:	d007      	beq.n	a94 <boot_swap_type_multi+0xac>
     a84:	2b03      	cmp	r3, #3
     a86:	d010      	beq.n	aaa <boot_swap_type_multi+0xc2>
     a88:	2b04      	cmp	r3, #4
     a8a:	d001      	beq.n	a90 <boot_swap_type_multi+0xa8>
     a8c:	4a17      	ldr	r2, [pc, #92]	; (aec <boot_swap_type_multi+0x104>)
     a8e:	e002      	b.n	a96 <boot_swap_type_multi+0xae>
     a90:	4a17      	ldr	r2, [pc, #92]	; (af0 <boot_swap_type_multi+0x108>)
     a92:	e000      	b.n	a96 <boot_swap_type_multi+0xae>
     a94:	4a17      	ldr	r2, [pc, #92]	; (af4 <boot_swap_type_multi+0x10c>)
     a96:	4918      	ldr	r1, [pc, #96]	; (af8 <boot_swap_type_multi+0x110>)
     a98:	f006 fdfd 	bl	7696 <log_string_sync>
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
     a9c:	7968      	ldrb	r0, [r5, #5]
                    table->swap_type != BOOT_SWAP_TYPE_PERM &&
     a9e:	1e83      	subs	r3, r0, #2
     aa0:	b2db      	uxtb	r3, r3
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
     aa2:	2b02      	cmp	r3, #2
     aa4:	d915      	bls.n	ad2 <boot_swap_type_multi+0xea>
                    table->swap_type != BOOT_SWAP_TYPE_REVERT) {
                return BOOT_SWAP_TYPE_PANIC;
     aa6:	20ff      	movs	r0, #255	; 0xff
     aa8:	e013      	b.n	ad2 <boot_swap_type_multi+0xea>
            BOOT_LOG_INF("Swap type: %s",
     aaa:	4a14      	ldr	r2, [pc, #80]	; (afc <boot_swap_type_multi+0x114>)
     aac:	e7f3      	b.n	a96 <boot_swap_type_multi+0xae>
            }
            return table->swap_type;
        }
    }

    BOOT_LOG_INF("Swap type: none");
     aae:	f04f 0000 	mov.w	r0, #0
     ab2:	2303      	movs	r3, #3
     ab4:	f363 0002 	bfi	r0, r3, #0, #3
     ab8:	f36f 00c5 	bfc	r0, #3, #3
     abc:	4b09      	ldr	r3, [pc, #36]	; (ae4 <boot_swap_type_multi+0xfc>)
     abe:	4a0a      	ldr	r2, [pc, #40]	; (ae8 <boot_swap_type_multi+0x100>)
     ac0:	1a9b      	subs	r3, r3, r2
     ac2:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     ac6:	f363 108f 	bfi	r0, r3, #6, #10
     aca:	490d      	ldr	r1, [pc, #52]	; (b00 <boot_swap_type_multi+0x118>)
     acc:	f006 fde3 	bl	7696 <log_string_sync>
    return BOOT_SWAP_TYPE_NONE;
     ad0:	2001      	movs	r0, #1
}
     ad2:	b005      	add	sp, #20
     ad4:	bd30      	pop	{r4, r5, pc}
        return BOOT_SWAP_TYPE_PANIC;
     ad6:	20ff      	movs	r0, #255	; 0xff
     ad8:	e7fb      	b.n	ad2 <boot_swap_type_multi+0xea>
        return BOOT_SWAP_TYPE_PANIC;
     ada:	20ff      	movs	r0, #255	; 0xff
     adc:	e7f9      	b.n	ad2 <boot_swap_type_multi+0xea>
     ade:	bf00      	nop
     ae0:	0000a32c 	.word	0x0000a32c
     ae4:	0000a134 	.word	0x0000a134
     ae8:	0000a11c 	.word	0x0000a11c
     aec:	0000a2e0 	.word	0x0000a2e0
     af0:	0000a2f4 	.word	0x0000a2f4
     af4:	0000a2d0 	.word	0x0000a2d0
     af8:	0000a2fc 	.word	0x0000a2fc
     afc:	0000a2d8 	.word	0x0000a2d8
     b00:	0000a30c 	.word	0x0000a30c

00000b04 <boot_is_header_valid>:
static bool
boot_is_header_valid(const struct image_header *hdr, const struct flash_area *fap)
{
    uint32_t size;

    if (hdr->ih_magic != IMAGE_MAGIC) {
     b04:	6802      	ldr	r2, [r0, #0]
     b06:	4b0e      	ldr	r3, [pc, #56]	; (b40 <boot_is_header_valid+0x3c>)
     b08:	429a      	cmp	r2, r3
     b0a:	d10d      	bne.n	b28 <boot_is_header_valid+0x24>
        return false;
    }

    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     b0c:	68c2      	ldr	r2, [r0, #12]
     b0e:	8903      	ldrh	r3, [r0, #8]
{
    /*
     * "a + b <= UINT32_MAX", subtract 'b' from both sides to avoid
     * the overflow.
     */
    if (a > UINT32_MAX - b) {
     b10:	43d8      	mvns	r0, r3
     b12:	4282      	cmp	r2, r0
     b14:	d80c      	bhi.n	b30 <boot_is_header_valid+0x2c>
{
     b16:	b410      	push	{r4}
        return false;
    } else {
        *dest = a + b;
     b18:	18d4      	adds	r4, r2, r3
        return true;
     b1a:	2001      	movs	r0, #1
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     b1c:	b110      	cbz	r0, b24 <boot_is_header_valid+0x20>
        return false;
    }

    if (size >= fap->fa_size) {
     b1e:	688b      	ldr	r3, [r1, #8]
     b20:	42a3      	cmp	r3, r4
     b22:	d903      	bls.n	b2c <boot_is_header_valid+0x28>
        return false;
    }

    return true;
}
     b24:	bc10      	pop	{r4}
     b26:	4770      	bx	lr
        return false;
     b28:	2000      	movs	r0, #0
     b2a:	4770      	bx	lr
        return false;
     b2c:	2000      	movs	r0, #0
     b2e:	e7f9      	b.n	b24 <boot_is_header_valid+0x20>
        return false;
     b30:	2000      	movs	r0, #0
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     b32:	b110      	cbz	r0, b3a <boot_is_header_valid+0x36>
    if (size >= fap->fa_size) {
     b34:	688b      	ldr	r3, [r1, #8]
     b36:	42a3      	cmp	r3, r4
     b38:	d900      	bls.n	b3c <boot_is_header_valid+0x38>
}
     b3a:	4770      	bx	lr
        return false;
     b3c:	2000      	movs	r0, #0
     b3e:	4770      	bx	lr
     b40:	96f3b83d 	.word	0x96f3b83d

00000b44 <boot_image_check>:
{
     b44:	b500      	push	{lr}
     b46:	b087      	sub	sp, #28
     b48:	4613      	mov	r3, r2

00000b4a <FIH_LABEL_FIH_CALL_START_817>:
    FIH_CALL(bootutil_img_validate, fih_rc, BOOT_CURR_ENC(state), image_index,
     b4a:	2000      	movs	r0, #0
     b4c:	9004      	str	r0, [sp, #16]
     b4e:	9003      	str	r0, [sp, #12]
     b50:	9002      	str	r0, [sp, #8]
     b52:	f44f 7280 	mov.w	r2, #256	; 0x100
     b56:	9201      	str	r2, [sp, #4]
     b58:	4a04      	ldr	r2, [pc, #16]	; (b6c <FIH_LABEL_FIH_CALL_END_844+0x8>)
     b5a:	9200      	str	r2, [sp, #0]
     b5c:	460a      	mov	r2, r1
     b5e:	4601      	mov	r1, r0
     b60:	f7ff fd8a 	bl	678 <bootutil_img_validate>

00000b64 <FIH_LABEL_FIH_CALL_END_844>:
}
     b64:	b007      	add	sp, #28
     b66:	f85d fb04 	ldr.w	pc, [sp], #4
     b6a:	bf00      	nop
     b6c:	200226b0 	.word	0x200226b0

00000b70 <boot_validate_slot>:
 *         FIH_FAILURE                      on any errors
 */
static fih_int
boot_validate_slot(struct boot_loader_state *state, int slot,
                   struct boot_status *bs)
{
     b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     b74:	b082      	sub	sp, #8
     b76:	4605      	mov	r5, r0
     b78:	460c      	mov	r4, r1
     b7a:	4617      	mov	r7, r2
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    fih_int fih_rc = FIH_FAILURE;
     b7c:	4b2a      	ldr	r3, [pc, #168]	; (c28 <FIH_LABEL_FIH_CALL_END_1034+0x52>)
     b7e:	681e      	ldr	r6, [r3, #0]
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     b80:	2000      	movs	r0, #0
     b82:	f005 fd41 	bl	6608 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     b86:	a901      	add	r1, sp, #4
     b88:	b2c0      	uxtb	r0, r0
     b8a:	f001 fecd 	bl	2928 <flash_area_open>
    if (rc != 0) {
     b8e:	b118      	cbz	r0, b98 <boot_validate_slot+0x28>

out:
    flash_area_close(fap);

    FIH_RET(fih_rc);
}
     b90:	4630      	mov	r0, r6
     b92:	b002      	add	sp, #8
     b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
     b98:	202c      	movs	r0, #44	; 0x2c
     b9a:	fb00 5804 	mla	r8, r0, r4, r5
    if (boot_check_header_erased(state, slot) == 0 ||
     b9e:	4621      	mov	r1, r4
     ba0:	4628      	mov	r0, r5
     ba2:	f006 f87e 	bl	6ca2 <boot_check_header_erased>
     ba6:	b120      	cbz	r0, bb2 <boot_validate_slot+0x42>
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
     ba8:	f8d8 3010 	ldr.w	r3, [r8, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
     bac:	f013 0f10 	tst.w	r3, #16
     bb0:	d00a      	beq.n	bc8 <FIH_LABEL_FIH_CALL_START_1015>
        if (slot != BOOT_PRIMARY_SLOT) {
     bb2:	b924      	cbnz	r4, bbe <boot_validate_slot+0x4e>
        fih_rc = fih_int_encode(1);
     bb4:	2601      	movs	r6, #1
    flash_area_close(fap);
     bb6:	9801      	ldr	r0, [sp, #4]
     bb8:	f006 fe55 	bl	7866 <flash_area_close>
    FIH_RET(fih_rc);
     bbc:	e7e8      	b.n	b90 <boot_validate_slot+0x20>
            swap_erase_trailer_sectors(state, fap);
     bbe:	9901      	ldr	r1, [sp, #4]
     bc0:	4628      	mov	r0, r5
     bc2:	f006 f95a 	bl	6e7a <swap_erase_trailer_sectors>
     bc6:	e7f5      	b.n	bb4 <boot_validate_slot+0x44>

00000bc8 <FIH_LABEL_FIH_CALL_START_1015>:
    FIH_CALL(boot_image_check, fih_rc, state, hdr, fap, bs);
     bc8:	463b      	mov	r3, r7
     bca:	9a01      	ldr	r2, [sp, #4]
     bcc:	4641      	mov	r1, r8
     bce:	4628      	mov	r0, r5
     bd0:	f7ff ffb8 	bl	b44 <boot_image_check>
     bd4:	4606      	mov	r6, r0

00000bd6 <FIH_LABEL_FIH_CALL_END_1034>:
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
     bd6:	9d01      	ldr	r5, [sp, #4]
     bd8:	4629      	mov	r1, r5
     bda:	4640      	mov	r0, r8
     bdc:	f7ff ff92 	bl	b04 <boot_is_header_valid>
     be0:	b118      	cbz	r0, bea <FIH_LABEL_FIH_CALL_END_1034+0x14>
     be2:	4b12      	ldr	r3, [pc, #72]	; (c2c <FIH_LABEL_FIH_CALL_END_1034+0x56>)
     be4:	681b      	ldr	r3, [r3, #0]
     be6:	42b3      	cmp	r3, r6
     be8:	d0e5      	beq.n	bb6 <boot_validate_slot+0x46>
        if ((slot != BOOT_PRIMARY_SLOT) || ARE_SLOTS_EQUIVALENT()) {
     bea:	b9a4      	cbnz	r4, c16 <FIH_LABEL_FIH_CALL_END_1034+0x40>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     bec:	f04f 0000 	mov.w	r0, #0
     bf0:	2301      	movs	r3, #1
     bf2:	f363 0002 	bfi	r0, r3, #0, #3
     bf6:	f36f 00c5 	bfc	r0, #3, #3
     bfa:	4b0d      	ldr	r3, [pc, #52]	; (c30 <FIH_LABEL_FIH_CALL_END_1034+0x5a>)
     bfc:	4a0d      	ldr	r2, [pc, #52]	; (c34 <FIH_LABEL_FIH_CALL_END_1034+0x5e>)
     bfe:	1a9b      	subs	r3, r3, r2
     c00:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     c04:	f363 108f 	bfi	r0, r3, #6, #10
     c08:	b95c      	cbnz	r4, c22 <FIH_LABEL_FIH_CALL_END_1034+0x4c>
     c0a:	4a0b      	ldr	r2, [pc, #44]	; (c38 <FIH_LABEL_FIH_CALL_END_1034+0x62>)
     c0c:	490b      	ldr	r1, [pc, #44]	; (c3c <FIH_LABEL_FIH_CALL_END_1034+0x66>)
     c0e:	f006 fd42 	bl	7696 <log_string_sync>
        fih_rc = fih_int_encode(1);
     c12:	2601      	movs	r6, #1
        goto out;
     c14:	e7cf      	b.n	bb6 <boot_validate_slot+0x46>
            flash_area_erase(fap, 0, fap->fa_size);
     c16:	68aa      	ldr	r2, [r5, #8]
     c18:	2100      	movs	r1, #0
     c1a:	4628      	mov	r0, r5
     c1c:	f006 fe73 	bl	7906 <flash_area_erase>
     c20:	e7e4      	b.n	bec <FIH_LABEL_FIH_CALL_END_1034+0x16>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     c22:	4a07      	ldr	r2, [pc, #28]	; (c40 <FIH_LABEL_FIH_CALL_END_1034+0x6a>)
     c24:	e7f2      	b.n	c0c <FIH_LABEL_FIH_CALL_END_1034+0x36>
     c26:	bf00      	nop
     c28:	20020000 	.word	0x20020000
     c2c:	20021a4c 	.word	0x20021a4c
     c30:	0000a134 	.word	0x0000a134
     c34:	0000a11c 	.word	0x0000a11c
     c38:	0000a34c 	.word	0x0000a34c
     c3c:	0000a354 	.word	0x0000a354
     c40:	0000a340 	.word	0x0000a340

00000c44 <boot_validated_swap_type>:
 * @return                      The type of swap to perform (BOOT_SWAP_TYPE...)
 */
static int
boot_validated_swap_type(struct boot_loader_state *state,
                         struct boot_status *bs)
{
     c44:	b570      	push	{r4, r5, r6, lr}
     c46:	4605      	mov	r5, r0
     c48:	460e      	mov	r6, r1
        }
#endif /* PM_S1_ADDRESS */
    }
#endif /* PM_S1_ADDRESS || CONFIG_SOC_NRF5340_CPUAPP */

    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
     c4a:	2000      	movs	r0, #0
     c4c:	f7ff fecc 	bl	9e8 <boot_swap_type_multi>
     c50:	4604      	mov	r4, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
     c52:	2802      	cmp	r0, #2
     c54:	d005      	beq.n	c62 <FIH_LABEL_FIH_CALL_START_1223>
     c56:	2804      	cmp	r0, #4
     c58:	d003      	beq.n	c62 <FIH_LABEL_FIH_CALL_START_1223>
     c5a:	2803      	cmp	r0, #3
     c5c:	d001      	beq.n	c62 <FIH_LABEL_FIH_CALL_START_1223>
        }
#endif /* CONFIG_SOC_NRF5340_CPUAPP */
    }

    return swap_type;
}
     c5e:	4620      	mov	r0, r4
     c60:	bd70      	pop	{r4, r5, r6, pc}

00000c62 <FIH_LABEL_FIH_CALL_START_1223>:
        FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_SECONDARY_SLOT, bs);
     c62:	4632      	mov	r2, r6
     c64:	2101      	movs	r1, #1
     c66:	4628      	mov	r0, r5
     c68:	f7ff ff82 	bl	b70 <boot_validate_slot>

00000c6c <FIH_LABEL_FIH_CALL_END_1240>:
        if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     c6c:	4b04      	ldr	r3, [pc, #16]	; (c80 <FIH_LABEL_FIH_CALL_END_1240+0x14>)
     c6e:	681b      	ldr	r3, [r3, #0]
     c70:	4283      	cmp	r3, r0
     c72:	d0f4      	beq.n	c5e <boot_validated_swap_type+0x1a>
            if (fih_eq(fih_rc, fih_int_encode(1))) {
     c74:	2801      	cmp	r0, #1
     c76:	d001      	beq.n	c7c <FIH_LABEL_FIH_CALL_END_1240+0x10>
                swap_type = BOOT_SWAP_TYPE_FAIL;
     c78:	2405      	movs	r4, #5
    return swap_type;
     c7a:	e7f0      	b.n	c5e <boot_validated_swap_type+0x1a>
                swap_type = BOOT_SWAP_TYPE_NONE;
     c7c:	4604      	mov	r4, r0
     c7e:	e7ee      	b.n	c5e <boot_validated_swap_type+0x1a>
     c80:	20021a4c 	.word	0x20021a4c

00000c84 <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
     c84:	b530      	push	{r4, r5, lr}
     c86:	b083      	sub	sp, #12
     c88:	4605      	mov	r5, r0
     c8a:	460c      	mov	r4, r1
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
     c8c:	2300      	movs	r3, #0
     c8e:	9300      	str	r3, [sp, #0]
     c90:	9301      	str	r3, [sp, #4]
    image_index = BOOT_CURR_IMG(state);

    if (boot_status_is_reset(bs)) {
     c92:	4608      	mov	r0, r1
     c94:	f006 f888 	bl	6da8 <boot_status_is_reset>
     c98:	b330      	cbz	r0, ce8 <boot_swap_image+0x64>
        /*
         * No swap ever happened, so need to find the largest image which
         * will be used to determine the amount of sectors to swap.
         */
        hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
     c9a:	682a      	ldr	r2, [r5, #0]
     c9c:	4b1f      	ldr	r3, [pc, #124]	; (d1c <boot_swap_image+0x98>)
     c9e:	429a      	cmp	r2, r3
     ca0:	d016      	beq.n	cd0 <boot_swap_image+0x4c>
            memset(bs->enckey[0], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        hdr = boot_img_hdr(state, BOOT_SECONDARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
     ca2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
     ca4:	4b1d      	ldr	r3, [pc, #116]	; (d1c <boot_swap_image+0x98>)
     ca6:	429a      	cmp	r2, r3
     ca8:	d018      	beq.n	cdc <boot_swap_image+0x58>
        } else {
            memset(bs->enckey[1], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        if (size > copy_size) {
     caa:	9b01      	ldr	r3, [sp, #4]
     cac:	9a00      	ldr	r2, [sp, #0]
     cae:	4293      	cmp	r3, r2
     cb0:	d900      	bls.n	cb4 <boot_swap_image+0x30>
            copy_size = size;
     cb2:	9300      	str	r3, [sp, #0]
        }

        bs->swap_size = copy_size;
     cb4:	9b00      	ldr	r3, [sp, #0]
     cb6:	60a3      	str	r3, [r4, #8]
            }
        }
#endif
    }

    swap_run(state, bs, copy_size);
     cb8:	9a00      	ldr	r2, [sp, #0]
     cba:	4621      	mov	r1, r4
     cbc:	4628      	mov	r0, r5
     cbe:	f000 fd15 	bl	16ec <swap_run>

#ifdef MCUBOOT_VALIDATE_PRIMARY_SLOT
    extern int boot_status_fails;
    if (boot_status_fails > 0) {
     cc2:	4b17      	ldr	r3, [pc, #92]	; (d20 <boot_swap_image+0x9c>)
     cc4:	681a      	ldr	r2, [r3, #0]
     cc6:	2a00      	cmp	r2, #0
     cc8:	dc16      	bgt.n	cf8 <boot_swap_image+0x74>
                     boot_status_fails);
    }
#endif

    return 0;
}
     cca:	2000      	movs	r0, #0
     ccc:	b003      	add	sp, #12
     cce:	bd30      	pop	{r4, r5, pc}
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
     cd0:	466a      	mov	r2, sp
     cd2:	2100      	movs	r1, #0
     cd4:	4628      	mov	r0, r5
     cd6:	f005 ff8d 	bl	6bf4 <boot_read_image_size>
     cda:	e7e2      	b.n	ca2 <boot_swap_image+0x1e>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
     cdc:	aa01      	add	r2, sp, #4
     cde:	2101      	movs	r1, #1
     ce0:	4628      	mov	r0, r5
     ce2:	f005 ff87 	bl	6bf4 <boot_read_image_size>
     ce6:	e7e0      	b.n	caa <boot_swap_image+0x26>
        rc = boot_read_swap_size(image_index, &bs->swap_size);
     ce8:	f104 0108 	add.w	r1, r4, #8
     cec:	2000      	movs	r0, #0
     cee:	f005 ff31 	bl	6b54 <boot_read_swap_size>
        copy_size = bs->swap_size;
     cf2:	68a3      	ldr	r3, [r4, #8]
     cf4:	9300      	str	r3, [sp, #0]
     cf6:	e7df      	b.n	cb8 <boot_swap_image+0x34>
        BOOT_LOG_WRN("%d status write fails performing the swap",
     cf8:	f04f 0000 	mov.w	r0, #0
     cfc:	2302      	movs	r3, #2
     cfe:	f363 0002 	bfi	r0, r3, #0, #3
     d02:	f36f 00c5 	bfc	r0, #3, #3
     d06:	4b07      	ldr	r3, [pc, #28]	; (d24 <boot_swap_image+0xa0>)
     d08:	4907      	ldr	r1, [pc, #28]	; (d28 <boot_swap_image+0xa4>)
     d0a:	1a5b      	subs	r3, r3, r1
     d0c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     d10:	f363 108f 	bfi	r0, r3, #6, #10
     d14:	4905      	ldr	r1, [pc, #20]	; (d2c <boot_swap_image+0xa8>)
     d16:	f006 fcbe 	bl	7696 <log_string_sync>
     d1a:	e7d6      	b.n	cca <boot_swap_image+0x46>
     d1c:	96f3b83d 	.word	0x96f3b83d
     d20:	200227b0 	.word	0x200227b0
     d24:	0000a134 	.word	0x0000a134
     d28:	0000a11c 	.word	0x0000a11c
     d2c:	0000a378 	.word	0x0000a378

00000d30 <boot_complete_partial_swap>:
 */
#if !defined(MCUBOOT_OVERWRITE_ONLY)
static int
boot_complete_partial_swap(struct boot_loader_state *state,
        struct boot_status *bs)
{
     d30:	b538      	push	{r3, r4, r5, lr}
     d32:	4604      	mov	r4, r0
     d34:	460d      	mov	r5, r1
    int rc;

    /* Determine the type of swap operation being resumed from the
     * `swap-type` trailer field.
     */
    rc = boot_swap_image(state, bs);
     d36:	f7ff ffa5 	bl	c84 <boot_swap_image>
     d3a:	4602      	mov	r2, r0
    assert(rc == 0);

    BOOT_SWAP_TYPE(state) = bs->swap_type;
     d3c:	79eb      	ldrb	r3, [r5, #7]
     d3e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* The following states need image_ok be explicitly set after the
     * swap was finished to avoid a new revert.
     */
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
     d42:	3b03      	subs	r3, #3
     d44:	b2db      	uxtb	r3, r3
     d46:	2b01      	cmp	r3, #1
     d48:	d90c      	bls.n	d64 <boot_complete_partial_swap+0x34>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_IS_UPGRADE(bs->swap_type)) {
     d4a:	79eb      	ldrb	r3, [r5, #7]
     d4c:	2b02      	cmp	r3, #2
     d4e:	d013      	beq.n	d78 <boot_complete_partial_swap+0x48>
     d50:	2b04      	cmp	r3, #4
     d52:	d011      	beq.n	d78 <boot_complete_partial_swap+0x48>
     d54:	2b03      	cmp	r3, #3
     d56:	d00f      	beq.n	d78 <boot_complete_partial_swap+0x48>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
     d58:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
     d5c:	2bff      	cmp	r3, #255	; 0xff
     d5e:	d015      	beq.n	d8c <boot_complete_partial_swap+0x5c>
        /* Loop forever... */
        while (1) {}
    }

    return rc;
}
     d60:	4610      	mov	r0, r2
     d62:	bd38      	pop	{r3, r4, r5, pc}
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
     d64:	2000      	movs	r0, #0
     d66:	f006 f933 	bl	6fd0 <swap_set_image_ok>
        if (rc != 0) {
     d6a:	4602      	mov	r2, r0
     d6c:	2800      	cmp	r0, #0
     d6e:	d0ec      	beq.n	d4a <boot_complete_partial_swap+0x1a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     d70:	23ff      	movs	r3, #255	; 0xff
     d72:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     d76:	e7e8      	b.n	d4a <boot_complete_partial_swap+0x1a>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
     d78:	2000      	movs	r0, #0
     d7a:	f006 f916 	bl	6faa <swap_set_copy_done>
        if (rc != 0) {
     d7e:	4602      	mov	r2, r0
     d80:	2800      	cmp	r0, #0
     d82:	d0e9      	beq.n	d58 <boot_complete_partial_swap+0x28>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     d84:	23ff      	movs	r3, #255	; 0xff
     d86:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     d8a:	e7e5      	b.n	d58 <boot_complete_partial_swap+0x28>
        BOOT_LOG_ERR("panic!");
     d8c:	f04f 0000 	mov.w	r0, #0
     d90:	2301      	movs	r3, #1
     d92:	f363 0002 	bfi	r0, r3, #0, #3
     d96:	f36f 00c5 	bfc	r0, #3, #3
     d9a:	4b05      	ldr	r3, [pc, #20]	; (db0 <boot_complete_partial_swap+0x80>)
     d9c:	4a05      	ldr	r2, [pc, #20]	; (db4 <boot_complete_partial_swap+0x84>)
     d9e:	1a9b      	subs	r3, r3, r2
     da0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     da4:	f363 108f 	bfi	r0, r3, #6, #10
     da8:	4903      	ldr	r1, [pc, #12]	; (db8 <boot_complete_partial_swap+0x88>)
     daa:	f006 fc74 	bl	7696 <log_string_sync>
        while (1) {}
     dae:	e7fe      	b.n	dae <boot_complete_partial_swap+0x7e>
     db0:	0000a134 	.word	0x0000a134
     db4:	0000a11c 	.word	0x0000a11c
     db8:	0000a3a4 	.word	0x0000a3a4

00000dbc <boot_prepare_image_for_update>:
 *                              boot status can be written to.
 */
static void
boot_prepare_image_for_update(struct boot_loader_state *state,
                              struct boot_status *bs)
{
     dbc:	b538      	push	{r3, r4, r5, lr}
     dbe:	4604      	mov	r4, r0
     dc0:	460d      	mov	r5, r1
    int rc;
    fih_int fih_rc = FIH_FAILURE;

    /* Determine the sector layout of the image slots and scratch area. */
    rc = boot_read_sectors(state);
     dc2:	f005 ffb6 	bl	6d32 <boot_read_sectors>
    if (rc != 0) {
     dc6:	b968      	cbnz	r0, de4 <boot_prepare_image_for_update+0x28>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
        return;
    }

    /* Attempt to read an image header from each slot. */
    rc = boot_read_image_headers(state, false, NULL);
     dc8:	2200      	movs	r2, #0
     dca:	4611      	mov	r1, r2
     dcc:	4620      	mov	r0, r4
     dce:	f005 ffc6 	bl	6d5e <boot_read_image_headers>
    if (rc != 0) {
     dd2:	b9e8      	cbnz	r0, e10 <boot_prepare_image_for_update+0x54>
    }

    /* If the current image's slots aren't compatible, no swap is possible.
     * Just boot into primary slot.
     */
    if (boot_slots_compatible(state)) {
     dd4:	4620      	mov	r0, r4
     dd6:	f000 fb11 	bl	13fc <boot_slots_compatible>
     dda:	bb78      	cbnz	r0, e3c <boot_prepare_image_for_update+0x80>
            }
#endif
        }
    } else {
        /* In that case if slots are not compatible. */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     ddc:	2301      	movs	r3, #1
     dde:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     de2:	e014      	b.n	e0e <boot_prepare_image_for_update+0x52>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
     de4:	f04f 0000 	mov.w	r0, #0
     de8:	2302      	movs	r3, #2
     dea:	f363 0002 	bfi	r0, r3, #0, #3
     dee:	f36f 00c5 	bfc	r0, #3, #3
     df2:	4b48      	ldr	r3, [pc, #288]	; (f14 <FIH_LABEL_FIH_CALL_END_2292+0x98>)
     df4:	4a48      	ldr	r2, [pc, #288]	; (f18 <FIH_LABEL_FIH_CALL_END_2292+0x9c>)
     df6:	1a9b      	subs	r3, r3, r2
     df8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     dfc:	f363 108f 	bfi	r0, r3, #6, #10
     e00:	2280      	movs	r2, #128	; 0x80
     e02:	4946      	ldr	r1, [pc, #280]	; (f1c <FIH_LABEL_FIH_CALL_END_2292+0xa0>)
     e04:	f006 fc47 	bl	7696 <log_string_sync>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     e08:	2301      	movs	r3, #1
     e0a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    }
}
     e0e:	bd38      	pop	{r3, r4, r5, pc}
        BOOT_LOG_WRN("Failed reading image headers; Image=%u",
     e10:	f04f 0000 	mov.w	r0, #0
     e14:	2302      	movs	r3, #2
     e16:	f363 0002 	bfi	r0, r3, #0, #3
     e1a:	f36f 00c5 	bfc	r0, #3, #3
     e1e:	4b3d      	ldr	r3, [pc, #244]	; (f14 <FIH_LABEL_FIH_CALL_END_2292+0x98>)
     e20:	4a3d      	ldr	r2, [pc, #244]	; (f18 <FIH_LABEL_FIH_CALL_END_2292+0x9c>)
     e22:	1a9b      	subs	r3, r3, r2
     e24:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     e28:	f363 108f 	bfi	r0, r3, #6, #10
     e2c:	2200      	movs	r2, #0
     e2e:	493c      	ldr	r1, [pc, #240]	; (f20 <FIH_LABEL_FIH_CALL_END_2292+0xa4>)
     e30:	f006 fc31 	bl	7696 <log_string_sync>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     e34:	2301      	movs	r3, #1
     e36:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        return;
     e3a:	e7e8      	b.n	e0e <boot_prepare_image_for_update+0x52>
        boot_status_reset(bs);
     e3c:	4628      	mov	r0, r5
     e3e:	f005 ffa9 	bl	6d94 <boot_status_reset>
        rc = swap_read_status(state, bs);
     e42:	4629      	mov	r1, r5
     e44:	4620      	mov	r0, r4
     e46:	f006 f872 	bl	6f2e <swap_read_status>
        if (rc != 0) {
     e4a:	b9f8      	cbnz	r0, e8c <FIH_LABEL_FIH_CALL_END_2292+0x10>
        rc = boot_read_image_headers(state, !boot_status_is_reset(bs), bs);
     e4c:	4628      	mov	r0, r5
     e4e:	f005 ffab 	bl	6da8 <boot_status_is_reset>
     e52:	f080 0101 	eor.w	r1, r0, #1
     e56:	462a      	mov	r2, r5
     e58:	b2c9      	uxtb	r1, r1
     e5a:	4620      	mov	r0, r4
     e5c:	f005 ff7f 	bl	6d5e <boot_read_image_headers>
        if (rc != 0) {
     e60:	bb50      	cbnz	r0, eb8 <FIH_LABEL_FIH_CALL_END_2292+0x3c>
        if (!boot_status_is_reset(bs)) {
     e62:	4628      	mov	r0, r5
     e64:	f005 ffa0 	bl	6da8 <boot_status_is_reset>
     e68:	2800      	cmp	r0, #0
     e6a:	d03b      	beq.n	ee4 <FIH_LABEL_FIH_CALL_END_2292+0x68>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
     e6c:	79eb      	ldrb	r3, [r5, #7]
     e6e:	2b01      	cmp	r3, #1
     e70:	d045      	beq.n	efe <FIH_LABEL_FIH_CALL_END_2292+0x82>

00000e72 <FIH_LABEL_FIH_CALL_START_2276>:
                FIH_CALL(boot_validate_slot, fih_rc,
     e72:	462a      	mov	r2, r5
     e74:	2101      	movs	r1, #1
     e76:	4620      	mov	r0, r4
     e78:	f7ff fe7a 	bl	b70 <boot_validate_slot>

00000e7c <FIH_LABEL_FIH_CALL_END_2292>:
                if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     e7c:	4b29      	ldr	r3, [pc, #164]	; (f24 <FIH_LABEL_FIH_CALL_END_2292+0xa8>)
     e7e:	681b      	ldr	r3, [r3, #0]
     e80:	4283      	cmp	r3, r0
     e82:	d043      	beq.n	f0c <FIH_LABEL_FIH_CALL_END_2292+0x90>
                    BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
     e84:	2305      	movs	r3, #5
     e86:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     e8a:	e7c0      	b.n	e0e <boot_prepare_image_for_update+0x52>
            BOOT_LOG_WRN("Failed reading boot status; Image=%u",
     e8c:	f04f 0000 	mov.w	r0, #0
     e90:	2302      	movs	r3, #2
     e92:	f363 0002 	bfi	r0, r3, #0, #3
     e96:	f36f 00c5 	bfc	r0, #3, #3
     e9a:	4b1e      	ldr	r3, [pc, #120]	; (f14 <FIH_LABEL_FIH_CALL_END_2292+0x98>)
     e9c:	4a1e      	ldr	r2, [pc, #120]	; (f18 <FIH_LABEL_FIH_CALL_END_2292+0x9c>)
     e9e:	1a9b      	subs	r3, r3, r2
     ea0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     ea4:	f363 108f 	bfi	r0, r3, #6, #10
     ea8:	2200      	movs	r2, #0
     eaa:	491f      	ldr	r1, [pc, #124]	; (f28 <FIH_LABEL_FIH_CALL_END_2292+0xac>)
     eac:	f006 fbf3 	bl	7696 <log_string_sync>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     eb0:	2301      	movs	r3, #1
     eb2:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
            return;
     eb6:	e7aa      	b.n	e0e <boot_prepare_image_for_update+0x52>
            BOOT_LOG_WRN("Failed reading image headers; Image=%u",
     eb8:	f04f 0000 	mov.w	r0, #0
     ebc:	2302      	movs	r3, #2
     ebe:	f363 0002 	bfi	r0, r3, #0, #3
     ec2:	f36f 00c5 	bfc	r0, #3, #3
     ec6:	4b13      	ldr	r3, [pc, #76]	; (f14 <FIH_LABEL_FIH_CALL_END_2292+0x98>)
     ec8:	4a13      	ldr	r2, [pc, #76]	; (f18 <FIH_LABEL_FIH_CALL_END_2292+0x9c>)
     eca:	1a9b      	subs	r3, r3, r2
     ecc:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     ed0:	f363 108f 	bfi	r0, r3, #6, #10
     ed4:	2200      	movs	r2, #0
     ed6:	4912      	ldr	r1, [pc, #72]	; (f20 <FIH_LABEL_FIH_CALL_END_2292+0xa4>)
     ed8:	f006 fbdd 	bl	7696 <log_string_sync>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     edc:	2301      	movs	r3, #1
     ede:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
            return;
     ee2:	e794      	b.n	e0e <boot_prepare_image_for_update+0x52>
            rc = boot_complete_partial_swap(state, bs);
     ee4:	4629      	mov	r1, r5
     ee6:	4620      	mov	r0, r4
     ee8:	f7ff ff22 	bl	d30 <boot_complete_partial_swap>
            rc = boot_read_image_headers(state, false, bs);
     eec:	462a      	mov	r2, r5
     eee:	2100      	movs	r1, #0
     ef0:	4620      	mov	r0, r4
     ef2:	f005 ff34 	bl	6d5e <boot_read_image_headers>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     ef6:	2301      	movs	r3, #1
     ef8:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     efc:	e787      	b.n	e0e <boot_prepare_image_for_update+0x52>
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
     efe:	4629      	mov	r1, r5
     f00:	4620      	mov	r0, r4
     f02:	f7ff fe9f 	bl	c44 <boot_validated_swap_type>
     f06:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
     f0a:	e780      	b.n	e0e <boot_prepare_image_for_update+0x52>
                    BOOT_SWAP_TYPE(state) = bs->swap_type;
     f0c:	79eb      	ldrb	r3, [r5, #7]
     f0e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     f12:	e77c      	b.n	e0e <boot_prepare_image_for_update+0x52>
     f14:	0000a134 	.word	0x0000a134
     f18:	0000a11c 	.word	0x0000a11c
     f1c:	0000a3ac 	.word	0x0000a3ac
     f20:	0000a3ec 	.word	0x0000a3ec
     f24:	20021a4c 	.word	0x20021a4c
     f28:	0000a414 	.word	0x0000a414

00000f2c <boot_copy_region>:
{
     f2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     f30:	460f      	mov	r7, r1
     f32:	4690      	mov	r8, r2
     f34:	461e      	mov	r6, r3
     f36:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
     f3a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    bytes_copied = 0;
     f3c:	2400      	movs	r4, #0
    while (bytes_copied < sz) {
     f3e:	e009      	b.n	f54 <boot_copy_region+0x28>
     f40:	f500 72c0 	add.w	r2, r0, #384	; 0x180
     f44:	4b14      	ldr	r3, [pc, #80]	; (f98 <boot_copy_region+0x6c>)
     f46:	4915      	ldr	r1, [pc, #84]	; (f9c <boot_copy_region+0x70>)
     f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        MCUBOOT_WATCHDOG_FEED();
     f4c:	3001      	adds	r0, #1
     f4e:	b2c0      	uxtb	r0, r0
     f50:	2807      	cmp	r0, #7
     f52:	d9f5      	bls.n	f40 <boot_copy_region+0x14>
    while (bytes_copied < sz) {
     f54:	42ac      	cmp	r4, r5
     f56:	d217      	bcs.n	f88 <boot_copy_region+0x5c>
        if (sz - bytes_copied > sizeof buf) {
     f58:	eba5 0a04 	sub.w	sl, r5, r4
     f5c:	f5ba 6f80 	cmp.w	sl, #1024	; 0x400
     f60:	d901      	bls.n	f66 <boot_copy_region+0x3a>
            chunk_sz = sizeof buf;
     f62:	f44f 6a80 	mov.w	sl, #1024	; 0x400
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     f66:	4653      	mov	r3, sl
     f68:	4a0d      	ldr	r2, [pc, #52]	; (fa0 <boot_copy_region+0x74>)
     f6a:	19a1      	adds	r1, r4, r6
     f6c:	4638      	mov	r0, r7
     f6e:	f006 fc7b 	bl	7868 <flash_area_read>
        if (rc != 0) {
     f72:	b960      	cbnz	r0, f8e <boot_copy_region+0x62>
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
     f74:	4653      	mov	r3, sl
     f76:	4a0a      	ldr	r2, [pc, #40]	; (fa0 <boot_copy_region+0x74>)
     f78:	eb04 0109 	add.w	r1, r4, r9
     f7c:	4640      	mov	r0, r8
     f7e:	f006 fc92 	bl	78a6 <flash_area_write>
        if (rc != 0) {
     f82:	b930      	cbnz	r0, f92 <boot_copy_region+0x66>
        bytes_copied += chunk_sz;
     f84:	4454      	add	r4, sl
        MCUBOOT_WATCHDOG_FEED();
     f86:	e7e3      	b.n	f50 <boot_copy_region+0x24>
    return 0;
     f88:	2000      	movs	r0, #0
}
     f8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return BOOT_EFLASH;
     f8e:	2001      	movs	r0, #1
     f90:	e7fb      	b.n	f8a <boot_copy_region+0x5e>
            return BOOT_EFLASH;
     f92:	2001      	movs	r0, #1
     f94:	e7f9      	b.n	f8a <boot_copy_region+0x5e>
     f96:	bf00      	nop
     f98:	50018000 	.word	0x50018000
     f9c:	6e524635 	.word	0x6e524635
     fa0:	20021ab0 	.word	0x20021ab0

00000fa4 <context_boot_go>:

fih_int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
     fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     fa8:	b084      	sub	sp, #16
     faa:	4604      	mov	r4, r0
     fac:	460f      	mov	r7, r1
    size_t slot;
    struct boot_status bs;
    int rc = -1;
    fih_int fih_rc = FIH_FAILURE;
     fae:	4b48      	ldr	r3, [pc, #288]	; (10d0 <FIH_LABEL_FIH_CALL_END_3000+0x9e>)
     fb0:	681e      	ldr	r6, [r3, #0]
    TARGET_STATIC boot_sector_t secondary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
#if MCUBOOT_SWAP_USING_SCRATCH
    TARGET_STATIC boot_sector_t scratch_sectors[BOOT_MAX_IMG_SECTORS];
#endif

    memset(state, 0, sizeof(struct boot_loader_state));
     fb2:	2260      	movs	r2, #96	; 0x60
     fb4:	2100      	movs	r1, #0
     fb6:	f006 ff39 	bl	7e2c <memset>
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
     fba:	4b46      	ldr	r3, [pc, #280]	; (10d4 <FIH_LABEL_FIH_CALL_END_3000+0xa2>)
     fbc:	6263      	str	r3, [r4, #36]	; 0x24
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
     fbe:	4b46      	ldr	r3, [pc, #280]	; (10d8 <FIH_LABEL_FIH_CALL_END_3000+0xa6>)
     fc0:	6523      	str	r3, [r4, #80]	; 0x50
    int rc = -1;
     fc2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
#endif

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
     fc6:	f04f 0800 	mov.w	r8, #0
     fca:	e00e      	b.n	fea <context_boot_go+0x46>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     fcc:	4641      	mov	r1, r8
     fce:	2000      	movs	r0, #0
     fd0:	f005 fb1a 	bl	6608 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
     fd4:	212c      	movs	r1, #44	; 0x2c
     fd6:	fb01 f108 	mul.w	r1, r1, r8
     fda:	3120      	adds	r1, #32
     fdc:	4421      	add	r1, r4
     fde:	b2c0      	uxtb	r0, r0
     fe0:	f001 fca2 	bl	2928 <flash_area_open>
     fe4:	4605      	mov	r5, r0
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
     fe6:	f108 0801 	add.w	r8, r8, #1
     fea:	f1b8 0f01 	cmp.w	r8, #1
     fee:	d9ed      	bls.n	fcc <context_boot_go+0x28>
                             &BOOT_SCRATCH_AREA(state));
        assert(rc == 0);
#endif

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);
     ff0:	4669      	mov	r1, sp
     ff2:	4620      	mov	r0, r4
     ff4:	f7ff fee2 	bl	dbc <boot_prepare_image_for_update>

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
     ff8:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
        /* Indicate that swap is not aborted */
        boot_status_reset(&bs);
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
     ffc:	f88d 3007 	strb.w	r3, [sp, #7]

        switch (BOOT_SWAP_TYPE(state)) {
    1000:	2b04      	cmp	r3, #4
    1002:	d81c      	bhi.n	103e <FIH_LABEL_FIH_CALL_END_3000+0xc>
    1004:	2b02      	cmp	r3, #2
    1006:	d226      	bcs.n	1056 <FIH_LABEL_FIH_CALL_END_3000+0x24>
    1008:	2b01      	cmp	r3, #1
    100a:	d12a      	bne.n	1062 <FIH_LABEL_FIH_CALL_END_3000+0x30>

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    100c:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
    1010:	2bff      	cmp	r3, #255	; 0xff
    1012:	d02a      	beq.n	106a <FIH_LABEL_FIH_CALL_END_3000+0x38>
    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
    1014:	2b01      	cmp	r3, #1
    1016:	d006      	beq.n	1026 <FIH_LABEL_FIH_CALL_START_2983>
            /* Attempt to read an image header from each slot. Ensure that image
             * headers in slots are aligned with headers in boot_data.
             */
            rc = boot_read_image_headers(state, false, &bs);
    1018:	466a      	mov	r2, sp
    101a:	2100      	movs	r1, #0
    101c:	4620      	mov	r0, r4
    101e:	f005 fe9e 	bl	6d5e <boot_read_image_headers>
            if (rc != 0) {
    1022:	4605      	mov	r5, r0
    1024:	b948      	cbnz	r0, 103a <FIH_LABEL_FIH_CALL_END_3000+0x8>

00001026 <FIH_LABEL_FIH_CALL_START_2983>:
	 * primary.
	 */
	if (BOOT_CURR_IMG(state) == 0)
#endif
	{
            FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_PRIMARY_SLOT, NULL);
    1026:	2200      	movs	r2, #0
    1028:	4611      	mov	r1, r2
    102a:	4620      	mov	r0, r4
    102c:	f7ff fda0 	bl	b70 <boot_validate_slot>
    1030:	4606      	mov	r6, r0

00001032 <FIH_LABEL_FIH_CALL_END_3000>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    1032:	4b2a      	ldr	r3, [pc, #168]	; (10dc <FIH_LABEL_FIH_CALL_END_3000+0xaa>)
    1034:	681b      	ldr	r3, [r3, #0]
    1036:	4283      	cmp	r3, r0
    1038:	d029      	beq.n	108e <FIH_LABEL_FIH_CALL_END_3000+0x5c>
out:
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
#if MCUBOOT_SWAP_USING_SCRATCH
        flash_area_close(BOOT_SCRATCH_AREA(state));
#endif
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    103a:	2700      	movs	r7, #0
    103c:	e03f      	b.n	10be <FIH_LABEL_FIH_CALL_END_3000+0x8c>
        switch (BOOT_SWAP_TYPE(state)) {
    103e:	2b05      	cmp	r3, #5
    1040:	d10f      	bne.n	1062 <FIH_LABEL_FIH_CALL_END_3000+0x30>
            rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    1042:	2000      	movs	r0, #0
    1044:	f005 ffc4 	bl	6fd0 <swap_set_image_ok>
            if (rc != 0) {
    1048:	4605      	mov	r5, r0
    104a:	2800      	cmp	r0, #0
    104c:	d0de      	beq.n	100c <context_boot_go+0x68>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    104e:	23ff      	movs	r3, #255	; 0xff
    1050:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    1054:	e7da      	b.n	100c <context_boot_go+0x68>
            rc = boot_perform_update(state, &bs);
    1056:	4669      	mov	r1, sp
    1058:	4620      	mov	r0, r4
    105a:	f005 feb6 	bl	6dca <boot_perform_update>
    105e:	4605      	mov	r5, r0
            break;
    1060:	e7d4      	b.n	100c <context_boot_go+0x68>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    1062:	23ff      	movs	r3, #255	; 0xff
    1064:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    1068:	e7d0      	b.n	100c <context_boot_go+0x68>
            BOOT_LOG_ERR("panic!");
    106a:	f04f 0000 	mov.w	r0, #0
    106e:	2301      	movs	r3, #1
    1070:	f363 0002 	bfi	r0, r3, #0, #3
    1074:	f36f 00c5 	bfc	r0, #3, #3
    1078:	4b19      	ldr	r3, [pc, #100]	; (10e0 <FIH_LABEL_FIH_CALL_END_3000+0xae>)
    107a:	4a1a      	ldr	r2, [pc, #104]	; (10e4 <FIH_LABEL_FIH_CALL_END_3000+0xb2>)
    107c:	1a9b      	subs	r3, r3, r2
    107e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1082:	f363 108f 	bfi	r0, r3, #6, #10
    1086:	4918      	ldr	r1, [pc, #96]	; (10e8 <FIH_LABEL_FIH_CALL_END_3000+0xb6>)
    1088:	f006 fb05 	bl	7696 <log_string_sync>
            FIH_PANIC;
    108c:	e7fe      	b.n	108c <FIH_LABEL_FIH_CALL_END_3000+0x5a>
    memset(&bs, 0, sizeof(struct boot_status));
    108e:	2210      	movs	r2, #16
    1090:	2100      	movs	r1, #0
    1092:	4668      	mov	r0, sp
    1094:	f006 feca 	bl	7e2c <memset>
    rsp->br_flash_dev_id = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT)->fa_device_id;
    1098:	6a23      	ldr	r3, [r4, #32]
    109a:	785b      	ldrb	r3, [r3, #1]
    109c:	713b      	strb	r3, [r7, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return BOOT_IMG(state, slot).area->fa_off;
    109e:	6a23      	ldr	r3, [r4, #32]
    10a0:	685b      	ldr	r3, [r3, #4]
    rsp->br_image_off = boot_img_slot_off(state, BOOT_PRIMARY_SLOT);
    10a2:	60bb      	str	r3, [r7, #8]
    rsp->br_hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
    10a4:	603c      	str	r4, [r7, #0]
    fih_rc = FIH_SUCCESS;
    10a6:	4b0d      	ldr	r3, [pc, #52]	; (10dc <FIH_LABEL_FIH_CALL_END_3000+0xaa>)
    10a8:	681e      	ldr	r6, [r3, #0]
    10aa:	e7c6      	b.n	103a <FIH_LABEL_FIH_CALL_END_3000+0x8>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
    10ac:	f1c7 0301 	rsb	r3, r7, #1
    10b0:	222c      	movs	r2, #44	; 0x2c
    10b2:	fb02 4303 	mla	r3, r2, r3, r4
    10b6:	6a18      	ldr	r0, [r3, #32]
    10b8:	f006 fbd5 	bl	7866 <flash_area_close>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    10bc:	3701      	adds	r7, #1
    10be:	2f01      	cmp	r7, #1
    10c0:	d9f4      	bls.n	10ac <FIH_LABEL_FIH_CALL_END_3000+0x7a>
        }
    }

    if (rc) {
    10c2:	b905      	cbnz	r5, 10c6 <FIH_LABEL_FIH_CALL_END_3000+0x94>
    10c4:	4635      	mov	r5, r6
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
    10c6:	4628      	mov	r0, r5
    10c8:	b004      	add	sp, #16
    10ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10ce:	bf00      	nop
    10d0:	20020000 	.word	0x20020000
    10d4:	20021eb0 	.word	0x20021eb0
    10d8:	200222b0 	.word	0x200222b0
    10dc:	20021a4c 	.word	0x20021a4c
    10e0:	0000a134 	.word	0x0000a134
    10e4:	0000a11c 	.word	0x0000a11c
    10e8:	0000a3a4 	.word	0x0000a3a4

000010ec <boot_go>:
 *
 * @return                      FIH_SUCCESS on success; nonzero on failure.
 */
fih_int
boot_go(struct boot_rsp *rsp)
{
    10ec:	b508      	push	{r3, lr}
    10ee:	4601      	mov	r1, r0

000010f0 <FIH_LABEL_FIH_CALL_START_3549>:
    fih_int fih_rc = FIH_FAILURE;
    FIH_CALL(context_boot_go, fih_rc, &boot_data, rsp);
    10f0:	4801      	ldr	r0, [pc, #4]	; (10f8 <FIH_LABEL_FIH_CALL_END_3566+0x2>)
    10f2:	f7ff ff57 	bl	fa4 <context_boot_go>

000010f6 <FIH_LABEL_FIH_CALL_END_3566>:
    FIH_RET(fih_rc);
}
    10f6:	bd08      	pop	{r3, pc}
    10f8:	20021a50 	.word	0x20021a50

000010fc <boot_move_sector_up>:
 */
static void
boot_move_sector_up(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs, const struct flash_area *fap_pri,
        const struct flash_area *fap_sec)
{
    10fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1100:	b083      	sub	sp, #12
    1102:	460f      	mov	r7, r1
    1104:	4615      	mov	r5, r2
    1106:	461c      	mov	r4, r3
    1108:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28

static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    110c:	6a53      	ldr	r3, [r2, #36]	; 0x24
    110e:	f853 6030 	ldr.w	r6, [r3, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
    1112:	681a      	ldr	r2, [r3, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    1114:	1ab6      	subs	r6, r6, r2
     * would be enough
     */

    /* Calculate offset from start of image area. */
    new_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);
    old_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx - 1);
    1116:	3801      	subs	r0, #1
    1118:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
    111c:	eba3 0902 	sub.w	r9, r3, r2

    if (bs->idx == BOOT_STATUS_IDX_0) {
    1120:	6823      	ldr	r3, [r4, #0]
    1122:	2b01      	cmp	r3, #1
    1124:	d01b      	beq.n	115e <boot_move_sector_up+0x62>

        rc = swap_erase_trailer_sectors(state, fap_sec);
        assert(rc == 0);
    }

    rc = boot_erase_region(fap_pri, new_off, sz);
    1126:	463a      	mov	r2, r7
    1128:	4631      	mov	r1, r6
    112a:	4640      	mov	r0, r8
    112c:	f005 fea1 	bl	6e72 <boot_erase_region>
    assert(rc == 0);

    rc = boot_copy_region(state, fap_pri, fap_pri, old_off, new_off, sz);
    1130:	9701      	str	r7, [sp, #4]
    1132:	9600      	str	r6, [sp, #0]
    1134:	464b      	mov	r3, r9
    1136:	4642      	mov	r2, r8
    1138:	4641      	mov	r1, r8
    113a:	4628      	mov	r0, r5
    113c:	f7ff fef6 	bl	f2c <boot_copy_region>
    assert(rc == 0);

    rc = boot_write_status(state, bs);
    1140:	4621      	mov	r1, r4
    1142:	4628      	mov	r0, r5
    1144:	f005 fe62 	bl	6e0c <boot_write_status>

    bs->idx++;
    1148:	6823      	ldr	r3, [r4, #0]
    114a:	3301      	adds	r3, #1
    114c:	6023      	str	r3, [r4, #0]
    BOOT_STATUS_ASSERT(rc == 0);
    114e:	b118      	cbz	r0, 1158 <boot_move_sector_up+0x5c>
    1150:	4a0c      	ldr	r2, [pc, #48]	; (1184 <boot_move_sector_up+0x88>)
    1152:	6813      	ldr	r3, [r2, #0]
    1154:	3301      	adds	r3, #1
    1156:	6013      	str	r3, [r2, #0]
}
    1158:	b003      	add	sp, #12
    115a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (bs->source != BOOT_STATUS_SOURCE_PRIMARY_SLOT) {
    115e:	68e3      	ldr	r3, [r4, #12]
    1160:	2b02      	cmp	r3, #2
    1162:	d104      	bne.n	116e <boot_move_sector_up+0x72>
        rc = swap_erase_trailer_sectors(state, fap_sec);
    1164:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1166:	4628      	mov	r0, r5
    1168:	f005 fe87 	bl	6e7a <swap_erase_trailer_sectors>
    116c:	e7db      	b.n	1126 <boot_move_sector_up+0x2a>
            rc = swap_erase_trailer_sectors(state, fap_pri);
    116e:	4641      	mov	r1, r8
    1170:	4628      	mov	r0, r5
    1172:	f005 fe82 	bl	6e7a <swap_erase_trailer_sectors>
            rc = swap_status_init(state, fap_pri, bs);
    1176:	4622      	mov	r2, r4
    1178:	4641      	mov	r1, r8
    117a:	4628      	mov	r0, r5
    117c:	f005 feb5 	bl	6eea <swap_status_init>
    1180:	e7f0      	b.n	1164 <boot_move_sector_up+0x68>
    1182:	bf00      	nop
    1184:	200227b0 	.word	0x200227b0

00001188 <boot_swap_sectors>:

static void
boot_swap_sectors(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs, const struct flash_area *fap_pri,
        const struct flash_area *fap_sec)
{
    1188:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    118c:	b083      	sub	sp, #12
    118e:	460e      	mov	r6, r1
    1190:	4615      	mov	r5, r2
    1192:	461c      	mov	r4, r3
    1194:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1196:	f852 1030 	ldr.w	r1, [r2, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
    119a:	6813      	ldr	r3, [r2, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    119c:	eba1 0803 	sub.w	r8, r1, r3
    uint32_t pri_up_off;
    uint32_t sec_off;
    int rc;

    pri_up_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);
    pri_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx - 1);
    11a0:	3801      	subs	r0, #1
    11a2:	f852 7030 	ldr.w	r7, [r2, r0, lsl #3]
    11a6:	1aff      	subs	r7, r7, r3
    11a8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    11aa:	f852 1030 	ldr.w	r1, [r2, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
    11ae:	6813      	ldr	r3, [r2, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    11b0:	eba1 0903 	sub.w	r9, r1, r3
    sec_off = boot_img_sector_off(state, BOOT_SECONDARY_SLOT, idx - 1);

    if (bs->state == BOOT_STATUS_STATE_0) {
    11b4:	7923      	ldrb	r3, [r4, #4]
    11b6:	2b01      	cmp	r3, #1
    11b8:	d005      	beq.n	11c6 <boot_swap_sectors+0x3e>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_1;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_1) {
    11ba:	7923      	ldrb	r3, [r4, #4]
    11bc:	2b02      	cmp	r3, #2
    11be:	d01c      	beq.n	11fa <boot_swap_sectors+0x72>
        rc = boot_write_status(state, bs);
        bs->idx++;
        bs->state = BOOT_STATUS_STATE_0;
        BOOT_STATUS_ASSERT(rc == 0);
    }
}
    11c0:	b003      	add	sp, #12
    11c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        rc = boot_erase_region(fap_pri, pri_off, sz);
    11c6:	4632      	mov	r2, r6
    11c8:	4639      	mov	r1, r7
    11ca:	980a      	ldr	r0, [sp, #40]	; 0x28
    11cc:	f005 fe51 	bl	6e72 <boot_erase_region>
        rc = boot_copy_region(state, fap_sec, fap_pri, sec_off, pri_off, sz);
    11d0:	9601      	str	r6, [sp, #4]
    11d2:	9700      	str	r7, [sp, #0]
    11d4:	464b      	mov	r3, r9
    11d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    11d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    11da:	4628      	mov	r0, r5
    11dc:	f7ff fea6 	bl	f2c <boot_copy_region>
        rc = boot_write_status(state, bs);
    11e0:	4621      	mov	r1, r4
    11e2:	4628      	mov	r0, r5
    11e4:	f005 fe12 	bl	6e0c <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
    11e8:	2302      	movs	r3, #2
    11ea:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    11ec:	2800      	cmp	r0, #0
    11ee:	d0e4      	beq.n	11ba <boot_swap_sectors+0x32>
    11f0:	4a11      	ldr	r2, [pc, #68]	; (1238 <boot_swap_sectors+0xb0>)
    11f2:	6813      	ldr	r3, [r2, #0]
    11f4:	3301      	adds	r3, #1
    11f6:	6013      	str	r3, [r2, #0]
    11f8:	e7df      	b.n	11ba <boot_swap_sectors+0x32>
        rc = boot_erase_region(fap_sec, sec_off, sz);
    11fa:	4632      	mov	r2, r6
    11fc:	4649      	mov	r1, r9
    11fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1200:	f005 fe37 	bl	6e72 <boot_erase_region>
        rc = boot_copy_region(state, fap_pri, fap_sec, pri_up_off, sec_off, sz);
    1204:	9601      	str	r6, [sp, #4]
    1206:	f8cd 9000 	str.w	r9, [sp]
    120a:	4643      	mov	r3, r8
    120c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    120e:	990a      	ldr	r1, [sp, #40]	; 0x28
    1210:	4628      	mov	r0, r5
    1212:	f7ff fe8b 	bl	f2c <boot_copy_region>
        rc = boot_write_status(state, bs);
    1216:	4621      	mov	r1, r4
    1218:	4628      	mov	r0, r5
    121a:	f005 fdf7 	bl	6e0c <boot_write_status>
        bs->idx++;
    121e:	6823      	ldr	r3, [r4, #0]
    1220:	3301      	adds	r3, #1
    1222:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
    1224:	2301      	movs	r3, #1
    1226:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    1228:	2800      	cmp	r0, #0
    122a:	d0c9      	beq.n	11c0 <boot_swap_sectors+0x38>
    122c:	4a02      	ldr	r2, [pc, #8]	; (1238 <boot_swap_sectors+0xb0>)
    122e:	6813      	ldr	r3, [r2, #0]
    1230:	3301      	adds	r3, #1
    1232:	6013      	str	r3, [r2, #0]
}
    1234:	e7c4      	b.n	11c0 <boot_swap_sectors+0x38>
    1236:	bf00      	nop
    1238:	200227b0 	.word	0x200227b0

0000123c <boot_read_image_header>:
{
    123c:	b570      	push	{r4, r5, r6, lr}
    123e:	b082      	sub	sp, #8
    1240:	4615      	mov	r5, r2
    if (bs) {
    1242:	461e      	mov	r6, r3
    1244:	2b00      	cmp	r3, #0
    1246:	d036      	beq.n	12b6 <boot_read_image_header+0x7a>
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
    1248:	6a43      	ldr	r3, [r0, #36]	; 0x24
    124a:	685c      	ldr	r4, [r3, #4]
        if (bs->op == BOOT_STATUS_OP_MOVE) {
    124c:	7973      	ldrb	r3, [r6, #5]
    124e:	2b01      	cmp	r3, #1
    1250:	d011      	beq.n	1276 <boot_read_image_header+0x3a>
        } else if (bs->op == BOOT_STATUS_OP_SWAP) {
    1252:	2b02      	cmp	r3, #2
    1254:	d017      	beq.n	1286 <boot_read_image_header+0x4a>
    off = 0;
    1256:	2400      	movs	r4, #0
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    1258:	2000      	movs	r0, #0
    125a:	f005 f9d5 	bl	6608 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    125e:	a901      	add	r1, sp, #4
    1260:	b2c0      	uxtb	r0, r0
    1262:	f001 fb61 	bl	2928 <flash_area_open>
    if (rc != 0) {
    1266:	b368      	cbz	r0, 12c4 <boot_read_image_header+0x88>
        rc = BOOT_EFLASH;
    1268:	2401      	movs	r4, #1
    flash_area_close(fap);
    126a:	9801      	ldr	r0, [sp, #4]
    126c:	f006 fafb 	bl	7866 <flash_area_close>
}
    1270:	4620      	mov	r0, r4
    1272:	b002      	add	sp, #8
    1274:	bd70      	pop	{r4, r5, r6, pc}
            if (slot == 0 && bs->idx > g_last_idx) {
    1276:	bb01      	cbnz	r1, 12ba <boot_read_image_header+0x7e>
    1278:	6832      	ldr	r2, [r6, #0]
    127a:	4b1c      	ldr	r3, [pc, #112]	; (12ec <boot_read_image_header+0xb0>)
    127c:	681b      	ldr	r3, [r3, #0]
    127e:	429a      	cmp	r2, r3
    1280:	d8ea      	bhi.n	1258 <boot_read_image_header+0x1c>
    off = 0;
    1282:	2400      	movs	r4, #0
    1284:	e7e8      	b.n	1258 <boot_read_image_header+0x1c>
            if (bs->idx > 1 && bs->idx <= g_last_idx) {
    1286:	6833      	ldr	r3, [r6, #0]
    1288:	2b01      	cmp	r3, #1
    128a:	d907      	bls.n	129c <boot_read_image_header+0x60>
    128c:	4a17      	ldr	r2, [pc, #92]	; (12ec <boot_read_image_header+0xb0>)
    128e:	6812      	ldr	r2, [r2, #0]
    1290:	4293      	cmp	r3, r2
    1292:	d803      	bhi.n	129c <boot_read_image_header+0x60>
                if (slot == 0) {
    1294:	b999      	cbnz	r1, 12be <boot_read_image_header+0x82>
    off = 0;
    1296:	2400      	movs	r4, #0
                    slot = 1;
    1298:	2101      	movs	r1, #1
    129a:	e7dd      	b.n	1258 <boot_read_image_header+0x1c>
            } else if (bs->idx == 1) {
    129c:	2b01      	cmp	r3, #1
    129e:	d001      	beq.n	12a4 <boot_read_image_header+0x68>
    off = 0;
    12a0:	2400      	movs	r4, #0
    12a2:	e7d9      	b.n	1258 <boot_read_image_header+0x1c>
                if (slot == 0) {
    12a4:	b101      	cbz	r1, 12a8 <boot_read_image_header+0x6c>
    off = 0;
    12a6:	2400      	movs	r4, #0
                if (slot == 1 && bs->state == 2) {
    12a8:	2901      	cmp	r1, #1
    12aa:	d1d5      	bne.n	1258 <boot_read_image_header+0x1c>
    12ac:	7933      	ldrb	r3, [r6, #4]
    12ae:	2b02      	cmp	r3, #2
    12b0:	d1d2      	bne.n	1258 <boot_read_image_header+0x1c>
                    slot = 0;
    12b2:	2100      	movs	r1, #0
    12b4:	e7d0      	b.n	1258 <boot_read_image_header+0x1c>
    off = 0;
    12b6:	2400      	movs	r4, #0
    12b8:	e7ce      	b.n	1258 <boot_read_image_header+0x1c>
    12ba:	2400      	movs	r4, #0
    12bc:	e7cc      	b.n	1258 <boot_read_image_header+0x1c>
    12be:	2400      	movs	r4, #0
                    slot = 0;
    12c0:	4621      	mov	r1, r4
    12c2:	e7c9      	b.n	1258 <boot_read_image_header+0x1c>
    rc = flash_area_read(fap, off, out_hdr, sizeof *out_hdr);
    12c4:	2320      	movs	r3, #32
    12c6:	462a      	mov	r2, r5
    12c8:	4621      	mov	r1, r4
    12ca:	9801      	ldr	r0, [sp, #4]
    12cc:	f006 facc 	bl	7868 <flash_area_read>
    if (rc != 0) {
    12d0:	4604      	mov	r4, r0
    12d2:	b940      	cbnz	r0, 12e6 <boot_read_image_header+0xaa>
    if (bs != NULL && out_hdr->ih_magic != IMAGE_MAGIC) {
    12d4:	2e00      	cmp	r6, #0
    12d6:	d0c8      	beq.n	126a <boot_read_image_header+0x2e>
    12d8:	682a      	ldr	r2, [r5, #0]
    12da:	4b05      	ldr	r3, [pc, #20]	; (12f0 <boot_read_image_header+0xb4>)
    12dc:	429a      	cmp	r2, r3
    12de:	d0c4      	beq.n	126a <boot_read_image_header+0x2e>
        rc = -1;
    12e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    12e4:	e7c1      	b.n	126a <boot_read_image_header+0x2e>
        rc = BOOT_EFLASH;
    12e6:	2401      	movs	r4, #1
    12e8:	e7bf      	b.n	126a <boot_read_image_header+0x2e>
    12ea:	bf00      	nop
    12ec:	20020004 	.word	0x20020004
    12f0:	96f3b83d 	.word	0x96f3b83d

000012f4 <swap_read_status_bytes>:
{
    12f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    12f8:	b085      	sub	sp, #20
    12fa:	4607      	mov	r7, r0
    12fc:	460c      	mov	r4, r1
    12fe:	9201      	str	r2, [sp, #4]
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
    1300:	4601      	mov	r1, r0
    1302:	2000      	movs	r0, #0
    1304:	f005 fb6b 	bl	69de <boot_status_entries>
    if (max_entries < 0) {
    1308:	1e05      	subs	r5, r0, #0
    130a:	db69      	blt.n	13e0 <swap_read_status_bytes+0xec>
    write_sz = BOOT_WRITE_SZ(state);
    130c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    130e:	9300      	str	r3, [sp, #0]
    off = boot_status_off(fap);
    1310:	4638      	mov	r0, r7
    1312:	f005 fb72 	bl	69fa <boot_status_off>
    1316:	4681      	mov	r9, r0
    erased_sections = 0;
    1318:	f04f 0b00 	mov.w	fp, #0
    last_rc = 1;
    131c:	f04f 0801 	mov.w	r8, #1
    found_idx = -1;
    1320:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    for (i = max_entries; i > 0; i--) {
    1324:	e003      	b.n	132e <swap_read_status_bytes+0x3a>
                erased_sections++;
    1326:	f10b 0b01 	add.w	fp, fp, #1
                found_idx = i;
    132a:	4625      	mov	r5, r4
    132c:	46b0      	mov	r8, r6
    for (i = max_entries; i > 0; i--) {
    132e:	2d00      	cmp	r5, #0
    1330:	dd1b      	ble.n	136a <swap_read_status_bytes+0x76>
        rc = flash_area_read(fap, off + (i - 1) * write_sz, &status, 1);
    1332:	1e6c      	subs	r4, r5, #1
    1334:	f89d 1000 	ldrb.w	r1, [sp]
    1338:	2301      	movs	r3, #1
    133a:	f10d 020f 	add.w	r2, sp, #15
    133e:	fb04 9101 	mla	r1, r4, r1, r9
    1342:	4638      	mov	r0, r7
    1344:	f006 fa90 	bl	7868 <flash_area_read>
        if (rc < 0) {
    1348:	1e06      	subs	r6, r0, #0
    134a:	db4b      	blt.n	13e4 <swap_read_status_bytes+0xf0>
        if (bootutil_buffer_is_erased(fap, &status, 1)) {
    134c:	2201      	movs	r2, #1
    134e:	f10d 010f 	add.w	r1, sp, #15
    1352:	4638      	mov	r0, r7
    1354:	f005 fb5d 	bl	6a12 <bootutil_buffer_is_erased>
    1358:	b110      	cbz	r0, 1360 <swap_read_status_bytes+0x6c>
            if (rc != last_rc) {
    135a:	45b0      	cmp	r8, r6
    135c:	d1e3      	bne.n	1326 <swap_read_status_bytes+0x32>
    135e:	e7e4      	b.n	132a <swap_read_status_bytes+0x36>
            if (found_idx == -1) {
    1360:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
    1364:	d1e1      	bne.n	132a <swap_read_status_bytes+0x36>
                found_idx = i;
    1366:	46aa      	mov	sl, r5
    1368:	e7df      	b.n	132a <swap_read_status_bytes+0x36>
    if (erased_sections > 1) {
    136a:	f1bb 0f01 	cmp.w	fp, #1
    136e:	dc0e      	bgt.n	138e <swap_read_status_bytes+0x9a>
    if (found_idx == -1) {
    1370:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
    1374:	d03a      	beq.n	13ec <swap_read_status_bytes+0xf8>
    } else if (found_idx < move_entries) {
    1376:	f1ba 0f7f 	cmp.w	sl, #127	; 0x7f
    137a:	dc1a      	bgt.n	13b2 <swap_read_status_bytes+0xbe>
        bs->op = BOOT_STATUS_OP_MOVE;
    137c:	2301      	movs	r3, #1
    137e:	9901      	ldr	r1, [sp, #4]
    1380:	714b      	strb	r3, [r1, #5]
        bs->idx = (found_idx  / BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_IDX_0;
    1382:	eb0a 0203 	add.w	r2, sl, r3
    1386:	600a      	str	r2, [r1, #0]
        bs->state = (found_idx % BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_STATE_0;;
    1388:	710b      	strb	r3, [r1, #4]
    return 0;
    138a:	2000      	movs	r0, #0
    138c:	e02b      	b.n	13e6 <swap_read_status_bytes+0xf2>
        BOOT_LOG_ERR("Detected inconsistent status!");
    138e:	f04f 0000 	mov.w	r0, #0
    1392:	2301      	movs	r3, #1
    1394:	f363 0002 	bfi	r0, r3, #0, #3
    1398:	f36f 00c5 	bfc	r0, #3, #3
    139c:	4b14      	ldr	r3, [pc, #80]	; (13f0 <swap_read_status_bytes+0xfc>)
    139e:	4a15      	ldr	r2, [pc, #84]	; (13f4 <swap_read_status_bytes+0x100>)
    13a0:	1a9b      	subs	r3, r3, r2
    13a2:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    13a6:	f363 108f 	bfi	r0, r3, #6, #10
    13aa:	4913      	ldr	r1, [pc, #76]	; (13f8 <swap_read_status_bytes+0x104>)
    13ac:	f006 f973 	bl	7696 <log_string_sync>
    13b0:	e7de      	b.n	1370 <swap_read_status_bytes+0x7c>
        bs->op = BOOT_STATUS_OP_SWAP;
    13b2:	2302      	movs	r3, #2
    13b4:	9a01      	ldr	r2, [sp, #4]
    13b6:	7153      	strb	r3, [r2, #5]
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
    13b8:	f1aa 0a80 	sub.w	sl, sl, #128	; 0x80
    13bc:	eb0a 73da 	add.w	r3, sl, sl, lsr #31
    13c0:	105b      	asrs	r3, r3, #1
    13c2:	3301      	adds	r3, #1
    13c4:	6013      	str	r3, [r2, #0]
        bs->state = ((found_idx - move_entries) % BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_STATE_0;
    13c6:	f1ba 0f00 	cmp.w	sl, #0
    13ca:	f00a 0a01 	and.w	sl, sl, #1
    13ce:	bfb8      	it	lt
    13d0:	f1ca 0a00 	rsblt	sl, sl, #0
    13d4:	f10a 0a01 	add.w	sl, sl, #1
    13d8:	f882 a004 	strb.w	sl, [r2, #4]
    return 0;
    13dc:	2000      	movs	r0, #0
    13de:	e002      	b.n	13e6 <swap_read_status_bytes+0xf2>
        return BOOT_EBADARGS;
    13e0:	2007      	movs	r0, #7
    13e2:	e000      	b.n	13e6 <swap_read_status_bytes+0xf2>
            return BOOT_EFLASH;
    13e4:	2001      	movs	r0, #1
}
    13e6:	b005      	add	sp, #20
    13e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return 0;
    13ec:	2000      	movs	r0, #0
    13ee:	e7fa      	b.n	13e6 <swap_read_status_bytes+0xf2>
    13f0:	0000a134 	.word	0x0000a134
    13f4:	0000a11c 	.word	0x0000a11c
    13f8:	0000a43c 	.word	0x0000a43c

000013fc <boot_slots_compatible>:
{
    13fc:	b538      	push	{r3, r4, r5, lr}
    return BOOT_IMG(state, slot).num_sectors;
    13fe:	6a85      	ldr	r5, [r0, #40]	; 0x28
    1400:	6d44      	ldr	r4, [r0, #84]	; 0x54
    if ((num_sectors_pri != num_sectors_sec) &&
    1402:	42a5      	cmp	r5, r4
    1404:	d002      	beq.n	140c <boot_slots_compatible+0x10>
            (num_sectors_pri != (num_sectors_sec + 1))) {
    1406:	1c63      	adds	r3, r4, #1
    if ((num_sectors_pri != num_sectors_sec) &&
    1408:	42ab      	cmp	r3, r5
    140a:	d111      	bne.n	1430 <boot_slots_compatible+0x34>
    if (num_sectors_pri > BOOT_MAX_IMG_SECTORS) {
    140c:	2d80      	cmp	r5, #128	; 0x80
    140e:	d822      	bhi.n	1456 <boot_slots_compatible+0x5a>
    for (i = 0; i < num_sectors_sec; i++) {
    1410:	2300      	movs	r3, #0
    size_t sector_sz_pri = 0;
    1412:	4619      	mov	r1, r3
    for (i = 0; i < num_sectors_sec; i++) {
    1414:	42a3      	cmp	r3, r4
    1416:	d244      	bcs.n	14a2 <boot_slots_compatible+0xa6>
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
    1418:	6a42      	ldr	r2, [r0, #36]	; 0x24
    141a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    141e:	6851      	ldr	r1, [r2, #4]
    1420:	6d02      	ldr	r2, [r0, #80]	; 0x50
    1422:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    1426:	6852      	ldr	r2, [r2, #4]
        if (sector_sz_pri != sector_sz_sec) {
    1428:	428a      	cmp	r2, r1
    142a:	d127      	bne.n	147c <boot_slots_compatible+0x80>
    for (i = 0; i < num_sectors_sec; i++) {
    142c:	3301      	adds	r3, #1
    142e:	e7f1      	b.n	1414 <boot_slots_compatible+0x18>
        BOOT_LOG_WRN("Cannot upgrade: not a compatible amount of sectors");
    1430:	f04f 0000 	mov.w	r0, #0
    1434:	2302      	movs	r3, #2
    1436:	f363 0002 	bfi	r0, r3, #0, #3
    143a:	f36f 00c5 	bfc	r0, #3, #3
    143e:	4b28      	ldr	r3, [pc, #160]	; (14e0 <boot_slots_compatible+0xe4>)
    1440:	4a28      	ldr	r2, [pc, #160]	; (14e4 <boot_slots_compatible+0xe8>)
    1442:	1a9b      	subs	r3, r3, r2
    1444:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1448:	f363 108f 	bfi	r0, r3, #6, #10
    144c:	4926      	ldr	r1, [pc, #152]	; (14e8 <boot_slots_compatible+0xec>)
    144e:	f006 f922 	bl	7696 <log_string_sync>
        return 0;
    1452:	2000      	movs	r0, #0
    1454:	e024      	b.n	14a0 <boot_slots_compatible+0xa4>
        BOOT_LOG_WRN("Cannot upgrade: more sectors than allowed");
    1456:	f04f 0000 	mov.w	r0, #0
    145a:	2302      	movs	r3, #2
    145c:	f363 0002 	bfi	r0, r3, #0, #3
    1460:	f36f 00c5 	bfc	r0, #3, #3
    1464:	4b1e      	ldr	r3, [pc, #120]	; (14e0 <boot_slots_compatible+0xe4>)
    1466:	4a1f      	ldr	r2, [pc, #124]	; (14e4 <boot_slots_compatible+0xe8>)
    1468:	1a9b      	subs	r3, r3, r2
    146a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    146e:	f363 108f 	bfi	r0, r3, #6, #10
    1472:	491e      	ldr	r1, [pc, #120]	; (14ec <boot_slots_compatible+0xf0>)
    1474:	f006 f90f 	bl	7696 <log_string_sync>
        return 0;
    1478:	2000      	movs	r0, #0
    147a:	e011      	b.n	14a0 <boot_slots_compatible+0xa4>
            BOOT_LOG_WRN("Cannot upgrade: not same sector layout");
    147c:	f04f 0000 	mov.w	r0, #0
    1480:	2302      	movs	r3, #2
    1482:	f363 0002 	bfi	r0, r3, #0, #3
    1486:	f36f 00c5 	bfc	r0, #3, #3
    148a:	4b15      	ldr	r3, [pc, #84]	; (14e0 <boot_slots_compatible+0xe4>)
    148c:	4a15      	ldr	r2, [pc, #84]	; (14e4 <boot_slots_compatible+0xe8>)
    148e:	1a9b      	subs	r3, r3, r2
    1490:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1494:	f363 108f 	bfi	r0, r3, #6, #10
    1498:	4915      	ldr	r1, [pc, #84]	; (14f0 <boot_slots_compatible+0xf4>)
    149a:	f006 f8fc 	bl	7696 <log_string_sync>
            return 0;
    149e:	2000      	movs	r0, #0
}
    14a0:	bd38      	pop	{r3, r4, r5, pc}
    if (num_sectors_pri > num_sectors_sec) {
    14a2:	42a5      	cmp	r5, r4
    14a4:	d91a      	bls.n	14dc <boot_slots_compatible+0xe0>
    14a6:	6a42      	ldr	r2, [r0, #36]	; 0x24
    14a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    14ac:	685b      	ldr	r3, [r3, #4]
        if (sector_sz_pri != boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i)) {
    14ae:	4299      	cmp	r1, r3
    14b0:	d101      	bne.n	14b6 <boot_slots_compatible+0xba>
    return 1;
    14b2:	2001      	movs	r0, #1
    14b4:	e7f4      	b.n	14a0 <boot_slots_compatible+0xa4>
            BOOT_LOG_WRN("Cannot upgrade: not same sector layout");
    14b6:	f04f 0000 	mov.w	r0, #0
    14ba:	2302      	movs	r3, #2
    14bc:	f363 0002 	bfi	r0, r3, #0, #3
    14c0:	f36f 00c5 	bfc	r0, #3, #3
    14c4:	4b06      	ldr	r3, [pc, #24]	; (14e0 <boot_slots_compatible+0xe4>)
    14c6:	4a07      	ldr	r2, [pc, #28]	; (14e4 <boot_slots_compatible+0xe8>)
    14c8:	1a9b      	subs	r3, r3, r2
    14ca:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    14ce:	f363 108f 	bfi	r0, r3, #6, #10
    14d2:	4907      	ldr	r1, [pc, #28]	; (14f0 <boot_slots_compatible+0xf4>)
    14d4:	f006 f8df 	bl	7696 <log_string_sync>
            return 0;
    14d8:	2000      	movs	r0, #0
    14da:	e7e1      	b.n	14a0 <boot_slots_compatible+0xa4>
    return 1;
    14dc:	2001      	movs	r0, #1
    14de:	e7df      	b.n	14a0 <boot_slots_compatible+0xa4>
    14e0:	0000a134 	.word	0x0000a134
    14e4:	0000a11c 	.word	0x0000a11c
    14e8:	0000a45c 	.word	0x0000a45c
    14ec:	0000a490 	.word	0x0000a490
    14f0:	0000a4bc 	.word	0x0000a4bc

000014f4 <swap_status_source>:
{
    14f4:	b510      	push	{r4, lr}
    14f6:	b088      	sub	sp, #32
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    14f8:	a906      	add	r1, sp, #24
    14fa:	2002      	movs	r0, #2
    14fc:	f005 fb15 	bl	6b2a <boot_read_swap_state_by_id>
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
    1500:	f04f 0000 	mov.w	r0, #0
    1504:	2303      	movs	r3, #3
    1506:	f363 0002 	bfi	r0, r3, #0, #3
    150a:	f36f 00c5 	bfc	r0, #3, #3
    150e:	4b3e      	ldr	r3, [pc, #248]	; (1608 <swap_status_source+0x114>)
    1510:	4a3e      	ldr	r2, [pc, #248]	; (160c <swap_status_source+0x118>)
    1512:	1a9b      	subs	r3, r3, r2
    1514:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1518:	f363 108f 	bfi	r0, r3, #6, #10
    151c:	f89d 3018 	ldrb.w	r3, [sp, #24]
    1520:	2b01      	cmp	r3, #1
    1522:	d053      	beq.n	15cc <swap_status_source+0xd8>
    1524:	2b03      	cmp	r3, #3
    1526:	d04f      	beq.n	15c8 <swap_status_source+0xd4>
    1528:	4b39      	ldr	r3, [pc, #228]	; (1610 <swap_status_source+0x11c>)
    152a:	f89d 2019 	ldrb.w	r2, [sp, #25]
    152e:	f89d 101a 	ldrb.w	r1, [sp, #26]
    1532:	f89d 401b 	ldrb.w	r4, [sp, #27]
    1536:	9402      	str	r4, [sp, #8]
    1538:	9101      	str	r1, [sp, #4]
    153a:	9200      	str	r2, [sp, #0]
    153c:	4a35      	ldr	r2, [pc, #212]	; (1614 <swap_status_source+0x120>)
    153e:	4936      	ldr	r1, [pc, #216]	; (1618 <swap_status_source+0x124>)
    1540:	f006 f8a9 	bl	7696 <log_string_sync>
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    1544:	a904      	add	r1, sp, #16
    1546:	2006      	movs	r0, #6
    1548:	f005 faef 	bl	6b2a <boot_read_swap_state_by_id>
    BOOT_LOG_SWAP_STATE("Secondary image", &state_secondary_slot);
    154c:	f04f 0000 	mov.w	r0, #0
    1550:	2303      	movs	r3, #3
    1552:	f363 0002 	bfi	r0, r3, #0, #3
    1556:	f36f 00c5 	bfc	r0, #3, #3
    155a:	4b2b      	ldr	r3, [pc, #172]	; (1608 <swap_status_source+0x114>)
    155c:	4a2b      	ldr	r2, [pc, #172]	; (160c <swap_status_source+0x118>)
    155e:	1a9b      	subs	r3, r3, r2
    1560:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1564:	f363 108f 	bfi	r0, r3, #6, #10
    1568:	f89d 3010 	ldrb.w	r3, [sp, #16]
    156c:	2b01      	cmp	r3, #1
    156e:	d031      	beq.n	15d4 <swap_status_source+0xe0>
    1570:	2b03      	cmp	r3, #3
    1572:	d02d      	beq.n	15d0 <swap_status_source+0xdc>
    1574:	4b26      	ldr	r3, [pc, #152]	; (1610 <swap_status_source+0x11c>)
    1576:	f89d 2011 	ldrb.w	r2, [sp, #17]
    157a:	f89d 1012 	ldrb.w	r1, [sp, #18]
    157e:	f89d 4013 	ldrb.w	r4, [sp, #19]
    1582:	9402      	str	r4, [sp, #8]
    1584:	9101      	str	r1, [sp, #4]
    1586:	9200      	str	r2, [sp, #0]
    1588:	4a24      	ldr	r2, [pc, #144]	; (161c <swap_status_source+0x128>)
    158a:	4923      	ldr	r1, [pc, #140]	; (1618 <swap_status_source+0x124>)
    158c:	f006 f883 	bl	7696 <log_string_sync>
    if (state_primary_slot.magic == BOOT_MAGIC_GOOD &&
    1590:	f89d 3018 	ldrb.w	r3, [sp, #24]
    1594:	2b01      	cmp	r3, #1
    1596:	d103      	bne.n	15a0 <swap_status_source+0xac>
            state_primary_slot.copy_done == BOOT_FLAG_UNSET &&
    1598:	f89d 301a 	ldrb.w	r3, [sp, #26]
    if (state_primary_slot.magic == BOOT_MAGIC_GOOD &&
    159c:	2b03      	cmp	r3, #3
    159e:	d01b      	beq.n	15d8 <swap_status_source+0xe4>
    BOOT_LOG_INF("Boot source: none");
    15a0:	f04f 0000 	mov.w	r0, #0
    15a4:	2303      	movs	r3, #3
    15a6:	f363 0002 	bfi	r0, r3, #0, #3
    15aa:	f36f 00c5 	bfc	r0, #3, #3
    15ae:	4b16      	ldr	r3, [pc, #88]	; (1608 <swap_status_source+0x114>)
    15b0:	4a16      	ldr	r2, [pc, #88]	; (160c <swap_status_source+0x118>)
    15b2:	1a9b      	subs	r3, r3, r2
    15b4:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    15b8:	f363 108f 	bfi	r0, r3, #6, #10
    15bc:	4918      	ldr	r1, [pc, #96]	; (1620 <swap_status_source+0x12c>)
    15be:	f006 f86a 	bl	7696 <log_string_sync>
    return BOOT_STATUS_SOURCE_NONE;
    15c2:	2000      	movs	r0, #0
}
    15c4:	b008      	add	sp, #32
    15c6:	bd10      	pop	{r4, pc}
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
    15c8:	4b16      	ldr	r3, [pc, #88]	; (1624 <swap_status_source+0x130>)
    15ca:	e7ae      	b.n	152a <swap_status_source+0x36>
    15cc:	4b16      	ldr	r3, [pc, #88]	; (1628 <swap_status_source+0x134>)
    15ce:	e7ac      	b.n	152a <swap_status_source+0x36>
    BOOT_LOG_SWAP_STATE("Secondary image", &state_secondary_slot);
    15d0:	4b14      	ldr	r3, [pc, #80]	; (1624 <swap_status_source+0x130>)
    15d2:	e7d0      	b.n	1576 <swap_status_source+0x82>
    15d4:	4b14      	ldr	r3, [pc, #80]	; (1628 <swap_status_source+0x134>)
    15d6:	e7ce      	b.n	1576 <swap_status_source+0x82>
            state_secondary_slot.magic != BOOT_MAGIC_GOOD) {
    15d8:	f89d 3010 	ldrb.w	r3, [sp, #16]
            state_primary_slot.copy_done == BOOT_FLAG_UNSET &&
    15dc:	2b01      	cmp	r3, #1
    15de:	d0df      	beq.n	15a0 <swap_status_source+0xac>
        BOOT_LOG_INF("Boot source: primary slot");
    15e0:	f04f 0000 	mov.w	r0, #0
    15e4:	2303      	movs	r3, #3
    15e6:	f363 0002 	bfi	r0, r3, #0, #3
    15ea:	f36f 00c5 	bfc	r0, #3, #3
    15ee:	4b06      	ldr	r3, [pc, #24]	; (1608 <swap_status_source+0x114>)
    15f0:	4a06      	ldr	r2, [pc, #24]	; (160c <swap_status_source+0x118>)
    15f2:	1a9b      	subs	r3, r3, r2
    15f4:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    15f8:	f363 108f 	bfi	r0, r3, #6, #10
    15fc:	490b      	ldr	r1, [pc, #44]	; (162c <swap_status_source+0x138>)
    15fe:	f006 f84a 	bl	7696 <log_string_sync>
        return source;
    1602:	2002      	movs	r0, #2
    1604:	e7de      	b.n	15c4 <swap_status_source+0xd0>
    1606:	bf00      	nop
    1608:	0000a134 	.word	0x0000a134
    160c:	0000a11c 	.word	0x0000a11c
    1610:	0000a4e4 	.word	0x0000a4e4
    1614:	0000a4f8 	.word	0x0000a4f8
    1618:	0000a508 	.word	0x0000a508
    161c:	0000a544 	.word	0x0000a544
    1620:	0000a570 	.word	0x0000a570
    1624:	0000a4f0 	.word	0x0000a4f0
    1628:	0000a4e8 	.word	0x0000a4e8
    162c:	0000a554 	.word	0x0000a554

00001630 <fixup_revert>:
 * upgrade (by initializing the secondary slot).
 */
void
fixup_revert(const struct boot_loader_state *state, struct boot_status *bs,
        const struct flash_area *fap_sec, uint8_t sec_id)
{
    1630:	b5f0      	push	{r4, r5, r6, r7, lr}
    1632:	b087      	sub	sp, #28
    1634:	460c      	mov	r4, r1
#if (BOOT_IMAGE_NUMBER == 1)
    (void)state;
#endif

    /* No fixup required */
    if (bs->swap_type != BOOT_SWAP_TYPE_REVERT ||
    1636:	6849      	ldr	r1, [r1, #4]
    1638:	f001 21ff 	and.w	r1, r1, #4278255360	; 0xff00ff00
    163c:	4d23      	ldr	r5, [pc, #140]	; (16cc <fixup_revert+0x9c>)
    163e:	42a9      	cmp	r1, r5
    1640:	d104      	bne.n	164c <fixup_revert+0x1c>
    1642:	4606      	mov	r6, r0
    1644:	4617      	mov	r7, r2
        bs->op != BOOT_STATUS_OP_MOVE ||
        bs->idx != BOOT_STATUS_IDX_0) {
    1646:	6822      	ldr	r2, [r4, #0]
        bs->op != BOOT_STATUS_OP_MOVE ||
    1648:	2a01      	cmp	r2, #1
    164a:	d001      	beq.n	1650 <fixup_revert+0x20>
        assert(rc == 0);

        rc = boot_write_magic(fap_sec);
        assert(rc == 0);
    }
}
    164c:	b007      	add	sp, #28
    164e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    rc = boot_read_swap_state_by_id(sec_id, &swap_state);
    1650:	a904      	add	r1, sp, #16
    1652:	4618      	mov	r0, r3
    1654:	f005 fa69 	bl	6b2a <boot_read_swap_state_by_id>
    BOOT_LOG_SWAP_STATE("Secondary image", &swap_state);
    1658:	f04f 0000 	mov.w	r0, #0
    165c:	2303      	movs	r3, #3
    165e:	f363 0002 	bfi	r0, r3, #0, #3
    1662:	f36f 00c5 	bfc	r0, #3, #3
    1666:	4b1a      	ldr	r3, [pc, #104]	; (16d0 <fixup_revert+0xa0>)
    1668:	4a1a      	ldr	r2, [pc, #104]	; (16d4 <fixup_revert+0xa4>)
    166a:	1a9b      	subs	r3, r3, r2
    166c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1670:	f363 108f 	bfi	r0, r3, #6, #10
    1674:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1678:	2b01      	cmp	r3, #1
    167a:	d024      	beq.n	16c6 <fixup_revert+0x96>
    167c:	2b03      	cmp	r3, #3
    167e:	d020      	beq.n	16c2 <fixup_revert+0x92>
    1680:	4b15      	ldr	r3, [pc, #84]	; (16d8 <fixup_revert+0xa8>)
    1682:	f89d 2011 	ldrb.w	r2, [sp, #17]
    1686:	f89d 1012 	ldrb.w	r1, [sp, #18]
    168a:	f89d 5013 	ldrb.w	r5, [sp, #19]
    168e:	9502      	str	r5, [sp, #8]
    1690:	9101      	str	r1, [sp, #4]
    1692:	9200      	str	r2, [sp, #0]
    1694:	4a11      	ldr	r2, [pc, #68]	; (16dc <fixup_revert+0xac>)
    1696:	4912      	ldr	r1, [pc, #72]	; (16e0 <fixup_revert+0xb0>)
    1698:	f005 fffd 	bl	7696 <log_string_sync>
    if (swap_state.magic == BOOT_MAGIC_UNSET) {
    169c:	f89d 3010 	ldrb.w	r3, [sp, #16]
    16a0:	2b03      	cmp	r3, #3
    16a2:	d1d3      	bne.n	164c <fixup_revert+0x1c>
        rc = swap_erase_trailer_sectors(state, fap_sec);
    16a4:	4639      	mov	r1, r7
    16a6:	4630      	mov	r0, r6
    16a8:	f005 fbe7 	bl	6e7a <swap_erase_trailer_sectors>
        rc = boot_write_image_ok(fap_sec);
    16ac:	4638      	mov	r0, r7
    16ae:	f005 fa73 	bl	6b98 <boot_write_image_ok>
        rc = boot_write_swap_size(fap_sec, bs->swap_size);
    16b2:	68a1      	ldr	r1, [r4, #8]
    16b4:	4638      	mov	r0, r7
    16b6:	f005 fa88 	bl	6bca <boot_write_swap_size>
        rc = boot_write_magic(fap_sec);
    16ba:	4638      	mov	r0, r7
    16bc:	f7ff f986 	bl	9cc <boot_write_magic>
        assert(rc == 0);
    16c0:	e7c4      	b.n	164c <fixup_revert+0x1c>
    BOOT_LOG_SWAP_STATE("Secondary image", &swap_state);
    16c2:	4b08      	ldr	r3, [pc, #32]	; (16e4 <fixup_revert+0xb4>)
    16c4:	e7dd      	b.n	1682 <fixup_revert+0x52>
    16c6:	4b08      	ldr	r3, [pc, #32]	; (16e8 <fixup_revert+0xb8>)
    16c8:	e7db      	b.n	1682 <fixup_revert+0x52>
    16ca:	bf00      	nop
    16cc:	04000100 	.word	0x04000100
    16d0:	0000a134 	.word	0x0000a134
    16d4:	0000a11c 	.word	0x0000a11c
    16d8:	0000a4e4 	.word	0x0000a4e4
    16dc:	0000a544 	.word	0x0000a544
    16e0:	0000a508 	.word	0x0000a508
    16e4:	0000a4f0 	.word	0x0000a4f0
    16e8:	0000a4e8 	.word	0x0000a4e8

000016ec <swap_run>:

void
swap_run(struct boot_loader_state *state, struct boot_status *bs,
         uint32_t copy_size)
{
    16ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ee:	b085      	sub	sp, #20
    16f0:	4607      	mov	r7, r0
    16f2:	460d      	mov	r5, r1
    const struct flash_area *fap_pri;
    const struct flash_area *fap_sec;
    int rc;

    sz = 0;
    g_last_idx = 0;
    16f4:	2400      	movs	r4, #0
    16f6:	4b3e      	ldr	r3, [pc, #248]	; (17f0 <swap_run+0x104>)
    16f8:	601c      	str	r4, [r3, #0]
    16fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
    16fc:	685e      	ldr	r6, [r3, #4]

    sector_sz = boot_img_sector_size(state, BOOT_PRIMARY_SLOT, 0);
    while (1) {
        sz += sector_sz;
    16fe:	4434      	add	r4, r6
        /* Skip to next sector because all sectors will be moved up. */
        g_last_idx++;
    1700:	493b      	ldr	r1, [pc, #236]	; (17f0 <swap_run+0x104>)
    1702:	680b      	ldr	r3, [r1, #0]
    1704:	3301      	adds	r3, #1
    1706:	600b      	str	r3, [r1, #0]
        if (sz >= copy_size) {
    1708:	4294      	cmp	r4, r2
    170a:	d3f8      	bcc.n	16fe <swap_run+0x12>
    }

    /*
     * When starting a new swap upgrade, check that there is enough space.
     */
    if (boot_status_is_reset(bs)) {
    170c:	4628      	mov	r0, r5
    170e:	f005 fb4b 	bl	6da8 <boot_status_is_reset>
    1712:	b170      	cbz	r0, 1732 <swap_run+0x46>
        sz = 0;
        trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    1714:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    1716:	f005 f95d 	bl	69d4 <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
    171a:	6aba      	ldr	r2, [r7, #40]	; 0x28
        first_trailer_idx = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    171c:	3a01      	subs	r2, #1
        sz = 0;
    171e:	2300      	movs	r3, #0

        while (1) {
            sz += sector_sz;
    1720:	4433      	add	r3, r6
            if  (sz >= trailer_sz) {
    1722:	4298      	cmp	r0, r3
    1724:	d901      	bls.n	172a <swap_run+0x3e>
                break;
            }
            first_trailer_idx--;
    1726:	3a01      	subs	r2, #1
            sz += sector_sz;
    1728:	e7fa      	b.n	1720 <swap_run+0x34>
        }

        if (g_last_idx >= first_trailer_idx) {
    172a:	4b31      	ldr	r3, [pc, #196]	; (17f0 <swap_run+0x104>)
    172c:	681b      	ldr	r3, [r3, #0]
    172e:	4293      	cmp	r3, r2
    1730:	d214      	bcs.n	175c <swap_run+0x70>
        }
    }

    image_index = BOOT_CURR_IMG(state);

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index), &fap_pri);
    1732:	a903      	add	r1, sp, #12
    1734:	2002      	movs	r0, #2
    1736:	f001 f8f7 	bl	2928 <flash_area_open>
    assert (rc == 0);

    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index), &fap_sec);
    173a:	a902      	add	r1, sp, #8
    173c:	2006      	movs	r0, #6
    173e:	f001 f8f3 	bl	2928 <flash_area_open>
    assert (rc == 0);

    fixup_revert(state, bs, fap_sec, FLASH_AREA_IMAGE_SECONDARY(image_index));
    1742:	2306      	movs	r3, #6
    1744:	9a02      	ldr	r2, [sp, #8]
    1746:	4629      	mov	r1, r5
    1748:	4638      	mov	r0, r7
    174a:	f7ff ff71 	bl	1630 <fixup_revert>

    if (bs->op == BOOT_STATUS_OP_MOVE) {
    174e:	796b      	ldrb	r3, [r5, #5]
    1750:	2b01      	cmp	r3, #1
    1752:	d017      	beq.n	1784 <swap_run+0x98>
            idx--;
        }
        bs->idx = BOOT_STATUS_IDX_0;
    }

    bs->op = BOOT_STATUS_OP_SWAP;
    1754:	2302      	movs	r3, #2
    1756:	716b      	strb	r3, [r5, #5]

    idx = 1;
    1758:	2401      	movs	r4, #1
    while (idx <= g_last_idx) {
    175a:	e038      	b.n	17ce <swap_run+0xe2>
            BOOT_LOG_WRN("Not enough free space to run swap upgrade");
    175c:	f04f 0000 	mov.w	r0, #0
    1760:	2302      	movs	r3, #2
    1762:	f363 0002 	bfi	r0, r3, #0, #3
    1766:	f36f 00c5 	bfc	r0, #3, #3
    176a:	4b22      	ldr	r3, [pc, #136]	; (17f4 <swap_run+0x108>)
    176c:	4a22      	ldr	r2, [pc, #136]	; (17f8 <swap_run+0x10c>)
    176e:	1a9b      	subs	r3, r3, r2
    1770:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1774:	f363 108f 	bfi	r0, r3, #6, #10
    1778:	4920      	ldr	r1, [pc, #128]	; (17fc <swap_run+0x110>)
    177a:	f005 ff8c 	bl	7696 <log_string_sync>
            bs->swap_type = BOOT_SWAP_TYPE_NONE;
    177e:	2301      	movs	r3, #1
    1780:	71eb      	strb	r3, [r5, #7]
            return;
    1782:	e032      	b.n	17ea <swap_run+0xfe>
        idx = g_last_idx;
    1784:	4b1a      	ldr	r3, [pc, #104]	; (17f0 <swap_run+0x104>)
    1786:	681c      	ldr	r4, [r3, #0]
        while (idx > 0) {
    1788:	e00a      	b.n	17a0 <swap_run+0xb4>
                boot_move_sector_up(idx, sector_sz, state, bs, fap_pri, fap_sec);
    178a:	9b02      	ldr	r3, [sp, #8]
    178c:	9301      	str	r3, [sp, #4]
    178e:	9b03      	ldr	r3, [sp, #12]
    1790:	9300      	str	r3, [sp, #0]
    1792:	462b      	mov	r3, r5
    1794:	463a      	mov	r2, r7
    1796:	4631      	mov	r1, r6
    1798:	4620      	mov	r0, r4
    179a:	f7ff fcaf 	bl	10fc <boot_move_sector_up>
            idx--;
    179e:	3c01      	subs	r4, #1
        while (idx > 0) {
    17a0:	b13c      	cbz	r4, 17b2 <swap_run+0xc6>
            if (idx <= (g_last_idx - bs->idx + 1)) {
    17a2:	682a      	ldr	r2, [r5, #0]
    17a4:	4b12      	ldr	r3, [pc, #72]	; (17f0 <swap_run+0x104>)
    17a6:	681b      	ldr	r3, [r3, #0]
    17a8:	1a9b      	subs	r3, r3, r2
    17aa:	3301      	adds	r3, #1
    17ac:	429c      	cmp	r4, r3
    17ae:	d8f6      	bhi.n	179e <swap_run+0xb2>
    17b0:	e7eb      	b.n	178a <swap_run+0x9e>
        bs->idx = BOOT_STATUS_IDX_0;
    17b2:	2301      	movs	r3, #1
    17b4:	602b      	str	r3, [r5, #0]
    17b6:	e7cd      	b.n	1754 <swap_run+0x68>
        if (idx >= bs->idx) {
            boot_swap_sectors(idx, sector_sz, state, bs, fap_pri, fap_sec);
    17b8:	9b02      	ldr	r3, [sp, #8]
    17ba:	9301      	str	r3, [sp, #4]
    17bc:	9b03      	ldr	r3, [sp, #12]
    17be:	9300      	str	r3, [sp, #0]
    17c0:	462b      	mov	r3, r5
    17c2:	463a      	mov	r2, r7
    17c4:	4631      	mov	r1, r6
    17c6:	4620      	mov	r0, r4
    17c8:	f7ff fcde 	bl	1188 <boot_swap_sectors>
        }
        idx++;
    17cc:	3401      	adds	r4, #1
    while (idx <= g_last_idx) {
    17ce:	4b08      	ldr	r3, [pc, #32]	; (17f0 <swap_run+0x104>)
    17d0:	681b      	ldr	r3, [r3, #0]
    17d2:	42a3      	cmp	r3, r4
    17d4:	d303      	bcc.n	17de <swap_run+0xf2>
        if (idx >= bs->idx) {
    17d6:	682b      	ldr	r3, [r5, #0]
    17d8:	42a3      	cmp	r3, r4
    17da:	d8f7      	bhi.n	17cc <swap_run+0xe0>
    17dc:	e7ec      	b.n	17b8 <swap_run+0xcc>
    }

    flash_area_close(fap_pri);
    17de:	9803      	ldr	r0, [sp, #12]
    17e0:	f006 f841 	bl	7866 <flash_area_close>
    flash_area_close(fap_sec);
    17e4:	9802      	ldr	r0, [sp, #8]
    17e6:	f006 f83e 	bl	7866 <flash_area_close>
}
    17ea:	b005      	add	sp, #20
    17ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17ee:	bf00      	nop
    17f0:	20020004 	.word	0x20020004
    17f4:	0000a134 	.word	0x0000a134
    17f8:	0000a11c 	.word	0x0000a11c
    17fc:	0000a584 	.word	0x0000a584

00001800 <nrf_cleanup_peripheral>:
{
    nrf_clock_int_disable(NRF_CLOCK, 0xFFFFFFFF);
}

void nrf_cleanup_peripheral(void)
{
    1800:	b508      	push	{r3, lr}
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    1802:	2201      	movs	r2, #1
    1804:	4b10      	ldr	r3, [pc, #64]	; (1848 <nrf_cleanup_peripheral+0x48>)
    1806:	601a      	str	r2, [r3, #0]
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    1808:	4910      	ldr	r1, [pc, #64]	; (184c <nrf_cleanup_peripheral+0x4c>)
    180a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    180e:	f8c1 3348 	str.w	r3, [r1, #840]	; 0x348
    p_reg->INTENCLR = mask;
    1812:	f8c1 3308 	str.w	r3, [r1, #776]	; 0x308
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    1816:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
    181a:	3104      	adds	r1, #4
    181c:	600a      	str	r2, [r1, #0]
    p_reg->EVTENCLR = mask;
    181e:	4a0c      	ldr	r2, [pc, #48]	; (1850 <nrf_cleanup_peripheral+0x50>)
    1820:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    p_reg->INTENCLR = mask;
    1824:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
}

NRF_STATIC_INLINE void nrf_uarte_disable(NRF_UARTE_Type * p_reg)
{
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    1828:	f5a2 4250 	sub.w	r2, r2, #53248	; 0xd000
    182c:	2100      	movs	r1, #0
    182e:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    1832:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    1836:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    183a:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    183e:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
#endif
#if defined(NRF_UARTE1)
    nrf_uarte_disable(NRF_UARTE1);
    nrf_uarte_int_disable(NRF_UARTE1, 0xFFFFFFFF);
#endif
    nrf_cleanup_clock();
    1842:	f005 fbfe 	bl	7042 <nrf_cleanup_clock>
}
    1846:	bd08      	pop	{r3, pc}
    1848:	50014004 	.word	0x50014004
    184c:	50014000 	.word	0x50014000
    1850:	50015000 	.word	0x50015000

00001854 <__printk_hook_install>:
 *
 * @return N/A
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
    1854:	4b01      	ldr	r3, [pc, #4]	; (185c <__printk_hook_install+0x8>)
    1856:	6018      	str	r0, [r3, #0]
}
    1858:	4770      	bx	lr
    185a:	bf00      	nop
    185c:	20020008 	.word	0x20020008

00001860 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1860:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1864:	b083      	sub	sp, #12
    1866:	4604      	mov	r4, r0
    1868:	4608      	mov	r0, r1
    186a:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    186c:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    186e:	f013 0f08 	tst.w	r3, #8
    1872:	d105      	bne.n	1880 <process_event+0x20>
    1874:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    1878:	2300      	movs	r3, #0
    187a:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    187c:	9301      	str	r3, [sp, #4]
}
    187e:	e069      	b.n	1954 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    1880:	2901      	cmp	r1, #1
    1882:	d009      	beq.n	1898 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1884:	f043 0320 	orr.w	r3, r3, #32
    1888:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    188a:	f385 8811 	msr	BASEPRI, r5
    188e:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1892:	b003      	add	sp, #12
    1894:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1898:	f043 0310 	orr.w	r3, r3, #16
    189c:	8323      	strh	r3, [r4, #24]
    189e:	e7f4      	b.n	188a <process_event+0x2a>
			evt = process_recheck(mgr);
    18a0:	4620      	mov	r0, r4
    18a2:	f005 fc30 	bl	7106 <process_recheck>
    18a6:	e057      	b.n	1958 <process_event+0xf8>
			res = mgr->last_res;
    18a8:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
    18ac:	464a      	mov	r2, r9
    18ae:	4669      	mov	r1, sp
    18b0:	4620      	mov	r0, r4
    18b2:	f005 fc41 	bl	7138 <process_complete>
		onoff_transition_fn transit = NULL;
    18b6:	2700      	movs	r7, #0
    18b8:	e05a      	b.n	1970 <process_event+0x110>
			transit = mgr->transitions->start;
    18ba:	6923      	ldr	r3, [r4, #16]
    18bc:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    18be:	2106      	movs	r1, #6
    18c0:	4620      	mov	r0, r4
    18c2:	f005 fbf9 	bl	70b8 <set_state>
		res = 0;
    18c6:	f04f 0900 	mov.w	r9, #0
    18ca:	e051      	b.n	1970 <process_event+0x110>
			transit = mgr->transitions->stop;
    18cc:	6923      	ldr	r3, [r4, #16]
    18ce:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    18d0:	2104      	movs	r1, #4
    18d2:	4620      	mov	r0, r4
    18d4:	f005 fbf0 	bl	70b8 <set_state>
		res = 0;
    18d8:	f04f 0900 	mov.w	r9, #0
    18dc:	e048      	b.n	1970 <process_event+0x110>
			transit = mgr->transitions->reset;
    18de:	6923      	ldr	r3, [r4, #16]
    18e0:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    18e2:	2105      	movs	r1, #5
    18e4:	4620      	mov	r0, r4
    18e6:	f005 fbe7 	bl	70b8 <set_state>
		res = 0;
    18ea:	f04f 0900 	mov.w	r9, #0
    18ee:	e03f      	b.n	1970 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    18f0:	2200      	movs	r2, #0
    18f2:	e046      	b.n	1982 <process_event+0x122>
    18f4:	2200      	movs	r2, #0
    18f6:	e044      	b.n	1982 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    18f8:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    18fc:	8323      	strh	r3, [r4, #24]
    18fe:	f385 8811 	msr	BASEPRI, r5
    1902:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    1906:	2900      	cmp	r1, #0
    1908:	d144      	bne.n	1994 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    190a:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    190c:	b12b      	cbz	r3, 191a <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    190e:	464b      	mov	r3, r9
    1910:	4642      	mov	r2, r8
    1912:	4669      	mov	r1, sp
    1914:	4620      	mov	r0, r4
    1916:	f005 fc85 	bl	7224 <notify_all>
			if (transit != NULL) {
    191a:	b117      	cbz	r7, 1922 <process_event+0xc2>
				transit(mgr, transition_complete);
    191c:	4925      	ldr	r1, [pc, #148]	; (19b4 <process_event+0x154>)
    191e:	4620      	mov	r0, r4
    1920:	47b8      	blx	r7
	__asm__ volatile(
    1922:	f04f 0320 	mov.w	r3, #32
    1926:	f3ef 8511 	mrs	r5, BASEPRI
    192a:	f383 8811 	msr	BASEPRI, r3
    192e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1932:	8b23      	ldrh	r3, [r4, #24]
    1934:	f023 0308 	bic.w	r3, r3, #8
    1938:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    193a:	8b23      	ldrh	r3, [r4, #24]
    193c:	f013 0f10 	tst.w	r3, #16
    1940:	d02e      	beq.n	19a0 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1942:	f023 0310 	bic.w	r3, r3, #16
    1946:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
    1948:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    194a:	8b26      	ldrh	r6, [r4, #24]
    194c:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    1950:	2800      	cmp	r0, #0
    1952:	d09a      	beq.n	188a <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    1954:	2802      	cmp	r0, #2
    1956:	d0a3      	beq.n	18a0 <process_event+0x40>
		if (evt == EVT_NOP) {
    1958:	2800      	cmp	r0, #0
    195a:	d096      	beq.n	188a <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    195c:	2801      	cmp	r0, #1
    195e:	d0a3      	beq.n	18a8 <process_event+0x48>
		} else if (evt == EVT_START) {
    1960:	2803      	cmp	r0, #3
    1962:	d0aa      	beq.n	18ba <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    1964:	2804      	cmp	r0, #4
    1966:	d0b1      	beq.n	18cc <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    1968:	2805      	cmp	r0, #5
    196a:	d0b8      	beq.n	18de <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    196c:	2700      	movs	r7, #0
		res = 0;
    196e:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1970:	8b23      	ldrh	r3, [r4, #24]
    1972:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1976:	45b0      	cmp	r8, r6
    1978:	d0ba      	beq.n	18f0 <process_event+0x90>
    197a:	68a2      	ldr	r2, [r4, #8]
    197c:	2a00      	cmp	r2, #0
    197e:	d0b9      	beq.n	18f4 <process_event+0x94>
    1980:	2201      	movs	r2, #1
		if (do_monitors
    1982:	4611      	mov	r1, r2
    1984:	2a00      	cmp	r2, #0
    1986:	d1b7      	bne.n	18f8 <process_event+0x98>
    1988:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    198a:	2a00      	cmp	r2, #0
    198c:	d1b4      	bne.n	18f8 <process_event+0x98>
		    || (transit != NULL)) {
    198e:	2f00      	cmp	r7, #0
    1990:	d1b2      	bne.n	18f8 <process_event+0x98>
    1992:	e7d2      	b.n	193a <process_event+0xda>
				notify_monitors(mgr, state, res);
    1994:	464a      	mov	r2, r9
    1996:	4641      	mov	r1, r8
    1998:	4620      	mov	r0, r4
    199a:	f005 fb95 	bl	70c8 <notify_monitors>
    199e:	e7b4      	b.n	190a <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    19a0:	f013 0f20 	tst.w	r3, #32
    19a4:	d004      	beq.n	19b0 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    19a6:	f023 0320 	bic.w	r3, r3, #32
    19aa:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
    19ac:	2002      	movs	r0, #2
    19ae:	e7cc      	b.n	194a <process_event+0xea>
		evt = EVT_NOP;
    19b0:	2000      	movs	r0, #0
    19b2:	e7ca      	b.n	194a <process_event+0xea>
    19b4:	00007253 	.word	0x00007253

000019b8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    19b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    19bc:	b08f      	sub	sp, #60	; 0x3c
    19be:	4606      	mov	r6, r0
    19c0:	460d      	mov	r5, r1
    19c2:	4692      	mov	sl, r2
    19c4:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    19c6:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    19c8:	f89a 0000 	ldrb.w	r0, [sl]
    19cc:	2800      	cmp	r0, #0
    19ce:	f000 8495 	beq.w	22fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fc>
		if (*fp != '%') {
    19d2:	2825      	cmp	r0, #37	; 0x25
    19d4:	d008      	beq.n	19e8 <cbvprintf+0x30>
			OUTC(*fp++);
    19d6:	f10a 0a01 	add.w	sl, sl, #1
    19da:	4629      	mov	r1, r5
    19dc:	47b0      	blx	r6
    19de:	2800      	cmp	r0, #0
    19e0:	f2c0 848d 	blt.w	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    19e4:	3401      	adds	r4, #1
			continue;
    19e6:	e7ef      	b.n	19c8 <cbvprintf+0x10>
	*conv = (struct conversion) {
    19e8:	2300      	movs	r3, #0
    19ea:	9305      	str	r3, [sp, #20]
    19ec:	9306      	str	r3, [sp, #24]
    19ee:	9307      	str	r3, [sp, #28]
	++sp;
    19f0:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    19f4:	f89a 3001 	ldrb.w	r3, [sl, #1]
    19f8:	2b25      	cmp	r3, #37	; 0x25
    19fa:	d001      	beq.n	1a00 <cbvprintf+0x48>
	bool loop = true;
    19fc:	2701      	movs	r7, #1
    19fe:	e02c      	b.n	1a5a <cbvprintf+0xa2>
		conv->specifier = *sp++;
    1a00:	f10a 0802 	add.w	r8, sl, #2
    1a04:	f88d 3017 	strb.w	r3, [sp, #23]
		return sp;
    1a08:	e189      	b.n	1d1e <cbvprintf+0x366>
			conv->flag_dash = true;
    1a0a:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1a0e:	f043 0304 	orr.w	r3, r3, #4
    1a12:	f88d 3014 	strb.w	r3, [sp, #20]
		if (loop) {
    1a16:	b1ff      	cbz	r7, 1a58 <cbvprintf+0xa0>
			++sp;
    1a18:	f108 0801 	add.w	r8, r8, #1
    1a1c:	e01c      	b.n	1a58 <cbvprintf+0xa0>
			conv->flag_plus = true;
    1a1e:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1a22:	f043 0308 	orr.w	r3, r3, #8
    1a26:	f88d 3014 	strb.w	r3, [sp, #20]
			break;
    1a2a:	e7f4      	b.n	1a16 <cbvprintf+0x5e>
			conv->flag_space = true;
    1a2c:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1a30:	f043 0310 	orr.w	r3, r3, #16
    1a34:	f88d 3014 	strb.w	r3, [sp, #20]
			break;
    1a38:	e7ed      	b.n	1a16 <cbvprintf+0x5e>
			conv->flag_hash = true;
    1a3a:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1a3e:	f043 0320 	orr.w	r3, r3, #32
    1a42:	f88d 3014 	strb.w	r3, [sp, #20]
			break;
    1a46:	e7e6      	b.n	1a16 <cbvprintf+0x5e>
			conv->flag_zero = true;
    1a48:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1a4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1a50:	f88d 3014 	strb.w	r3, [sp, #20]
			break;
    1a54:	e7df      	b.n	1a16 <cbvprintf+0x5e>
		switch (*sp) {
    1a56:	2700      	movs	r7, #0
	} while (loop);
    1a58:	b357      	cbz	r7, 1ab0 <cbvprintf+0xf8>
		switch (*sp) {
    1a5a:	f898 3000 	ldrb.w	r3, [r8]
    1a5e:	3b20      	subs	r3, #32
    1a60:	2b10      	cmp	r3, #16
    1a62:	d8f8      	bhi.n	1a56 <cbvprintf+0x9e>
    1a64:	a201      	add	r2, pc, #4	; (adr r2, 1a6c <cbvprintf+0xb4>)
    1a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1a6a:	bf00      	nop
    1a6c:	00001a2d 	.word	0x00001a2d
    1a70:	00001a57 	.word	0x00001a57
    1a74:	00001a57 	.word	0x00001a57
    1a78:	00001a3b 	.word	0x00001a3b
    1a7c:	00001a57 	.word	0x00001a57
    1a80:	00001a57 	.word	0x00001a57
    1a84:	00001a57 	.word	0x00001a57
    1a88:	00001a57 	.word	0x00001a57
    1a8c:	00001a57 	.word	0x00001a57
    1a90:	00001a57 	.word	0x00001a57
    1a94:	00001a57 	.word	0x00001a57
    1a98:	00001a1f 	.word	0x00001a1f
    1a9c:	00001a57 	.word	0x00001a57
    1aa0:	00001a0b 	.word	0x00001a0b
    1aa4:	00001a57 	.word	0x00001a57
    1aa8:	00001a57 	.word	0x00001a57
    1aac:	00001a49 	.word	0x00001a49
	if (conv->flag_zero && conv->flag_dash) {
    1ab0:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1ab4:	f003 0344 	and.w	r3, r3, #68	; 0x44
    1ab8:	2b44      	cmp	r3, #68	; 0x44
    1aba:	d04e      	beq.n	1b5a <cbvprintf+0x1a2>
	sp = extract_width(conv, sp);
    1abc:	f8cd 8010 	str.w	r8, [sp, #16]
	if (*sp == '*') {
    1ac0:	f898 3000 	ldrb.w	r3, [r8]
    1ac4:	2b2a      	cmp	r3, #42	; 0x2a
    1ac6:	d04f      	beq.n	1b68 <cbvprintf+0x1b0>
	size_t width = extract_decimal(&sp);
    1ac8:	a804      	add	r0, sp, #16
    1aca:	f005 fd3a 	bl	7542 <extract_decimal>
	if (sp != wp) {
    1ace:	9b04      	ldr	r3, [sp, #16]
    1ad0:	4598      	cmp	r8, r3
    1ad2:	d006      	beq.n	1ae2 <cbvprintf+0x12a>
		conv->width_present = true;
    1ad4:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1adc:	f88d 3014 	strb.w	r3, [sp, #20]
		conv->width_value = width;
    1ae0:	9006      	str	r0, [sp, #24]
	return sp;
    1ae2:	9b04      	ldr	r3, [sp, #16]
	sp = extract_prec(conv, sp);
    1ae4:	9304      	str	r3, [sp, #16]
	if (*sp != '.') {
    1ae6:	4698      	mov	r8, r3
    1ae8:	781a      	ldrb	r2, [r3, #0]
    1aea:	2a2e      	cmp	r2, #46	; 0x2e
    1aec:	d115      	bne.n	1b1a <cbvprintf+0x162>
	++sp;
    1aee:	f103 0801 	add.w	r8, r3, #1
    1af2:	f8cd 8010 	str.w	r8, [sp, #16]
	if (*sp == '*') {
    1af6:	785b      	ldrb	r3, [r3, #1]
    1af8:	2b2a      	cmp	r3, #42	; 0x2a
    1afa:	d044      	beq.n	1b86 <cbvprintf+0x1ce>
	size_t prec = extract_decimal(&sp);
    1afc:	a804      	add	r0, sp, #16
    1afe:	f005 fd20 	bl	7542 <extract_decimal>
	if (sp != wp) {
    1b02:	9b04      	ldr	r3, [sp, #16]
    1b04:	4598      	cmp	r8, r3
    1b06:	d006      	beq.n	1b16 <cbvprintf+0x15e>
		conv->prec_present = true;
    1b08:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1b0c:	f043 0302 	orr.w	r3, r3, #2
    1b10:	f88d 3015 	strb.w	r3, [sp, #21]
		conv->prec_value = prec;
    1b14:	9007      	str	r0, [sp, #28]
	return sp;
    1b16:	f8dd 8010 	ldr.w	r8, [sp, #16]
	switch (*sp) {
    1b1a:	f898 3000 	ldrb.w	r3, [r8]
    1b1e:	3b4c      	subs	r3, #76	; 0x4c
    1b20:	2b2e      	cmp	r3, #46	; 0x2e
    1b22:	f200 80db 	bhi.w	1cdc <cbvprintf+0x324>
    1b26:	e8df f003 	tbb	[pc, r3]
    1b2a:	d9c9      	.short	0xd9c9
    1b2c:	d9d9d9d9 	.word	0xd9d9d9d9
    1b30:	d9d9d9d9 	.word	0xd9d9d9d9
    1b34:	d9d9d9d9 	.word	0xd9d9d9d9
    1b38:	d9d9d9d9 	.word	0xd9d9d9d9
    1b3c:	d9d9d9d9 	.word	0xd9d9d9d9
    1b40:	d9d9d9d9 	.word	0xd9d9d9d9
    1b44:	d937d9d9 	.word	0xd937d9d9
    1b48:	d950d969 	.word	0xd950d969
    1b4c:	d9d9d9d9 	.word	0xd9d9d9d9
    1b50:	d9bfd9d9 	.word	0xd9bfd9d9
    1b54:	d9d9d9d9 	.word	0xd9d9d9d9
    1b58:	b5          	.byte	0xb5
    1b59:	00          	.byte	0x00
		conv->flag_zero = false;
    1b5a:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1b5e:	f36f 1386 	bfc	r3, #6, #1
    1b62:	f88d 3014 	strb.w	r3, [sp, #20]
    1b66:	e7a9      	b.n	1abc <cbvprintf+0x104>
		conv->width_present = true;
    1b68:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1b70:	f88d 3014 	strb.w	r3, [sp, #20]
		conv->width_star = true;
    1b74:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1b78:	f043 0301 	orr.w	r3, r3, #1
    1b7c:	f88d 3015 	strb.w	r3, [sp, #21]
		return ++sp;
    1b80:	4643      	mov	r3, r8
    1b82:	3301      	adds	r3, #1
    1b84:	e7ae      	b.n	1ae4 <cbvprintf+0x12c>
		conv->prec_present = true;
    1b86:	f89d 3015 	ldrb.w	r3, [sp, #21]
		conv->prec_star = true;
    1b8a:	f043 0306 	orr.w	r3, r3, #6
    1b8e:	f88d 3015 	strb.w	r3, [sp, #21]
		return ++sp;
    1b92:	f108 0801 	add.w	r8, r8, #1
    1b96:	e7c0      	b.n	1b1a <cbvprintf+0x162>
		if (*++sp == 'h') {
    1b98:	f108 0201 	add.w	r2, r8, #1
    1b9c:	f898 3001 	ldrb.w	r3, [r8, #1]
    1ba0:	2b68      	cmp	r3, #104	; 0x68
    1ba2:	d008      	beq.n	1bb6 <cbvprintf+0x1fe>
			conv->length_mod = LENGTH_H;
    1ba4:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1ba8:	2102      	movs	r1, #2
    1baa:	f361 03c6 	bfi	r3, r1, #3, #4
    1bae:	f88d 3015 	strb.w	r3, [sp, #21]
		if (*++sp == 'h') {
    1bb2:	4690      	mov	r8, r2
    1bb4:	e02b      	b.n	1c0e <cbvprintf+0x256>
			conv->length_mod = LENGTH_HH;
    1bb6:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1bba:	2201      	movs	r2, #1
    1bbc:	f362 03c6 	bfi	r3, r2, #3, #4
    1bc0:	f88d 3015 	strb.w	r3, [sp, #21]
			++sp;
    1bc4:	f108 0802 	add.w	r8, r8, #2
    1bc8:	e021      	b.n	1c0e <cbvprintf+0x256>
		if (*++sp == 'l') {
    1bca:	f108 0201 	add.w	r2, r8, #1
    1bce:	f898 3001 	ldrb.w	r3, [r8, #1]
    1bd2:	2b6c      	cmp	r3, #108	; 0x6c
    1bd4:	d008      	beq.n	1be8 <cbvprintf+0x230>
			conv->length_mod = LENGTH_L;
    1bd6:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1bda:	2103      	movs	r1, #3
    1bdc:	f361 03c6 	bfi	r3, r1, #3, #4
    1be0:	f88d 3015 	strb.w	r3, [sp, #21]
		if (*++sp == 'l') {
    1be4:	4690      	mov	r8, r2
    1be6:	e012      	b.n	1c0e <cbvprintf+0x256>
			conv->length_mod = LENGTH_LL;
    1be8:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1bec:	2204      	movs	r2, #4
    1bee:	f362 03c6 	bfi	r3, r2, #3, #4
    1bf2:	f88d 3015 	strb.w	r3, [sp, #21]
			++sp;
    1bf6:	f108 0802 	add.w	r8, r8, #2
    1bfa:	e008      	b.n	1c0e <cbvprintf+0x256>
		conv->length_mod = LENGTH_J;
    1bfc:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1c00:	2205      	movs	r2, #5
    1c02:	f362 03c6 	bfi	r3, r2, #3, #4
    1c06:	f88d 3015 	strb.w	r3, [sp, #21]
		++sp;
    1c0a:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    1c0e:	f818 3b01 	ldrb.w	r3, [r8], #1
    1c12:	f88d 3017 	strb.w	r3, [sp, #23]
	switch (conv->specifier) {
    1c16:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    1c1a:	2a37      	cmp	r2, #55	; 0x37
    1c1c:	f200 8151 	bhi.w	1ec2 <cbvprintf+0x50a>
    1c20:	e8df f012 	tbh	[pc, r2, lsl #1]
    1c24:	014f0127 	.word	0x014f0127
    1c28:	014f014f 	.word	0x014f014f
    1c2c:	01270127 	.word	0x01270127
    1c30:	014f0127 	.word	0x014f0127
    1c34:	014f014f 	.word	0x014f014f
    1c38:	014f014f 	.word	0x014f014f
    1c3c:	014f014f 	.word	0x014f014f
    1c40:	014f014f 	.word	0x014f014f
    1c44:	014f014f 	.word	0x014f014f
    1c48:	014f014f 	.word	0x014f014f
    1c4c:	014f014f 	.word	0x014f014f
    1c50:	0114014f 	.word	0x0114014f
    1c54:	014f014f 	.word	0x014f014f
    1c58:	014f014f 	.word	0x014f014f
    1c5c:	014f014f 	.word	0x014f014f
    1c60:	014f014f 	.word	0x014f014f
    1c64:	014f0127 	.word	0x014f0127
    1c68:	00630114 	.word	0x00630114
    1c6c:	01270127 	.word	0x01270127
    1c70:	014f0127 	.word	0x014f0127
    1c74:	014f0063 	.word	0x014f0063
    1c78:	014f014f 	.word	0x014f014f
    1c7c:	0130014f 	.word	0x0130014f
    1c80:	01400114 	.word	0x01400114
    1c84:	014f014f 	.word	0x014f014f
    1c88:	014f0140 	.word	0x014f0140
    1c8c:	014f0114 	.word	0x014f0114
    1c90:	0114014f 	.word	0x0114014f
		conv->length_mod = LENGTH_Z;
    1c94:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1c98:	2206      	movs	r2, #6
    1c9a:	f362 03c6 	bfi	r3, r2, #3, #4
    1c9e:	f88d 3015 	strb.w	r3, [sp, #21]
		++sp;
    1ca2:	f108 0801 	add.w	r8, r8, #1
		break;
    1ca6:	e7b2      	b.n	1c0e <cbvprintf+0x256>
		conv->length_mod = LENGTH_T;
    1ca8:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1cac:	2207      	movs	r2, #7
    1cae:	f362 03c6 	bfi	r3, r2, #3, #4
    1cb2:	f88d 3015 	strb.w	r3, [sp, #21]
		++sp;
    1cb6:	f108 0801 	add.w	r8, r8, #1
		break;
    1cba:	e7a8      	b.n	1c0e <cbvprintf+0x256>
		conv->length_mod = LENGTH_UPPER_L;
    1cbc:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1cc0:	2208      	movs	r2, #8
    1cc2:	f362 03c6 	bfi	r3, r2, #3, #4
    1cc6:	f88d 3015 	strb.w	r3, [sp, #21]
		++sp;
    1cca:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    1cce:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1cd2:	f043 0302 	orr.w	r3, r3, #2
    1cd6:	f88d 3014 	strb.w	r3, [sp, #20]
		break;
    1cda:	e798      	b.n	1c0e <cbvprintf+0x256>
		conv->length_mod = LENGTH_NONE;
    1cdc:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1ce0:	f36f 03c6 	bfc	r3, #3, #4
    1ce4:	f88d 3015 	strb.w	r3, [sp, #21]
		break;
    1ce8:	e791      	b.n	1c0e <cbvprintf+0x256>
		conv->specifier_cat = SPECIFIER_SINT;
    1cea:	f89d 2016 	ldrb.w	r2, [sp, #22]
    1cee:	2101      	movs	r1, #1
    1cf0:	f361 0202 	bfi	r2, r1, #0, #3
    1cf4:	f88d 2016 	strb.w	r2, [sp, #22]
		if (conv->length_mod == LENGTH_UPPER_L) {
    1cf8:	f89d 2015 	ldrb.w	r2, [sp, #21]
    1cfc:	f002 0278 	and.w	r2, r2, #120	; 0x78
    1d00:	2a40      	cmp	r2, #64	; 0x40
    1d02:	f000 80ab 	beq.w	1e5c <cbvprintf+0x4a4>
		if (conv->specifier == 'c') {
    1d06:	2b63      	cmp	r3, #99	; 0x63
    1d08:	f000 80af 	beq.w	1e6a <cbvprintf+0x4b2>
	conv->unsupported |= unsupported;
    1d0c:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1d10:	f3c3 0240 	ubfx	r2, r3, #1, #1
    1d14:	4317      	orrs	r7, r2
    1d16:	f367 0341 	bfi	r3, r7, #1, #1
    1d1a:	f88d 3014 	strb.w	r3, [sp, #20]
		fp = extract_conversion(&conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set with if present.
		 */
		if (conv.width_star) {
    1d1e:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1d22:	f013 0f01 	tst.w	r3, #1
    1d26:	f000 80db 	beq.w	1ee0 <cbvprintf+0x528>
			width = va_arg(ap, int);
    1d2a:	9b03      	ldr	r3, [sp, #12]
    1d2c:	1d1a      	adds	r2, r3, #4
    1d2e:	9203      	str	r2, [sp, #12]
    1d30:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    1d32:	2f00      	cmp	r7, #0
    1d34:	f2c0 80cc 	blt.w	1ed0 <cbvprintf+0x518>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv.prec_star) {
    1d38:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1d3c:	f013 0f04 	tst.w	r3, #4
    1d40:	f000 80e0 	beq.w	1f04 <cbvprintf+0x54c>
			int arg = va_arg(ap, int);
    1d44:	9b03      	ldr	r3, [sp, #12]
    1d46:	1d1a      	adds	r2, r3, #4
    1d48:	9203      	str	r2, [sp, #12]
    1d4a:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    1d4e:	f1bb 0f00 	cmp.w	fp, #0
    1d52:	f2c0 80ce 	blt.w	1ef2 <cbvprintf+0x53a>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv.pad0_value = 0;
    1d56:	2100      	movs	r1, #0
    1d58:	9106      	str	r1, [sp, #24]
		conv.pad0_pre_exp = 0;
    1d5a:	9107      	str	r1, [sp, #28]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv.specifier_cat;
    1d5c:	f89d 3016 	ldrb.w	r3, [sp, #22]
    1d60:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv.length_mod;
    1d64:	f89d 2015 	ldrb.w	r2, [sp, #21]
    1d68:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		union argument_value value = (union argument_value){
    1d6c:	468c      	mov	ip, r1
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    1d6e:	2b01      	cmp	r3, #1
    1d70:	f000 80d1 	beq.w	1f16 <cbvprintf+0x55e>
			if (length_mod == LENGTH_HH) {
				value.sint = (char)value.sint;
			} else if (length_mod == LENGTH_H) {
				value.sint = (short)value.sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    1d74:	2b02      	cmp	r3, #2
    1d76:	f000 810e 	beq.w	1f96 <cbvprintf+0x5de>
			if (length_mod == LENGTH_HH) {
				value.uint = (unsigned char)value.uint;
			} else if (length_mod == LENGTH_H) {
				value.uint = (unsigned short)value.uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    1d7a:	2b04      	cmp	r3, #4
    1d7c:	f000 814a 	beq.w	2014 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x14>
			if (length_mod == LENGTH_UPPER_L) {
				value.ldbl = va_arg(ap, long double);
			} else {
				value.dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    1d80:	2b03      	cmp	r3, #3
    1d82:	f000 815f 	beq.w	2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv.invalid || conv.unsupported) {
    1d86:	f89d 9014 	ldrb.w	r9, [sp, #20]
    1d8a:	f019 0303 	ands.w	r3, r9, #3
    1d8e:	9302      	str	r3, [sp, #8]
    1d90:	f040 815e 	bne.w	2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv.specifier) {
    1d94:	f89d 3017 	ldrb.w	r3, [sp, #23]
    1d98:	3b25      	subs	r3, #37	; 0x25
    1d9a:	2b53      	cmp	r3, #83	; 0x53
    1d9c:	f200 8213 	bhi.w	21c6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1c6>
    1da0:	e8df f013 	tbh	[pc, r3, lsl #1]
    1da4:	02110162 	.word	0x02110162
    1da8:	02110211 	.word	0x02110211
    1dac:	02110211 	.word	0x02110211
    1db0:	02110211 	.word	0x02110211
    1db4:	02110211 	.word	0x02110211
    1db8:	02110211 	.word	0x02110211
    1dbc:	02110211 	.word	0x02110211
    1dc0:	02110211 	.word	0x02110211
    1dc4:	02110211 	.word	0x02110211
    1dc8:	02110211 	.word	0x02110211
    1dcc:	02110211 	.word	0x02110211
    1dd0:	02110211 	.word	0x02110211
    1dd4:	02110211 	.word	0x02110211
    1dd8:	02110211 	.word	0x02110211
    1ddc:	02110211 	.word	0x02110211
    1de0:	02110211 	.word	0x02110211
    1de4:	02110211 	.word	0x02110211
    1de8:	02110211 	.word	0x02110211
    1dec:	02110211 	.word	0x02110211
    1df0:	02110211 	.word	0x02110211
    1df4:	02110211 	.word	0x02110211
    1df8:	02110211 	.word	0x02110211
    1dfc:	02110211 	.word	0x02110211
    1e00:	02110211 	.word	0x02110211
    1e04:	02110211 	.word	0x02110211
    1e08:	01a10211 	.word	0x01a10211
    1e0c:	02110211 	.word	0x02110211
    1e10:	02110211 	.word	0x02110211
    1e14:	02110211 	.word	0x02110211
    1e18:	02110211 	.word	0x02110211
    1e1c:	02110211 	.word	0x02110211
    1e20:	0188017f 	.word	0x0188017f
    1e24:	02110211 	.word	0x02110211
    1e28:	02110211 	.word	0x02110211
    1e2c:	02110188 	.word	0x02110188
    1e30:	02110211 	.word	0x02110211
    1e34:	01e30211 	.word	0x01e30211
    1e38:	01c301a1 	.word	0x01c301a1
    1e3c:	02110211 	.word	0x02110211
    1e40:	02110170 	.word	0x02110170
    1e44:	021101a1 	.word	0x021101a1
    1e48:	01a10211 	.word	0x01a10211
		conv->specifier_cat = SPECIFIER_UINT;
    1e4c:	f89d 2016 	ldrb.w	r2, [sp, #22]
    1e50:	2102      	movs	r1, #2
    1e52:	f361 0202 	bfi	r2, r1, #0, #3
    1e56:	f88d 2016 	strb.w	r2, [sp, #22]
    1e5a:	e74d      	b.n	1cf8 <cbvprintf+0x340>
			conv->invalid = true;
    1e5c:	f89d 1014 	ldrb.w	r1, [sp, #20]
    1e60:	f041 0101 	orr.w	r1, r1, #1
    1e64:	f88d 1014 	strb.w	r1, [sp, #20]
    1e68:	e74d      	b.n	1d06 <cbvprintf+0x34e>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1e6a:	1e17      	subs	r7, r2, #0
    1e6c:	bf18      	it	ne
    1e6e:	2701      	movne	r7, #1
    1e70:	e74c      	b.n	1d0c <cbvprintf+0x354>
		conv->specifier_cat = SPECIFIER_FP;
    1e72:	f89d 3016 	ldrb.w	r3, [sp, #22]
    1e76:	2204      	movs	r2, #4
    1e78:	f362 0302 	bfi	r3, r2, #0, #3
    1e7c:	f88d 3016 	strb.w	r3, [sp, #22]
			unsupported = true;
    1e80:	2701      	movs	r7, #1
			break;
    1e82:	e743      	b.n	1d0c <cbvprintf+0x354>
		conv->specifier_cat = SPECIFIER_PTR;
    1e84:	f89d 3016 	ldrb.w	r3, [sp, #22]
    1e88:	2203      	movs	r2, #3
    1e8a:	f362 0302 	bfi	r3, r2, #0, #3
    1e8e:	f88d 3016 	strb.w	r3, [sp, #22]
		if (conv->length_mod == LENGTH_UPPER_L) {
    1e92:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1e96:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1e9a:	2b40      	cmp	r3, #64	; 0x40
    1e9c:	f47f af36 	bne.w	1d0c <cbvprintf+0x354>
			unsupported = true;
    1ea0:	2701      	movs	r7, #1
    1ea2:	e733      	b.n	1d0c <cbvprintf+0x354>
		conv->specifier_cat = SPECIFIER_PTR;
    1ea4:	f89d 3016 	ldrb.w	r3, [sp, #22]
    1ea8:	2203      	movs	r2, #3
    1eaa:	f362 0302 	bfi	r3, r2, #0, #3
    1eae:	f88d 3016 	strb.w	r3, [sp, #22]
		if (conv->length_mod != LENGTH_NONE) {
    1eb2:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1eb6:	f013 0f78 	tst.w	r3, #120	; 0x78
    1eba:	f43f af27 	beq.w	1d0c <cbvprintf+0x354>
			unsupported = true;
    1ebe:	2701      	movs	r7, #1
    1ec0:	e724      	b.n	1d0c <cbvprintf+0x354>
		conv->invalid = true;
    1ec2:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1ec6:	f043 0301 	orr.w	r3, r3, #1
    1eca:	f88d 3014 	strb.w	r3, [sp, #20]
		break;
    1ece:	e71d      	b.n	1d0c <cbvprintf+0x354>
				conv.flag_dash = true;
    1ed0:	f89d 3014 	ldrb.w	r3, [sp, #20]
    1ed4:	f043 0304 	orr.w	r3, r3, #4
    1ed8:	f88d 3014 	strb.w	r3, [sp, #20]
				width = -width;
    1edc:	427f      	negs	r7, r7
    1ede:	e72b      	b.n	1d38 <cbvprintf+0x380>
		} else if (conv.width_present) {
    1ee0:	f99d 3014 	ldrsb.w	r3, [sp, #20]
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	db02      	blt.n	1eee <cbvprintf+0x536>
		int width = -1;
    1ee8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    1eec:	e724      	b.n	1d38 <cbvprintf+0x380>
			width = conv.width_value;
    1eee:	9f06      	ldr	r7, [sp, #24]
    1ef0:	e722      	b.n	1d38 <cbvprintf+0x380>
				conv.prec_present = false;
    1ef2:	f89d 3015 	ldrb.w	r3, [sp, #21]
    1ef6:	f36f 0341 	bfc	r3, #1, #1
    1efa:	f88d 3015 	strb.w	r3, [sp, #21]
		int precision = -1;
    1efe:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
    1f02:	e728      	b.n	1d56 <cbvprintf+0x39e>
		} else if (conv.prec_present) {
    1f04:	f013 0f02 	tst.w	r3, #2
    1f08:	d002      	beq.n	1f10 <cbvprintf+0x558>
			precision = conv.prec_value;
    1f0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
    1f0e:	e722      	b.n	1d56 <cbvprintf+0x39e>
		int precision = -1;
    1f10:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
    1f14:	e71f      	b.n	1d56 <cbvprintf+0x39e>
			switch (length_mod) {
    1f16:	1ed3      	subs	r3, r2, #3
    1f18:	2b04      	cmp	r3, #4
    1f1a:	d804      	bhi.n	1f26 <cbvprintf+0x56e>
    1f1c:	e8df f003 	tbb	[pc, r3]
    1f20:	30251a0a 	.word	0x30251a0a
    1f24:	30          	.byte	0x30
    1f25:	00          	.byte	0x00
				value.sint = va_arg(ap, int);
    1f26:	9b03      	ldr	r3, [sp, #12]
    1f28:	1d19      	adds	r1, r3, #4
    1f2a:	9103      	str	r1, [sp, #12]
    1f2c:	681b      	ldr	r3, [r3, #0]
    1f2e:	17d9      	asrs	r1, r3, #31
    1f30:	469c      	mov	ip, r3
				break;
    1f32:	e005      	b.n	1f40 <cbvprintf+0x588>
				value.sint = va_arg(ap, long);
    1f34:	9b03      	ldr	r3, [sp, #12]
    1f36:	1d19      	adds	r1, r3, #4
    1f38:	9103      	str	r1, [sp, #12]
    1f3a:	681b      	ldr	r3, [r3, #0]
    1f3c:	17d9      	asrs	r1, r3, #31
    1f3e:	469c      	mov	ip, r3
			if (length_mod == LENGTH_HH) {
    1f40:	2a01      	cmp	r2, #1
    1f42:	d024      	beq.n	1f8e <cbvprintf+0x5d6>
			} else if (length_mod == LENGTH_H) {
    1f44:	2a02      	cmp	r2, #2
    1f46:	f47f af1e 	bne.w	1d86 <cbvprintf+0x3ce>
				value.sint = (short)value.sint;
    1f4a:	fa0f f08c 	sxth.w	r0, ip
    1f4e:	17c1      	asrs	r1, r0, #31
    1f50:	4684      	mov	ip, r0
    1f52:	e718      	b.n	1d86 <cbvprintf+0x3ce>
					(sint_value_type)va_arg(ap, long long);
    1f54:	9b03      	ldr	r3, [sp, #12]
    1f56:	3307      	adds	r3, #7
    1f58:	f023 0307 	bic.w	r3, r3, #7
    1f5c:	f103 0108 	add.w	r1, r3, #8
    1f60:	9103      	str	r1, [sp, #12]
    1f62:	6818      	ldr	r0, [r3, #0]
    1f64:	6859      	ldr	r1, [r3, #4]
				value.sint =
    1f66:	4684      	mov	ip, r0
				break;
    1f68:	e7ea      	b.n	1f40 <cbvprintf+0x588>
					(sint_value_type)va_arg(ap, intmax_t);
    1f6a:	9b03      	ldr	r3, [sp, #12]
    1f6c:	3307      	adds	r3, #7
    1f6e:	f023 0307 	bic.w	r3, r3, #7
    1f72:	f103 0108 	add.w	r1, r3, #8
    1f76:	9103      	str	r1, [sp, #12]
    1f78:	6818      	ldr	r0, [r3, #0]
    1f7a:	6859      	ldr	r1, [r3, #4]
				value.sint =
    1f7c:	4684      	mov	ip, r0
				break;
    1f7e:	e7df      	b.n	1f40 <cbvprintf+0x588>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1f80:	9b03      	ldr	r3, [sp, #12]
    1f82:	1d19      	adds	r1, r3, #4
    1f84:	9103      	str	r1, [sp, #12]
    1f86:	681b      	ldr	r3, [r3, #0]
    1f88:	17d9      	asrs	r1, r3, #31
				value.sint =
    1f8a:	469c      	mov	ip, r3
				break;
    1f8c:	e7d8      	b.n	1f40 <cbvprintf+0x588>
				value.sint = (char)value.sint;
    1f8e:	fa5f fc8c 	uxtb.w	ip, ip
    1f92:	2100      	movs	r1, #0
    1f94:	e6f7      	b.n	1d86 <cbvprintf+0x3ce>
			switch (length_mod) {
    1f96:	1ed3      	subs	r3, r2, #3
    1f98:	2b04      	cmp	r3, #4
    1f9a:	d804      	bhi.n	1fa6 <cbvprintf+0x5ee>
    1f9c:	e8df f003 	tbb	[pc, r3]
    1fa0:	2f24190a 	.word	0x2f24190a
    1fa4:	2f          	.byte	0x2f
    1fa5:	00          	.byte	0x00
				value.uint = va_arg(ap, unsigned int);
    1fa6:	9b03      	ldr	r3, [sp, #12]
    1fa8:	1d19      	adds	r1, r3, #4
    1faa:	9103      	str	r1, [sp, #12]
    1fac:	f8d3 c000 	ldr.w	ip, [r3]
    1fb0:	2100      	movs	r1, #0
				break;
    1fb2:	e005      	b.n	1fc0 <cbvprintf+0x608>
				value.uint = va_arg(ap, unsigned long);
    1fb4:	9b03      	ldr	r3, [sp, #12]
    1fb6:	1d19      	adds	r1, r3, #4
    1fb8:	9103      	str	r1, [sp, #12]
    1fba:	f8d3 c000 	ldr.w	ip, [r3]
    1fbe:	2100      	movs	r1, #0
			if (length_mod == LENGTH_HH) {
    1fc0:	2a01      	cmp	r2, #1
    1fc2:	d023      	beq.n	200c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc>
			} else if (length_mod == LENGTH_H) {
    1fc4:	2a02      	cmp	r2, #2
    1fc6:	f47f aede 	bne.w	1d86 <cbvprintf+0x3ce>
				value.uint = (unsigned short)value.uint;
    1fca:	fa1f fc8c 	uxth.w	ip, ip
    1fce:	2100      	movs	r1, #0
    1fd0:	e6d9      	b.n	1d86 <cbvprintf+0x3ce>
					(uint_value_type)va_arg(ap,
    1fd2:	9b03      	ldr	r3, [sp, #12]
    1fd4:	3307      	adds	r3, #7
    1fd6:	f023 0307 	bic.w	r3, r3, #7
    1fda:	f103 0108 	add.w	r1, r3, #8
    1fde:	9103      	str	r1, [sp, #12]
    1fe0:	6818      	ldr	r0, [r3, #0]
    1fe2:	6859      	ldr	r1, [r3, #4]
				value.uint =
    1fe4:	4684      	mov	ip, r0
				break;
    1fe6:	e7eb      	b.n	1fc0 <cbvprintf+0x608>
					(uint_value_type)va_arg(ap,
    1fe8:	9b03      	ldr	r3, [sp, #12]
    1fea:	3307      	adds	r3, #7
    1fec:	f023 0307 	bic.w	r3, r3, #7
    1ff0:	f103 0108 	add.w	r1, r3, #8
    1ff4:	9103      	str	r1, [sp, #12]
    1ff6:	6818      	ldr	r0, [r3, #0]
    1ff8:	6859      	ldr	r1, [r3, #4]
				value.uint =
    1ffa:	4684      	mov	ip, r0
				break;
    1ffc:	e7e0      	b.n	1fc0 <cbvprintf+0x608>
					(uint_value_type)va_arg(ap, size_t);
    1ffe:	9b03      	ldr	r3, [sp, #12]
    2000:	1d19      	adds	r1, r3, #4
    2002:	9103      	str	r1, [sp, #12]
				value.uint =
    2004:	f8d3 c000 	ldr.w	ip, [r3]
    2008:	2100      	movs	r1, #0
				break;
    200a:	e7d9      	b.n	1fc0 <cbvprintf+0x608>
				value.uint = (unsigned char)value.uint;
    200c:	fa5f fc8c 	uxtb.w	ip, ip
    2010:	2100      	movs	r1, #0
    2012:	e6b8      	b.n	1d86 <cbvprintf+0x3ce>
			if (length_mod == LENGTH_UPPER_L) {
    2014:	2a08      	cmp	r2, #8
    2016:	d00a      	beq.n	202e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2e>
				value.dbl = va_arg(ap, double);
    2018:	9b03      	ldr	r3, [sp, #12]
    201a:	3307      	adds	r3, #7
    201c:	f023 0307 	bic.w	r3, r3, #7
    2020:	f103 0208 	add.w	r2, r3, #8
    2024:	9203      	str	r2, [sp, #12]
    2026:	6818      	ldr	r0, [r3, #0]
    2028:	6859      	ldr	r1, [r3, #4]
    202a:	4684      	mov	ip, r0
    202c:	e6ab      	b.n	1d86 <cbvprintf+0x3ce>
				value.ldbl = va_arg(ap, long double);
    202e:	9b03      	ldr	r3, [sp, #12]
    2030:	3307      	adds	r3, #7
    2032:	f023 0307 	bic.w	r3, r3, #7
    2036:	f103 0208 	add.w	r2, r3, #8
    203a:	9203      	str	r2, [sp, #12]
    203c:	6818      	ldr	r0, [r3, #0]
    203e:	6859      	ldr	r1, [r3, #4]
    2040:	4684      	mov	ip, r0
    2042:	e6a0      	b.n	1d86 <cbvprintf+0x3ce>
			value.ptr = va_arg(ap, void *);
    2044:	9b03      	ldr	r3, [sp, #12]
    2046:	1d1a      	adds	r2, r3, #4
    2048:	9203      	str	r2, [sp, #12]
    204a:	f8d3 c000 	ldr.w	ip, [r3]
    204e:	e69a      	b.n	1d86 <cbvprintf+0x3ce>
			OUTS(sp, fp);
    2050:	4643      	mov	r3, r8
    2052:	4652      	mov	r2, sl
    2054:	4629      	mov	r1, r5
    2056:	4630      	mov	r0, r6
    2058:	f005 faf0 	bl	763c <outs>
    205c:	2800      	cmp	r0, #0
    205e:	f2c0 814e 	blt.w	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    2062:	4404      	add	r4, r0
		fp = extract_conversion(&conv, sp);
    2064:	46c2      	mov	sl, r8
			continue;
    2066:	e4af      	b.n	19c8 <cbvprintf+0x10>
		case '%':
			OUTC('%');
    2068:	4629      	mov	r1, r5
    206a:	2025      	movs	r0, #37	; 0x25
    206c:	47b0      	blx	r6
    206e:	2800      	cmp	r0, #0
    2070:	f2c0 8145 	blt.w	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    2074:	3401      	adds	r4, #1
		char sign = 0;
    2076:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    207a:	f10d 0b36 	add.w	fp, sp, #54	; 0x36
		const char *bps = NULL;
    207e:	f04f 0a00 	mov.w	sl, #0
			break;
    2082:	e0a6      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
		case 's': {
			bps = (const char *)value.ptr;
    2084:	46e2      	mov	sl, ip

			size_t len = strlen(bps);
    2086:	4660      	mov	r0, ip
    2088:	f005 fe83 	bl	7d92 <strlen>

			if ((precision >= 0)
    208c:	f1bb 0f00 	cmp.w	fp, #0
    2090:	db02      	blt.n	2098 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x98>
			    && ((size_t)precision < len)) {
    2092:	4583      	cmp	fp, r0
    2094:	d200      	bcs.n	2098 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x98>
				len = (size_t)precision;
    2096:	4658      	mov	r0, fp
			}

			bpe = bps + len;
    2098:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    209c:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    20a0:	e097      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
		}
		case 'c':
			bps = buf;
			buf[0] = value.uint;
    20a2:	f88d c020 	strb.w	ip, [sp, #32]
		char sign = 0;
    20a6:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    20aa:	f10d 0b21 	add.w	fp, sp, #33	; 0x21
			bps = buf;
    20ae:	f10d 0a20 	add.w	sl, sp, #32
			break;
    20b2:	e08e      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
		case 'd':
		case 'i':
			if (conv.flag_plus) {
    20b4:	f019 0f08 	tst.w	r9, #8
    20b8:	d105      	bne.n	20c6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc6>
				sign = '+';
			} else if (conv.flag_space) {
    20ba:	f019 0910 	ands.w	r9, r9, #16
    20be:	d004      	beq.n	20ca <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xca>
				sign = ' ';
    20c0:	f04f 0920 	mov.w	r9, #32
    20c4:	e001      	b.n	20ca <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xca>
				sign = '+';
    20c6:	f04f 092b 	mov.w	r9, #43	; 0x2b
			}

			if (value.sint < 0) {
    20ca:	4662      	mov	r2, ip
    20cc:	2a00      	cmp	r2, #0
    20ce:	f171 0000 	sbcs.w	r0, r1, #0
    20d2:	da0a      	bge.n	20ea <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xea>
				sign = '-';
				value.uint = -value.sint;
    20d4:	f1dc 0200 	rsbs	r2, ip, #0
    20d8:	eb61 0341 	sbc.w	r3, r1, r1, lsl #1
    20dc:	4694      	mov	ip, r2
    20de:	4619      	mov	r1, r3
				sign = '-';
    20e0:	f04f 092d 	mov.w	r9, #45	; 0x2d
    20e4:	e001      	b.n	20ea <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xea>
		switch (conv.specifier) {
    20e6:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value.uint, &conv, buf, bpe);
    20ea:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    20ee:	9300      	str	r3, [sp, #0]
    20f0:	ab08      	add	r3, sp, #32
    20f2:	aa05      	add	r2, sp, #20
    20f4:	4660      	mov	r0, ip
    20f6:	f005 fa37 	bl	7568 <encode_uint>
    20fa:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    20fc:	f1bb 0f00 	cmp.w	fp, #0
    2100:	f2c0 8097 	blt.w	2232 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x232>
				size_t len = bpe - bps;
    2104:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    2108:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv.flag_zero = false;
    210c:	f89d 2014 	ldrb.w	r2, [sp, #20]
    2110:	f36f 1286 	bfc	r2, #6, #1
    2114:	f88d 2014 	strb.w	r2, [sp, #20]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    2118:	459b      	cmp	fp, r3
    211a:	f240 808d 	bls.w	2238 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x238>
					conv.pad0_value = precision - (int)len;
    211e:	ebab 0303 	sub.w	r3, fp, r3
    2122:	9306      	str	r3, [sp, #24]
		const char *bpe = buf + sizeof(buf);
    2124:	f10d 0b36 	add.w	fp, sp, #54	; 0x36
    2128:	e053      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value.ptr != NULL) {
    212a:	f1bc 0f00 	cmp.w	ip, #0
    212e:	d106      	bne.n	213e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x13e>
		char sign = 0;
    2130:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    2134:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 2304 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x304>
			bps = "(nil)";
    2138:	f1ab 0a05 	sub.w	sl, fp, #5
    213c:	e049      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
				bps = encode_uint((uintptr_t)value.ptr, &conv,
    213e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    2142:	9300      	str	r3, [sp, #0]
    2144:	ab08      	add	r3, sp, #32
    2146:	aa05      	add	r2, sp, #20
    2148:	4660      	mov	r0, ip
    214a:	2100      	movs	r1, #0
    214c:	f005 fa0c 	bl	7568 <encode_uint>
    2150:	4682      	mov	sl, r0
				conv.altform_0c = true;
    2152:	f89d 3016 	ldrb.w	r3, [sp, #22]
    2156:	f043 0310 	orr.w	r3, r3, #16
    215a:	f88d 3016 	strb.w	r3, [sp, #22]
				conv.specifier = 'x';
    215e:	2378      	movs	r3, #120	; 0x78
    2160:	f88d 3017 	strb.w	r3, [sp, #23]
		char sign = 0;
    2164:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    2168:	e7c8      	b.n	20fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xfc>
	switch ((enum length_mod_enum)conv->length_mod) {
    216a:	f89d 3015 	ldrb.w	r3, [sp, #21]
    216e:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    2172:	2b07      	cmp	r3, #7
    2174:	d807      	bhi.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
    2176:	e8df f003 	tbb	[pc, r3]
    217a:	0d04      	.short	0x0d04
    217c:	1b161310 	.word	0x1b161310
    2180:	2320      	.short	0x2320
		*(int *)dp = count;
    2182:	f8cc 4000 	str.w	r4, [ip]
		char sign = 0;
    2186:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    218a:	f10d 0b36 	add.w	fp, sp, #54	; 0x36
		const char *bps = NULL;
    218e:	f04f 0a00 	mov.w	sl, #0
}
    2192:	e01e      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
		*(signed char *)dp = (signed char)count;
    2194:	f88c 4000 	strb.w	r4, [ip]
		break;
    2198:	e7f5      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		*(short *)dp = (short)count;
    219a:	f8ac 4000 	strh.w	r4, [ip]
		break;
    219e:	e7f2      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		*(long *)dp = (long)count;
    21a0:	f8cc 4000 	str.w	r4, [ip]
		break;
    21a4:	e7ef      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		*(long long *)dp = (long long)count;
    21a6:	4622      	mov	r2, r4
    21a8:	17e3      	asrs	r3, r4, #31
    21aa:	e9cc 2300 	strd	r2, r3, [ip]
		break;
    21ae:	e7ea      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		*(intmax_t *)dp = (intmax_t)count;
    21b0:	4622      	mov	r2, r4
    21b2:	17e3      	asrs	r3, r4, #31
    21b4:	e9cc 2300 	strd	r2, r3, [ip]
		break;
    21b8:	e7e5      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		*(size_t *)dp = (size_t)count;
    21ba:	f8cc 4000 	str.w	r4, [ip]
		break;
    21be:	e7e2      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    21c0:	f8cc 4000 	str.w	r4, [ip]
		break;
    21c4:	e7df      	b.n	2186 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x186>
		switch (conv.specifier) {
    21c6:	f8dd 9008 	ldr.w	r9, [sp, #8]
    21ca:	f10d 0b36 	add.w	fp, sp, #54	; 0x36
    21ce:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    21d2:	f1ba 0f00 	cmp.w	sl, #0
    21d6:	f000 808e 	beq.w	22f6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2f6>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    21da:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    21de:	f1b9 0f00 	cmp.w	r9, #0
    21e2:	d000      	beq.n	21e6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e6>
			nj_len += 1U;
    21e4:	3201      	adds	r2, #1
		}

		if (conv.altform_0c) {
    21e6:	f89d 1016 	ldrb.w	r1, [sp, #22]
    21ea:	f011 0f10 	tst.w	r1, #16
    21ee:	d026      	beq.n	223e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x23e>
			nj_len += 2U;
    21f0:	3202      	adds	r2, #2
		} else if (conv.altform_0) {
			nj_len += 1U;
		}

		nj_len += conv.pad0_value;
    21f2:	9b06      	ldr	r3, [sp, #24]
    21f4:	4413      	add	r3, r2
		if (conv.pad_fp) {
    21f6:	f011 0f40 	tst.w	r1, #64	; 0x40
    21fa:	d001      	beq.n	2200 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x200>
			nj_len += conv.pad0_pre_exp;
    21fc:	9a07      	ldr	r2, [sp, #28]
    21fe:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    2200:	2f00      	cmp	r7, #0
    2202:	dd32      	ble.n	226a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x26a>
			width -= (int)nj_len;
    2204:	1aff      	subs	r7, r7, r3

			if (!conv.flag_dash) {
    2206:	f89d 3014 	ldrb.w	r3, [sp, #20]
    220a:	f013 0f04 	tst.w	r3, #4
    220e:	d12c      	bne.n	226a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x26a>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv.flag_zero) {
    2210:	f013 0f40 	tst.w	r3, #64	; 0x40
    2214:	d018      	beq.n	2248 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x248>
					if (sign != 0) {
    2216:	f1b9 0f00 	cmp.w	r9, #0
    221a:	d018      	beq.n	224e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24e>
						OUTC(sign);
    221c:	4629      	mov	r1, r5
    221e:	4648      	mov	r0, r9
    2220:	47b0      	blx	r6
    2222:	2800      	cmp	r0, #0
    2224:	db6b      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    2226:	3401      	adds	r4, #1
						sign = 0;
    2228:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    222c:	2330      	movs	r3, #48	; 0x30
    222e:	9302      	str	r3, [sp, #8]
    2230:	e00f      	b.n	2252 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x252>
		const char *bpe = buf + sizeof(buf);
    2232:	f10d 0b36 	add.w	fp, sp, #54	; 0x36
    2236:	e7cc      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
    2238:	f10d 0b36 	add.w	fp, sp, #54	; 0x36
    223c:	e7c9      	b.n	21d2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1d2>
		} else if (conv.altform_0) {
    223e:	f011 0f08 	tst.w	r1, #8
    2242:	d0d6      	beq.n	21f2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1f2>
			nj_len += 1U;
    2244:	3201      	adds	r2, #1
    2246:	e7d4      	b.n	21f2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1f2>
				char pad = ' ';
    2248:	2320      	movs	r3, #32
    224a:	9302      	str	r3, [sp, #8]
    224c:	e001      	b.n	2252 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x252>
					pad = '0';
    224e:	2330      	movs	r3, #48	; 0x30
    2250:	9302      	str	r3, [sp, #8]
    2252:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    2254:	1e5f      	subs	r7, r3, #1
    2256:	2b00      	cmp	r3, #0
    2258:	dd07      	ble.n	226a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x26a>
					OUTC(pad);
    225a:	4629      	mov	r1, r5
    225c:	9802      	ldr	r0, [sp, #8]
    225e:	47b0      	blx	r6
    2260:	2800      	cmp	r0, #0
    2262:	db4c      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    2264:	3401      	adds	r4, #1
				while (width-- > 0) {
    2266:	463b      	mov	r3, r7
    2268:	e7f4      	b.n	2254 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x254>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    226a:	f1b9 0f00 	cmp.w	r9, #0
    226e:	d005      	beq.n	227c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x27c>
			OUTC(sign);
    2270:	4629      	mov	r1, r5
    2272:	4648      	mov	r0, r9
    2274:	47b0      	blx	r6
    2276:	2800      	cmp	r0, #0
    2278:	db41      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    227a:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv.altform_0c | conv.altform_0) {
    227c:	f89d 3016 	ldrb.w	r3, [sp, #22]
    2280:	f3c3 1200 	ubfx	r2, r3, #4, #1
    2284:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    2288:	4313      	orrs	r3, r2
    228a:	d005      	beq.n	2298 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x298>
				OUTC('0');
    228c:	4629      	mov	r1, r5
    228e:	2030      	movs	r0, #48	; 0x30
    2290:	47b0      	blx	r6
    2292:	2800      	cmp	r0, #0
    2294:	db33      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    2296:	3401      	adds	r4, #1
			}

			if (conv.altform_0c) {
    2298:	f89d 3016 	ldrb.w	r3, [sp, #22]
    229c:	f013 0f10 	tst.w	r3, #16
    22a0:	d006      	beq.n	22b0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2b0>
				OUTC(conv.specifier);
    22a2:	4629      	mov	r1, r5
    22a4:	f89d 0017 	ldrb.w	r0, [sp, #23]
    22a8:	47b0      	blx	r6
    22aa:	2800      	cmp	r0, #0
    22ac:	db27      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    22ae:	3401      	adds	r4, #1
			}

			pad_len = conv.pad0_value;
    22b0:	9b06      	ldr	r3, [sp, #24]
			while (pad_len-- > 0) {
    22b2:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
    22b6:	2b00      	cmp	r3, #0
    22b8:	dd07      	ble.n	22ca <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2ca>
				OUTC('0');
    22ba:	4629      	mov	r1, r5
    22bc:	2030      	movs	r0, #48	; 0x30
    22be:	47b0      	blx	r6
    22c0:	2800      	cmp	r0, #0
    22c2:	db1c      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    22c4:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    22c6:	464b      	mov	r3, r9
    22c8:	e7f3      	b.n	22b2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2b2>
			}

			OUTS(bps, bpe);
    22ca:	465b      	mov	r3, fp
    22cc:	4652      	mov	r2, sl
    22ce:	4629      	mov	r1, r5
    22d0:	4630      	mov	r0, r6
    22d2:	f005 f9b3 	bl	763c <outs>
    22d6:	2800      	cmp	r0, #0
    22d8:	db11      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    22da:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    22dc:	2f00      	cmp	r7, #0
    22de:	dd07      	ble.n	22f0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2f0>
			OUTC(' ');
    22e0:	4629      	mov	r1, r5
    22e2:	2020      	movs	r0, #32
    22e4:	47b0      	blx	r6
    22e6:	2800      	cmp	r0, #0
    22e8:	db09      	blt.n	22fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fe>
    22ea:	3401      	adds	r4, #1
			--width;
    22ec:	3f01      	subs	r7, #1
    22ee:	e7f5      	b.n	22dc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2dc>
		fp = extract_conversion(&conv, sp);
    22f0:	46c2      	mov	sl, r8
    22f2:	f7ff bb69 	b.w	19c8 <cbvprintf+0x10>
    22f6:	46c2      	mov	sl, r8
    22f8:	f7ff bb66 	b.w	19c8 <cbvprintf+0x10>
		}
	}

	return count;
    22fc:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    22fe:	b00f      	add	sp, #60	; 0x3c
    2300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2304:	0000a6c9 	.word	0x0000a6c9

00002308 <nordicsemi_nrf91_init>:
    2308:	f04f 0220 	mov.w	r2, #32
    230c:	f3ef 8311 	mrs	r3, BASEPRI
    2310:	f382 8811 	msr	BASEPRI, r2
    2314:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2318:	4a04      	ldr	r2, [pc, #16]	; (232c <nordicsemi_nrf91_init+0x24>)
    231a:	2101      	movs	r1, #1
    231c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
    2320:	f383 8811 	msr	BASEPRI, r3
    2324:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2328:	2000      	movs	r0, #0
    232a:	4770      	bx	lr
    232c:	50039000 	.word	0x50039000

00002330 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2330:	b130      	cbz	r0, 2340 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    2332:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2334:	0180      	lsls	r0, r0, #6
    2336:	4b03      	ldr	r3, [pc, #12]	; (2344 <arch_busy_wait+0x14>)
    2338:	f043 0301 	orr.w	r3, r3, #1
    233c:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    233e:	bd08      	pop	{r3, pc}
    2340:	4770      	bx	lr
    2342:	bf00      	nop
    2344:	0000a190 	.word	0x0000a190

00002348 <log_generic>:
	return args;
}

void log_generic(struct log_msg_ids src_level, const char *fmt, va_list ap,
		 enum log_strdup_action strdup_action)
{
    2348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    234c:	b085      	sub	sp, #20
    234e:	4680      	mov	r8, r0
    2350:	460f      	mov	r7, r1
    2352:	4615      	mov	r5, r2
	if (_is_user_context()) {
		log_generic_from_user(src_level, fmt, ap);
	} else if (IS_ENABLED(CONFIG_LOG_IMMEDIATE) &&
	    (!IS_ENABLED(CONFIG_LOG_FRONTEND))) {
		struct log_backend const *backend;
		uint32_t timestamp = timestamp_func();
    2354:	4b12      	ldr	r3, [pc, #72]	; (23a0 <log_generic+0x58>)
    2356:	681b      	ldr	r3, [r3, #0]
    2358:	4798      	blx	r3
    235a:	4606      	mov	r6, r0

		for (int i = 0; i < log_backend_count_get(); i++) {
    235c:	2400      	movs	r4, #0
    235e:	e000      	b.n	2362 <log_generic+0x1a>
    2360:	3401      	adds	r4, #1
    2362:	4b10      	ldr	r3, [pc, #64]	; (23a4 <log_generic+0x5c>)
    2364:	4a10      	ldr	r2, [pc, #64]	; (23a8 <log_generic+0x60>)
    2366:	1a9b      	subs	r3, r3, r2
    2368:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    236c:	da15      	bge.n	239a <log_generic+0x52>
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(uint32_t idx)
{
	return &__log_backends_start[idx];
    236e:	480e      	ldr	r0, [pc, #56]	; (23a8 <log_generic+0x60>)
    2370:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    2374:	6843      	ldr	r3, [r0, #4]
    2376:	795b      	ldrb	r3, [r3, #5]
			backend = log_backend_get(i);

			if (log_backend_is_active(backend)) {
    2378:	2b00      	cmp	r3, #0
    237a:	d0f1      	beq.n	2360 <log_generic+0x18>
				va_list ap_tmp;

				va_copy(ap_tmp, ap);
    237c:	9503      	str	r5, [sp, #12]
	if (backend->api->put_sync_string) {
    237e:	0123      	lsls	r3, r4, #4
    2380:	4a09      	ldr	r2, [pc, #36]	; (23a8 <log_generic+0x60>)
    2382:	58d3      	ldr	r3, [r2, r3]
    2384:	f8d3 9004 	ldr.w	r9, [r3, #4]
    2388:	f1b9 0f00 	cmp.w	r9, #0
    238c:	d0e8      	beq.n	2360 <log_generic+0x18>
		backend->api->put_sync_string(backend, src_level,
    238e:	9500      	str	r5, [sp, #0]
    2390:	463b      	mov	r3, r7
    2392:	4632      	mov	r2, r6
    2394:	4641      	mov	r1, r8
    2396:	47c8      	blx	r9
				log_backend_put_sync_string(backend, src_level,
						     timestamp, fmt, ap_tmp);
				va_end(ap_tmp);
    2398:	e7e2      	b.n	2360 <log_generic+0x18>
				mask &= ~BIT(idx);
			}
		}
		log_n(fmt, args, nargs, src_level);
	}
}
    239a:	b005      	add	sp, #20
    239c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    23a0:	2002000c 	.word	0x2002000c
    23a4:	0000a16c 	.word	0x0000a16c
    23a8:	0000a15c 	.word	0x0000a15c

000023ac <log_core_init>:
	 */
	return k_cycle_get_32();
}

void log_core_init(void)
{
    23ac:	b508      	push	{r3, lr}
	/* Set default timestamp. */
	if (sys_clock_hw_cycles_per_sec() > 1000000) {
		timestamp_func = k_uptime_get_32;
		freq = 1000;
	} else {
		timestamp_func = k_cycle_get_32_wrapper;
    23ae:	4b04      	ldr	r3, [pc, #16]	; (23c0 <log_core_init+0x14>)
    23b0:	4a04      	ldr	r2, [pc, #16]	; (23c4 <log_core_init+0x18>)
    23b2:	601a      	str	r2, [r3, #0]
		freq = sys_clock_hw_cycles_per_sec();
	}

	log_output_timestamp_freq_set(freq);
    23b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    23b8:	f000 fa08 	bl	27cc <log_output_timestamp_freq_set>
			LOG_FILTER_SLOT_SET(filters,
					    LOG_FILTER_AGGR_SLOT_IDX,
					    level);
		}
	}
}
    23bc:	bd08      	pop	{r3, pc}
    23be:	bf00      	nop
    23c0:	2002000c 	.word	0x2002000c
    23c4:	0000767f 	.word	0x0000767f

000023c8 <log_source_name_get>:
	return log_sources_count();
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < log_sources_count() ? log_name_get(src_id) : NULL;
    23c8:	4b05      	ldr	r3, [pc, #20]	; (23e0 <log_source_name_get+0x18>)
    23ca:	4a06      	ldr	r2, [pc, #24]	; (23e4 <log_source_name_get+0x1c>)
    23cc:	1a9b      	subs	r3, r3, r2
    23ce:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
    23d2:	d202      	bcs.n	23da <log_source_name_get+0x12>
 * @param source_id Source ID.
 * @return Name.
 */
static inline const char *log_name_get(uint32_t source_id)
{
	return __log_const_start[source_id].name;
    23d4:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
    23d8:	4770      	bx	lr
    23da:	2000      	movs	r0, #0
}
    23dc:	4770      	bx	lr
    23de:	bf00      	nop
    23e0:	0000a15c 	.word	0x0000a15c
    23e4:	0000a11c 	.word	0x0000a11c

000023e8 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
    23e8:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    23ea:	4b0b      	ldr	r3, [pc, #44]	; (2418 <log_backend_enable+0x30>)
    23ec:	1ac3      	subs	r3, r0, r3
    23ee:	111b      	asrs	r3, r3, #4
    23f0:	3301      	adds	r3, #1
	backend->cb->id = id;
    23f2:	6842      	ldr	r2, [r0, #4]
    23f4:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
    23f6:	6843      	ldr	r3, [r0, #4]
    23f8:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    23fa:	6843      	ldr	r3, [r0, #4]
    23fc:	2201      	movs	r2, #1
    23fe:	715a      	strb	r2, [r3, #5]
	log_backend_activate(backend, ctx);

	/* Wakeup logger thread after attaching first backend. It might be
	 * blocked with log messages pending.
	 */
	if (!backend_attached) {
    2400:	4b06      	ldr	r3, [pc, #24]	; (241c <log_backend_enable+0x34>)
    2402:	781b      	ldrb	r3, [r3, #0]
    2404:	b11b      	cbz	r3, 240e <log_backend_enable+0x26>
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    2406:	4b05      	ldr	r3, [pc, #20]	; (241c <log_backend_enable+0x34>)
    2408:	2201      	movs	r2, #1
    240a:	701a      	strb	r2, [r3, #0]
}
    240c:	bd08      	pop	{r3, pc}
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    240e:	4804      	ldr	r0, [pc, #16]	; (2420 <log_backend_enable+0x38>)
    2410:	f003 fde0 	bl	5fd4 <z_impl_k_sem_give>
}
    2414:	e7f7      	b.n	2406 <log_backend_enable+0x1e>
    2416:	bf00      	nop
    2418:	0000a15c 	.word	0x0000a15c
    241c:	200232a8 	.word	0x200232a8
    2420:	200201ac 	.word	0x200201ac

00002424 <log_init>:
{
    2424:	b538      	push	{r3, r4, r5, lr}
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    2426:	4b13      	ldr	r3, [pc, #76]	; (2474 <log_init+0x50>)
    2428:	e8d3 2fef 	ldaex	r2, [r3]
    242c:	1c51      	adds	r1, r2, #1
    242e:	e8c3 1fe0 	stlex	r0, r1, [r3]
    2432:	2800      	cmp	r0, #0
    2434:	d1f8      	bne.n	2428 <log_init+0x4>
	if (atomic_inc(&initialized) != 0) {
    2436:	b9da      	cbnz	r2, 2470 <log_init+0x4c>
	for (i = 0; i < log_backend_count_get(); i++) {
    2438:	2400      	movs	r4, #0
    243a:	e005      	b.n	2448 <log_init+0x24>
			log_backend_enable(backend, NULL, CONFIG_LOG_MAX_LEVEL);
    243c:	2204      	movs	r2, #4
    243e:	2100      	movs	r1, #0
    2440:	4628      	mov	r0, r5
    2442:	f7ff ffd1 	bl	23e8 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    2446:	3401      	adds	r4, #1
    2448:	4b0b      	ldr	r3, [pc, #44]	; (2478 <log_init+0x54>)
    244a:	4a0c      	ldr	r2, [pc, #48]	; (247c <log_init+0x58>)
    244c:	1a9b      	subs	r3, r3, r2
    244e:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    2452:	da0d      	bge.n	2470 <log_init+0x4c>
	return &__log_backends_start[idx];
    2454:	4d09      	ldr	r5, [pc, #36]	; (247c <log_init+0x58>)
    2456:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
    245a:	7b2b      	ldrb	r3, [r5, #12]
    245c:	2b00      	cmp	r3, #0
    245e:	d0f2      	beq.n	2446 <log_init+0x22>
			if (backend->api->init != NULL) {
    2460:	0123      	lsls	r3, r4, #4
    2462:	4a06      	ldr	r2, [pc, #24]	; (247c <log_init+0x58>)
    2464:	58d3      	ldr	r3, [r2, r3]
    2466:	695b      	ldr	r3, [r3, #20]
    2468:	2b00      	cmp	r3, #0
    246a:	d0e7      	beq.n	243c <log_init+0x18>
				backend->api->init();
    246c:	4798      	blx	r3
    246e:	e7e5      	b.n	243c <log_init+0x18>
}
    2470:	bd38      	pop	{r3, r4, r5, pc}
    2472:	bf00      	nop
    2474:	200227b4 	.word	0x200227b4
    2478:	0000a16c 	.word	0x0000a16c
    247c:	0000a15c 	.word	0x0000a15c

00002480 <z_impl_log_panic>:
	if (panic_mode) {
    2480:	4b10      	ldr	r3, [pc, #64]	; (24c4 <z_impl_log_panic+0x44>)
    2482:	781b      	ldrb	r3, [r3, #0]
    2484:	b103      	cbz	r3, 2488 <z_impl_log_panic+0x8>
    2486:	4770      	bx	lr
{
    2488:	b510      	push	{r4, lr}
	log_init();
    248a:	f7ff ffcb 	bl	2424 <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
    248e:	2400      	movs	r4, #0
    2490:	e000      	b.n	2494 <z_impl_log_panic+0x14>
    2492:	3401      	adds	r4, #1
    2494:	4b0c      	ldr	r3, [pc, #48]	; (24c8 <z_impl_log_panic+0x48>)
    2496:	4a0d      	ldr	r2, [pc, #52]	; (24cc <z_impl_log_panic+0x4c>)
    2498:	1a9b      	subs	r3, r3, r2
    249a:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    249e:	da0c      	bge.n	24ba <z_impl_log_panic+0x3a>
    24a0:	480a      	ldr	r0, [pc, #40]	; (24cc <z_impl_log_panic+0x4c>)
    24a2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
    24a6:	6843      	ldr	r3, [r0, #4]
    24a8:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
    24aa:	2b00      	cmp	r3, #0
    24ac:	d0f1      	beq.n	2492 <z_impl_log_panic+0x12>
	backend->api->panic(backend);
    24ae:	0123      	lsls	r3, r4, #4
    24b0:	4a06      	ldr	r2, [pc, #24]	; (24cc <z_impl_log_panic+0x4c>)
    24b2:	58d3      	ldr	r3, [r2, r3]
    24b4:	691b      	ldr	r3, [r3, #16]
    24b6:	4798      	blx	r3
}
    24b8:	e7eb      	b.n	2492 <z_impl_log_panic+0x12>
	panic_mode = true;
    24ba:	4b02      	ldr	r3, [pc, #8]	; (24c4 <z_impl_log_panic+0x44>)
    24bc:	2201      	movs	r2, #1
    24be:	701a      	strb	r2, [r3, #0]
}
    24c0:	bd10      	pop	{r4, pc}
    24c2:	bf00      	nop
    24c4:	200232a9 	.word	0x200232a9
    24c8:	0000a16c 	.word	0x0000a16c
    24cc:	0000a15c 	.word	0x0000a15c

000024d0 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *log_output,
			   const char *fmt, ...)
{
    24d0:	b40e      	push	{r1, r2, r3}
    24d2:	b500      	push	{lr}
    24d4:	b082      	sub	sp, #8
    24d6:	4601      	mov	r1, r0
    24d8:	ab03      	add	r3, sp, #12
    24da:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
    24de:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)log_output, fmt, args);
    24e0:	4803      	ldr	r0, [pc, #12]	; (24f0 <print_formatted+0x20>)
    24e2:	f7ff fa69 	bl	19b8 <cbvprintf>
	va_end(args);

	return length;
}
    24e6:	b002      	add	sp, #8
    24e8:	f85d eb04 	ldr.w	lr, [sp], #4
    24ec:	b003      	add	sp, #12
    24ee:	4770      	bx	lr
    24f0:	000076bf 	.word	0x000076bf

000024f4 <timestamp_print>:
	log_output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *log_output,
			   uint32_t flags, uint32_t timestamp)
{
    24f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    24f6:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
    24f8:	f011 0f44 	tst.w	r1, #68	; 0x44
    24fc:	d005      	beq.n	250a <timestamp_print+0x16>
		length = print_formatted(log_output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
    24fe:	4b1a      	ldr	r3, [pc, #104]	; (2568 <timestamp_print+0x74>)
    2500:	681c      	ldr	r4, [r3, #0]
    2502:	b934      	cbnz	r4, 2512 <timestamp_print+0x1e>
			length = print_formatted(log_output,
						 "[%02d:%02d:%02d.%03d,%03d] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
    2504:	2000      	movs	r0, #0
	}

	return length;
}
    2506:	b005      	add	sp, #20
    2508:	bdf0      	pop	{r4, r5, r6, r7, pc}
		length = print_formatted(log_output, "[%08lu] ", timestamp);
    250a:	4918      	ldr	r1, [pc, #96]	; (256c <timestamp_print+0x78>)
    250c:	f7ff ffe0 	bl	24d0 <print_formatted>
    2510:	e7f9      	b.n	2506 <timestamp_print+0x12>
		timestamp /= timestamp_div;
    2512:	4b17      	ldr	r3, [pc, #92]	; (2570 <timestamp_print+0x7c>)
    2514:	6819      	ldr	r1, [r3, #0]
    2516:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
    251a:	fbb1 f5f4 	udiv	r5, r1, r4
		hours = seconds / 3600U;
    251e:	4a15      	ldr	r2, [pc, #84]	; (2574 <timestamp_print+0x80>)
    2520:	fba2 3205 	umull	r3, r2, r2, r5
    2524:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
    2526:	f44f 6661 	mov.w	r6, #3600	; 0xe10
    252a:	fb06 5612 	mls	r6, r6, r2, r5
		mins = seconds / 60U;
    252e:	4b12      	ldr	r3, [pc, #72]	; (2578 <timestamp_print+0x84>)
    2530:	fba3 7306 	umull	r7, r3, r3, r6
    2534:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
    2536:	fb04 1115 	mls	r1, r4, r5, r1
		ms = (remainder * 1000U) / freq;
    253a:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    253e:	fb05 f101 	mul.w	r1, r5, r1
    2542:	fbb1 f7f4 	udiv	r7, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    2546:	fb07 1114 	mls	r1, r7, r4, r1
    254a:	fb05 f101 	mul.w	r1, r5, r1
    254e:	fbb1 f4f4 	udiv	r4, r1, r4
			length = print_formatted(log_output,
    2552:	9402      	str	r4, [sp, #8]
    2554:	9701      	str	r7, [sp, #4]
    2556:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
    255a:	eba6 0181 	sub.w	r1, r6, r1, lsl #2
    255e:	9100      	str	r1, [sp, #0]
    2560:	4906      	ldr	r1, [pc, #24]	; (257c <timestamp_print+0x88>)
    2562:	f7ff ffb5 	bl	24d0 <print_formatted>
    2566:	e7ce      	b.n	2506 <timestamp_print+0x12>
    2568:	200227b8 	.word	0x200227b8
    256c:	0000a6d0 	.word	0x0000a6d0
    2570:	200227bc 	.word	0x200227bc
    2574:	91a2b3c5 	.word	0x91a2b3c5
    2578:	88888889 	.word	0x88888889
    257c:	0000a6dc 	.word	0x0000a6dc

00002580 <color_print>:

static void color_print(const struct log_output *log_output,
			bool color, bool start, uint32_t level)
{
	if (color) {
    2580:	b161      	cbz	r1, 259c <color_print+0x1c>
{
    2582:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    2584:	b12a      	cbz	r2, 2592 <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
    2586:	4a06      	ldr	r2, [pc, #24]	; (25a0 <color_print+0x20>)
    2588:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    258c:	b912      	cbnz	r2, 2594 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    258e:	4a05      	ldr	r2, [pc, #20]	; (25a4 <color_print+0x24>)
    2590:	e000      	b.n	2594 <color_print+0x14>
    2592:	4a04      	ldr	r2, [pc, #16]	; (25a4 <color_print+0x24>)
		print_formatted(log_output, "%s", log_color);
    2594:	4904      	ldr	r1, [pc, #16]	; (25a8 <color_print+0x28>)
    2596:	f7ff ff9b 	bl	24d0 <print_formatted>
	}
}
    259a:	bd08      	pop	{r3, pc}
    259c:	4770      	bx	lr
    259e:	bf00      	nop
    25a0:	0000a750 	.word	0x0000a750
    25a4:	0000a6f8 	.word	0x0000a6f8
    25a8:	0000a700 	.word	0x0000a700

000025ac <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    25ac:	f011 0f10 	tst.w	r1, #16
    25b0:	d10b      	bne.n	25ca <newline_print+0x1e>
{
    25b2:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    25b4:	f011 0f20 	tst.w	r1, #32
    25b8:	d003      	beq.n	25c2 <newline_print+0x16>
		print_formatted(ctx, "\n");
    25ba:	4904      	ldr	r1, [pc, #16]	; (25cc <newline_print+0x20>)
    25bc:	f7ff ff88 	bl	24d0 <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
    25c0:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
    25c2:	4903      	ldr	r1, [pc, #12]	; (25d0 <newline_print+0x24>)
    25c4:	f7ff ff84 	bl	24d0 <print_formatted>
    25c8:	e7fa      	b.n	25c0 <newline_print+0x14>
    25ca:	4770      	bx	lr
    25cc:	0000a984 	.word	0x0000a984
    25d0:	0000ad4c 	.word	0x0000ad4c

000025d4 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *log_output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
    25d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    25d8:	4605      	mov	r5, r0
    25da:	460f      	mov	r7, r1
    25dc:	4616      	mov	r6, r2
    25de:	4698      	mov	r8, r3
	newline_print(log_output, flags);
    25e0:	9906      	ldr	r1, [sp, #24]
    25e2:	f7ff ffe3 	bl	25ac <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
    25e6:	2400      	movs	r4, #0
    25e8:	4544      	cmp	r4, r8
    25ea:	da05      	bge.n	25f8 <hexdump_line_print+0x24>
		print_formatted(log_output, " ");
    25ec:	4923      	ldr	r1, [pc, #140]	; (267c <hexdump_line_print+0xa8>)
    25ee:	4628      	mov	r0, r5
    25f0:	f7ff ff6e 	bl	24d0 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    25f4:	3401      	adds	r4, #1
    25f6:	e7f7      	b.n	25e8 <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    25f8:	2400      	movs	r4, #0
    25fa:	e009      	b.n	2610 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(log_output, " ");
    25fc:	491f      	ldr	r1, [pc, #124]	; (267c <hexdump_line_print+0xa8>)
    25fe:	4628      	mov	r0, r5
    2600:	f7ff ff66 	bl	24d0 <print_formatted>
    2604:	e00b      	b.n	261e <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(log_output, "%02x ", data[i]);
		} else {
			print_formatted(log_output, "   ");
    2606:	491e      	ldr	r1, [pc, #120]	; (2680 <hexdump_line_print+0xac>)
    2608:	4628      	mov	r0, r5
    260a:	f7ff ff61 	bl	24d0 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    260e:	3401      	adds	r4, #1
    2610:	2c0f      	cmp	r4, #15
    2612:	dc0c      	bgt.n	262e <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
    2614:	2c00      	cmp	r4, #0
    2616:	dd02      	ble.n	261e <hexdump_line_print+0x4a>
    2618:	f014 0f07 	tst.w	r4, #7
    261c:	d0ee      	beq.n	25fc <hexdump_line_print+0x28>
		if (i < length) {
    261e:	42b4      	cmp	r4, r6
    2620:	d2f1      	bcs.n	2606 <hexdump_line_print+0x32>
			print_formatted(log_output, "%02x ", data[i]);
    2622:	5d3a      	ldrb	r2, [r7, r4]
    2624:	4917      	ldr	r1, [pc, #92]	; (2684 <hexdump_line_print+0xb0>)
    2626:	4628      	mov	r0, r5
    2628:	f7ff ff52 	bl	24d0 <print_formatted>
    262c:	e7ef      	b.n	260e <hexdump_line_print+0x3a>
		}
	}

	print_formatted(log_output, "|");
    262e:	4916      	ldr	r1, [pc, #88]	; (2688 <hexdump_line_print+0xb4>)
    2630:	4628      	mov	r0, r5
    2632:	f7ff ff4d 	bl	24d0 <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2636:	2400      	movs	r4, #0
    2638:	e009      	b.n	264e <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(log_output, " ");
    263a:	4910      	ldr	r1, [pc, #64]	; (267c <hexdump_line_print+0xa8>)
    263c:	4628      	mov	r0, r5
    263e:	f7ff ff47 	bl	24d0 <print_formatted>
    2642:	e00b      	b.n	265c <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(log_output, "%c",
    2644:	4911      	ldr	r1, [pc, #68]	; (268c <hexdump_line_print+0xb8>)
    2646:	4628      	mov	r0, r5
    2648:	f7ff ff42 	bl	24d0 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    264c:	3401      	adds	r4, #1
    264e:	2c0f      	cmp	r4, #15
    2650:	dc12      	bgt.n	2678 <hexdump_line_print+0xa4>
		if (i > 0 && !(i % 8)) {
    2652:	2c00      	cmp	r4, #0
    2654:	dd02      	ble.n	265c <hexdump_line_print+0x88>
    2656:	f014 0f07 	tst.w	r4, #7
    265a:	d0ee      	beq.n	263a <hexdump_line_print+0x66>
		if (i < length) {
    265c:	42b4      	cmp	r4, r6
    265e:	d206      	bcs.n	266e <hexdump_line_print+0x9a>
			char c = (char)data[i];
    2660:	5d3a      	ldrb	r2, [r7, r4]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isprint(int c)
{
	return (int)((((unsigned)c) >= ' ') &&
    2662:	f1a2 0320 	sub.w	r3, r2, #32
			print_formatted(log_output, "%c",
    2666:	2b5e      	cmp	r3, #94	; 0x5e
    2668:	d9ec      	bls.n	2644 <hexdump_line_print+0x70>
    266a:	222e      	movs	r2, #46	; 0x2e
    266c:	e7ea      	b.n	2644 <hexdump_line_print+0x70>
			      isprint((int)c) ? c : '.');
		} else {
			print_formatted(log_output, " ");
    266e:	4903      	ldr	r1, [pc, #12]	; (267c <hexdump_line_print+0xa8>)
    2670:	4628      	mov	r0, r5
    2672:	f7ff ff2d 	bl	24d0 <print_formatted>
    2676:	e7e9      	b.n	264c <hexdump_line_print+0x78>
		}
	}
}
    2678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    267c:	0000a728 	.word	0x0000a728
    2680:	0000a70c 	.word	0x0000a70c
    2684:	0000a704 	.word	0x0000a704
    2688:	0000a710 	.word	0x0000a710
    268c:	0000a714 	.word	0x0000a714

00002690 <ids_print>:
{
    2690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2692:	4604      	mov	r4, r0
    2694:	4616      	mov	r6, r2
    2696:	461d      	mov	r5, r3
	if (level_on) {
    2698:	b949      	cbnz	r1, 26ae <ids_print+0x1e>
	int total = 0;
    269a:	2700      	movs	r7, #0
	total += print_formatted(log_output,
    269c:	b186      	cbz	r6, 26c0 <ids_print+0x30>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    269e:	2301      	movs	r3, #1
    26a0:	9a07      	ldr	r2, [sp, #28]
    26a2:	4093      	lsls	r3, r2
				(func_on &&
    26a4:	f013 0f10 	tst.w	r3, #16
    26a8:	d116      	bne.n	26d8 <ids_print+0x48>
	total += print_formatted(log_output,
    26aa:	4e0c      	ldr	r6, [pc, #48]	; (26dc <ids_print+0x4c>)
    26ac:	e009      	b.n	26c2 <ids_print+0x32>
		total += print_formatted(log_output, "<%s> ", severity[level]);
    26ae:	4b0c      	ldr	r3, [pc, #48]	; (26e0 <ids_print+0x50>)
    26b0:	9a07      	ldr	r2, [sp, #28]
    26b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    26b6:	490b      	ldr	r1, [pc, #44]	; (26e4 <ids_print+0x54>)
    26b8:	f7ff ff0a 	bl	24d0 <print_formatted>
    26bc:	4607      	mov	r7, r0
    26be:	e7ed      	b.n	269c <ids_print+0xc>
	total += print_formatted(log_output,
    26c0:	4e06      	ldr	r6, [pc, #24]	; (26dc <ids_print+0x4c>)
    26c2:	9906      	ldr	r1, [sp, #24]
    26c4:	4628      	mov	r0, r5
    26c6:	f7ff fe7f 	bl	23c8 <log_source_name_get>
    26ca:	4602      	mov	r2, r0
    26cc:	4631      	mov	r1, r6
    26ce:	4620      	mov	r0, r4
    26d0:	f7ff fefe 	bl	24d0 <print_formatted>
}
    26d4:	4438      	add	r0, r7
    26d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	total += print_formatted(log_output,
    26d8:	4e03      	ldr	r6, [pc, #12]	; (26e8 <ids_print+0x58>)
    26da:	e7f2      	b.n	26c2 <ids_print+0x32>
    26dc:	0000a718 	.word	0x0000a718
    26e0:	0000a764 	.word	0x0000a764
    26e4:	0000a724 	.word	0x0000a724
    26e8:	0000a720 	.word	0x0000a720

000026ec <log_output_string>:
}

void log_output_string(const struct log_output *log_output,
		       struct log_msg_ids src_level, uint32_t timestamp,
		       const char *fmt, va_list ap, uint32_t flags)
{
    26ec:	b570      	push	{r4, r5, r6, lr}
    26ee:	b084      	sub	sp, #16
    26f0:	4605      	mov	r5, r0
    26f2:	461e      	mov	r6, r3
	int length;
	uint8_t level = (uint8_t)src_level.level;
	uint8_t domain_id = (uint8_t)src_level.domain_id;
    26f4:	f3c1 03c2 	ubfx	r3, r1, #3, #3
	uint16_t source_id = (uint16_t)src_level.source_id;
    26f8:	f3c1 1089 	ubfx	r0, r1, #6, #10
		log_output_string_syst_process(log_output,
				src_level, fmt, ap, flags);
		return;
	}

	if (!raw_string) {
    26fc:	f011 0407 	ands.w	r4, r1, #7
    2700:	d10f      	bne.n	2722 <log_output_string+0x36>
		prefix_print(log_output, flags, true, timestamp,
				level, domain_id, source_id);
	}

	length = cbvprintf(out_func, (void *)log_output, fmt, ap);
    2702:	9b08      	ldr	r3, [sp, #32]
    2704:	4632      	mov	r2, r6
    2706:	4629      	mov	r1, r5
    2708:	4810      	ldr	r0, [pc, #64]	; (274c <log_output_string+0x60>)
    270a:	f7ff f955 	bl	19b8 <cbvprintf>

	(void)length;

	if (raw_string) {
    270e:	b994      	cbnz	r4, 2736 <log_output_string+0x4a>
		/* add \r if string ends with newline. */
		if (ends_with_newline(fmt)) {
    2710:	4630      	mov	r0, r6
    2712:	f004 ffee 	bl	76f2 <ends_with_newline>
    2716:	b198      	cbz	r0, 2740 <log_output_string+0x54>
			print_formatted(log_output, "\r");
    2718:	490d      	ldr	r1, [pc, #52]	; (2750 <log_output_string+0x64>)
    271a:	4628      	mov	r0, r5
    271c:	f7ff fed8 	bl	24d0 <print_formatted>
    2720:	e00e      	b.n	2740 <log_output_string+0x54>
		prefix_print(log_output, flags, true, timestamp,
    2722:	9002      	str	r0, [sp, #8]
    2724:	9301      	str	r3, [sp, #4]
    2726:	9400      	str	r4, [sp, #0]
    2728:	4613      	mov	r3, r2
    272a:	2201      	movs	r2, #1
    272c:	9909      	ldr	r1, [sp, #36]	; 0x24
    272e:	4628      	mov	r0, r5
    2730:	f005 f802 	bl	7738 <prefix_print>
    2734:	e7e5      	b.n	2702 <log_output_string+0x16>
		}
	} else {
		postfix_print(log_output, flags, level);
    2736:	4622      	mov	r2, r4
    2738:	9909      	ldr	r1, [sp, #36]	; 0x24
    273a:	4628      	mov	r0, r5
    273c:	f004 fff0 	bl	7720 <postfix_print>
	}

	log_output_flush(log_output);
    2740:	4628      	mov	r0, r5
    2742:	f005 f820 	bl	7786 <log_output_flush>
}
    2746:	b004      	add	sp, #16
    2748:	bd70      	pop	{r4, r5, r6, pc}
    274a:	bf00      	nop
    274c:	000076bf 	.word	0x000076bf
    2750:	0000a72c 	.word	0x0000a72c

00002754 <log_output_hexdump>:

void log_output_hexdump(const struct log_output *log_output,
			     struct log_msg_ids src_level, uint32_t timestamp,
			     const char *metadata, const uint8_t *data,
			     uint32_t length, uint32_t flags)
{
    2754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2758:	b084      	sub	sp, #16
    275a:	4607      	mov	r7, r0
    275c:	461d      	mov	r5, r3
    275e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    2760:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    2762:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
	uint32_t prefix_offset;
	uint8_t level = (uint8_t)src_level.level;
    2766:	f001 0a07 	and.w	sl, r1, #7
	uint8_t domain_id = (uint8_t)src_level.domain_id;
    276a:	f3c1 03c2 	ubfx	r3, r1, #3, #3
	uint16_t source_id = (uint16_t)src_level.source_id;
    276e:	f3c1 1189 	ubfx	r1, r1, #6, #10
		log_output_hexdump_syst_process(log_output,
				src_level, data, length, flags);
		return;
	}

	prefix_offset = prefix_print(log_output, flags, true, timestamp,
    2772:	9102      	str	r1, [sp, #8]
    2774:	9301      	str	r3, [sp, #4]
    2776:	f8cd a000 	str.w	sl, [sp]
    277a:	4613      	mov	r3, r2
    277c:	2201      	movs	r2, #1
    277e:	4641      	mov	r1, r8
    2780:	f004 ffda 	bl	7738 <prefix_print>
    2784:	4681      	mov	r9, r0
				     level, domain_id, source_id);

	/* Print metadata */
	print_formatted(log_output, "%s", metadata);
    2786:	462a      	mov	r2, r5
    2788:	490f      	ldr	r1, [pc, #60]	; (27c8 <log_output_hexdump+0x74>)
    278a:	4638      	mov	r0, r7
    278c:	f7ff fea0 	bl	24d0 <print_formatted>

	while (length) {
    2790:	b174      	cbz	r4, 27b0 <log_output_hexdump+0x5c>
		uint32_t part_len = length > HEXDUMP_BYTES_IN_LINE ?
    2792:	4625      	mov	r5, r4
    2794:	2c10      	cmp	r4, #16
    2796:	bf28      	it	cs
    2798:	2510      	movcs	r5, #16
				HEXDUMP_BYTES_IN_LINE : length;

		hexdump_line_print(log_output, data, part_len,
    279a:	f8cd 8000 	str.w	r8, [sp]
    279e:	464b      	mov	r3, r9
    27a0:	462a      	mov	r2, r5
    27a2:	4631      	mov	r1, r6
    27a4:	4638      	mov	r0, r7
    27a6:	f7ff ff15 	bl	25d4 <hexdump_line_print>
				   prefix_offset, flags);

		data += part_len;
    27aa:	442e      	add	r6, r5
		length -= part_len;
    27ac:	1b64      	subs	r4, r4, r5
    27ae:	e7ef      	b.n	2790 <log_output_hexdump+0x3c>
	};

	postfix_print(log_output, flags, level);
    27b0:	4652      	mov	r2, sl
    27b2:	4641      	mov	r1, r8
    27b4:	4638      	mov	r0, r7
    27b6:	f004 ffb3 	bl	7720 <postfix_print>
	log_output_flush(log_output);
    27ba:	4638      	mov	r0, r7
    27bc:	f004 ffe3 	bl	7786 <log_output_flush>
}
    27c0:	b004      	add	sp, #16
    27c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    27c6:	bf00      	nop
    27c8:	0000a700 	.word	0x0000a700

000027cc <log_output_timestamp_freq_set>:
		     log_output->control_block->ctx);
}

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
    27cc:	4b07      	ldr	r3, [pc, #28]	; (27ec <log_output_timestamp_freq_set+0x20>)
    27ce:	2201      	movs	r2, #1
    27d0:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    27d2:	4b07      	ldr	r3, [pc, #28]	; (27f0 <log_output_timestamp_freq_set+0x24>)
    27d4:	4298      	cmp	r0, r3
    27d6:	d905      	bls.n	27e4 <log_output_timestamp_freq_set+0x18>
		frequency /= 2U;
    27d8:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    27da:	4a04      	ldr	r2, [pc, #16]	; (27ec <log_output_timestamp_freq_set+0x20>)
    27dc:	6813      	ldr	r3, [r2, #0]
    27de:	005b      	lsls	r3, r3, #1
    27e0:	6013      	str	r3, [r2, #0]
    27e2:	e7f6      	b.n	27d2 <log_output_timestamp_freq_set+0x6>
	}

	freq = frequency;
    27e4:	4b03      	ldr	r3, [pc, #12]	; (27f4 <log_output_timestamp_freq_set+0x28>)
    27e6:	6018      	str	r0, [r3, #0]
}
    27e8:	4770      	bx	lr
    27ea:	bf00      	nop
    27ec:	200227bc 	.word	0x200227bc
    27f0:	000f4240 	.word	0x000f4240
    27f4:	200227b8 	.word	0x200227b8

000027f8 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    27f8:	4b01      	ldr	r3, [pc, #4]	; (2800 <CONFIG_MAIN_STACK_SIZE>)
    27fa:	2201      	movs	r2, #1
    27fc:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    27fe:	4770      	bx	lr
    2800:	200232aa 	.word	0x200232aa

00002804 <on_failed_write>:
{
    2804:	b508      	push	{r3, lr}
	if (retry_cnt == 0) {
    2806:	b918      	cbnz	r0, 2810 <on_failed_write+0xc>
		host_present = false;
    2808:	4b04      	ldr	r3, [pc, #16]	; (281c <on_failed_write+0x18>)
    280a:	2200      	movs	r2, #0
    280c:	701a      	strb	r2, [r3, #0]
}
    280e:	bd08      	pop	{r3, pc}
	z_impl_k_busy_wait(usec_to_wait);
    2810:	f241 3088 	movw	r0, #5000	; 0x1388
    2814:	f007 fad7 	bl	9dc6 <z_impl_k_busy_wait>
    2818:	e7f9      	b.n	280e <on_failed_write+0xa>
    281a:	bf00      	nop
    281c:	200232aa 	.word	0x200232aa

00002820 <on_write>:
{
    2820:	b538      	push	{r3, r4, r5, lr}
    2822:	4604      	mov	r4, r0
	host_present = true;
    2824:	4b0a      	ldr	r3, [pc, #40]	; (2850 <on_write+0x30>)
    2826:	2201      	movs	r2, #1
    2828:	701a      	strb	r2, [r3, #0]
	return panic_mode;
    282a:	4b0a      	ldr	r3, [pc, #40]	; (2854 <on_write+0x34>)
    282c:	781b      	ldrb	r3, [r3, #0]
	if (is_panic_mode()) {
    282e:	b903      	cbnz	r3, 2832 <on_write+0x12>
}
    2830:	bd38      	pop	{r3, r4, r5, pc}
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    2832:	2000      	movs	r0, #0
    2834:	f000 fc92 	bl	315c <SEGGER_RTT_HasDataUp>
    2838:	2800      	cmp	r0, #0
    283a:	d0f9      	beq.n	2830 <on_write+0x10>
    283c:	4b04      	ldr	r3, [pc, #16]	; (2850 <on_write+0x30>)
    283e:	781b      	ldrb	r3, [r3, #0]
    2840:	2b00      	cmp	r3, #0
    2842:	d0f5      	beq.n	2830 <on_write+0x10>
			on_failed_write(retry_cnt--);
    2844:	1e65      	subs	r5, r4, #1
    2846:	4620      	mov	r0, r4
    2848:	f7ff ffdc 	bl	2804 <on_failed_write>
    284c:	462c      	mov	r4, r5
    284e:	e7f0      	b.n	2832 <on_write+0x12>
    2850:	200232aa 	.word	0x200232aa
    2854:	200232ab 	.word	0x200232ab

00002858 <data_out_block_mode>:
{
    2858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    285a:	4606      	mov	r6, r0
    285c:	460d      	mov	r5, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    285e:	2704      	movs	r7, #4
    2860:	e006      	b.n	2870 <data_out_block_mode+0x18>
			on_write(retry_cnt);
    2862:	4638      	mov	r0, r7
    2864:	f7ff ffdc 	bl	2820 <on_write>
	} while ((ret == 0) && host_present);
    2868:	b99c      	cbnz	r4, 2892 <data_out_block_mode+0x3a>
    286a:	4b0d      	ldr	r3, [pc, #52]	; (28a0 <data_out_block_mode+0x48>)
    286c:	781b      	ldrb	r3, [r3, #0]
    286e:	b183      	cbz	r3, 2892 <data_out_block_mode+0x3a>
		ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    2870:	462a      	mov	r2, r5
    2872:	4631      	mov	r1, r6
    2874:	2000      	movs	r0, #0
    2876:	f000 fbd7 	bl	3028 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    287a:	4604      	mov	r4, r0
    287c:	2800      	cmp	r0, #0
    287e:	d1f0      	bne.n	2862 <data_out_block_mode+0xa>
		} else if (host_present) {
    2880:	4b07      	ldr	r3, [pc, #28]	; (28a0 <data_out_block_mode+0x48>)
    2882:	781b      	ldrb	r3, [r3, #0]
    2884:	2b00      	cmp	r3, #0
    2886:	d0ef      	beq.n	2868 <data_out_block_mode+0x10>
			retry_cnt--;
    2888:	3f01      	subs	r7, #1
			on_failed_write(retry_cnt);
    288a:	4638      	mov	r0, r7
    288c:	f7ff ffba 	bl	2804 <on_failed_write>
    2890:	e7ea      	b.n	2868 <data_out_block_mode+0x10>
	return ((ret == 0) && host_present) ? 0 : length;
    2892:	b914      	cbnz	r4, 289a <data_out_block_mode+0x42>
    2894:	4b02      	ldr	r3, [pc, #8]	; (28a0 <data_out_block_mode+0x48>)
    2896:	781b      	ldrb	r3, [r3, #0]
    2898:	b903      	cbnz	r3, 289c <data_out_block_mode+0x44>
    289a:	462c      	mov	r4, r5
}
    289c:	4620      	mov	r0, r4
    289e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    28a0:	200232aa 	.word	0x200232aa

000028a4 <panic>:

static void panic(struct log_backend const *const backend)
{
    28a4:	b508      	push	{r3, lr}
	panic_mode = true;
    28a6:	4b03      	ldr	r3, [pc, #12]	; (28b4 <panic+0x10>)
    28a8:	2201      	movs	r2, #1
    28aa:	701a      	strb	r2, [r3, #0]
 * @param log_output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const log_output)
{
	log_output_flush(log_output);
    28ac:	4802      	ldr	r0, [pc, #8]	; (28b8 <panic+0x14>)
    28ae:	f004 ff6a 	bl	7786 <log_output_flush>
	log_backend_std_panic(&log_output_rtt);
}
    28b2:	bd08      	pop	{r3, pc}
    28b4:	200232ab 	.word	0x200232ab
    28b8:	0000a7a0 	.word	0x0000a7a0

000028bc <sync_hexdump>:
}

static void sync_hexdump(const struct log_backend *const backend,
			 struct log_msg_ids src_level, uint32_t timestamp,
			 const char *metadata, const uint8_t *data, uint32_t length)
{
    28bc:	b500      	push	{lr}
    28be:	b085      	sub	sp, #20
		 * by another one, lock context for whole log processing.
		 */
		key = irq_lock();
	}

	log_output_hexdump(log_output, src_level, timestamp,
    28c0:	200f      	movs	r0, #15
    28c2:	9002      	str	r0, [sp, #8]
    28c4:	9807      	ldr	r0, [sp, #28]
    28c6:	9001      	str	r0, [sp, #4]
    28c8:	9806      	ldr	r0, [sp, #24]
    28ca:	9000      	str	r0, [sp, #0]
    28cc:	4802      	ldr	r0, [pc, #8]	; (28d8 <sync_hexdump+0x1c>)
    28ce:	f7ff ff41 	bl	2754 <log_output_hexdump>
	uint32_t flag = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_SYST_ENABLE) ?
		LOG_OUTPUT_FLAG_FORMAT_SYST : 0;

	log_backend_std_sync_hexdump(&log_output_rtt, flag, src_level,
				     timestamp, metadata, data, length);
}
    28d2:	b005      	add	sp, #20
    28d4:	f85d fb04 	ldr.w	pc, [sp], #4
    28d8:	0000a7a0 	.word	0x0000a7a0

000028dc <sync_string>:
{
    28dc:	b500      	push	{lr}
    28de:	b083      	sub	sp, #12
	log_output_string(log_output, src_level, timestamp, fmt, ap, flags);
    28e0:	200f      	movs	r0, #15
    28e2:	9001      	str	r0, [sp, #4]
    28e4:	9804      	ldr	r0, [sp, #16]
    28e6:	9000      	str	r0, [sp, #0]
    28e8:	4802      	ldr	r0, [pc, #8]	; (28f4 <sync_string+0x18>)
    28ea:	f7ff feff 	bl	26ec <log_output_string>
}
    28ee:	b003      	add	sp, #12
    28f0:	f85d fb04 	ldr.w	pc, [sp], #4
    28f4:	0000a7a0 	.word	0x0000a7a0

000028f8 <get_flash_area_from_id>:

extern const struct flash_area *flash_map;
extern const int flash_map_entries;

static struct flash_area const *get_flash_area_from_id(int idx)
{
    28f8:	b410      	push	{r4}
    28fa:	4604      	mov	r4, r0
	for (int i = 0; i < flash_map_entries; i++) {
    28fc:	2300      	movs	r3, #0
    28fe:	4a08      	ldr	r2, [pc, #32]	; (2920 <get_flash_area_from_id+0x28>)
    2900:	6812      	ldr	r2, [r2, #0]
    2902:	429a      	cmp	r2, r3
    2904:	dd09      	ble.n	291a <get_flash_area_from_id+0x22>
		if (flash_map[i].fa_id == idx) {
    2906:	011a      	lsls	r2, r3, #4
    2908:	4906      	ldr	r1, [pc, #24]	; (2924 <get_flash_area_from_id+0x2c>)
    290a:	6809      	ldr	r1, [r1, #0]
    290c:	eb01 1003 	add.w	r0, r1, r3, lsl #4
    2910:	5c8a      	ldrb	r2, [r1, r2]
    2912:	42a2      	cmp	r2, r4
    2914:	d002      	beq.n	291c <get_flash_area_from_id+0x24>
	for (int i = 0; i < flash_map_entries; i++) {
    2916:	3301      	adds	r3, #1
    2918:	e7f1      	b.n	28fe <get_flash_area_from_id+0x6>
			return &flash_map[i];
		}
	}

	return NULL;
    291a:	2000      	movs	r0, #0
}
    291c:	bc10      	pop	{r4}
    291e:	4770      	bx	lr
    2920:	0000a850 	.word	0x0000a850
    2924:	20020010 	.word	0x20020010

00002928 <flash_area_open>:

int flash_area_open(uint8_t id, const struct flash_area **fap)
{
	const struct flash_area *area;

	if (flash_map == NULL) {
    2928:	4b08      	ldr	r3, [pc, #32]	; (294c <flash_area_open+0x24>)
    292a:	681b      	ldr	r3, [r3, #0]
    292c:	b13b      	cbz	r3, 293e <flash_area_open+0x16>
{
    292e:	b510      	push	{r4, lr}
    2930:	460c      	mov	r4, r1
		return -EACCES;
	}

	area = get_flash_area_from_id(id);
    2932:	f7ff ffe1 	bl	28f8 <get_flash_area_from_id>
	if (area == NULL) {
    2936:	b128      	cbz	r0, 2944 <flash_area_open+0x1c>
		return -ENOENT;
	}

	*fap = area;
    2938:	6020      	str	r0, [r4, #0]
	return 0;
    293a:	2000      	movs	r0, #0
}
    293c:	bd10      	pop	{r4, pc}
		return -EACCES;
    293e:	f06f 000c 	mvn.w	r0, #12
}
    2942:	4770      	bx	lr
		return -ENOENT;
    2944:	f06f 0001 	mvn.w	r0, #1
    2948:	e7f8      	b.n	293c <flash_area_open+0x14>
    294a:	bf00      	nop
    294c:	20020010 	.word	0x20020010

00002950 <flash_area_get_sectors>:

	return true;
}

int flash_area_get_sectors(int idx, uint32_t *cnt, struct flash_sector *ret)
{
    2950:	b500      	push	{lr}
    2952:	b08b      	sub	sp, #44	; 0x2c
	struct layout_data data;

	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
    2954:	ab03      	add	r3, sp, #12
    2956:	9300      	str	r3, [sp, #0]
    2958:	4b02      	ldr	r3, [pc, #8]	; (2964 <flash_area_get_sectors+0x14>)
    295a:	f004 ff5d 	bl	7818 <flash_area_layout>
}
    295e:	b00b      	add	sp, #44	; 0x2c
    2960:	f85d fb04 	ldr.w	pc, [sp], #4
    2964:	000077dd 	.word	0x000077dd

00002968 <rtt_console_init>:

	return character;
}

static int rtt_console_init(const struct device *d)
{
    2968:	b510      	push	{r4, lr}
	ARG_UNUSED(d);

	__printk_hook_install(rtt_console_out);
    296a:	4c04      	ldr	r4, [pc, #16]	; (297c <rtt_console_init+0x14>)
    296c:	4620      	mov	r0, r4
    296e:	f7fe ff71 	bl	1854 <__printk_hook_install>
	__stdout_hook_install(rtt_console_out);
    2972:	4620      	mov	r0, r4
    2974:	f000 ffc0 	bl	38f8 <__stdout_hook_install>

	return 0;
}
    2978:	2000      	movs	r0, #0
    297a:	bd10      	pop	{r4, pc}
    297c:	00002981 	.word	0x00002981

00002980 <rtt_console_out>:
{
    2980:	b5f0      	push	{r4, r5, r6, r7, lr}
    2982:	b083      	sub	sp, #12
    2984:	4607      	mov	r7, r0
	char c = (char)character;
    2986:	f88d 0007 	strb.w	r0, [sp, #7]
	int max_cnt = CONFIG_RTT_TX_RETRY_CNT;
    298a:	2602      	movs	r6, #2
    298c:	e006      	b.n	299c <rtt_console_out+0x1c>
			host_present = true;
    298e:	4b13      	ldr	r3, [pc, #76]	; (29dc <rtt_console_out+0x5c>)
    2990:	2201      	movs	r2, #1
    2992:	701a      	strb	r2, [r3, #0]
    2994:	e01e      	b.n	29d4 <rtt_console_out+0x54>
				wait();
    2996:	f004 fff6 	bl	7986 <wait>
				max_cnt--;
    299a:	3e01      	subs	r6, #1
	return z_impl_k_mutex_lock(mutex, timeout);
    299c:	4d10      	ldr	r5, [pc, #64]	; (29e0 <rtt_console_out+0x60>)
    299e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    29a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    29a6:	4628      	mov	r0, r5
    29a8:	f003 f820 	bl	59ec <z_impl_k_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    29ac:	2201      	movs	r2, #1
    29ae:	f10d 0107 	add.w	r1, sp, #7
    29b2:	2000      	movs	r0, #0
    29b4:	f000 fb9c 	bl	30f0 <SEGGER_RTT_WriteNoLock>
    29b8:	4604      	mov	r4, r0
	return z_impl_k_mutex_unlock(mutex);
    29ba:	4628      	mov	r0, r5
    29bc:	f003 f8a0 	bl	5b00 <z_impl_k_mutex_unlock>
		if (cnt) {
    29c0:	2c00      	cmp	r4, #0
    29c2:	d1e4      	bne.n	298e <rtt_console_out+0xe>
		} else if (host_present) {
    29c4:	4b05      	ldr	r3, [pc, #20]	; (29dc <rtt_console_out+0x5c>)
    29c6:	781b      	ldrb	r3, [r3, #0]
    29c8:	b123      	cbz	r3, 29d4 <rtt_console_out+0x54>
			if (max_cnt) {
    29ca:	2e00      	cmp	r6, #0
    29cc:	d1e3      	bne.n	2996 <rtt_console_out+0x16>
				host_present = false;
    29ce:	4b03      	ldr	r3, [pc, #12]	; (29dc <rtt_console_out+0x5c>)
    29d0:	2200      	movs	r2, #0
    29d2:	701a      	strb	r2, [r3, #0]
}
    29d4:	4638      	mov	r0, r7
    29d6:	b003      	add	sp, #12
    29d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29da:	bf00      	nop
    29dc:	200232ac 	.word	0x200232ac
    29e0:	20020184 	.word	0x20020184

000029e4 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = DEVICE_GET(clock_nrf)->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    29e4:	4800      	ldr	r0, [pc, #0]	; (29e8 <get_hf_flags+0x4>)
    29e6:	4770      	bx	lr
    29e8:	20022828 	.word	0x20022828

000029ec <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = DEVICE_GET(clock_nrf)->data;
	size_t offset = (size_t)(mgr - data->mgr);
    29ec:	4b03      	ldr	r3, [pc, #12]	; (29fc <get_subsys+0x10>)
    29ee:	1ac0      	subs	r0, r0, r3
    29f0:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    29f2:	4b03      	ldr	r3, [pc, #12]	; (2a00 <get_subsys+0x14>)
    29f4:	fb03 f000 	mul.w	r0, r3, r0
    29f8:	4770      	bx	lr
    29fa:	bf00      	nop
    29fc:	200227e8 	.word	0x200227e8
    2a00:	b6db6db7 	.word	0xb6db6db7

00002a04 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2a04:	b538      	push	{r3, r4, r5, lr}
    2a06:	4605      	mov	r5, r0
    2a08:	460c      	mov	r4, r1
	int res;

	res = stop(DEVICE_GET(clock_nrf), get_subsys(mgr), CTX_ONOFF);
    2a0a:	f7ff ffef 	bl	29ec <get_subsys>
    2a0e:	4601      	mov	r1, r0
    2a10:	2240      	movs	r2, #64	; 0x40
    2a12:	4803      	ldr	r0, [pc, #12]	; (2a20 <onoff_stop+0x1c>)
    2a14:	f005 f83a 	bl	7a8c <stop>
    2a18:	4601      	mov	r1, r0
	notify(mgr, res);
    2a1a:	4628      	mov	r0, r5
    2a1c:	47a0      	blx	r4
}
    2a1e:	bd38      	pop	{r3, r4, r5, pc}
    2a20:	200200d4 	.word	0x200200d4

00002a24 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2a24:	b530      	push	{r4, r5, lr}
    2a26:	b083      	sub	sp, #12
    2a28:	4605      	mov	r5, r0
    2a2a:	460c      	mov	r4, r1
	int err;

	err = async_start(DEVICE_GET(clock_nrf), get_subsys(mgr),
    2a2c:	f7ff ffde 	bl	29ec <get_subsys>
    2a30:	4601      	mov	r1, r0
    2a32:	2340      	movs	r3, #64	; 0x40
    2a34:	9300      	str	r3, [sp, #0]
    2a36:	4623      	mov	r3, r4
    2a38:	4a05      	ldr	r2, [pc, #20]	; (2a50 <onoff_start+0x2c>)
    2a3a:	4806      	ldr	r0, [pc, #24]	; (2a54 <onoff_start+0x30>)
    2a3c:	f005 f840 	bl	7ac0 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    2a40:	1e01      	subs	r1, r0, #0
    2a42:	db01      	blt.n	2a48 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    2a44:	b003      	add	sp, #12
    2a46:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    2a48:	4628      	mov	r0, r5
    2a4a:	47a0      	blx	r4
}
    2a4c:	e7fa      	b.n	2a44 <onoff_start+0x20>
    2a4e:	bf00      	nop
    2a50:	00007b0f 	.word	0x00007b0f
    2a54:	200200d4 	.word	0x200200d4

00002a58 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    2a58:	b508      	push	{r3, lr}
	const struct device *dev = DEVICE_GET(clock_nrf);

	switch (event) {
    2a5a:	b110      	cbz	r0, 2a62 <clock_event_handler+0xa>
    2a5c:	2801      	cmp	r0, #1
    2a5e:	d00d      	beq.n	2a7c <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    2a60:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    2a62:	2100      	movs	r1, #0
    2a64:	4808      	ldr	r0, [pc, #32]	; (2a88 <clock_event_handler+0x30>)
    2a66:	f004 ff98 	bl	799a <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2a6a:	6883      	ldr	r3, [r0, #8]
    2a6c:	f013 0f07 	tst.w	r3, #7
    2a70:	d1f6      	bne.n	2a60 <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    2a72:	2100      	movs	r1, #0
    2a74:	4804      	ldr	r0, [pc, #16]	; (2a88 <clock_event_handler+0x30>)
    2a76:	f004 fff7 	bl	7a68 <clkstarted_handle>
    2a7a:	e7f1      	b.n	2a60 <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2a7c:	2101      	movs	r1, #1
    2a7e:	4802      	ldr	r0, [pc, #8]	; (2a88 <clock_event_handler+0x30>)
    2a80:	f004 fff2 	bl	7a68 <clkstarted_handle>
}
    2a84:	e7ec      	b.n	2a60 <clock_event_handler+0x8>
    2a86:	bf00      	nop
    2a88:	200200d4 	.word	0x200200d4

00002a8c <generic_hfclk_start>:
{
    2a8c:	b510      	push	{r4, lr}
	__asm__ volatile(
    2a8e:	f04f 0320 	mov.w	r3, #32
    2a92:	f3ef 8411 	mrs	r4, BASEPRI
    2a96:	f383 8811 	msr	BASEPRI, r3
    2a9a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2a9e:	4a13      	ldr	r2, [pc, #76]	; (2aec <generic_hfclk_start+0x60>)
    2aa0:	6813      	ldr	r3, [r2, #0]
    2aa2:	f043 0302 	orr.w	r3, r3, #2
    2aa6:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2aa8:	f013 0f01 	tst.w	r3, #1
    2aac:	d108      	bne.n	2ac0 <generic_hfclk_start+0x34>
	bool already_started = false;
    2aae:	2300      	movs	r3, #0
	__asm__ volatile(
    2ab0:	f384 8811 	msr	BASEPRI, r4
    2ab4:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2ab8:	b99b      	cbnz	r3, 2ae2 <generic_hfclk_start+0x56>
	hfclk_start();
    2aba:	f005 f83f 	bl	7b3c <hfclk_start>
}
    2abe:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2ac0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2ac4:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2ac8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    2acc:	f012 0f01 	tst.w	r2, #1
    2ad0:	d101      	bne.n	2ad6 <generic_hfclk_start+0x4a>
	bool already_started = false;
    2ad2:	2300      	movs	r3, #0
    2ad4:	e7ec      	b.n	2ab0 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    2ad6:	f7ff ff85 	bl	29e4 <get_hf_flags>
    2ada:	f004 ffb2 	bl	7a42 <set_on_state>
			already_started = true;
    2ade:	2301      	movs	r3, #1
    2ae0:	e7e6      	b.n	2ab0 <generic_hfclk_start+0x24>
		clkstarted_handle(DEVICE_GET(clock_nrf),
    2ae2:	2100      	movs	r1, #0
    2ae4:	4802      	ldr	r0, [pc, #8]	; (2af0 <generic_hfclk_start+0x64>)
    2ae6:	f004 ffbf 	bl	7a68 <clkstarted_handle>
		return;
    2aea:	e7e8      	b.n	2abe <generic_hfclk_start+0x32>
    2aec:	20022838 	.word	0x20022838
    2af0:	200200d4 	.word	0x200200d4

00002af4 <generic_hfclk_stop>:
{
    2af4:	b508      	push	{r3, lr}
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2af6:	4b08      	ldr	r3, [pc, #32]	; (2b18 <generic_hfclk_stop+0x24>)
    2af8:	e8d3 2fef 	ldaex	r2, [r3]
    2afc:	f022 0102 	bic.w	r1, r2, #2
    2b00:	e8c3 1fe0 	stlex	r0, r1, [r3]
    2b04:	2800      	cmp	r0, #0
    2b06:	d1f7      	bne.n	2af8 <generic_hfclk_stop+0x4>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    2b08:	f012 0f01 	tst.w	r2, #1
    2b0c:	d000      	beq.n	2b10 <generic_hfclk_stop+0x1c>
}
    2b0e:	bd08      	pop	{r3, pc}
	hfclk_stop();
    2b10:	f005 f80a 	bl	7b28 <hfclk_stop>
    2b14:	e7fb      	b.n	2b0e <generic_hfclk_stop+0x1a>
    2b16:	bf00      	nop
    2b18:	20022838 	.word	0x20022838

00002b1c <clk_init>:

static int clk_init(const struct device *dev)
{
    2b1c:	b570      	push	{r4, r5, r6, lr}
    2b1e:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b20:	2200      	movs	r2, #0
    2b22:	2101      	movs	r1, #1
    2b24:	2005      	movs	r0, #5
    2b26:	f000 fb95 	bl	3254 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2b2a:	2005      	movs	r0, #5
    2b2c:	f000 fb74 	bl	3218 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2b30:	4811      	ldr	r0, [pc, #68]	; (2b78 <clk_init+0x5c>)
    2b32:	f001 fdbd 	bl	46b0 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2b36:	4b11      	ldr	r3, [pc, #68]	; (2b7c <clk_init+0x60>)
    2b38:	4298      	cmp	r0, r3
    2b3a:	d11a      	bne.n	2b72 <clk_init+0x56>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2b3c:	f005 fb35 	bl	81aa <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    2b40:	2400      	movs	r4, #0
    2b42:	e003      	b.n	2b4c <clk_init+0x30>
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2b44:	2301      	movs	r3, #1
    2b46:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    2b48:	441c      	add	r4, r3
    2b4a:	b2e4      	uxtb	r4, r4
	for (enum clock_control_nrf_type i = 0;
    2b4c:	2c01      	cmp	r4, #1
    2b4e:	d80e      	bhi.n	2b6e <clk_init+0x52>
						get_sub_data(dev, i);
    2b50:	4621      	mov	r1, r4
    2b52:	4630      	mov	r0, r6
    2b54:	f004 ff21 	bl	799a <get_sub_data>
    2b58:	4605      	mov	r5, r0
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2b5a:	4621      	mov	r1, r4
    2b5c:	4630      	mov	r0, r6
    2b5e:	f004 ff29 	bl	79b4 <get_onoff_manager>
    2b62:	4907      	ldr	r1, [pc, #28]	; (2b80 <clk_init+0x64>)
    2b64:	f004 fb83 	bl	726e <onoff_manager_init>
		if (err < 0) {
    2b68:	2800      	cmp	r0, #0
    2b6a:	daeb      	bge.n	2b44 <clk_init+0x28>
    2b6c:	e000      	b.n	2b70 <clk_init+0x54>
	}

	return 0;
    2b6e:	2000      	movs	r0, #0
}
    2b70:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2b72:	f06f 0004 	mvn.w	r0, #4
    2b76:	e7fb      	b.n	2b70 <clk_init+0x54>
    2b78:	00002a59 	.word	0x00002a59
    2b7c:	0bad0000 	.word	0x0bad0000
    2b80:	0000a8a8 	.word	0x0000a8a8

00002b84 <lfclk_spinwait>:
{
    2b84:	b570      	push	{r4, r5, r6, lr}
    2b86:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2b88:	2801      	cmp	r0, #1
    2b8a:	d107      	bne.n	2b9c <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    2b8c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2b90:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    2b94:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2b98:	2b02      	cmp	r3, #2
    2b9a:	d03f      	beq.n	2c1c <lfclk_spinwait+0x98>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2b9c:	f007 f90d 	bl	9dba <k_is_in_isr>
    2ba0:	b920      	cbnz	r0, 2bac <lfclk_spinwait+0x28>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    2ba2:	4b30      	ldr	r3, [pc, #192]	; (2c64 <lfclk_spinwait+0xe0>)
    2ba4:	781b      	ldrb	r3, [r3, #0]
    2ba6:	b19b      	cbz	r3, 2bd0 <lfclk_spinwait+0x4c>
    2ba8:	2300      	movs	r3, #0
    2baa:	e000      	b.n	2bae <lfclk_spinwait+0x2a>
    2bac:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    2bae:	461c      	mov	r4, r3
    2bb0:	b183      	cbz	r3, 2bd4 <lfclk_spinwait+0x50>
	__asm__ volatile(
    2bb2:	f04f 0320 	mov.w	r3, #32
    2bb6:	f3ef 8611 	mrs	r6, BASEPRI
    2bba:	f383 8811 	msr	BASEPRI, r3
    2bbe:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    2bc2:	b9a4      	cbnz	r4, 2bee <lfclk_spinwait+0x6a>
    p_reg->INTENCLR = mask;
    2bc4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2bc8:	2202      	movs	r2, #2
    2bca:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    2bce:	e00e      	b.n	2bee <lfclk_spinwait+0x6a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2bd0:	2301      	movs	r3, #1
    2bd2:	e7ec      	b.n	2bae <lfclk_spinwait+0x2a>
	int key = isr_mode ? irq_lock() : 0;
    2bd4:	2600      	movs	r6, #0
    2bd6:	e7f4      	b.n	2bc2 <lfclk_spinwait+0x3e>
			if (isr_mode) {
    2bd8:	b30c      	cbz	r4, 2c1e <lfclk_spinwait+0x9a>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    2bda:	4630      	mov	r0, r6
    2bdc:	f000 fb74 	bl	32c8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2be0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2be4:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    2be8:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2bea:	2b01      	cmp	r3, #1
    2bec:	d01c      	beq.n	2c28 <lfclk_spinwait+0xa4>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2bee:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    2bf2:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    2bf6:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2bfa:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    2bfe:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    2c02:	d126      	bne.n	2c52 <lfclk_spinwait+0xce>
    return false;
    2c04:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2c06:	2a00      	cmp	r2, #0
    2c08:	d0e6      	beq.n	2bd8 <lfclk_spinwait+0x54>
    2c0a:	2b02      	cmp	r3, #2
    2c0c:	d001      	beq.n	2c12 <lfclk_spinwait+0x8e>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2c0e:	2d01      	cmp	r5, #1
    2c10:	d1e2      	bne.n	2bd8 <lfclk_spinwait+0x54>
	if (isr_mode) {
    2c12:	b304      	cbz	r4, 2c56 <lfclk_spinwait+0xd2>
	__asm__ volatile(
    2c14:	f386 8811 	msr	BASEPRI, r6
    2c18:	f3bf 8f6f 	isb	sy
}
    2c1c:	bd70      	pop	{r4, r5, r6, pc}
	return z_impl_k_sleep(timeout);
    2c1e:	2021      	movs	r0, #33	; 0x21
    2c20:	2100      	movs	r1, #0
    2c22:	f003 f9a5 	bl	5f70 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2c26:	e7db      	b.n	2be0 <lfclk_spinwait+0x5c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2c28:	4b0f      	ldr	r3, [pc, #60]	; (2c68 <lfclk_spinwait+0xe4>)
    2c2a:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    2c2c:	2b00      	cmp	r3, #0
    2c2e:	d0de      	beq.n	2bee <lfclk_spinwait+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c30:	4b0d      	ldr	r3, [pc, #52]	; (2c68 <lfclk_spinwait+0xe4>)
    2c32:	2200      	movs	r2, #0
    2c34:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2c36:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    2c38:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c3c:	2202      	movs	r2, #2
    2c3e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c42:	4b0a      	ldr	r3, [pc, #40]	; (2c6c <lfclk_spinwait+0xe8>)
    2c44:	2220      	movs	r2, #32
    2c46:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c4a:	4b09      	ldr	r3, [pc, #36]	; (2c70 <lfclk_spinwait+0xec>)
    2c4c:	2201      	movs	r2, #1
    2c4e:	601a      	str	r2, [r3, #0]
}
    2c50:	e7cd      	b.n	2bee <lfclk_spinwait+0x6a>
                return true;
    2c52:	2201      	movs	r2, #1
    2c54:	e7d7      	b.n	2c06 <lfclk_spinwait+0x82>
    p_reg->INTENSET = mask;
    2c56:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2c5a:	2202      	movs	r2, #2
    2c5c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2c60:	e7dc      	b.n	2c1c <lfclk_spinwait+0x98>
    2c62:	bf00      	nop
    2c64:	200232af 	.word	0x200232af
    2c68:	50005104 	.word	0x50005104
    2c6c:	e000e100 	.word	0xe000e100
    2c70:	50005008 	.word	0x50005008

00002c74 <z_nrf_clock_control_lf_on>:
{
    2c74:	b510      	push	{r4, lr}
    2c76:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2c78:	4b0e      	ldr	r3, [pc, #56]	; (2cb4 <z_nrf_clock_control_lf_on+0x40>)
    2c7a:	2101      	movs	r1, #1
    2c7c:	e8d3 2fef 	ldaex	r2, [r3]
    2c80:	e8c3 1fe0 	stlex	r0, r1, [r3]
    2c84:	2800      	cmp	r0, #0
    2c86:	d1f9      	bne.n	2c7c <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    2c88:	b11a      	cbz	r2, 2c92 <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    2c8a:	1e63      	subs	r3, r4, #1
    2c8c:	2b01      	cmp	r3, #1
    2c8e:	d90c      	bls.n	2caa <z_nrf_clock_control_lf_on+0x36>
}
    2c90:	bd10      	pop	{r4, pc}
				get_onoff_manager(DEVICE_GET(clock_nrf),
    2c92:	4809      	ldr	r0, [pc, #36]	; (2cb8 <z_nrf_clock_control_lf_on+0x44>)
    2c94:	f004 fe8e 	bl	79b4 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2c98:	4908      	ldr	r1, [pc, #32]	; (2cbc <z_nrf_clock_control_lf_on+0x48>)
    2c9a:	2300      	movs	r3, #0
    2c9c:	604b      	str	r3, [r1, #4]
    2c9e:	60cb      	str	r3, [r1, #12]
    2ca0:	2301      	movs	r3, #1
    2ca2:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    2ca4:	f004 faff 	bl	72a6 <onoff_request>
    2ca8:	e7ef      	b.n	2c8a <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    2caa:	4620      	mov	r0, r4
    2cac:	f7ff ff6a 	bl	2b84 <lfclk_spinwait>
		break;
    2cb0:	e7ee      	b.n	2c90 <z_nrf_clock_control_lf_on+0x1c>
    2cb2:	bf00      	nop
    2cb4:	2002283c 	.word	0x2002283c
    2cb8:	200200d4 	.word	0x200200d4
    2cbc:	200227d8 	.word	0x200227d8

00002cc0 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    2cc0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    2cc4:	4b01      	ldr	r3, [pc, #4]	; (2ccc <set_comparator+0xc>)
    2cc6:	f8c3 0540 	str.w	r0, [r3, #1344]	; 0x540
}
    2cca:	4770      	bx	lr
    2ccc:	50015000 	.word	0x50015000

00002cd0 <get_comparator>:
    return p_reg->CC[ch];
    2cd0:	4b01      	ldr	r3, [pc, #4]	; (2cd8 <get_comparator+0x8>)
    2cd2:	f8d3 0540 	ldr.w	r0, [r3, #1344]	; 0x540

static uint32_t get_comparator(void)
{
	return nrf_rtc_cc_get(RTC, 0);
}
    2cd6:	4770      	bx	lr
    2cd8:	50015000 	.word	0x50015000

00002cdc <event_clear>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2cdc:	4b02      	ldr	r3, [pc, #8]	; (2ce8 <event_clear+0xc>)
    2cde:	2200      	movs	r2, #0
    2ce0:	601a      	str	r2, [r3, #0]
    2ce2:	681b      	ldr	r3, [r3, #0]

static void event_clear(void)
{
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
}
    2ce4:	4770      	bx	lr
    2ce6:	bf00      	nop
    2ce8:	50015140 	.word	0x50015140

00002cec <event_enable>:
    p_reg->EVTENSET = mask;
    2cec:	4b02      	ldr	r3, [pc, #8]	; (2cf8 <event_enable+0xc>)
    2cee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2cf2:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344

static void event_enable(void)
{
	nrf_rtc_event_enable(RTC, NRF_RTC_INT_COMPARE0_MASK);
}
    2cf6:	4770      	bx	lr
    2cf8:	50015000 	.word	0x50015000

00002cfc <int_disable>:
    p_reg->INTENCLR = mask;
    2cfc:	4b02      	ldr	r3, [pc, #8]	; (2d08 <int_disable+0xc>)
    2cfe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2d02:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

static void int_disable(void)
{
	nrf_rtc_int_disable(RTC, NRF_RTC_INT_COMPARE0_MASK);
}
    2d06:	4770      	bx	lr
    2d08:	50015000 	.word	0x50015000

00002d0c <int_enable>:
    p_reg->INTENSET = mask;
    2d0c:	4b02      	ldr	r3, [pc, #8]	; (2d18 <int_enable+0xc>)
    2d0e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2d12:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

static void int_enable(void)
{
	nrf_rtc_int_enable(RTC, NRF_RTC_INT_COMPARE0_MASK);
}
    2d16:	4770      	bx	lr
    2d18:	50015000 	.word	0x50015000

00002d1c <counter>:
     return p_reg->COUNTER;
    2d1c:	4b01      	ldr	r3, [pc, #4]	; (2d24 <counter+0x8>)
    2d1e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    2d22:	4770      	bx	lr
    2d24:	50015000 	.word	0x50015000

00002d28 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    2d28:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(arg);
	event_clear();
    2d2a:	f7ff ffd7 	bl	2cdc <event_clear>

	uint32_t t = get_comparator();
    2d2e:	f7ff ffcf 	bl	2cd0 <get_comparator>
	uint32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    2d32:	4d05      	ldr	r5, [pc, #20]	; (2d48 <rtc_nrf_isr+0x20>)
    2d34:	682c      	ldr	r4, [r5, #0]
    2d36:	4621      	mov	r1, r4
    2d38:	f004 ff07 	bl	7b4a <counter_sub>

	last_count += dticks * CYC_PER_TICK;
    2d3c:	4404      	add	r4, r0
    2d3e:	602c      	str	r4, [r5, #0]
		 * so it won't get preempted by the interrupt.
		 */
		set_absolute_alarm(last_count + CYC_PER_TICK);
	}

	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : (dticks > 0));
    2d40:	f003 fa30 	bl	61a4 <z_clock_announce>
}
    2d44:	bd38      	pop	{r3, r4, r5, pc}
    2d46:	bf00      	nop
    2d48:	20022840 	.word	0x20022840

00002d4c <prevent_false_prev_evt>:
{
    2d4c:	b538      	push	{r3, r4, r5, lr}
	uint32_t now = counter();
    2d4e:	f7ff ffe5 	bl	2d1c <counter>
    2d52:	4604      	mov	r4, r0
	prev_val = get_comparator();
    2d54:	f7ff ffbc 	bl	2cd0 <get_comparator>
    2d58:	4605      	mov	r5, r0
	event_clear();
    2d5a:	f7ff ffbf 	bl	2cdc <event_clear>
	set_comparator(now);
    2d5e:	4620      	mov	r0, r4
    2d60:	f7ff ffae 	bl	2cc0 <set_comparator>
	event_enable();
    2d64:	f7ff ffc2 	bl	2cec <event_enable>
	if (counter_sub(prev_val, now) == 1) {
    2d68:	4621      	mov	r1, r4
    2d6a:	4628      	mov	r0, r5
    2d6c:	f004 feed 	bl	7b4a <counter_sub>
    2d70:	2801      	cmp	r0, #1
    2d72:	d005      	beq.n	2d80 <prevent_false_prev_evt+0x34>
    2d74:	4b05      	ldr	r3, [pc, #20]	; (2d8c <prevent_false_prev_evt+0x40>)
    2d76:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2d7a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    2d7e:	bd38      	pop	{r3, r4, r5, pc}
	z_impl_k_busy_wait(usec_to_wait);
    2d80:	200f      	movs	r0, #15
    2d82:	f007 f820 	bl	9dc6 <z_impl_k_busy_wait>
		event_clear();
    2d86:	f7ff ffa9 	bl	2cdc <event_clear>
    2d8a:	e7f3      	b.n	2d74 <prevent_false_prev_evt+0x28>
    2d8c:	e000e100 	.word	0xe000e100

00002d90 <z_clock_driver_init>:

int z_clock_driver_init(const struct device *device)
{
    2d90:	b538      	push	{r3, r4, r5, lr}
    p_reg->PRESCALER = val;
    2d92:	4d0f      	ldr	r5, [pc, #60]	; (2dd0 <z_clock_driver_init+0x40>)
    2d94:	2400      	movs	r4, #0
    2d96:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	event_clear();
    2d9a:	f7ff ff9f 	bl	2cdc <event_clear>
    2d9e:	4b0d      	ldr	r3, [pc, #52]	; (2dd4 <z_clock_driver_init+0x44>)
    2da0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2da4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ClearPendingIRQ(RTC_IRQn);
	int_enable();
    2da8:	f7ff ffb0 	bl	2d0c <int_enable>

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2dac:	4622      	mov	r2, r4
    2dae:	2101      	movs	r1, #1
    2db0:	2015      	movs	r0, #21
    2db2:	f000 fa4f 	bl	3254 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2db6:	2015      	movs	r0, #21
    2db8:	f000 fa2e 	bl	3218 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2dbc:	2301      	movs	r3, #1
    2dbe:	4a06      	ldr	r2, [pc, #24]	; (2dd8 <z_clock_driver_init+0x48>)
    2dc0:	6013      	str	r3, [r2, #0]
    2dc2:	602b      	str	r3, [r5, #0]

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	z_nrf_clock_control_lf_on(mode);
    2dc4:	2002      	movs	r0, #2
    2dc6:	f7ff ff55 	bl	2c74 <z_nrf_clock_control_lf_on>

	return 0;
}
    2dca:	4620      	mov	r0, r4
    2dcc:	bd38      	pop	{r3, r4, r5, pc}
    2dce:	bf00      	nop
    2dd0:	50015000 	.word	0x50015000
    2dd4:	e000e100 	.word	0xe000e100
    2dd8:	50015008 	.word	0x50015008

00002ddc <z_clock_set_timeout>:

void z_clock_set_timeout(int32_t ticks, bool idle)
{
    2ddc:	b538      	push	{r3, r4, r5, lr}

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2dde:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    2de2:	d007      	beq.n	2df4 <z_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2de4:	1e44      	subs	r4, r0, #1
    2de6:	2c00      	cmp	r4, #0
    2de8:	dd07      	ble.n	2dfa <z_clock_set_timeout+0x1e>
    2dea:	4b0f      	ldr	r3, [pc, #60]	; (2e28 <z_clock_set_timeout+0x4c>)
    2dec:	429c      	cmp	r4, r3
    2dee:	dd05      	ble.n	2dfc <z_clock_set_timeout+0x20>
    2df0:	4c0e      	ldr	r4, [pc, #56]	; (2e2c <z_clock_set_timeout+0x50>)
    2df2:	e003      	b.n	2dfc <z_clock_set_timeout+0x20>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2df4:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    2df8:	e7f4      	b.n	2de4 <z_clock_set_timeout+0x8>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2dfa:	2400      	movs	r4, #0

	uint32_t unannounced = counter_sub(counter(), last_count);
    2dfc:	f7ff ff8e 	bl	2d1c <counter>
    2e00:	4b0b      	ldr	r3, [pc, #44]	; (2e30 <z_clock_set_timeout+0x54>)
    2e02:	681d      	ldr	r5, [r3, #0]
    2e04:	4629      	mov	r1, r5
    2e06:	f004 fea0 	bl	7b4a <counter_sub>
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    2e0a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2e0e:	d300      	bcc.n	2e12 <z_clock_set_timeout+0x36>
		ticks = 0;
    2e10:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2e12:	4420      	add	r0, r4
    2e14:	3001      	adds	r0, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    2e16:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2e1a:	d300      	bcc.n	2e1e <z_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    2e1c:	4803      	ldr	r0, [pc, #12]	; (2e2c <z_clock_set_timeout+0x50>)
	}

	cyc += last_count;
	set_protected_absolute_alarm(cyc);
    2e1e:	4428      	add	r0, r5
    2e20:	f004 fec9 	bl	7bb6 <set_protected_absolute_alarm>
}
    2e24:	bd38      	pop	{r3, r4, r5, pc}
    2e26:	bf00      	nop
    2e28:	007ffffe 	.word	0x007ffffe
    2e2c:	007fffff 	.word	0x007fffff
    2e30:	20022840 	.word	0x20022840

00002e34 <z_clock_elapsed>:

uint32_t z_clock_elapsed(void)
{
    2e34:	b510      	push	{r4, lr}
	__asm__ volatile(
    2e36:	f04f 0320 	mov.w	r3, #32
    2e3a:	f3ef 8411 	mrs	r4, BASEPRI
    2e3e:	f383 8811 	msr	BASEPRI, r3
    2e42:	f3bf 8f6f 	isb	sy
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    2e46:	f7ff ff69 	bl	2d1c <counter>
    2e4a:	4b04      	ldr	r3, [pc, #16]	; (2e5c <z_clock_elapsed+0x28>)
    2e4c:	6819      	ldr	r1, [r3, #0]
    2e4e:	f004 fe7c 	bl	7b4a <counter_sub>
	__asm__ volatile(
    2e52:	f384 8811 	msr	BASEPRI, r4
    2e56:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    2e5a:	bd10      	pop	{r4, pc}
    2e5c:	20022840 	.word	0x20022840

00002e60 <z_timer_cycle_get_32>:

uint32_t z_timer_cycle_get_32(void)
{
    2e60:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    2e62:	f04f 0320 	mov.w	r3, #32
    2e66:	f3ef 8511 	mrs	r5, BASEPRI
    2e6a:	f383 8811 	msr	BASEPRI, r3
    2e6e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t ret = counter_sub(counter(), last_count) + last_count;
    2e72:	f7ff ff53 	bl	2d1c <counter>
    2e76:	4b05      	ldr	r3, [pc, #20]	; (2e8c <z_timer_cycle_get_32+0x2c>)
    2e78:	681c      	ldr	r4, [r3, #0]
    2e7a:	4621      	mov	r1, r4
    2e7c:	f004 fe65 	bl	7b4a <counter_sub>
    2e80:	4420      	add	r0, r4
	__asm__ volatile(
    2e82:	f385 8811 	msr	BASEPRI, r5
    2e86:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    2e8a:	bd38      	pop	{r3, r4, r5, pc}
    2e8c:	20022840 	.word	0x20022840

00002e90 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    2e90:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    2e92:	4802      	ldr	r0, [pc, #8]	; (2e9c <nrf_cc3xx_platform_abort_init+0xc>)
    2e94:	f003 fa2a 	bl	62ec <nrf_cc3xx_platform_set_abort>
}
    2e98:	bd08      	pop	{r3, pc}
    2e9a:	bf00      	nop
    2e9c:	0000a8c0 	.word	0x0000a8c0

00002ea0 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    2ea0:	b138      	cbz	r0, 2eb2 <mutex_unlock_platform+0x12>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2ea2:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2ea4:	6842      	ldr	r2, [r0, #4]
    2ea6:	b13a      	cbz	r2, 2eb8 <mutex_unlock_platform+0x18>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
    2ea8:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    2eaa:	f002 fe29 	bl	5b00 <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC3XX_PLATFORM_SUCCESS;
    2eae:	2000      	movs	r0, #0
}
    2eb0:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2eb2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    2eb6:	4770      	bx	lr
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2eb8:	4800      	ldr	r0, [pc, #0]	; (2ebc <mutex_unlock_platform+0x1c>)
    2eba:	e7f9      	b.n	2eb0 <mutex_unlock_platform+0x10>
    2ebc:	ffff8fea 	.word	0xffff8fea

00002ec0 <mutex_lock_platform>:
    if(mutex == NULL) {
    2ec0:	b158      	cbz	r0, 2eda <mutex_lock_platform+0x1a>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2ec2:	b508      	push	{r3, lr}
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2ec4:	6842      	ldr	r2, [r0, #4]
    2ec6:	b15a      	cbz	r2, 2ee0 <mutex_lock_platform+0x20>
    p_mutex = (struct k_mutex *)mutex->mutex;
    2ec8:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    2eca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2ece:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2ed2:	f002 fd8b 	bl	59ec <z_impl_k_mutex_lock>
    if (ret == 0) {
    2ed6:	b928      	cbnz	r0, 2ee4 <mutex_lock_platform+0x24>
}
    2ed8:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2eda:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    2ede:	4770      	bx	lr
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2ee0:	4801      	ldr	r0, [pc, #4]	; (2ee8 <mutex_lock_platform+0x28>)
    2ee2:	e7f9      	b.n	2ed8 <mutex_lock_platform+0x18>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    2ee4:	4801      	ldr	r0, [pc, #4]	; (2eec <mutex_lock_platform+0x2c>)
    2ee6:	e7f7      	b.n	2ed8 <mutex_lock_platform+0x18>
    2ee8:	ffff8fea 	.word	0xffff8fea
    2eec:	ffff8fe9 	.word	0xffff8fe9

00002ef0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2ef0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    2ef2:	4604      	mov	r4, r0
    2ef4:	b168      	cbz	r0, 2f12 <mutex_free_platform+0x22>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2ef6:	6863      	ldr	r3, [r4, #4]
    2ef8:	b153      	cbz	r3, 2f10 <mutex_free_platform+0x20>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    2efa:	f013 0f02 	tst.w	r3, #2
    2efe:	d00d      	beq.n	2f1c <mutex_free_platform+0x2c>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
    2f00:	6821      	ldr	r1, [r4, #0]
    2f02:	4809      	ldr	r0, [pc, #36]	; (2f28 <mutex_free_platform+0x38>)
    2f04:	f002 fd4a 	bl	599c <k_mem_slab_free>
        mutex->mutex = NULL;
    2f08:	2300      	movs	r3, #0
    2f0a:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    2f0c:	2300      	movs	r3, #0
    2f0e:	6063      	str	r3, [r4, #4]
}
    2f10:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    2f12:	4b06      	ldr	r3, [pc, #24]	; (2f2c <mutex_free_platform+0x3c>)
    2f14:	685b      	ldr	r3, [r3, #4]
    2f16:	4806      	ldr	r0, [pc, #24]	; (2f30 <mutex_free_platform+0x40>)
    2f18:	4798      	blx	r3
    2f1a:	e7ec      	b.n	2ef6 <mutex_free_platform+0x6>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2f1c:	2214      	movs	r2, #20
    2f1e:	2100      	movs	r1, #0
    2f20:	6820      	ldr	r0, [r4, #0]
    2f22:	f004 ff83 	bl	7e2c <memset>
    2f26:	e7f1      	b.n	2f0c <mutex_free_platform+0x1c>
    2f28:	20022844 	.word	0x20022844
    2f2c:	20020074 	.word	0x20020074
    2f30:	0000a8c8 	.word	0x0000a8c8

00002f34 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2f34:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    2f36:	4604      	mov	r4, r0
    2f38:	b158      	cbz	r0, 2f52 <mutex_init_platform+0x1e>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    2f3a:	6863      	ldr	r3, [r4, #4]
    2f3c:	b90b      	cbnz	r3, 2f42 <mutex_init_platform+0xe>
        mutex->mutex == NULL) {
    2f3e:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    2f40:	b163      	cbz	r3, 2f5c <mutex_init_platform+0x28>
    p_mutex = (struct k_mutex *)mutex->mutex;
    2f42:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    2f44:	f006 fe43 	bl	9bce <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    2f48:	6863      	ldr	r3, [r4, #4]
    2f4a:	f043 0301 	orr.w	r3, r3, #1
    2f4e:	6063      	str	r3, [r4, #4]
}
    2f50:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    2f52:	4b0f      	ldr	r3, [pc, #60]	; (2f90 <mutex_init_platform+0x5c>)
    2f54:	685b      	ldr	r3, [r3, #4]
    2f56:	480f      	ldr	r0, [pc, #60]	; (2f94 <mutex_init_platform+0x60>)
    2f58:	4798      	blx	r3
    2f5a:	e7ee      	b.n	2f3a <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    2f5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2f60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2f64:	4621      	mov	r1, r4
    2f66:	480c      	ldr	r0, [pc, #48]	; (2f98 <mutex_init_platform+0x64>)
    2f68:	f002 fce2 	bl	5930 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    2f6c:	b908      	cbnz	r0, 2f72 <mutex_init_platform+0x3e>
    2f6e:	6823      	ldr	r3, [r4, #0]
    2f70:	b91b      	cbnz	r3, 2f7a <mutex_init_platform+0x46>
            platform_abort_apis.abort_fn(
    2f72:	4b07      	ldr	r3, [pc, #28]	; (2f90 <mutex_init_platform+0x5c>)
    2f74:	685b      	ldr	r3, [r3, #4]
    2f76:	4809      	ldr	r0, [pc, #36]	; (2f9c <mutex_init_platform+0x68>)
    2f78:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2f7a:	2214      	movs	r2, #20
    2f7c:	2100      	movs	r1, #0
    2f7e:	6820      	ldr	r0, [r4, #0]
    2f80:	f004 ff54 	bl	7e2c <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    2f84:	6863      	ldr	r3, [r4, #4]
    2f86:	f043 0302 	orr.w	r3, r3, #2
    2f8a:	6063      	str	r3, [r4, #4]
    2f8c:	e7d9      	b.n	2f42 <mutex_init_platform+0xe>
    2f8e:	bf00      	nop
    2f90:	20020074 	.word	0x20020074
    2f94:	0000a8c8 	.word	0x0000a8c8
    2f98:	20022844 	.word	0x20022844
    2f9c:	0000a8f0 	.word	0x0000a8f0

00002fa0 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    2fa0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    2fa2:	2340      	movs	r3, #64	; 0x40
    2fa4:	2214      	movs	r2, #20
    2fa6:	4904      	ldr	r1, [pc, #16]	; (2fb8 <nrf_cc3xx_platform_mutex_init+0x18>)
    2fa8:	4804      	ldr	r0, [pc, #16]	; (2fbc <nrf_cc3xx_platform_mutex_init+0x1c>)
    2faa:	f006 fdee 	bl	9b8a <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    2fae:	4904      	ldr	r1, [pc, #16]	; (2fc0 <nrf_cc3xx_platform_mutex_init+0x20>)
    2fb0:	4804      	ldr	r0, [pc, #16]	; (2fc4 <nrf_cc3xx_platform_mutex_init+0x24>)
    2fb2:	f003 f9ed 	bl	6390 <nrf_cc3xx_platform_set_mutexes>
}
    2fb6:	bd08      	pop	{r3, pc}
    2fb8:	20022860 	.word	0x20022860
    2fbc:	20022844 	.word	0x20022844
    2fc0:	0000a930 	.word	0x0000a930
    2fc4:	0000a920 	.word	0x0000a920

00002fc8 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
    2fc8:	b510      	push	{r4, lr}
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    2fca:	4c11      	ldr	r4, [pc, #68]	; (3010 <_DoInit+0x48>)
    2fcc:	2303      	movs	r3, #3
    2fce:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    2fd0:	6163      	str	r3, [r4, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    2fd2:	4a10      	ldr	r2, [pc, #64]	; (3014 <_DoInit+0x4c>)
    2fd4:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    2fd6:	4b10      	ldr	r3, [pc, #64]	; (3018 <_DoInit+0x50>)
    2fd8:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
    2fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2fde:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    2fe0:	2300      	movs	r3, #0
    2fe2:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    2fe4:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    2fe6:	62e3      	str	r3, [r4, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    2fe8:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    2fea:	4a0c      	ldr	r2, [pc, #48]	; (301c <_DoInit+0x54>)
    2fec:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
    2fee:	2210      	movs	r2, #16
    2ff0:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    2ff2:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    2ff4:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    2ff6:	6763      	str	r3, [r4, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
    2ff8:	4909      	ldr	r1, [pc, #36]	; (3020 <_DoInit+0x58>)
    2ffa:	1de0      	adds	r0, r4, #7
    2ffc:	f004 fec0 	bl	7d80 <strcpy>
  strcpy(&p->acID[0], "SEGGER");
    3000:	4908      	ldr	r1, [pc, #32]	; (3024 <_DoInit+0x5c>)
    3002:	4620      	mov	r0, r4
    3004:	f004 febc 	bl	7d80 <strcpy>
  p->acID[6] = ' ';
    3008:	2320      	movs	r3, #32
    300a:	71a3      	strb	r3, [r4, #6]
}
    300c:	bd10      	pop	{r4, pc}
    300e:	bf00      	nop
    3010:	20022d60 	.word	0x20022d60
    3014:	0000a944 	.word	0x0000a944
    3018:	20022e18 	.word	0x20022e18
    301c:	20022e08 	.word	0x20022e08
    3020:	0000a950 	.word	0x0000a950
    3024:	0000a954 	.word	0x0000a954

00003028 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    302c:	4604      	mov	r4, r0
    302e:	460e      	mov	r6, r1
    3030:	4615      	mov	r5, r2
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
  RdOff = pRing->RdOff;
    3032:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3036:	4a2d      	ldr	r2, [pc, #180]	; (30ec <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    3038:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    303c:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    303e:	6a57      	ldr	r7, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    3040:	42bb      	cmp	r3, r7
    3042:	d84b      	bhi.n	30dc <SEGGER_RTT_WriteSkipNoLock+0xb4>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    3044:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    3048:	4928      	ldr	r1, [pc, #160]	; (30ec <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    304a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    304e:	f8d2 8020 	ldr.w	r8, [r2, #32]
    3052:	eba8 0907 	sub.w	r9, r8, r7
    3056:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    305a:	4295      	cmp	r5, r2
    305c:	d904      	bls.n	3068 <SEGGER_RTT_WriteSkipNoLock+0x40>
CopyStraight:
      memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
      pRing->WrOff = WrOff + NumBytes;
      return 1;
    }
    Avail += RdOff;                                     // Space incl. wrap-around
    305e:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    3060:	429d      	cmp	r5, r3
    3062:	d916      	bls.n	3092 <SEGGER_RTT_WriteSkipNoLock+0x6a>
    Avail = RdOff - WrOff - 1u;
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
    3064:	2000      	movs	r0, #0
    3066:	e03e      	b.n	30e6 <SEGGER_RTT_WriteSkipNoLock+0xbe>
      memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
    3068:	f8df 8080 	ldr.w	r8, [pc, #128]	; 30ec <SEGGER_RTT_WriteSkipNoLock+0xc4>
    306c:	1c63      	adds	r3, r4, #1
    306e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    3072:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
    3076:	6858      	ldr	r0, [r3, #4]
    3078:	462a      	mov	r2, r5
    307a:	4631      	mov	r1, r6
    307c:	4438      	add	r0, r7
    307e:	f004 feb1 	bl	7de4 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
    3082:	443d      	add	r5, r7
    3084:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3088:	eb08 04c4 	add.w	r4, r8, r4, lsl #3
    308c:	6265      	str	r5, [r4, #36]	; 0x24
      return 1;
    308e:	2001      	movs	r0, #1
    3090:	e029      	b.n	30e6 <SEGGER_RTT_WriteSkipNoLock+0xbe>
      memcpy(pRing->pBuffer + WrOff, pData, Rem);       // Copy 1st chunk
    3092:	1c43      	adds	r3, r0, #1
    3094:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    3098:	4a14      	ldr	r2, [pc, #80]	; (30ec <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    309a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    309e:	6858      	ldr	r0, [r3, #4]
    30a0:	464a      	mov	r2, r9
    30a2:	4631      	mov	r1, r6
    30a4:	4438      	add	r0, r7
    30a6:	f004 fe9d 	bl	7de4 <memcpy>
      NumBytes -= Rem;
    30aa:	eba7 0708 	sub.w	r7, r7, r8
      if (NumBytes) {
    30ae:	197f      	adds	r7, r7, r5
    30b0:	d107      	bne.n	30c2 <SEGGER_RTT_WriteSkipNoLock+0x9a>
      pRing->WrOff = NumBytes;
    30b2:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    30b6:	4b0d      	ldr	r3, [pc, #52]	; (30ec <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    30b8:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    30bc:	6267      	str	r7, [r4, #36]	; 0x24
      return 1;
    30be:	2001      	movs	r0, #1
    30c0:	e011      	b.n	30e6 <SEGGER_RTT_WriteSkipNoLock+0xbe>
        memcpy(pRing->pBuffer, pData + Rem, NumBytes);
    30c2:	1c63      	adds	r3, r4, #1
    30c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    30c8:	4a08      	ldr	r2, [pc, #32]	; (30ec <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    30ca:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    30ce:	463a      	mov	r2, r7
    30d0:	eb06 0109 	add.w	r1, r6, r9
    30d4:	6858      	ldr	r0, [r3, #4]
    30d6:	f004 fe85 	bl	7de4 <memcpy>
    30da:	e7ea      	b.n	30b2 <SEGGER_RTT_WriteSkipNoLock+0x8a>
    Avail = RdOff - WrOff - 1u;
    30dc:	1bdb      	subs	r3, r3, r7
    30de:	3b01      	subs	r3, #1
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    30e0:	42ab      	cmp	r3, r5
    30e2:	d2c1      	bcs.n	3068 <SEGGER_RTT_WriteSkipNoLock+0x40>
  return 0;     // No space in buffer
    30e4:	2000      	movs	r0, #0
}
    30e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    30ea:	bf00      	nop
    30ec:	20022d60 	.word	0x20022d60

000030f0 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    30f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    30f2:	460f      	mov	r7, r1
    30f4:	4616      	mov	r6, r2

  pData = (const char *)pBuffer;
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
    30f6:	4b18      	ldr	r3, [pc, #96]	; (3158 <SEGGER_RTT_WriteNoLock+0x68>)
    30f8:	1c45      	adds	r5, r0, #1
    30fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    30fe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    3102:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    3106:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    310a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    310c:	2c01      	cmp	r4, #1
    310e:	d011      	beq.n	3134 <SEGGER_RTT_WriteNoLock+0x44>
    3110:	2c02      	cmp	r4, #2
    3112:	d01c      	beq.n	314e <SEGGER_RTT_WriteNoLock+0x5e>
    3114:	b114      	cbz	r4, 311c <SEGGER_RTT_WriteNoLock+0x2c>
    3116:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
    3118:	4620      	mov	r0, r4
    311a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    311c:	4628      	mov	r0, r5
    311e:	f004 fd57 	bl	7bd0 <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    3122:	4286      	cmp	r6, r0
    3124:	d8f8      	bhi.n	3118 <SEGGER_RTT_WriteNoLock+0x28>
      _WriteNoCheck(pRing, pData, NumBytes);
    3126:	4632      	mov	r2, r6
    3128:	4639      	mov	r1, r7
    312a:	4628      	mov	r0, r5
    312c:	f004 fd5c 	bl	7be8 <_WriteNoCheck>
      Status = NumBytes;
    3130:	4634      	mov	r4, r6
    3132:	e7f1      	b.n	3118 <SEGGER_RTT_WriteNoLock+0x28>
    Avail = _GetAvailWriteSpace(pRing);
    3134:	4628      	mov	r0, r5
    3136:	f004 fd4b 	bl	7bd0 <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    313a:	4634      	mov	r4, r6
    313c:	4286      	cmp	r6, r0
    313e:	bf28      	it	cs
    3140:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    3142:	4622      	mov	r2, r4
    3144:	4639      	mov	r1, r7
    3146:	4628      	mov	r0, r5
    3148:	f004 fd4e 	bl	7be8 <_WriteNoCheck>
    break;
    314c:	e7e4      	b.n	3118 <SEGGER_RTT_WriteNoLock+0x28>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    314e:	4628      	mov	r0, r5
    3150:	f004 fd6c 	bl	7c2c <_WriteBlocking>
    3154:	4604      	mov	r4, r0
    break;
    3156:	e7df      	b.n	3118 <SEGGER_RTT_WriteNoLock+0x28>
    3158:	20022d60 	.word	0x20022d60

0000315c <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = &_SEGGER_RTT.aUp[BufferIndex];
  v = pRing->RdOff;
    315c:	4b06      	ldr	r3, [pc, #24]	; (3178 <SEGGER_RTT_HasDataUp+0x1c>)
    315e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    3162:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    3166:	6a92      	ldr	r2, [r2, #40]	; 0x28
  return pRing->WrOff - v;
    3168:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    316c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    3170:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
    3172:	1a80      	subs	r0, r0, r2
    3174:	4770      	bx	lr
    3176:	bf00      	nop
    3178:	20022d60 	.word	0x20022d60

0000317c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    317c:	4a09      	ldr	r2, [pc, #36]	; (31a4 <arch_swap+0x28>)
    317e:	6893      	ldr	r3, [r2, #8]
    3180:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
    3182:	4909      	ldr	r1, [pc, #36]	; (31a8 <arch_swap+0x2c>)
    3184:	6809      	ldr	r1, [r1, #0]
    3186:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3188:	4908      	ldr	r1, [pc, #32]	; (31ac <arch_swap+0x30>)
    318a:	684b      	ldr	r3, [r1, #4]
    318c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3190:	604b      	str	r3, [r1, #4]
    3192:	2300      	movs	r3, #0
    3194:	f383 8811 	msr	BASEPRI, r3
    3198:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    319c:	6893      	ldr	r3, [r2, #8]
}
    319e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    31a0:	4770      	bx	lr
    31a2:	bf00      	nop
    31a4:	20023260 	.word	0x20023260
    31a8:	0000ac98 	.word	0x0000ac98
    31ac:	e000ed00 	.word	0xe000ed00

000031b0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    31b0:	490f      	ldr	r1, [pc, #60]	; (31f0 <z_arm_pendsv+0x40>)
    ldr r2, [r1, #_kernel_offset_to_current]
    31b2:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    31b4:	f04f 0038 	mov.w	r0, #56	; 0x38
    add r0, r2
    31b8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    31ba:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    31be:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    31c2:	2020      	movs	r0, #32
    msr BASEPRI, r0
    31c4:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    31c8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    31cc:	4f09      	ldr	r7, [pc, #36]	; (31f4 <z_arm_pendsv+0x44>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    31ce:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    31d2:	6a0a      	ldr	r2, [r1, #32]

    str r2, [r1, #_kernel_offset_to_current]
    31d4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    31d6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    31d8:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    31da:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    31dc:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    31de:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    31e2:	f102 0038 	add.w	r0, r2, #56	; 0x38
    ldmia r0, {v1-v8, ip}
    31e6:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    31ea:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    31ee:	4770      	bx	lr
    ldr r1, =_kernel
    31f0:	20023260 	.word	0x20023260
    ldr v4, =_SCS_ICSR
    31f4:	e000ed04 	.word	0xe000ed04

000031f8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    31f8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    31fc:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    31fe:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3202:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3206:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3208:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    320c:	2902      	cmp	r1, #2
    beq _oops
    320e:	d0ff      	beq.n	3210 <_oops>

00003210 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3210:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    3212:	f004 fd51 	bl	7cb8 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    3216:	bd01      	pop	{r0, pc}

00003218 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3218:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    321a:	2b00      	cmp	r3, #0
    321c:	db08      	blt.n	3230 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    321e:	f000 001f 	and.w	r0, r0, #31
    3222:	095b      	lsrs	r3, r3, #5
    3224:	2201      	movs	r2, #1
    3226:	fa02 f000 	lsl.w	r0, r2, r0
    322a:	4a02      	ldr	r2, [pc, #8]	; (3234 <arch_irq_enable+0x1c>)
    322c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    3230:	4770      	bx	lr
    3232:	bf00      	nop
    3234:	e000e100 	.word	0xe000e100

00003238 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3238:	0942      	lsrs	r2, r0, #5
    323a:	4b05      	ldr	r3, [pc, #20]	; (3250 <arch_irq_is_enabled+0x18>)
    323c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3240:	f000 001f 	and.w	r0, r0, #31
    3244:	2301      	movs	r3, #1
    3246:	fa03 f000 	lsl.w	r0, r3, r0
}
    324a:	4010      	ands	r0, r2
    324c:	4770      	bx	lr
    324e:	bf00      	nop
    3250:	e000e100 	.word	0xe000e100

00003254 <z_arm_irq_priority_set>:
	} else {
		prio += _IRQ_PRIO_OFFSET;
	}
#else
	ARG_UNUSED(flags);
	prio += _IRQ_PRIO_OFFSET;
    3254:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3256:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3258:	2b00      	cmp	r3, #0
    325a:	db08      	blt.n	326e <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    325c:	0149      	lsls	r1, r1, #5
    325e:	b2c9      	uxtb	r1, r1
    3260:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3264:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3268:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    326c:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    326e:	f000 000f 	and.w	r0, r0, #15
    3272:	0149      	lsls	r1, r1, #5
    3274:	b2c9      	uxtb	r1, r1
    3276:	4b01      	ldr	r3, [pc, #4]	; (327c <z_arm_irq_priority_set+0x28>)
    3278:	5419      	strb	r1, [r3, r0]
}
    327a:	4770      	bx	lr
    327c:	e000ed14 	.word	0xe000ed14

00003280 <z_arm_switch_to_main_no_multithreading>:

#if !defined(CONFIG_MULTITHREADING) && defined(CONFIG_CPU_CORTEX_M)

FUNC_NORETURN void z_arm_switch_to_main_no_multithreading(
	k_thread_entry_t main_entry, void *p1, void *p2, void *p3)
{
    3280:	b580      	push	{r7, lr}
    3282:	4604      	mov	r4, r0
    3284:	460f      	mov	r7, r1
    3286:	4616      	mov	r6, r2
    3288:	461d      	mov	r5, r3
	z_arm_prepare_switch_to_main();
    328a:	f004 fd0d 	bl	7ca8 <z_arm_prepare_switch_to_main>
	/* Store all required input in registers, to be accesible
	 * after stack pointer change. The function is not going
	 * to return, so callee-saved registers do not need to be
	 * stacked.
	 */
	register void *p1_inreg __asm__("r0") = p1;
    328e:	4638      	mov	r0, r7
	register void *p2_inreg __asm__("r1") = p2;
    3290:	4631      	mov	r1, r6
	register void *p3_inreg __asm__("r2") = p3;
    3292:	462a      	mov	r2, r5

	__asm__ volatile (
    3294:	4b08      	ldr	r3, [pc, #32]	; (32b8 <loop+0x4>)
    3296:	2520      	movs	r5, #32
    3298:	f383 8809 	msr	PSP, r3
    329c:	b663      	cpsie	if
    329e:	f04f 0300 	mov.w	r3, #0
    32a2:	f383 8811 	msr	BASEPRI, r3
    32a6:	f3bf 8f6f 	isb	sy
    32aa:	47a0      	blx	r4
    32ac:	f385 8811 	msr	BASEPRI, r5
    32b0:	f3bf 8f6f 	isb	sy

000032b4 <loop>:
    32b4:	e7fe      	b.n	32b4 <loop>
	, [_psplim]"r" (psplim)
#endif
	:
	);

	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    32b6:	bf00      	nop
    32b8:	20025ab0 	.word	0x20025ab0

000032bc <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    32bc:	4901      	ldr	r1, [pc, #4]	; (32c4 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    32be:	2210      	movs	r2, #16
	str	r2, [r1]
    32c0:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    32c2:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    32c4:	e000ed10 	.word	0xe000ed10

000032c8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    32c8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    32ca:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    32cc:	f381 8811 	msr	BASEPRI, r1

	wfe
    32d0:	bf20      	wfe

	msr	BASEPRI, r0
    32d2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    32d6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    32d8:	4770      	bx	lr
    32da:	bf00      	nop

000032dc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    32dc:	bf30      	wfi
    b z_SysNmiOnReset
    32de:	f7ff bffd 	b.w	32dc <z_SysNmiOnReset>
    32e2:	bf00      	nop

000032e4 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    32e4:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    32e6:	4b0e      	ldr	r3, [pc, #56]	; (3320 <z_arm_prep_c+0x3c>)
    32e8:	4a0e      	ldr	r2, [pc, #56]	; (3324 <z_arm_prep_c+0x40>)
    32ea:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    32ee:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    32f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    32f4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    32f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    32fc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3300:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("MRS %0, control" : "=r" (result) );
    3304:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    3308:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    330c:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3310:	f002 fa86 	bl	5820 <z_bss_zero>
	z_data_copy();
    3314:	f002 fa90 	bl	5838 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3318:	f000 f922 	bl	3560 <z_arm_interrupt_init>
	z_cstart();
    331c:	f002 fac8 	bl	58b0 <z_cstart>
    3320:	e000ed00 	.word	0xe000ed00
    3324:	00000000 	.word	0x00000000

00003328 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3328:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    332a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    332e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3332:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    3336:	4904      	ldr	r1, [pc, #16]	; (3348 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    3338:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    333a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    333c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    333e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3342:	4902      	ldr	r1, [pc, #8]	; (334c <_isr_wrapper+0x24>)
	bx r1
    3344:	4708      	bx	r1
    3346:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
    3348:	00009f14 	.word	0x00009f14
	ldr r1, =z_arm_int_exit
    334c:	0000355d 	.word	0x0000355d

00003350 <__start>:
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    3350:	f004 f98f 	bl	7672 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3354:	2020      	movs	r0, #32
    msr BASEPRI, r0
    3356:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    335a:	4808      	ldr	r0, [pc, #32]	; (337c <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    335c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    3360:	1840      	adds	r0, r0, r1
    msr PSP, r0
    3362:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    3366:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    336a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    336c:	4308      	orrs	r0, r1
    msr CONTROL, r0
    336e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    3372:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    3376:	f7ff ffb5 	bl	32e4 <z_arm_prep_c>
    337a:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    337c:	20025ab0 	.word	0x20025ab0

00003380 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    3380:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    3384:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    3388:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    338a:	4672      	mov	r2, lr
	bl z_arm_fault
    338c:	f000 f894 	bl	34b8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    3390:	bd01      	pop	{r0, pc}
    3392:	bf00      	nop

00003394 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    3394:	b510      	push	{r4, lr}
    3396:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3398:	4b0f      	ldr	r3, [pc, #60]	; (33d8 <mem_manage_fault+0x44>)
    339a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    339c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    339e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    33a0:	f013 0f02 	tst.w	r3, #2
    33a4:	d00b      	beq.n	33be <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    33a6:	4b0c      	ldr	r3, [pc, #48]	; (33d8 <mem_manage_fault+0x44>)
    33a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    33aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    33ac:	f013 0f80 	tst.w	r3, #128	; 0x80
    33b0:	d005      	beq.n	33be <mem_manage_fault+0x2a>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    33b2:	b121      	cbz	r1, 33be <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    33b4:	4a08      	ldr	r2, [pc, #32]	; (33d8 <mem_manage_fault+0x44>)
    33b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    33b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    33bc:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    33be:	4b06      	ldr	r3, [pc, #24]	; (33d8 <mem_manage_fault+0x44>)
    33c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    33c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * if the memory violation error is a stack corruption.
	 *
	 * By design, being a Stacking MemManage fault is a necessary
	 * and sufficient condition for a thread stack corruption.
	 */
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    33c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		"Stacking error without stack guard / User-mode support\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    33c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    33c8:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    33cc:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    33ce:	f004 fc7f 	bl	7cd0 <memory_fault_recoverable>
    33d2:	7020      	strb	r0, [r4, #0]

	return reason;
}
    33d4:	2000      	movs	r0, #0
    33d6:	bd10      	pop	{r4, pc}
    33d8:	e000ed00 	.word	0xe000ed00

000033dc <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    33dc:	b510      	push	{r4, lr}
    33de:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    33e0:	4b12      	ldr	r3, [pc, #72]	; (342c <bus_fault+0x50>)
    33e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    33e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    33e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    33e8:	f413 7f00 	tst.w	r3, #512	; 0x200
    33ec:	d00b      	beq.n	3406 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    33ee:	4b0f      	ldr	r3, [pc, #60]	; (342c <bus_fault+0x50>)
    33f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    33f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    33f4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    33f8:	d005      	beq.n	3406 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    33fa:	b121      	cbz	r1, 3406 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    33fc:	4a0b      	ldr	r2, [pc, #44]	; (342c <bus_fault+0x50>)
    33fe:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3400:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    3404:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3406:	4b09      	ldr	r3, [pc, #36]	; (342c <bus_fault+0x50>)
    3408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    340a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    340c:	f413 7f80 	tst.w	r3, #256	; 0x100
    3410:	d101      	bne.n	3416 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3412:	4b06      	ldr	r3, [pc, #24]	; (342c <bus_fault+0x50>)
    3414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3416:	4a05      	ldr	r2, [pc, #20]	; (342c <bus_fault+0x50>)
    3418:	6a93      	ldr	r3, [r2, #40]	; 0x28
    341a:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    341e:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf);
    3420:	f004 fc56 	bl	7cd0 <memory_fault_recoverable>
    3424:	7020      	strb	r0, [r4, #0]

	return reason;
}
    3426:	2000      	movs	r0, #0
    3428:	bd10      	pop	{r4, pc}
    342a:	bf00      	nop
    342c:	e000ed00 	.word	0xe000ed00

00003430 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3430:	4b07      	ldr	r3, [pc, #28]	; (3450 <usage_fault+0x20>)
    3432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3434:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    3436:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    343a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    343c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    343e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3440:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3442:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    3446:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    344a:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    344c:	2000      	movs	r0, #0
    344e:	4770      	bx	lr
    3450:	e000ed00 	.word	0xe000ed00

00003454 <hard_fault>:
	}
#undef _SVC_OPCODE

	*recoverable = memory_fault_recoverable(esf);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    3454:	2300      	movs	r3, #0
    3456:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3458:	4b14      	ldr	r3, [pc, #80]	; (34ac <hard_fault+0x58>)
    345a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    345c:	f012 0202 	ands.w	r2, r2, #2
    3460:	d121      	bne.n	34a6 <hard_fault+0x52>
{
    3462:	b510      	push	{r4, lr}
    3464:	4604      	mov	r4, r0
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3466:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    3468:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
    346c:	d010      	beq.n	3490 <hard_fault+0x3c>
		PR_EXC("  Fault escalation (see below)");
		if (SCB_MMFSR != 0) {
    346e:	3328      	adds	r3, #40	; 0x28
    3470:	781b      	ldrb	r3, [r3, #0]
    3472:	b943      	cbnz	r3, 3486 <hard_fault+0x32>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    3474:	4b0e      	ldr	r3, [pc, #56]	; (34b0 <hard_fault+0x5c>)
    3476:	781b      	ldrb	r3, [r3, #0]
    3478:	b95b      	cbnz	r3, 3492 <hard_fault+0x3e>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    347a:	4b0e      	ldr	r3, [pc, #56]	; (34b4 <hard_fault+0x60>)
    347c:	881b      	ldrh	r3, [r3, #0]
    347e:	b29b      	uxth	r3, r3
    3480:	b96b      	cbnz	r3, 349e <hard_fault+0x4a>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3482:	4610      	mov	r0, r2
	}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
    3484:	e004      	b.n	3490 <hard_fault+0x3c>
			reason = mem_manage_fault(esf, 1, recoverable);
    3486:	460a      	mov	r2, r1
    3488:	2101      	movs	r1, #1
    348a:	4620      	mov	r0, r4
    348c:	f7ff ff82 	bl	3394 <mem_manage_fault>
}
    3490:	bd10      	pop	{r4, pc}
			reason = bus_fault(esf, 1, recoverable);
    3492:	460a      	mov	r2, r1
    3494:	2101      	movs	r1, #1
    3496:	4620      	mov	r0, r4
    3498:	f7ff ffa0 	bl	33dc <bus_fault>
    349c:	e7f8      	b.n	3490 <hard_fault+0x3c>
			reason = usage_fault(esf);
    349e:	4620      	mov	r0, r4
    34a0:	f7ff ffc6 	bl	3430 <usage_fault>
    34a4:	e7f4      	b.n	3490 <hard_fault+0x3c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    34a6:	2000      	movs	r0, #0
}
    34a8:	4770      	bx	lr
    34aa:	bf00      	nop
    34ac:	e000ed00 	.word	0xe000ed00
    34b0:	e000ed29 	.word	0xe000ed29
    34b4:	e000ed2a 	.word	0xe000ed2a

000034b8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    34b8:	b570      	push	{r4, r5, r6, lr}
    34ba:	b08a      	sub	sp, #40	; 0x28
    34bc:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    34be:	4b22      	ldr	r3, [pc, #136]	; (3548 <z_arm_fault+0x90>)
    34c0:	6859      	ldr	r1, [r3, #4]
    34c2:	f3c1 0108 	ubfx	r1, r1, #0, #9
    34c6:	2300      	movs	r3, #0
    34c8:	f383 8811 	msr	BASEPRI, r3
    34cc:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    34d0:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    34d4:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    34d8:	d115      	bne.n	3506 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    34da:	f002 030c 	and.w	r3, r2, #12
    34de:	2b08      	cmp	r3, #8
    34e0:	d014      	beq.n	350c <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    34e2:	f012 0f08 	tst.w	r2, #8
    34e6:	d00b      	beq.n	3500 <z_arm_fault+0x48>
	*nested_exc = false;
    34e8:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    34ea:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    34ee:	4620      	mov	r0, r4
    34f0:	f004 fbf0 	bl	7cd4 <fault_handle>
    34f4:	4605      	mov	r5, r0
	if (recoverable) {
    34f6:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    34fa:	b153      	cbz	r3, 3512 <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    34fc:	b00a      	add	sp, #40	; 0x28
    34fe:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    3500:	4604      	mov	r4, r0
			*nested_exc = true;
    3502:	2601      	movs	r6, #1
    3504:	e7f1      	b.n	34ea <z_arm_fault+0x32>
	*nested_exc = false;
    3506:	2600      	movs	r6, #0
		return NULL;
    3508:	4634      	mov	r4, r6
    350a:	e7ee      	b.n	34ea <z_arm_fault+0x32>
	*nested_exc = false;
    350c:	2600      	movs	r6, #0
		return NULL;
    350e:	4634      	mov	r4, r6
    3510:	e7eb      	b.n	34ea <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    3512:	2220      	movs	r2, #32
    3514:	4621      	mov	r1, r4
    3516:	a801      	add	r0, sp, #4
    3518:	f004 fc64 	bl	7de4 <memcpy>
	if (nested_exc) {
    351c:	b14e      	cbz	r6, 3532 <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    351e:	9b08      	ldr	r3, [sp, #32]
    3520:	f3c3 0208 	ubfx	r2, r3, #0, #9
    3524:	b95a      	cbnz	r2, 353e <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    3526:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    352a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    352e:	9308      	str	r3, [sp, #32]
    3530:	e005      	b.n	353e <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3532:	9b08      	ldr	r3, [sp, #32]
    3534:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3538:	f023 0301 	bic.w	r3, r3, #1
    353c:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    353e:	a901      	add	r1, sp, #4
    3540:	4628      	mov	r0, r5
    3542:	f004 fbb5 	bl	7cb0 <z_arm_fatal_error>
    3546:	e7d9      	b.n	34fc <z_arm_fault+0x44>
    3548:	e000ed00 	.word	0xe000ed00

0000354c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    354c:	4a02      	ldr	r2, [pc, #8]	; (3558 <z_arm_fault_init+0xc>)
    354e:	6953      	ldr	r3, [r2, #20]
    3550:	f043 0310 	orr.w	r3, r3, #16
    3554:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    3556:	4770      	bx	lr
    3558:	e000ed00 	.word	0xe000ed00

0000355c <z_arm_exc_exit>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    355c:	4770      	bx	lr
    355e:	bf00      	nop

00003560 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    3560:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    3562:	e006      	b.n	3572 <z_arm_interrupt_init+0x12>
    3564:	f002 010f 	and.w	r1, r2, #15
    3568:	4b09      	ldr	r3, [pc, #36]	; (3590 <z_arm_interrupt_init+0x30>)
    356a:	440b      	add	r3, r1
    356c:	2120      	movs	r1, #32
    356e:	7619      	strb	r1, [r3, #24]
    3570:	3201      	adds	r2, #1
    3572:	2a40      	cmp	r2, #64	; 0x40
    3574:	dc0a      	bgt.n	358c <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    3576:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    3578:	2b00      	cmp	r3, #0
    357a:	dbf3      	blt.n	3564 <z_arm_interrupt_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    357c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3580:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3584:	2120      	movs	r1, #32
    3586:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    358a:	e7f1      	b.n	3570 <z_arm_interrupt_init+0x10>
	}
}
    358c:	4770      	bx	lr
    358e:	bf00      	nop
    3590:	e000ecfc 	.word	0xe000ecfc

00003594 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    3594:	b508      	push	{r3, lr}
	if (_current == thread) {
    3596:	4b0e      	ldr	r3, [pc, #56]	; (35d0 <z_impl_k_thread_abort+0x3c>)
    3598:	689b      	ldr	r3, [r3, #8]
    359a:	4283      	cmp	r3, r0
    359c:	d00c      	beq.n	35b8 <z_impl_k_thread_abort+0x24>
		} else {
			z_self_abort(); /* Never returns */
		}
	}

	z_thread_single_abort(thread);
    359e:	f002 fbdb 	bl	5d58 <z_thread_single_abort>
	__asm__ volatile(
    35a2:	f04f 0320 	mov.w	r3, #32
    35a6:	f3ef 8011 	mrs	r0, BASEPRI
    35aa:	f383 8811 	msr	BASEPRI, r3
    35ae:	f3bf 8f6f 	isb	sy
	(void) z_pend_curr_irqlock(arch_irq_lock(), wait_q, timeout);
}

static inline void z_reschedule_unlocked(void)
{
	(void) z_reschedule_irqlock(arch_irq_lock());
    35b2:	f006 fb21 	bl	9bf8 <z_reschedule_irqlock>

	/* The abort handler might have altered the ready queue. */
	z_reschedule_unlocked();
}
    35b6:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    35b8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    35bc:	b12b      	cbz	r3, 35ca <z_impl_k_thread_abort+0x36>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    35be:	4a05      	ldr	r2, [pc, #20]	; (35d4 <z_impl_k_thread_abort+0x40>)
    35c0:	6853      	ldr	r3, [r2, #4]
    35c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    35c6:	6053      	str	r3, [r2, #4]
    35c8:	e7e9      	b.n	359e <z_impl_k_thread_abort+0xa>
			z_self_abort(); /* Never returns */
    35ca:	f002 fd25 	bl	6018 <z_self_abort>
    35ce:	bf00      	nop
    35d0:	20023260 	.word	0x20023260
    35d4:	e000ed00 	.word	0xe000ed00

000035d8 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    35d8:	b500      	push	{lr}
    35da:	b085      	sub	sp, #20
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
		{
		.start = (uint32_t)&_ramfunc_ram_start,
    35dc:	4b09      	ldr	r3, [pc, #36]	; (3604 <z_arm_configure_static_mpu_regions+0x2c>)
		const struct k_mem_partition ramfunc_region =
    35de:	9301      	str	r3, [sp, #4]
		.size = (uint32_t)&_ramfunc_ram_size,
    35e0:	4b09      	ldr	r3, [pc, #36]	; (3608 <z_arm_configure_static_mpu_regions+0x30>)
		const struct k_mem_partition ramfunc_region =
    35e2:	9302      	str	r3, [sp, #8]
    35e4:	2306      	movs	r3, #6
    35e6:	f8ad 300c 	strh.w	r3, [sp, #12]
    35ea:	2101      	movs	r1, #1
    35ec:	f8ad 100e 	strh.w	r1, [sp, #14]
#endif /* !CONFIG_MULTITHREADING && CONFIG_MPU_STACK_GUARD */
	/* Define a constant array of k_mem_partition objects
	 * to hold the configuration of the respective static
	 * MPU regions.
	 */
	const struct k_mem_partition *static_regions[] = {
    35f0:	ab01      	add	r3, sp, #4
    35f2:	9300      	str	r3, [sp, #0]
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    35f4:	4b05      	ldr	r3, [pc, #20]	; (360c <z_arm_configure_static_mpu_regions+0x34>)
    35f6:	4a06      	ldr	r2, [pc, #24]	; (3610 <z_arm_configure_static_mpu_regions+0x38>)
    35f8:	4668      	mov	r0, sp
    35fa:	f004 fbb3 	bl	7d64 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    35fe:	b005      	add	sp, #20
    3600:	f85d fb04 	ldr.w	pc, [sp], #4
    3604:	20020000 	.word	0x20020000
    3608:	00000000 	.word	0x00000000
    360c:	20040000 	.word	0x20040000
    3610:	20020000 	.word	0x20020000

00003614 <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    3614:	4b01      	ldr	r3, [pc, #4]	; (361c <mpu_init+0x8>)
    3616:	4a02      	ldr	r2, [pc, #8]	; (3620 <mpu_init+0xc>)
    3618:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    361a:	4770      	bx	lr
    361c:	e000ed90 	.word	0xe000ed90
    3620:	0044ffaa 	.word	0x0044ffaa

00003624 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    3624:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    3626:	680b      	ldr	r3, [r1, #0]
    3628:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    362c:	7a0c      	ldrb	r4, [r1, #8]
    362e:	f004 031f 	and.w	r3, r4, #31
    3632:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    3634:	68cb      	ldr	r3, [r1, #12]
    3636:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    363a:	0964      	lsrs	r4, r4, #5
    363c:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    3640:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    3644:	4902      	ldr	r1, [pc, #8]	; (3650 <region_init+0x2c>)
    3646:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    3648:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    364a:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    364c:	bc10      	pop	{r4}
    364e:	4770      	bx	lr
    3650:	e000ed90 	.word	0xe000ed90

00003654 <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
    3654:	b510      	push	{r4, lr}
    3656:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    3658:	280f      	cmp	r0, #15
    365a:	d803      	bhi.n	3664 <region_allocate_and_init+0x10>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    365c:	f7ff ffe2 	bl	3624 <region_init>

	return index;
    3660:	4620      	mov	r0, r4
}
    3662:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3664:	f04f 0000 	mov.w	r0, #0
    3668:	2301      	movs	r3, #1
    366a:	f363 0002 	bfi	r0, r3, #0, #3
    366e:	f36f 00c5 	bfc	r0, #3, #3
    3672:	4b07      	ldr	r3, [pc, #28]	; (3690 <region_allocate_and_init+0x3c>)
    3674:	4a07      	ldr	r2, [pc, #28]	; (3694 <region_allocate_and_init+0x40>)
    3676:	1a9b      	subs	r3, r3, r2
    3678:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    367c:	f363 108f 	bfi	r0, r3, #6, #10
    3680:	4622      	mov	r2, r4
    3682:	4905      	ldr	r1, [pc, #20]	; (3698 <region_allocate_and_init+0x44>)
    3684:	f004 f807 	bl	7696 <log_string_sync>
		return -EINVAL;
    3688:	f06f 0015 	mvn.w	r0, #21
    368c:	e7e9      	b.n	3662 <region_allocate_and_init+0xe>
    368e:	bf00      	nop
    3690:	0000a13c 	.word	0x0000a13c
    3694:	0000a11c 	.word	0x0000a11c
    3698:	0000a960 	.word	0x0000a960

0000369c <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
	*regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    369c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36a0:	b087      	sub	sp, #28
    36a2:	4680      	mov	r8, r0
    36a4:	468b      	mov	fp, r1
    36a6:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    36a8:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    36aa:	2600      	movs	r6, #0
    36ac:	e060      	b.n	3770 <mpu_configure_regions_and_partition+0xd4>
		}
		/* Non-empty region. */

		if (do_sanity_check &&
			(!mpu_partition_is_valid(regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    36ae:	2301      	movs	r3, #1
    36b0:	f363 0002 	bfi	r0, r3, #0, #3
    36b4:	f36f 00c5 	bfc	r0, #3, #3
    36b8:	4b6b      	ldr	r3, [pc, #428]	; (3868 <mpu_configure_regions_and_partition+0x1cc>)
    36ba:	4a6c      	ldr	r2, [pc, #432]	; (386c <mpu_configure_regions_and_partition+0x1d0>)
    36bc:	1a9b      	subs	r3, r3, r2
    36be:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    36c2:	f363 108f 	bfi	r0, r3, #6, #10
    36c6:	4632      	mov	r2, r6
    36c8:	4969      	ldr	r1, [pc, #420]	; (3870 <mpu_configure_regions_and_partition+0x1d4>)
    36ca:	f003 ffe4 	bl	7696 <log_string_sync>
			return -EINVAL;
    36ce:	f06f 0415 	mvn.w	r4, #21
    36d2:	e016      	b.n	3702 <mpu_configure_regions_and_partition+0x66>
	return -EINVAL;
    36d4:	f06f 0515 	mvn.w	r5, #21
    36d8:	e067      	b.n	37aa <mpu_configure_regions_and_partition+0x10e>
		int u_reg_index =
			get_region_index(regions[i]->start, regions[i]->size);

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
    36da:	f04f 0000 	mov.w	r0, #0
    36de:	2301      	movs	r3, #1
    36e0:	f363 0002 	bfi	r0, r3, #0, #3
    36e4:	f36f 00c5 	bfc	r0, #3, #3
    36e8:	4b5f      	ldr	r3, [pc, #380]	; (3868 <mpu_configure_regions_and_partition+0x1cc>)
    36ea:	4a60      	ldr	r2, [pc, #384]	; (386c <mpu_configure_regions_and_partition+0x1d0>)
    36ec:	1a9b      	subs	r3, r3, r2
    36ee:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    36f2:	f363 108f 	bfi	r0, r3, #6, #10
    36f6:	462a      	mov	r2, r5
    36f8:	495e      	ldr	r1, [pc, #376]	; (3874 <mpu_configure_regions_and_partition+0x1d8>)
    36fa:	f003 ffcc 	bl	7696 <log_string_sync>
				u_reg_index);
			return -EINVAL;
    36fe:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    3702:	4620      	mov	r0, r4
    3704:	b007      	add	sp, #28
    3706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((regions[i]->start == u_reg_base) &&
    370a:	45ba      	cmp	sl, r7
    370c:	d166      	bne.n	37dc <mpu_configure_regions_and_partition+0x140>
			mpu_configure_region(u_reg_index, regions[i]);
    370e:	b2e8      	uxtb	r0, r5
    3710:	f004 fb0d 	bl	7d2e <mpu_configure_region>
    3714:	e02b      	b.n	376e <mpu_configure_regions_and_partition+0xd2>
	MPU->RNR = index;
    3716:	4a58      	ldr	r2, [pc, #352]	; (3878 <mpu_configure_regions_and_partition+0x1dc>)
    3718:	f8c2 c008 	str.w	ip, [r2, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    371c:	68d3      	ldr	r3, [r2, #12]
    371e:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    3722:	f020 001f 	bic.w	r0, r0, #31
    3726:	4318      	orrs	r0, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    3728:	60d0      	str	r0, [r2, #12]
				mpu_configure_region(reg_index, regions[i]);
    372a:	f858 1009 	ldr.w	r1, [r8, r9]
    372e:	b2e0      	uxtb	r0, r4
    3730:	f004 fafd 	bl	7d2e <mpu_configure_region>
    3734:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    3736:	f110 0f16 	cmn.w	r0, #22
    373a:	d0e2      	beq.n	3702 <mpu_configure_regions_and_partition+0x66>
			reg_index++;
    373c:	3401      	adds	r4, #1
    373e:	e016      	b.n	376e <mpu_configure_regions_and_partition+0xd2>
				regions[i]->start - 1);
    3740:	3b01      	subs	r3, #1
	MPU->RNR = index;
    3742:	494d      	ldr	r1, [pc, #308]	; (3878 <mpu_configure_regions_and_partition+0x1dc>)
    3744:	f8c1 c008 	str.w	ip, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    3748:	690a      	ldr	r2, [r1, #16]
    374a:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    374e:	f023 031f 	bic.w	r3, r3, #31
    3752:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    3754:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, regions[i]);
    3756:	f858 1009 	ldr.w	r1, [r8, r9]
    375a:	b2e0      	uxtb	r0, r4
    375c:	f004 fae7 	bl	7d2e <mpu_configure_region>
    3760:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    3762:	f110 0f16 	cmn.w	r0, #22
    3766:	d0cc      	beq.n	3702 <mpu_configure_regions_and_partition+0x66>
			reg_index++;
    3768:	3401      	adds	r4, #1
    376a:	e000      	b.n	376e <mpu_configure_regions_and_partition+0xd2>
			reg_index++;
    376c:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    376e:	3601      	adds	r6, #1
    3770:	455e      	cmp	r6, fp
    3772:	dac6      	bge.n	3702 <mpu_configure_regions_and_partition+0x66>
		if (regions[i]->size == 0U) {
    3774:	ea4f 0986 	mov.w	r9, r6, lsl #2
    3778:	f858 5026 	ldr.w	r5, [r8, r6, lsl #2]
    377c:	686f      	ldr	r7, [r5, #4]
    377e:	2f00      	cmp	r7, #0
    3780:	d0f5      	beq.n	376e <mpu_configure_regions_and_partition+0xd2>
		if (do_sanity_check &&
    3782:	9b01      	ldr	r3, [sp, #4]
    3784:	b123      	cbz	r3, 3790 <mpu_configure_regions_and_partition+0xf4>
			(!mpu_partition_is_valid(regions[i]))) {
    3786:	4628      	mov	r0, r5
    3788:	f004 fabf 	bl	7d0a <mpu_partition_is_valid>
		if (do_sanity_check &&
    378c:	2800      	cmp	r0, #0
    378e:	d08e      	beq.n	36ae <mpu_configure_regions_and_partition+0x12>
			get_region_index(regions[i]->start, regions[i]->size);
    3790:	f8d5 a000 	ldr.w	sl, [r5]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    3794:	4650      	mov	r0, sl
    3796:	f004 fae9 	bl	7d6c <arm_cmse_mpu_region_get>
    379a:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    379c:	eb07 000a 	add.w	r0, r7, sl
    37a0:	3801      	subs	r0, #1
    37a2:	f004 fae3 	bl	7d6c <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    37a6:	4285      	cmp	r5, r0
    37a8:	d194      	bne.n	36d4 <mpu_configure_regions_and_partition+0x38>
		if ((u_reg_index == -EINVAL) ||
    37aa:	f115 0f16 	cmn.w	r5, #22
    37ae:	d094      	beq.n	36da <mpu_configure_regions_and_partition+0x3e>
			(u_reg_index > (reg_index - 1))) {
    37b0:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    37b2:	42ab      	cmp	r3, r5
    37b4:	db91      	blt.n	36da <mpu_configure_regions_and_partition+0x3e>
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
    37b6:	46ac      	mov	ip, r5
	MPU->RNR = index;
    37b8:	4b2f      	ldr	r3, [pc, #188]	; (3878 <mpu_configure_regions_and_partition+0x1dc>)
    37ba:	609d      	str	r5, [r3, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    37bc:	68da      	ldr	r2, [r3, #12]
    37be:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = index;
    37c2:	609d      	str	r5, [r3, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    37c4:	691f      	ldr	r7, [r3, #16]
    37c6:	f047 071f 	orr.w	r7, r7, #31
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    37ca:	f858 1009 	ldr.w	r1, [r8, r9]
    37ce:	680b      	ldr	r3, [r1, #0]
    37d0:	6848      	ldr	r0, [r1, #4]
    37d2:	4418      	add	r0, r3
    37d4:	f100 3aff 	add.w	sl, r0, #4294967295	; 0xffffffff
		if ((regions[i]->start == u_reg_base) &&
    37d8:	4293      	cmp	r3, r2
    37da:	d096      	beq.n	370a <mpu_configure_regions_and_partition+0x6e>
		} else if (regions[i]->start == u_reg_base) {
    37dc:	4293      	cmp	r3, r2
    37de:	d09a      	beq.n	3716 <mpu_configure_regions_and_partition+0x7a>
		} else if (reg_last == u_reg_last) {
    37e0:	45ba      	cmp	sl, r7
    37e2:	d0ad      	beq.n	3740 <mpu_configure_regions_and_partition+0xa4>
				regions[i]->start - 1);
    37e4:	3b01      	subs	r3, #1
	MPU->RNR = index;
    37e6:	4924      	ldr	r1, [pc, #144]	; (3878 <mpu_configure_regions_and_partition+0x1dc>)
    37e8:	4665      	mov	r5, ip
    37ea:	f8c1 c008 	str.w	ip, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    37ee:	690a      	ldr	r2, [r1, #16]
    37f0:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    37f4:	f023 031f 	bic.w	r3, r3, #31
    37f8:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    37fa:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, regions[i]);
    37fc:	f858 1009 	ldr.w	r1, [r8, r9]
    3800:	b2e0      	uxtb	r0, r4
    3802:	f004 fa94 	bl	7d2e <mpu_configure_region>
    3806:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    3808:	f110 0f16 	cmn.w	r0, #22
    380c:	f43f af79 	beq.w	3702 <mpu_configure_regions_and_partition+0x66>
			reg_index++;
    3810:	3001      	adds	r0, #1
	MPU->RNR = index;
    3812:	4b19      	ldr	r3, [pc, #100]	; (3878 <mpu_configure_regions_and_partition+0x1dc>)
    3814:	609d      	str	r5, [r3, #8]
	attr->rbar = MPU->RBAR &
    3816:	68d9      	ldr	r1, [r3, #12]
    3818:	f89d 2010 	ldrb.w	r2, [sp, #16]
    381c:	f361 0204 	bfi	r2, r1, #0, #5
    3820:	f88d 2010 	strb.w	r2, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    3824:	691b      	ldr	r3, [r3, #16]
    3826:	f3c3 0342 	ubfx	r3, r3, #1, #3
    382a:	b2d2      	uxtb	r2, r2
    382c:	f363 1247 	bfi	r2, r3, #5, #3
    3830:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i]->start +
    3834:	f858 2009 	ldr.w	r2, [r8, r9]
    3838:	6811      	ldr	r1, [r2, #0]
				regions[i]->size;
    383a:	6854      	ldr	r4, [r2, #4]
			fill_region.base = regions[i]->start +
    383c:	4421      	add	r1, r4
    383e:	9102      	str	r1, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    3840:	6813      	ldr	r3, [r2, #0]
    3842:	4423      	add	r3, r4
    3844:	f023 031f 	bic.w	r3, r3, #31
    3848:	eba7 070a 	sub.w	r7, r7, sl
    384c:	441f      	add	r7, r3
    384e:	3f01      	subs	r7, #1
    3850:	f027 071f 	bic.w	r7, r7, #31
			fill_region.attr.r_limit =
    3854:	9705      	str	r7, [sp, #20]
				region_allocate_and_init(reg_index,
    3856:	a902      	add	r1, sp, #8
    3858:	b2c0      	uxtb	r0, r0
    385a:	f7ff fefb 	bl	3654 <region_allocate_and_init>
    385e:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    3860:	f110 0f16 	cmn.w	r0, #22
    3864:	d182      	bne.n	376c <mpu_configure_regions_and_partition+0xd0>
    3866:	e74c      	b.n	3702 <mpu_configure_regions_and_partition+0x66>
    3868:	0000a13c 	.word	0x0000a13c
    386c:	0000a11c 	.word	0x0000a11c
    3870:	0000a988 	.word	0x0000a988
    3874:	0000a9ac 	.word	0x0000a9ac
    3878:	e000ed90 	.word	0xe000ed90

0000387c <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    387c:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    387e:	4c03      	ldr	r4, [pc, #12]	; (388c <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    3880:	2301      	movs	r3, #1
    3882:	7822      	ldrb	r2, [r4, #0]
    3884:	f7ff ff0a 	bl	369c <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    3888:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    388a:	bd10      	pop	{r4, pc}
    388c:	200232ad 	.word	0x200232ad

00003890 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    3890:	4b03      	ldr	r3, [pc, #12]	; (38a0 <arm_core_mpu_enable+0x10>)
    3892:	2205      	movs	r2, #5
    3894:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    3896:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    389a:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    389e:	4770      	bx	lr
    38a0:	e000ed90 	.word	0xe000ed90

000038a4 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    38a4:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    38a8:	4b01      	ldr	r3, [pc, #4]	; (38b0 <arm_core_mpu_disable+0xc>)
    38aa:	2200      	movs	r2, #0
    38ac:	605a      	str	r2, [r3, #4]
}
    38ae:	4770      	bx	lr
    38b0:	e000ed90 	.word	0xe000ed90

000038b4 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(const struct device *arg)
{
    38b4:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    38b6:	4b0e      	ldr	r3, [pc, #56]	; (38f0 <arm_mpu_init+0x3c>)
    38b8:	681d      	ldr	r5, [r3, #0]
    38ba:	2d10      	cmp	r5, #16
    38bc:	d815      	bhi.n	38ea <arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    38be:	f7ff fff1 	bl	38a4 <arm_core_mpu_disable>
	SCB_CleanInvalidateDCache();
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    38c2:	f7ff fea7 	bl	3614 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    38c6:	2400      	movs	r4, #0
    38c8:	42a5      	cmp	r5, r4
    38ca:	d908      	bls.n	38de <arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    38cc:	4b08      	ldr	r3, [pc, #32]	; (38f0 <arm_mpu_init+0x3c>)
    38ce:	6859      	ldr	r1, [r3, #4]
    38d0:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    38d4:	4620      	mov	r0, r4
    38d6:	f7ff fea5 	bl	3624 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    38da:	3401      	adds	r4, #1
    38dc:	e7f4      	b.n	38c8 <arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    38de:	4b05      	ldr	r3, [pc, #20]	; (38f4 <arm_mpu_init+0x40>)
    38e0:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    38e2:	f7ff ffd5 	bl	3890 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    38e6:	2000      	movs	r0, #0
}
    38e8:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    38ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    38ee:	e7fb      	b.n	38e8 <arm_mpu_init+0x34>
    38f0:	0000a9e0 	.word	0x0000a9e0
    38f4:	200232ad 	.word	0x200232ad

000038f8 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    38f8:	4b01      	ldr	r3, [pc, #4]	; (3900 <__stdout_hook_install+0x8>)
    38fa:	6018      	str	r0, [r3, #0]
}
    38fc:	4770      	bx	lr
    38fe:	bf00      	nop
    3900:	20020034 	.word	0x20020034

00003904 <select_sim>:
LOG_MODULE_REGISTER(board_control, CONFIG_BOARD_ICARUS_LOG_LEVEL);

#define SIM_SELECT_PIN 8

static void select_sim(void)
{
    3904:	b538      	push	{r3, r4, r5, lr}
    3906:	4819      	ldr	r0, [pc, #100]	; (396c <select_sim+0x68>)
    3908:	f001 ff60 	bl	57cc <z_impl_device_get_binding>
	const struct device *port = device_get_binding(DT_LABEL(DT_NODELABEL(gpio0)));

	if (!port) {
    390c:	b1e8      	cbz	r0, 394a <select_sim+0x46>
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
    390e:	68c4      	ldr	r4, [r0, #12]
	const struct gpio_driver_api *api =
    3910:	6882      	ldr	r2, [r0, #8]
	return api->pin_configure(port, pin, flags);
    3912:	6815      	ldr	r5, [r2, #0]
    3914:	f44f 6220 	mov.w	r2, #2560	; 0xa00
    3918:	2108      	movs	r1, #8
    391a:	47a8      	blx	r5
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	ret = gpio_config(port, pin, flags);
	if (ret != 0) {
    391c:	b918      	cbnz	r0, 3926 <select_sim+0x22>
	}

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    391e:	6823      	ldr	r3, [r4, #0]
    3920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3924:	6023      	str	r3, [r4, #0]
	#ifdef CONFIG_BOARD_SELECT_SIM_EXTERNAL
		gpio_pin_configure(port, SIM_SELECT_PIN, GPIO_OUTPUT_LOW);
		LOG_INF("External SIM is selected");
	#else
		gpio_pin_configure(port, SIM_SELECT_PIN, GPIO_OUTPUT_HIGH);
		LOG_INF("eSIM is selected");
    3926:	f04f 0000 	mov.w	r0, #0
    392a:	2303      	movs	r3, #3
    392c:	f363 0002 	bfi	r0, r3, #0, #3
    3930:	f36f 00c5 	bfc	r0, #3, #3
    3934:	4b0e      	ldr	r3, [pc, #56]	; (3970 <select_sim+0x6c>)
    3936:	4a0f      	ldr	r2, [pc, #60]	; (3974 <select_sim+0x70>)
    3938:	1a9b      	subs	r3, r3, r2
    393a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    393e:	f363 108f 	bfi	r0, r3, #6, #10
    3942:	490d      	ldr	r1, [pc, #52]	; (3978 <select_sim+0x74>)
    3944:	f003 fea7 	bl	7696 <log_string_sync>
	#endif
}
    3948:	bd38      	pop	{r3, r4, r5, pc}
		LOG_ERR("Could not get GPIO Device Binding");
    394a:	2301      	movs	r3, #1
    394c:	f363 0002 	bfi	r0, r3, #0, #3
    3950:	f36f 00c5 	bfc	r0, #3, #3
    3954:	4b06      	ldr	r3, [pc, #24]	; (3970 <select_sim+0x6c>)
    3956:	4a07      	ldr	r2, [pc, #28]	; (3974 <select_sim+0x70>)
    3958:	1a9b      	subs	r3, r3, r2
    395a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    395e:	f363 108f 	bfi	r0, r3, #6, #10
    3962:	4906      	ldr	r1, [pc, #24]	; (397c <select_sim+0x78>)
    3964:	f003 fe97 	bl	7696 <log_string_sync>
		return;
    3968:	e7ee      	b.n	3948 <select_sim+0x44>
    396a:	bf00      	nop
    396c:	0000aa08 	.word	0x0000aa08
    3970:	0000a11c 	.word	0x0000a11c
    3974:	0000a11c 	.word	0x0000a11c
    3978:	0000aa34 	.word	0x0000aa34
    397c:	0000aa10 	.word	0x0000aa10

00003980 <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    3980:	b470      	push	{r4, r5, r6}
	return port->config;
    3982:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3984:	685e      	ldr	r6, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3986:	4b30      	ldr	r3, [pc, #192]	; (3a48 <gpio_nrfx_config+0xc8>)
    3988:	4013      	ands	r3, r2
    398a:	4830      	ldr	r0, [pc, #192]	; (3a4c <gpio_nrfx_config+0xcc>)
    398c:	4283      	cmp	r3, r0
    398e:	d027      	beq.n	39e0 <gpio_nrfx_config+0x60>
    3990:	d812      	bhi.n	39b8 <gpio_nrfx_config+0x38>
    3992:	2b06      	cmp	r3, #6
    3994:	d026      	beq.n	39e4 <gpio_nrfx_config+0x64>
    3996:	d904      	bls.n	39a2 <gpio_nrfx_config+0x22>
    3998:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    399c:	d109      	bne.n	39b2 <gpio_nrfx_config+0x32>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    399e:	2001      	movs	r0, #1
    39a0:	e016      	b.n	39d0 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    39a2:	b30b      	cbz	r3, 39e8 <gpio_nrfx_config+0x68>
    39a4:	2b02      	cmp	r3, #2
    39a6:	d101      	bne.n	39ac <gpio_nrfx_config+0x2c>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    39a8:	2004      	movs	r0, #4
    39aa:	e011      	b.n	39d0 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    39ac:	f06f 0015 	mvn.w	r0, #21
    39b0:	e03c      	b.n	3a2c <gpio_nrfx_config+0xac>
    39b2:	f06f 0015 	mvn.w	r0, #21
    39b6:	e039      	b.n	3a2c <gpio_nrfx_config+0xac>
    39b8:	4825      	ldr	r0, [pc, #148]	; (3a50 <gpio_nrfx_config+0xd0>)
    39ba:	4283      	cmp	r3, r0
    39bc:	d016      	beq.n	39ec <gpio_nrfx_config+0x6c>
    39be:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    39c2:	d101      	bne.n	39c8 <gpio_nrfx_config+0x48>
		drive = NRF_GPIO_PIN_H0H1;
    39c4:	2003      	movs	r0, #3
    39c6:	e003      	b.n	39d0 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    39c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    39cc:	d139      	bne.n	3a42 <gpio_nrfx_config+0xc2>
		drive = NRF_GPIO_PIN_S0H1;
    39ce:	2002      	movs	r0, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    39d0:	f012 0f10 	tst.w	r2, #16
    39d4:	d10c      	bne.n	39f0 <gpio_nrfx_config+0x70>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    39d6:	f012 0f20 	tst.w	r2, #32
    39da:	d029      	beq.n	3a30 <gpio_nrfx_config+0xb0>
		pull = NRF_GPIO_PIN_PULLDOWN;
    39dc:	2401      	movs	r4, #1
    39de:	e008      	b.n	39f2 <gpio_nrfx_config+0x72>
		drive = NRF_GPIO_PIN_H0D1;
    39e0:	2007      	movs	r0, #7
    39e2:	e7f5      	b.n	39d0 <gpio_nrfx_config+0x50>
		drive = NRF_GPIO_PIN_S0D1;
    39e4:	2006      	movs	r0, #6
    39e6:	e7f3      	b.n	39d0 <gpio_nrfx_config+0x50>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    39e8:	2000      	movs	r0, #0
    39ea:	e7f1      	b.n	39d0 <gpio_nrfx_config+0x50>
		drive = NRF_GPIO_PIN_D0H1;
    39ec:	2005      	movs	r0, #5
    39ee:	e7ef      	b.n	39d0 <gpio_nrfx_config+0x50>
		pull = NRF_GPIO_PIN_PULLUP;
    39f0:	2403      	movs	r4, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    39f2:	f3c2 2340 	ubfx	r3, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    39f6:	f412 7f80 	tst.w	r2, #256	; 0x100
    39fa:	bf0c      	ite	eq
    39fc:	2501      	moveq	r5, #1
    39fe:	2500      	movne	r5, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    3a00:	f412 7f00 	tst.w	r2, #512	; 0x200
    3a04:	d005      	beq.n	3a12 <gpio_nrfx_config+0x92>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    3a06:	f412 6f00 	tst.w	r2, #2048	; 0x800
    3a0a:	d013      	beq.n	3a34 <gpio_nrfx_config+0xb4>
			nrf_gpio_port_out_set(reg, BIT(pin));
    3a0c:	2201      	movs	r2, #1
    3a0e:	408a      	lsls	r2, r1
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    3a10:	60b2      	str	r2, [r6, #8]
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3a12:	f001 011f 	and.w	r1, r1, #31
                               | ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)
    3a16:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
                               | ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)
    3a1a:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    3a1e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    3a22:	3180      	adds	r1, #128	; 0x80
    3a24:	4a0b      	ldr	r2, [pc, #44]	; (3a54 <gpio_nrfx_config+0xd4>)
    3a26:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    3a2a:	2000      	movs	r0, #0
}
    3a2c:	bc70      	pop	{r4, r5, r6}
    3a2e:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    3a30:	2400      	movs	r4, #0
    3a32:	e7de      	b.n	39f2 <gpio_nrfx_config+0x72>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    3a34:	f412 6f80 	tst.w	r2, #1024	; 0x400
    3a38:	d0eb      	beq.n	3a12 <gpio_nrfx_config+0x92>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    3a3a:	2201      	movs	r2, #1
    3a3c:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    3a3e:	60f2      	str	r2, [r6, #12]
}
    3a40:	e7e7      	b.n	3a12 <gpio_nrfx_config+0x92>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3a42:	f06f 0015 	mvn.w	r0, #21
    3a46:	e7f1      	b.n	3a2c <gpio_nrfx_config+0xac>
    3a48:	00f00006 	.word	0x00f00006
    3a4c:	00100006 	.word	0x00100006
    3a50:	00400002 	.word	0x00400002
    3a54:	50842500 	.word	0x50842500

00003a58 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    3a58:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    3a5a:	68c5      	ldr	r5, [r0, #12]
	return port->config;
    3a5c:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    3a5e:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    3a60:	696a      	ldr	r2, [r5, #20]
    3a62:	69ab      	ldr	r3, [r5, #24]
    3a64:	4313      	orrs	r3, r2
    3a66:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    3a6a:	2201      	movs	r2, #1
	uint32_t pin = 0U;
    3a6c:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    3a6e:	e011      	b.n	3a94 <cfg_level_pins+0x3c>
		return NRF_GPIO_PIN_SENSE_HIGH;
    3a70:	f04f 0c02 	mov.w	ip, #2
    *p_pin = pin_number & 0x1F;
    3a74:	f003 031f 	and.w	r3, r3, #31
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    3a78:	4f0f      	ldr	r7, [pc, #60]	; (3ab8 <cfg_level_pins+0x60>)
    3a7a:	3380      	adds	r3, #128	; 0x80
    3a7c:	f857 4023 	ldr.w	r4, [r7, r3, lsl #2]
    3a80:	f424 3440 	bic.w	r4, r4, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    3a84:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
    3a88:	f847 4023 	str.w	r4, [r7, r3, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    3a8c:	ea21 0102 	bic.w	r1, r1, r2
		}
		++pin;
    3a90:	3001      	adds	r0, #1
		bit <<= 1;
    3a92:	0052      	lsls	r2, r2, #1
	while (level_pins) {
    3a94:	b171      	cbz	r1, 3ab4 <cfg_level_pins+0x5c>
		if (level_pins & bit) {
    3a96:	420a      	tst	r2, r1
    3a98:	d0fa      	beq.n	3a90 <cfg_level_pins+0x38>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3a9a:	7a34      	ldrb	r4, [r6, #8]
    3a9c:	f000 031f 	and.w	r3, r0, #31
    3aa0:	ea43 1344 	orr.w	r3, r3, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    3aa4:	692c      	ldr	r4, [r5, #16]
    3aa6:	40c4      	lsrs	r4, r0
    3aa8:	f014 0f01 	tst.w	r4, #1
    3aac:	d1e0      	bne.n	3a70 <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    3aae:	f04f 0c03 	mov.w	ip, #3
    3ab2:	e7df      	b.n	3a74 <cfg_level_pins+0x1c>
	}
}
    3ab4:	bcf0      	pop	{r4, r5, r6, r7}
    3ab6:	4770      	bx	lr
    3ab8:	50842500 	.word	0x50842500

00003abc <check_level_trigger_pins>:
 * @param port Pointer to GPIO port device.
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port)
{
    3abc:	b470      	push	{r4, r5, r6}
	return port->data;
    3abe:	68c3      	ldr	r3, [r0, #12]
	return port->config;
    3ac0:	6840      	ldr	r0, [r0, #4]
	uint32_t out = data->pin_int_en;
    3ac2:	68da      	ldr	r2, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    3ac4:	6959      	ldr	r1, [r3, #20]
    3ac6:	699c      	ldr	r4, [r3, #24]
    3ac8:	4321      	orrs	r1, r4
    3aca:	ea22 0201 	bic.w	r2, r2, r1
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    3ace:	6841      	ldr	r1, [r0, #4]
    return p_reg->IN;
    3ad0:	6909      	ldr	r1, [r1, #16]

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    3ad2:	6918      	ldr	r0, [r3, #16]
    3ad4:	4048      	eors	r0, r1

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    3ad6:	ea22 0000 	bic.w	r0, r2, r0
	/* Disable sense detection on all pins that use it, whether
	 * they appear to have triggered or not.  This ensures
	 * nobody's requesting DETECT.
	 */
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    3ada:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    3adc:	2400      	movs	r4, #0

	while (level_pins) {
    3ade:	e001      	b.n	3ae4 <check_level_trigger_pins+0x28>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			level_pins &= ~bit;
		}
		++pin;
    3ae0:	3401      	adds	r4, #1
		bit <<= 1;
    3ae2:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    3ae4:	b172      	cbz	r2, 3b04 <check_level_trigger_pins+0x48>
		if (level_pins & bit) {
    3ae6:	421a      	tst	r2, r3
    3ae8:	d0fa      	beq.n	3ae0 <check_level_trigger_pins+0x24>
    *p_pin = pin_number & 0x1F;
    3aea:	f004 011f 	and.w	r1, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    3aee:	4e06      	ldr	r6, [pc, #24]	; (3b08 <check_level_trigger_pins+0x4c>)
    3af0:	3180      	adds	r1, #128	; 0x80
    3af2:	f856 5021 	ldr.w	r5, [r6, r1, lsl #2]
    3af6:	f425 3540 	bic.w	r5, r5, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    3afa:	f846 5021 	str.w	r5, [r6, r1, lsl #2]
			level_pins &= ~bit;
    3afe:	ea22 0203 	bic.w	r2, r2, r3
    3b02:	e7ed      	b.n	3ae0 <check_level_trigger_pins+0x24>
	}

	return out;
}
    3b04:	bc70      	pop	{r4, r5, r6}
    3b06:	4770      	bx	lr
    3b08:	50842500 	.word	0x50842500

00003b0c <gpiote_event_handler>:
#ifdef CONFIG_GPIO_NRF_P1
DEVICE_DECLARE(gpio_nrfx_p1);
#endif

static void gpiote_event_handler(void)
{
    3b0c:	b570      	push	{r4, r5, r6, lr}
    3b0e:	b082      	sub	sp, #8
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    3b10:	2300      	movs	r3, #0
    3b12:	9301      	str	r3, [sp, #4]
}

NRF_STATIC_INLINE bool nrf_gpiote_event_check(NRF_GPIOTE_Type const * p_reg,
                                              nrf_gpiote_event_t      event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3b14:	4b2d      	ldr	r3, [pc, #180]	; (3bcc <gpiote_event_handler+0xc0>)
    3b16:	681c      	ldr	r4, [r3, #0]
	bool port_event = nrf_gpiote_event_check(NRF_GPIOTE,
						 NRF_GPIOTE_EVENT_PORT);

	if (port_event) {
    3b18:	b90c      	cbnz	r4, 3b1e <gpiote_event_handler+0x12>
{
    3b1a:	2100      	movs	r1, #0
    3b1c:	e009      	b.n	3b32 <gpiote_event_handler+0x26>
#ifdef CONFIG_GPIO_NRF_P0
		fired_triggers[0] =
			check_level_trigger_pins(DEVICE_GET(gpio_nrfx_p0));
    3b1e:	482c      	ldr	r0, [pc, #176]	; (3bd0 <gpiote_event_handler+0xc4>)
    3b20:	f7ff ffcc 	bl	3abc <check_level_trigger_pins>
		fired_triggers[0] =
    3b24:	9001      	str	r0, [sp, #4]
}

NRF_STATIC_INLINE void nrf_gpiote_event_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event)
{
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3b26:	4b29      	ldr	r3, [pc, #164]	; (3bcc <gpiote_event_handler+0xc0>)
    3b28:	2200      	movs	r2, #0
    3b2a:	601a      	str	r2, [r3, #0]
    3b2c:	681b      	ldr	r3, [r3, #0]
    nrf_event_readback((void *)nrf_gpiote_event_address_get(p_reg, event));
}
    3b2e:	e7f4      	b.n	3b1a <gpiote_event_handler+0xe>
		 */
		nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
	}

	/* Handle interrupt from GPIOTE channels. */
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    3b30:	3101      	adds	r1, #1
    3b32:	2907      	cmp	r1, #7
    3b34:	d826      	bhi.n	3b84 <gpiote_event_handler+0x78>
		nrf_gpiote_event_t evt =
    3b36:	f101 0340 	add.w	r3, r1, #64	; 0x40
    3b3a:	009b      	lsls	r3, r3, #2
    3b3c:	b29a      	uxth	r2, r3
			offsetof(NRF_GPIOTE_Type, EVENTS_IN[i]);

		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    3b3e:	2301      	movs	r3, #1
    3b40:	408b      	lsls	r3, r1
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    3b42:	4824      	ldr	r0, [pc, #144]	; (3bd4 <gpiote_event_handler+0xc8>)
    3b44:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    3b48:	4203      	tst	r3, r0
    3b4a:	d0f1      	beq.n	3b30 <gpiote_event_handler+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3b4c:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    3b50:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    3b54:	681b      	ldr	r3, [r3, #0]
    3b56:	2b00      	cmp	r3, #0
    3b58:	d0ea      	beq.n	3b30 <gpiote_event_handler+0x24>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3b5a:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    3b5e:	481d      	ldr	r0, [pc, #116]	; (3bd4 <gpiote_event_handler+0xc8>)
    3b60:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    3b64:	f3c0 2004 	ubfx	r0, r0, #8, #5
		    nrf_gpiote_event_check(NRF_GPIOTE, evt)) {
			uint32_t abs_pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, i);
			/* Divide absolute pin number to port and pin parts. */
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    3b68:	2301      	movs	r3, #1
    3b6a:	fa03 f000 	lsl.w	r0, r3, r0
    3b6e:	9b01      	ldr	r3, [sp, #4]
    3b70:	4303      	orrs	r3, r0
    3b72:	9301      	str	r3, [sp, #4]
    return ((uint32_t)p_reg + event);
    3b74:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    3b78:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3b7c:	2200      	movs	r2, #0
    3b7e:	601a      	str	r2, [r3, #0]
    3b80:	681b      	ldr	r3, [r3, #0]
}
    3b82:	e7d5      	b.n	3b30 <gpiote_event_handler+0x24>
			nrf_gpiote_event_clear(NRF_GPIOTE, evt);
		}
	}

#ifdef CONFIG_GPIO_NRF_P0
	if (fired_triggers[0]) {
    3b84:	9e01      	ldr	r6, [sp, #4]
    3b86:	b916      	cbnz	r6, 3b8e <gpiote_event_handler+0x82>
	if (fired_triggers[1]) {
		fire_callbacks(DEVICE_GET(gpio_nrfx_p1), fired_triggers[1]);
	}
#endif

	if (port_event) {
    3b88:	b9dc      	cbnz	r4, 3bc2 <gpiote_event_handler+0xb6>
#endif
#ifdef CONFIG_GPIO_NRF_P1
		cfg_level_pins(DEVICE_GET(gpio_nrfx_p1));
#endif
	}
}
    3b8a:	b002      	add	sp, #8
    3b8c:	bd70      	pop	{r4, r5, r6, pc}
    3b8e:	4b12      	ldr	r3, [pc, #72]	; (3bd8 <gpiote_event_handler+0xcc>)
    3b90:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3b92:	b119      	cbz	r1, 3b9c <gpiote_event_handler+0x90>
    3b94:	460d      	mov	r5, r1
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3b96:	b149      	cbz	r1, 3bac <gpiote_event_handler+0xa0>
	return node->next;
    3b98:	680d      	ldr	r5, [r1, #0]
    3b9a:	e007      	b.n	3bac <gpiote_event_handler+0xa0>
    3b9c:	460d      	mov	r5, r1
    3b9e:	e005      	b.n	3bac <gpiote_event_handler+0xa0>
    3ba0:	b16d      	cbz	r5, 3bbe <gpiote_event_handler+0xb2>
    3ba2:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    3ba4:	b105      	cbz	r5, 3ba8 <gpiote_event_handler+0x9c>
	return node->next;
    3ba6:	682b      	ldr	r3, [r5, #0]
    3ba8:	4629      	mov	r1, r5
    3baa:	461d      	mov	r5, r3
    3bac:	2900      	cmp	r1, #0
    3bae:	d0eb      	beq.n	3b88 <gpiote_event_handler+0x7c>
		if (cb->pin_mask & pins) {
    3bb0:	688a      	ldr	r2, [r1, #8]
    3bb2:	4032      	ands	r2, r6
    3bb4:	d0f4      	beq.n	3ba0 <gpiote_event_handler+0x94>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    3bb6:	684b      	ldr	r3, [r1, #4]
    3bb8:	4805      	ldr	r0, [pc, #20]	; (3bd0 <gpiote_event_handler+0xc4>)
    3bba:	4798      	blx	r3
    3bbc:	e7f0      	b.n	3ba0 <gpiote_event_handler+0x94>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3bbe:	462b      	mov	r3, r5
    3bc0:	e7f2      	b.n	3ba8 <gpiote_event_handler+0x9c>
		cfg_level_pins(DEVICE_GET(gpio_nrfx_p0));
    3bc2:	4803      	ldr	r0, [pc, #12]	; (3bd0 <gpiote_event_handler+0xc4>)
    3bc4:	f7ff ff48 	bl	3a58 <cfg_level_pins>
}
    3bc8:	e7df      	b.n	3b8a <gpiote_event_handler+0x7e>
    3bca:	bf00      	nop
    3bcc:	5000d17c 	.word	0x5000d17c
    3bd0:	20020114 	.word	0x20020114
    3bd4:	5000d000 	.word	0x5000d000
    3bd8:	20023218 	.word	0x20023218

00003bdc <gpiote_pin_cleanup>:
{
    3bdc:	b430      	push	{r4, r5}
    return p_reg->INTENSET & mask;
    3bde:	4b17      	ldr	r3, [pc, #92]	; (3c3c <gpiote_pin_cleanup+0x60>)
    3be0:	f8d3 5304 	ldr.w	r5, [r3, #772]	; 0x304
    3be4:	b2ed      	uxtb	r5, r5
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    3be6:	2300      	movs	r3, #0
    3be8:	e000      	b.n	3bec <gpiote_pin_cleanup+0x10>
    3bea:	3301      	adds	r3, #1
    3bec:	2b07      	cmp	r3, #7
    3bee:	d822      	bhi.n	3c36 <gpiote_pin_cleanup+0x5a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3bf0:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    3bf4:	4c11      	ldr	r4, [pc, #68]	; (3c3c <gpiote_pin_cleanup+0x60>)
    3bf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    3bfa:	f3c2 2204 	ubfx	r2, r2, #8, #5
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    3bfe:	4291      	cmp	r1, r2
    3c00:	d1f3      	bne.n	3bea <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    3c02:	fa25 f203 	lsr.w	r2, r5, r3
    3c06:	f012 0f01 	tst.w	r2, #1
    3c0a:	d0ee      	beq.n	3bea <gpiote_pin_cleanup+0xe>
			(void)atomic_and(mask, ~BIT(i));
    3c0c:	2201      	movs	r2, #1
    3c0e:	409a      	lsls	r2, r3
    3c10:	43d1      	mvns	r1, r2
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3c12:	e8d0 4fef 	ldaex	r4, [r0]
    3c16:	400c      	ands	r4, r1
    3c18:	e8c0 4fe5 	stlex	r5, r4, [r0]
    3c1c:	2d00      	cmp	r5, #0
    3c1e:	d1f8      	bne.n	3c12 <gpiote_pin_cleanup+0x36>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    3c20:	4906      	ldr	r1, [pc, #24]	; (3c3c <gpiote_pin_cleanup+0x60>)
    3c22:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3c26:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    3c2a:	f020 0001 	bic.w	r0, r0, #1
    3c2e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->INTENCLR = mask;
    3c32:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
}
    3c36:	bc30      	pop	{r4, r5}
    3c38:	4770      	bx	lr
    3c3a:	bf00      	nop
    3c3c:	5000d000 	.word	0x5000d000

00003c40 <gpiote_channel_alloc>:
	for (uint8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    3c40:	2300      	movs	r3, #0
    3c42:	2b07      	cmp	r3, #7
    3c44:	d842      	bhi.n	3ccc <gpiote_channel_alloc+0x8c>
{
    3c46:	b470      	push	{r4, r5, r6}
		atomic_val_t prev = atomic_or(mask, BIT(channel));
    3c48:	2401      	movs	r4, #1
    3c4a:	409c      	lsls	r4, r3
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3c4c:	e8d0 5fef 	ldaex	r5, [r0]
    3c50:	ea45 0604 	orr.w	r6, r5, r4
    3c54:	e8c0 6fec 	stlex	ip, r6, [r0]
    3c58:	f1bc 0f00 	cmp.w	ip, #0
    3c5c:	d1f6      	bne.n	3c4c <gpiote_channel_alloc+0xc>
		if ((prev & BIT(channel)) == 0) {
    3c5e:	40dd      	lsrs	r5, r3
    3c60:	f015 0f01 	tst.w	r5, #1
    3c64:	d007      	beq.n	3c76 <gpiote_channel_alloc+0x36>
	for (uint8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    3c66:	3301      	adds	r3, #1
    3c68:	b2db      	uxtb	r3, r3
    3c6a:	2b07      	cmp	r3, #7
    3c6c:	d9ec      	bls.n	3c48 <gpiote_channel_alloc+0x8>
	return -ENODEV;
    3c6e:	f06f 0012 	mvn.w	r0, #18
}
    3c72:	bc70      	pop	{r4, r5, r6}
    3c74:	4770      	bx	lr
			nrf_gpiote_event_t evt =
    3c76:	f103 0040 	add.w	r0, r3, #64	; 0x40
    3c7a:	0080      	lsls	r0, r0, #2
    3c7c:	b280      	uxth	r0, r0
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3c7e:	4d15      	ldr	r5, [pc, #84]	; (3cd4 <gpiote_channel_alloc+0x94>)
    3c80:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3c84:	f855 6023 	ldr.w	r6, [r5, r3, lsl #2]
    3c88:	f426 3647 	bic.w	r6, r6, #203776	; 0x31c00
    3c8c:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    3c90:	f845 6023 	str.w	r6, [r5, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3c94:	f855 6023 	ldr.w	r6, [r5, r3, lsl #2]
    3c98:	0209      	lsls	r1, r1, #8
    3c9a:	f401 51f8 	and.w	r1, r1, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    3c9e:	0412      	lsls	r2, r2, #16
    3ca0:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3ca4:	430a      	orrs	r2, r1
    3ca6:	4332      	orrs	r2, r6
    3ca8:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    3cac:	f100 42a0 	add.w	r2, r0, #1342177280	; 0x50000000
    3cb0:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3cb4:	2000      	movs	r0, #0
    3cb6:	6010      	str	r0, [r2, #0]
    3cb8:	6812      	ldr	r2, [r2, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3cba:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
    3cbe:	f042 0201 	orr.w	r2, r2, #1
    3cc2:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
    p_reg->INTENSET = mask;
    3cc6:	f8c5 4304 	str.w	r4, [r5, #772]	; 0x304
			return 0;
    3cca:	e7d2      	b.n	3c72 <gpiote_channel_alloc+0x32>
	return -ENODEV;
    3ccc:	f06f 0012 	mvn.w	r0, #18
}
    3cd0:	4770      	bx	lr
    3cd2:	bf00      	nop
    3cd4:	5000d000 	.word	0x5000d000

00003cd8 <gpiote_pin_int_cfg>:
{
    3cd8:	b570      	push	{r4, r5, r6, lr}
    3cda:	460c      	mov	r4, r1
	return port->data;
    3cdc:	68c6      	ldr	r6, [r0, #12]
	return port->config;
    3cde:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3ce0:	7a1b      	ldrb	r3, [r3, #8]
    3ce2:	f001 051f 	and.w	r5, r1, #31
    3ce6:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	gpiote_pin_cleanup(&gpiote_alloc_mask, abs_pin);
    3cea:	4629      	mov	r1, r5
    3cec:	4821      	ldr	r0, [pc, #132]	; (3d74 <gpiote_pin_int_cfg+0x9c>)
    3cee:	f7ff ff75 	bl	3bdc <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    3cf2:	f005 021f 	and.w	r2, r5, #31
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    3cf6:	4920      	ldr	r1, [pc, #128]	; (3d78 <gpiote_pin_int_cfg+0xa0>)
    3cf8:	f102 0080 	add.w	r0, r2, #128	; 0x80
    3cfc:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
    3d00:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    3d04:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    3d08:	68f3      	ldr	r3, [r6, #12]
    3d0a:	40e3      	lsrs	r3, r4
    3d0c:	f013 0f01 	tst.w	r3, #1
    3d10:	d02e      	beq.n	3d70 <gpiote_pin_int_cfg+0x98>
		if (data->trig_edge & BIT(pin)) {
    3d12:	6973      	ldr	r3, [r6, #20]
    3d14:	40e3      	lsrs	r3, r4
    3d16:	f013 0f01 	tst.w	r3, #1
    3d1a:	d014      	beq.n	3d46 <gpiote_pin_int_cfg+0x6e>
			if (data->double_edge & BIT(pin)) {
    3d1c:	69b3      	ldr	r3, [r6, #24]
    3d1e:	40e3      	lsrs	r3, r4
    3d20:	f013 0f01 	tst.w	r3, #1
    3d24:	d107      	bne.n	3d36 <gpiote_pin_int_cfg+0x5e>
			} else if ((data->int_active_level & BIT(pin)) != 0U) {
    3d26:	6931      	ldr	r1, [r6, #16]
    3d28:	fa21 f404 	lsr.w	r4, r1, r4
    3d2c:	f014 0f01 	tst.w	r4, #1
    3d30:	d007      	beq.n	3d42 <gpiote_pin_int_cfg+0x6a>
				pol = NRF_GPIOTE_POLARITY_LOTOHI;
    3d32:	2201      	movs	r2, #1
    3d34:	e000      	b.n	3d38 <gpiote_pin_int_cfg+0x60>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    3d36:	2203      	movs	r2, #3
			res = gpiote_channel_alloc(&gpiote_alloc_mask,
    3d38:	4629      	mov	r1, r5
    3d3a:	480e      	ldr	r0, [pc, #56]	; (3d74 <gpiote_pin_int_cfg+0x9c>)
    3d3c:	f7ff ff80 	bl	3c40 <gpiote_channel_alloc>
    3d40:	e017      	b.n	3d72 <gpiote_pin_int_cfg+0x9a>
				pol = NRF_GPIOTE_POLARITY_HITOLO;
    3d42:	2202      	movs	r2, #2
    3d44:	e7f8      	b.n	3d38 <gpiote_pin_int_cfg+0x60>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    3d46:	6931      	ldr	r1, [r6, #16]
    3d48:	fa21 f404 	lsr.w	r4, r1, r4
    3d4c:	f014 0f01 	tst.w	r4, #1
    3d50:	d10c      	bne.n	3d6c <gpiote_pin_int_cfg+0x94>
	return NRF_GPIO_PIN_SENSE_LOW;
    3d52:	2003      	movs	r0, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    3d54:	4908      	ldr	r1, [pc, #32]	; (3d78 <gpiote_pin_int_cfg+0xa0>)
    3d56:	3280      	adds	r2, #128	; 0x80
    3d58:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    3d5c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    3d60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    3d64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	int res = 0;
    3d68:	2000      	movs	r0, #0
}
    3d6a:	e002      	b.n	3d72 <gpiote_pin_int_cfg+0x9a>
		return NRF_GPIO_PIN_SENSE_HIGH;
    3d6c:	2002      	movs	r0, #2
    3d6e:	e7f1      	b.n	3d54 <gpiote_pin_int_cfg+0x7c>
	int res = 0;
    3d70:	2000      	movs	r0, #0
}
    3d72:	bd70      	pop	{r4, r5, r6, pc}
    3d74:	20023234 	.word	0x20023234
    3d78:	50842500 	.word	0x50842500

00003d7c <gpio_nrfx_pin_interrupt_configure>:
{
    3d7c:	b570      	push	{r4, r5, r6, lr}
	return port->data;
    3d7e:	68c4      	ldr	r4, [r0, #12]
	return port->config;
    3d80:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3d82:	7a2e      	ldrb	r6, [r5, #8]
    3d84:	f001 051f 	and.w	r5, r1, #31
    3d88:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if ((mode == GPIO_INT_MODE_EDGE) &&
    3d8c:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    3d90:	d025      	beq.n	3dde <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    3d92:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    3d96:	d02e      	beq.n	3df6 <gpio_nrfx_pin_interrupt_configure+0x7a>
    3d98:	68e5      	ldr	r5, [r4, #12]
    3d9a:	2601      	movs	r6, #1
    3d9c:	408e      	lsls	r6, r1
    3d9e:	4335      	orrs	r5, r6
    3da0:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    3da2:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    3da6:	d02c      	beq.n	3e02 <gpio_nrfx_pin_interrupt_configure+0x86>
    3da8:	6962      	ldr	r2, [r4, #20]
    3daa:	2501      	movs	r5, #1
    3dac:	408d      	lsls	r5, r1
    3dae:	ea22 0205 	bic.w	r2, r2, r5
    3db2:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    3db4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3db8:	d028      	beq.n	3e0c <gpio_nrfx_pin_interrupt_configure+0x90>
    3dba:	69a2      	ldr	r2, [r4, #24]
    3dbc:	2501      	movs	r5, #1
    3dbe:	408d      	lsls	r5, r1
    3dc0:	ea22 0205 	bic.w	r2, r2, r5
    3dc4:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    3dc6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    3dca:	d024      	beq.n	3e16 <gpio_nrfx_pin_interrupt_configure+0x9a>
    3dcc:	6923      	ldr	r3, [r4, #16]
    3dce:	2201      	movs	r2, #1
    3dd0:	408a      	lsls	r2, r1
    3dd2:	ea23 0302 	bic.w	r3, r3, r2
    3dd6:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    3dd8:	f7ff ff7e 	bl	3cd8 <gpiote_pin_int_cfg>
}
    3ddc:	bd70      	pop	{r4, r5, r6, pc}
    *p_pin = pin_number & 0x1F;
    3dde:	f005 051f 	and.w	r5, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3de2:	3580      	adds	r5, #128	; 0x80
    3de4:	4e0e      	ldr	r6, [pc, #56]	; (3e20 <gpio_nrfx_pin_interrupt_configure+0xa4>)
    3de6:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
	if ((mode == GPIO_INT_MODE_EDGE) &&
    3dea:	f015 0f01 	tst.w	r5, #1
    3dee:	d0d0      	beq.n	3d92 <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    3df0:	f06f 0022 	mvn.w	r0, #34	; 0x22
    3df4:	e7f2      	b.n	3ddc <gpio_nrfx_pin_interrupt_configure+0x60>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    3df6:	68e5      	ldr	r5, [r4, #12]
    3df8:	2601      	movs	r6, #1
    3dfa:	408e      	lsls	r6, r1
    3dfc:	ea25 0506 	bic.w	r5, r5, r6
    3e00:	e7ce      	b.n	3da0 <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    3e02:	6962      	ldr	r2, [r4, #20]
    3e04:	2501      	movs	r5, #1
    3e06:	408d      	lsls	r5, r1
    3e08:	432a      	orrs	r2, r5
    3e0a:	e7d2      	b.n	3db2 <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    3e0c:	69a2      	ldr	r2, [r4, #24]
    3e0e:	2501      	movs	r5, #1
    3e10:	408d      	lsls	r5, r1
    3e12:	432a      	orrs	r2, r5
    3e14:	e7d6      	b.n	3dc4 <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    3e16:	6923      	ldr	r3, [r4, #16]
    3e18:	2201      	movs	r2, #1
    3e1a:	408a      	lsls	r2, r1
    3e1c:	4313      	orrs	r3, r2
    3e1e:	e7da      	b.n	3dd6 <gpio_nrfx_pin_interrupt_configure+0x5a>
    3e20:	50842500 	.word	0x50842500

00003e24 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3e24:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    3e26:	4b0b      	ldr	r3, [pc, #44]	; (3e54 <gpio_nrfx_init+0x30>)
    3e28:	781b      	ldrb	r3, [r3, #0]
    3e2a:	b10b      	cbz	r3, 3e30 <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    3e2c:	2000      	movs	r0, #0
    3e2e:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    3e30:	4b08      	ldr	r3, [pc, #32]	; (3e54 <gpio_nrfx_init+0x30>)
    3e32:	2201      	movs	r2, #1
    3e34:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3e36:	2200      	movs	r2, #0
    3e38:	2105      	movs	r1, #5
    3e3a:	200d      	movs	r0, #13
    3e3c:	f7ff fa0a 	bl	3254 <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    3e40:	200d      	movs	r0, #13
    3e42:	f7ff f9e9 	bl	3218 <arch_irq_enable>
    3e46:	4b04      	ldr	r3, [pc, #16]	; (3e58 <gpio_nrfx_init+0x34>)
    3e48:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3e4c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    3e50:	e7ec      	b.n	3e2c <gpio_nrfx_init+0x8>
    3e52:	bf00      	nop
    3e54:	200232ae 	.word	0x200232ae
    3e58:	5000d000 	.word	0x5000d000

00003e5c <nvmc_wait_ready>:

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    3e5c:	4b03      	ldr	r3, [pc, #12]	; (3e6c <nvmc_wait_ready+0x10>)
    3e5e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
#endif /* CONFIG_SOC_FLASH_NRF_UICR */
}

static void nvmc_wait_ready(void)
{
	while (!nrfx_nvmc_write_done_check()) {
    3e62:	f013 0f01 	tst.w	r3, #1
    3e66:	d0f9      	beq.n	3e5c <nvmc_wait_ready>
	}
}
    3e68:	4770      	bx	lr
    3e6a:	bf00      	nop
    3e6c:	50039000 	.word	0x50039000

00003e70 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
    3e70:	4b02      	ldr	r3, [pc, #8]	; (3e7c <flash_nrf_pages_layout+0xc>)
    3e72:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    3e74:	2301      	movs	r3, #1
    3e76:	6013      	str	r3, [r2, #0]
}
    3e78:	4770      	bx	lr
    3e7a:	bf00      	nop
    3e7c:	20023238 	.word	0x20023238

00003e80 <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
    3e80:	4800      	ldr	r0, [pc, #0]	; (3e84 <flash_nrf_get_parameters+0x4>)
    3e82:	4770      	bx	lr
    3e84:	0000ab0c 	.word	0x0000ab0c

00003e88 <flash_nrf_erase>:
{
    3e88:	b570      	push	{r4, r5, r6, lr}
    3e8a:	460c      	mov	r4, r1
    3e8c:	4615      	mov	r5, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    3e8e:	f004 f9c1 	bl	8214 <nrfx_nvmc_flash_page_size_get>
    3e92:	4606      	mov	r6, r0
	size_t flash_size = nrfx_nvmc_flash_size_get();
    3e94:	f004 f9ba 	bl	820c <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    3e98:	42a0      	cmp	r0, r4
    3e9a:	d914      	bls.n	3ec6 <flash_nrf_erase+0x3e>
    3e9c:	2c00      	cmp	r4, #0
    3e9e:	db12      	blt.n	3ec6 <flash_nrf_erase+0x3e>
	    addr < 0 ||
    3ea0:	42a8      	cmp	r0, r5
    3ea2:	d310      	bcc.n	3ec6 <flash_nrf_erase+0x3e>
	    (addr) + len > flash_size) {
    3ea4:	1963      	adds	r3, r4, r5
	    len > flash_size ||
    3ea6:	4298      	cmp	r0, r3
    3ea8:	d30d      	bcc.n	3ec6 <flash_nrf_erase+0x3e>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
    3eaa:	fbb4 f3f6 	udiv	r3, r4, r6
    3eae:	fb06 4313 	mls	r3, r6, r3, r4
    3eb2:	b9f3      	cbnz	r3, 3ef2 <flash_nrf_erase+0x6a>
    3eb4:	fbb5 f3f6 	udiv	r3, r5, r6
    3eb8:	fb06 5313 	mls	r3, r6, r3, r5
    3ebc:	b9cb      	cbnz	r3, 3ef2 <flash_nrf_erase+0x6a>
		if (!n_pages) {
    3ebe:	42ae      	cmp	r6, r5
    3ec0:	d92d      	bls.n	3f1e <flash_nrf_erase+0x96>
			return 0;
    3ec2:	2000      	movs	r0, #0
    3ec4:	e014      	b.n	3ef0 <flash_nrf_erase+0x68>
		LOG_ERR("invalid address: 0x%08lx:%zu",
    3ec6:	f04f 0000 	mov.w	r0, #0
    3eca:	2301      	movs	r3, #1
    3ecc:	f363 0002 	bfi	r0, r3, #0, #3
    3ed0:	f36f 00c5 	bfc	r0, #3, #3
    3ed4:	4b14      	ldr	r3, [pc, #80]	; (3f28 <flash_nrf_erase+0xa0>)
    3ed6:	4a15      	ldr	r2, [pc, #84]	; (3f2c <flash_nrf_erase+0xa4>)
    3ed8:	1a9b      	subs	r3, r3, r2
    3eda:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    3ede:	f363 108f 	bfi	r0, r3, #6, #10
    3ee2:	462b      	mov	r3, r5
    3ee4:	4622      	mov	r2, r4
    3ee6:	4912      	ldr	r1, [pc, #72]	; (3f30 <flash_nrf_erase+0xa8>)
    3ee8:	f003 fbd5 	bl	7696 <log_string_sync>
		return -EINVAL;
    3eec:	f06f 0015 	mvn.w	r0, #21
}
    3ef0:	bd70      	pop	{r4, r5, r6, pc}
			LOG_ERR("unaligned address: 0x%08lx:%zu",
    3ef2:	f04f 0000 	mov.w	r0, #0
    3ef6:	2301      	movs	r3, #1
    3ef8:	f363 0002 	bfi	r0, r3, #0, #3
    3efc:	f36f 00c5 	bfc	r0, #3, #3
    3f00:	4b09      	ldr	r3, [pc, #36]	; (3f28 <flash_nrf_erase+0xa0>)
    3f02:	4a0a      	ldr	r2, [pc, #40]	; (3f2c <flash_nrf_erase+0xa4>)
    3f04:	1a9b      	subs	r3, r3, r2
    3f06:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    3f0a:	f363 108f 	bfi	r0, r3, #6, #10
    3f0e:	462b      	mov	r3, r5
    3f10:	4622      	mov	r2, r4
    3f12:	4908      	ldr	r1, [pc, #32]	; (3f34 <flash_nrf_erase+0xac>)
    3f14:	f003 fbbf 	bl	7696 <log_string_sync>
			return -EINVAL;
    3f18:	f06f 0015 	mvn.w	r0, #21
    3f1c:	e7e8      	b.n	3ef0 <flash_nrf_erase+0x68>
		ret = erase(addr, size);
    3f1e:	4629      	mov	r1, r5
    3f20:	4620      	mov	r0, r4
    3f22:	f004 f818 	bl	7f56 <erase>
	return ret;
    3f26:	e7e3      	b.n	3ef0 <flash_nrf_erase+0x68>
    3f28:	0000a12c 	.word	0x0000a12c
    3f2c:	0000a11c 	.word	0x0000a11c
    3f30:	0000aa88 	.word	0x0000aa88
    3f34:	0000aaa8 	.word	0x0000aaa8

00003f38 <flash_nrf_write>:
{
    3f38:	b570      	push	{r4, r5, r6, lr}
    3f3a:	460c      	mov	r4, r1
    3f3c:	4616      	mov	r6, r2
    3f3e:	461d      	mov	r5, r3
	size_t flash_size = nrfx_nvmc_flash_size_get();
    3f40:	f004 f964 	bl	820c <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    3f44:	4284      	cmp	r4, r0
    3f46:	d20f      	bcs.n	3f68 <flash_nrf_write+0x30>
    3f48:	2c00      	cmp	r4, #0
    3f4a:	db0d      	blt.n	3f68 <flash_nrf_write+0x30>
	    addr < 0 ||
    3f4c:	4285      	cmp	r5, r0
    3f4e:	d80b      	bhi.n	3f68 <flash_nrf_write+0x30>
	    (addr) + len > flash_size) {
    3f50:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    3f52:	4283      	cmp	r3, r0
    3f54:	d808      	bhi.n	3f68 <flash_nrf_write+0x30>
	if (!is_aligned_32(addr) || (len % sizeof(uint32_t))) {
    3f56:	f014 0f03 	tst.w	r4, #3
    3f5a:	d11b      	bne.n	3f94 <flash_nrf_write+0x5c>
    3f5c:	f015 0f03 	tst.w	r5, #3
    3f60:	d118      	bne.n	3f94 <flash_nrf_write+0x5c>
	if (!len) {
    3f62:	bb6d      	cbnz	r5, 3fc0 <flash_nrf_write+0x88>
		return 0;
    3f64:	2000      	movs	r0, #0
    3f66:	e014      	b.n	3f92 <flash_nrf_write+0x5a>
		LOG_ERR("invalid address: 0x%08lx:%zu",
    3f68:	f04f 0000 	mov.w	r0, #0
    3f6c:	2301      	movs	r3, #1
    3f6e:	f363 0002 	bfi	r0, r3, #0, #3
    3f72:	f36f 00c5 	bfc	r0, #3, #3
    3f76:	4b15      	ldr	r3, [pc, #84]	; (3fcc <flash_nrf_write+0x94>)
    3f78:	4a15      	ldr	r2, [pc, #84]	; (3fd0 <flash_nrf_write+0x98>)
    3f7a:	1a9b      	subs	r3, r3, r2
    3f7c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    3f80:	f363 108f 	bfi	r0, r3, #6, #10
    3f84:	462b      	mov	r3, r5
    3f86:	4622      	mov	r2, r4
    3f88:	4912      	ldr	r1, [pc, #72]	; (3fd4 <flash_nrf_write+0x9c>)
    3f8a:	f003 fb84 	bl	7696 <log_string_sync>
		return -EINVAL;
    3f8e:	f06f 0015 	mvn.w	r0, #21
}
    3f92:	bd70      	pop	{r4, r5, r6, pc}
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
    3f94:	f04f 0000 	mov.w	r0, #0
    3f98:	2301      	movs	r3, #1
    3f9a:	f363 0002 	bfi	r0, r3, #0, #3
    3f9e:	f36f 00c5 	bfc	r0, #3, #3
    3fa2:	4b0a      	ldr	r3, [pc, #40]	; (3fcc <flash_nrf_write+0x94>)
    3fa4:	4a0a      	ldr	r2, [pc, #40]	; (3fd0 <flash_nrf_write+0x98>)
    3fa6:	1a9b      	subs	r3, r3, r2
    3fa8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    3fac:	f363 108f 	bfi	r0, r3, #6, #10
    3fb0:	462b      	mov	r3, r5
    3fb2:	4622      	mov	r2, r4
    3fb4:	4908      	ldr	r1, [pc, #32]	; (3fd8 <flash_nrf_write+0xa0>)
    3fb6:	f003 fb6e 	bl	7696 <log_string_sync>
		return -EINVAL;
    3fba:	f06f 0015 	mvn.w	r0, #21
    3fbe:	e7e8      	b.n	3f92 <flash_nrf_write+0x5a>
		ret = write(addr, data, len);
    3fc0:	462a      	mov	r2, r5
    3fc2:	4631      	mov	r1, r6
    3fc4:	4620      	mov	r0, r4
    3fc6:	f003 ffe5 	bl	7f94 <write>
	return ret;
    3fca:	e7e2      	b.n	3f92 <flash_nrf_write+0x5a>
    3fcc:	0000a12c 	.word	0x0000a12c
    3fd0:	0000a11c 	.word	0x0000a11c
    3fd4:	0000aa88 	.word	0x0000aa88
    3fd8:	0000aac8 	.word	0x0000aac8

00003fdc <flash_nrf_read>:
{
    3fdc:	b570      	push	{r4, r5, r6, lr}
    3fde:	460c      	mov	r4, r1
    3fe0:	4616      	mov	r6, r2
    3fe2:	461d      	mov	r5, r3
	size_t flash_size = nrfx_nvmc_flash_size_get();
    3fe4:	f004 f912 	bl	820c <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    3fe8:	4284      	cmp	r4, r0
    3fea:	d209      	bcs.n	4000 <flash_nrf_read+0x24>
    3fec:	2c00      	cmp	r4, #0
    3fee:	db07      	blt.n	4000 <flash_nrf_read+0x24>
	    addr < 0 ||
    3ff0:	4285      	cmp	r5, r0
    3ff2:	d805      	bhi.n	4000 <flash_nrf_read+0x24>
	    (addr) + len > flash_size) {
    3ff4:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    3ff6:	4283      	cmp	r3, r0
    3ff8:	d802      	bhi.n	4000 <flash_nrf_read+0x24>
	if (!len) {
    3ffa:	b9bd      	cbnz	r5, 402c <flash_nrf_read+0x50>
		return 0;
    3ffc:	2000      	movs	r0, #0
    3ffe:	e014      	b.n	402a <flash_nrf_read+0x4e>
		LOG_ERR("invalid address: 0x%08lx:%zu",
    4000:	f04f 0000 	mov.w	r0, #0
    4004:	2301      	movs	r3, #1
    4006:	f363 0002 	bfi	r0, r3, #0, #3
    400a:	f36f 00c5 	bfc	r0, #3, #3
    400e:	4b0b      	ldr	r3, [pc, #44]	; (403c <flash_nrf_read+0x60>)
    4010:	4a0b      	ldr	r2, [pc, #44]	; (4040 <flash_nrf_read+0x64>)
    4012:	1a9b      	subs	r3, r3, r2
    4014:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    4018:	f363 108f 	bfi	r0, r3, #6, #10
    401c:	462b      	mov	r3, r5
    401e:	4622      	mov	r2, r4
    4020:	4908      	ldr	r1, [pc, #32]	; (4044 <flash_nrf_read+0x68>)
    4022:	f003 fb38 	bl	7696 <log_string_sync>
		return -EINVAL;
    4026:	f06f 0015 	mvn.w	r0, #21
}
    402a:	bd70      	pop	{r4, r5, r6, pc}
	memcpy(data, (void *)addr, len);
    402c:	462a      	mov	r2, r5
    402e:	4621      	mov	r1, r4
    4030:	4630      	mov	r0, r6
    4032:	f003 fed7 	bl	7de4 <memcpy>
	return 0;
    4036:	2000      	movs	r0, #0
    4038:	e7f7      	b.n	402a <flash_nrf_read+0x4e>
    403a:	bf00      	nop
    403c:	0000a12c 	.word	0x0000a12c
    4040:	0000a11c 	.word	0x0000a11c
    4044:	0000aa88 	.word	0x0000aa88

00004048 <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
    4048:	b510      	push	{r4, lr}
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
    404a:	f004 f8e7 	bl	821c <nrfx_nvmc_flash_page_count_get>
    404e:	4c03      	ldr	r4, [pc, #12]	; (405c <nrf_flash_init+0x14>)
    4050:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
    4052:	f004 f8df 	bl	8214 <nrfx_nvmc_flash_page_size_get>
    4056:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
    4058:	2000      	movs	r0, #0
    405a:	bd10      	pop	{r4, pc}
    405c:	20023238 	.word	0x20023238

00004060 <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    4060:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    4062:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    4064:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    4068:	d06f      	beq.n	414a <baudrate_set+0xea>
    406a:	d83a      	bhi.n	40e2 <baudrate_set+0x82>
    406c:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    4070:	d06e      	beq.n	4150 <baudrate_set+0xf0>
    4072:	d90a      	bls.n	408a <baudrate_set+0x2a>
    4074:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    4078:	d075      	beq.n	4166 <baudrate_set+0x106>
    407a:	d924      	bls.n	40c6 <baudrate_set+0x66>
    407c:	f647 2312 	movw	r3, #31250	; 0x7a12
    4080:	4299      	cmp	r1, r3
    4082:	d12b      	bne.n	40dc <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    4084:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    4088:	e013      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    408a:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    408e:	d061      	beq.n	4154 <baudrate_set+0xf4>
    4090:	d907      	bls.n	40a2 <baudrate_set+0x42>
    4092:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    4096:	d063      	beq.n	4160 <baudrate_set+0x100>
    4098:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    409c:	d110      	bne.n	40c0 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    409e:	4b3c      	ldr	r3, [pc, #240]	; (4190 <baudrate_set+0x130>)
    40a0:	e007      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    40a2:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    40a6:	d058      	beq.n	415a <baudrate_set+0xfa>
    40a8:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    40ac:	d105      	bne.n	40ba <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    40ae:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    40b2:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    40b6:	2000      	movs	r0, #0
    40b8:	4770      	bx	lr
	switch (baudrate) {
    40ba:	f06f 0015 	mvn.w	r0, #21
    40be:	4770      	bx	lr
    40c0:	f06f 0015 	mvn.w	r0, #21
    40c4:	4770      	bx	lr
    40c6:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    40ca:	d04e      	beq.n	416a <baudrate_set+0x10a>
    40cc:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    40d0:	d101      	bne.n	40d6 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    40d2:	4b30      	ldr	r3, [pc, #192]	; (4194 <baudrate_set+0x134>)
    40d4:	e7ed      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    40d6:	f06f 0015 	mvn.w	r0, #21
    40da:	4770      	bx	lr
    40dc:	f06f 0015 	mvn.w	r0, #21
    40e0:	4770      	bx	lr
    40e2:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    40e6:	d042      	beq.n	416e <baudrate_set+0x10e>
    40e8:	d909      	bls.n	40fe <baudrate_set+0x9e>
    40ea:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    40ee:	d046      	beq.n	417e <baudrate_set+0x11e>
    40f0:	d91f      	bls.n	4132 <baudrate_set+0xd2>
    40f2:	4b29      	ldr	r3, [pc, #164]	; (4198 <baudrate_set+0x138>)
    40f4:	4299      	cmp	r1, r3
    40f6:	d148      	bne.n	418a <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    40f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    40fc:	e7d9      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    40fe:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    4102:	d037      	beq.n	4174 <baudrate_set+0x114>
    4104:	d905      	bls.n	4112 <baudrate_set+0xb2>
    4106:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    410a:	d10f      	bne.n	412c <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    410c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    4110:	e7cf      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    4112:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    4116:	4299      	cmp	r1, r3
    4118:	d02e      	beq.n	4178 <baudrate_set+0x118>
    411a:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    411e:	d102      	bne.n	4126 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    4120:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    4124:	e7c5      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    4126:	f06f 0015 	mvn.w	r0, #21
    412a:	4770      	bx	lr
    412c:	f06f 0015 	mvn.w	r0, #21
    4130:	4770      	bx	lr
    4132:	4b1a      	ldr	r3, [pc, #104]	; (419c <baudrate_set+0x13c>)
    4134:	4299      	cmp	r1, r3
    4136:	d025      	beq.n	4184 <baudrate_set+0x124>
    4138:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    413c:	d102      	bne.n	4144 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    413e:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    4142:	e7b6      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    4144:	f06f 0015 	mvn.w	r0, #21
    4148:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    414a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    414e:	e7b0      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    4150:	4b13      	ldr	r3, [pc, #76]	; (41a0 <baudrate_set+0x140>)
    4152:	e7ae      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    4154:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    4158:	e7ab      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    415a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    415e:	e7a8      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    4160:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    4164:	e7a5      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    4166:	4b0f      	ldr	r3, [pc, #60]	; (41a4 <baudrate_set+0x144>)
    4168:	e7a3      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    416a:	4b0f      	ldr	r3, [pc, #60]	; (41a8 <baudrate_set+0x148>)
    416c:	e7a1      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    416e:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    4172:	e79e      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    4174:	4b0d      	ldr	r3, [pc, #52]	; (41ac <baudrate_set+0x14c>)
    4176:	e79c      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    4178:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    417c:	e799      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    417e:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    4182:	e796      	b.n	40b2 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    4184:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    4188:	e793      	b.n	40b2 <baudrate_set+0x52>
	switch (baudrate) {
    418a:	f06f 0015 	mvn.w	r0, #21
}
    418e:	4770      	bx	lr
    4190:	0013b000 	.word	0x0013b000
    4194:	004ea000 	.word	0x004ea000
    4198:	000f4240 	.word	0x000f4240
    419c:	0003d090 	.word	0x0003d090
    41a0:	00275000 	.word	0x00275000
    41a4:	0075c000 	.word	0x0075c000
    41a8:	003af000 	.word	0x003af000
    41ac:	013a9000 	.word	0x013a9000

000041b0 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    41b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    41b4:	4605      	mov	r5, r0
    41b6:	4688      	mov	r8, r1
	return dev->data;
    41b8:	68c7      	ldr	r7, [r0, #12]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    41ba:	f005 fdfe 	bl	9dba <k_is_in_isr>
    41be:	b920      	cbnz	r0, 41ca <uarte_nrfx_poll_out+0x1a>
	return !z_sys_post_kernel;
    41c0:	4b26      	ldr	r3, [pc, #152]	; (425c <uarte_nrfx_poll_out+0xac>)
    41c2:	781b      	ldrb	r3, [r3, #0]
    41c4:	b1c3      	cbz	r3, 41f8 <uarte_nrfx_poll_out+0x48>
    41c6:	2200      	movs	r2, #0
    41c8:	e000      	b.n	41cc <uarte_nrfx_poll_out+0x1c>
    41ca:	2201      	movs	r2, #1
	return dev->config;
    41cc:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    41ce:	f8d3 9000 	ldr.w	r9, [r3]
#ifdef CONFIG_DEVICE_POWER_MANAGEMENT
	if (data->pm_state != DEVICE_PM_ACTIVE_STATE) {
		return;
	}
#endif
	if (isr_mode) {
    41d2:	b34a      	cbz	r2, 4228 <uarte_nrfx_poll_out+0x78>
    41d4:	f04f 0320 	mov.w	r3, #32
    41d8:	f3ef 8411 	mrs	r4, BASEPRI
    41dc:	f383 8811 	msr	BASEPRI, r3
    41e0:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    41e4:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    41e6:	4628      	mov	r0, r5
    41e8:	f003 ff99 	bl	811e <is_tx_ready>
    41ec:	bb48      	cbnz	r0, 4242 <uarte_nrfx_poll_out+0x92>
	__asm__ volatile(
    41ee:	f384 8811 	msr	BASEPRI, r4
    41f2:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    41f6:	e7ed      	b.n	41d4 <uarte_nrfx_poll_out+0x24>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    41f8:	2201      	movs	r2, #1
    41fa:	e7e7      	b.n	41cc <uarte_nrfx_poll_out+0x1c>
			/* wait arbitrary time before back off. */
			bool res;

			NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);

			if (res) {
    41fc:	b186      	cbz	r6, 4220 <uarte_nrfx_poll_out+0x70>
	__asm__ volatile(
    41fe:	f04f 0320 	mov.w	r3, #32
    4202:	f3ef 8411 	mrs	r4, BASEPRI
    4206:	f383 8811 	msr	BASEPRI, r3
    420a:	f3bf 8f6f 	isb	sy
				key = irq_lock();
    420e:	4626      	mov	r6, r4
				if (is_tx_ready(dev)) {
    4210:	4628      	mov	r0, r5
    4212:	f003 ff84 	bl	811e <is_tx_ready>
    4216:	b9a0      	cbnz	r0, 4242 <uarte_nrfx_poll_out+0x92>
	__asm__ volatile(
    4218:	f384 8811 	msr	BASEPRI, r4
    421c:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    4220:	2021      	movs	r0, #33	; 0x21
    4222:	2100      	movs	r1, #0
    4224:	f001 fea4 	bl	5f70 <z_impl_k_sleep>
			NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    4228:	2464      	movs	r4, #100	; 0x64
    422a:	4628      	mov	r0, r5
    422c:	f003 ff77 	bl	811e <is_tx_ready>
    4230:	4606      	mov	r6, r0
    4232:	2800      	cmp	r0, #0
    4234:	d1e2      	bne.n	41fc <uarte_nrfx_poll_out+0x4c>
    4236:	2001      	movs	r0, #1
    4238:	f003 ffb3 	bl	81a2 <nrfx_busy_wait>
    423c:	3c01      	subs	r4, #1
    423e:	d1f4      	bne.n	422a <uarte_nrfx_poll_out+0x7a>
    4240:	e7dc      	b.n	41fc <uarte_nrfx_poll_out+0x4c>
	}

	/* At this point we should have irq locked and any previous transfer
	 * completed. Transfer can be started, no need to wait for completion.
	 */
	data->char_out = c;
    4242:	4639      	mov	r1, r7
    4244:	f801 8f0c 	strb.w	r8, [r1, #12]!
	tx_start(uarte, &data->char_out, 1);
    4248:	2201      	movs	r2, #1
    424a:	4648      	mov	r0, r9
    424c:	f003 ff79 	bl	8142 <tx_start>
    4250:	f386 8811 	msr	BASEPRI, r6
    4254:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    4258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    425c:	200232af 	.word	0x200232af

00004260 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    4260:	b538      	push	{r3, r4, r5, lr}
    4262:	4605      	mov	r5, r0
    4264:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    4266:	f101 000e 	add.w	r0, r1, #14
    426a:	f000 fb21 	bl	48b0 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    426e:	4b13      	ldr	r3, [pc, #76]	; (42bc <endtx_stoptx_ppi_init+0x5c>)
    4270:	4298      	cmp	r0, r3
    4272:	d10e      	bne.n	4292 <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    4274:	7ba3      	ldrb	r3, [r4, #14]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    4276:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    427a:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    427e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    4282:	7ba2      	ldrb	r2, [r4, #14]
    4284:	2301      	movs	r3, #1
    4286:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    4288:	4a0d      	ldr	r2, [pc, #52]	; (42c0 <endtx_stoptx_ppi_init+0x60>)
    428a:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    428e:	2000      	movs	r0, #0
}
    4290:	bd38      	pop	{r3, r4, r5, pc}
		LOG_ERR("Failed to allocate PPI Channel");
    4292:	f04f 0000 	mov.w	r0, #0
    4296:	2301      	movs	r3, #1
    4298:	f363 0002 	bfi	r0, r3, #0, #3
    429c:	f36f 00c5 	bfc	r0, #3, #3
    42a0:	4b08      	ldr	r3, [pc, #32]	; (42c4 <endtx_stoptx_ppi_init+0x64>)
    42a2:	4a09      	ldr	r2, [pc, #36]	; (42c8 <endtx_stoptx_ppi_init+0x68>)
    42a4:	1a9b      	subs	r3, r3, r2
    42a6:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    42aa:	f363 108f 	bfi	r0, r3, #6, #10
    42ae:	4907      	ldr	r1, [pc, #28]	; (42cc <endtx_stoptx_ppi_init+0x6c>)
    42b0:	f003 f9f1 	bl	7696 <log_string_sync>
		return -EIO;
    42b4:	f06f 0004 	mvn.w	r0, #4
    42b8:	e7ea      	b.n	4290 <endtx_stoptx_ppi_init+0x30>
    42ba:	bf00      	nop
    42bc:	0bad0000 	.word	0x0bad0000
    42c0:	50017000 	.word	0x50017000
    42c4:	0000a154 	.word	0x0000a154
    42c8:	0000a11c 	.word	0x0000a11c
    42cc:	0000ab14 	.word	0x0000ab14

000042d0 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       const struct uarte_init_config *config,
			       uint8_t interrupts_active)
{
    42d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    42d4:	4606      	mov	r6, r0
    42d6:	460c      	mov	r4, r1
	return dev->config;
    42d8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    42da:	681d      	ldr	r5, [r3, #0]
	return dev->data;
    42dc:	68c7      	ldr	r7, [r0, #12]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    42de:	2300      	movs	r3, #0
    42e0:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    42e4:	6038      	str	r0, [r7, #0]

	nrf_gpio_pin_write(config->pseltxd, 1);
    42e6:	680b      	ldr	r3, [r1, #0]
    *p_pin = pin_number & 0x1F;
    42e8:	f003 021f 	and.w	r2, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    42ec:	2301      	movs	r3, #1
    42ee:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    42f0:	4a3a      	ldr	r2, [pc, #232]	; (43dc <uarte_instance_init+0x10c>)
    42f2:	6093      	str	r3, [r2, #8]
	nrf_gpio_cfg_output(config->pseltxd);
    42f4:	680b      	ldr	r3, [r1, #0]
    *p_pin = pin_number & 0x1F;
    42f6:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    42fa:	3380      	adds	r3, #128	; 0x80
    42fc:	2103      	movs	r1, #3
    42fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    4302:	6863      	ldr	r3, [r4, #4]
    4304:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4308:	d005      	beq.n	4316 <uarte_instance_init+0x46>
    *p_pin = pin_number & 0x1F;
    430a:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    430e:	3380      	adds	r3, #128	; 0x80
    4310:	2100      	movs	r1, #0
    4312:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
	}

	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);
    4316:	6822      	ldr	r2, [r4, #0]
    4318:	6863      	ldr	r3, [r4, #4]
    p_reg->PSEL.TXD = pseltxd;
    431a:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    431e:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    4322:	68a3      	ldr	r3, [r4, #8]
    4324:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4328:	d006      	beq.n	4338 <uarte_instance_init+0x68>
    *p_pin = pin_number & 0x1F;
    432a:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    432e:	3380      	adds	r3, #128	; 0x80
    4330:	4a2a      	ldr	r2, [pc, #168]	; (43dc <uarte_instance_init+0x10c>)
    4332:	2100      	movs	r1, #0
    4334:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		nrf_gpio_cfg_input(config->pselcts, NRF_GPIO_PIN_NOPULL);
	}

	if (config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    4338:	68e3      	ldr	r3, [r4, #12]
    433a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    433e:	d00d      	beq.n	435c <uarte_instance_init+0x8c>
    *p_pin = pin_number & 0x1F;
    4340:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4344:	2201      	movs	r2, #1
    4346:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->OUTSET = set_mask;
    434a:	4a24      	ldr	r2, [pc, #144]	; (43dc <uarte_instance_init+0x10c>)
    434c:	6093      	str	r3, [r2, #8]
		nrf_gpio_pin_write(config->pselrts, 1);
		nrf_gpio_cfg_output(config->pselrts);
    434e:	68e3      	ldr	r3, [r4, #12]
    *p_pin = pin_number & 0x1F;
    4350:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    4354:	3380      	adds	r3, #128	; 0x80
    4356:	2103      	movs	r1, #3
    4358:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, config->pselrts, config->pselcts);
    435c:	68e2      	ldr	r2, [r4, #12]
    435e:	68a3      	ldr	r3, [r4, #8]
    p_reg->PSEL.RTS = pselrts;
    4360:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    4364:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    4368:	68f1      	ldr	r1, [r6, #12]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    436a:	3104      	adds	r1, #4
    436c:	4630      	mov	r0, r6
    436e:	f003 fe6e 	bl	804e <uarte_nrfx_configure>
	if (err) {
    4372:	4680      	mov	r8, r0
    4374:	bb30      	cbnz	r0, 43c4 <uarte_instance_init+0xf4>
	return dev->config;
    4376:	6873      	ldr	r3, [r6, #4]

#ifdef CONFIG_DEVICE_POWER_MANAGEMENT
	data->pm_state = DEVICE_PM_ACTIVE_STATE;
#endif

	if (get_dev_config(dev)->ppi_endtx) {
    4378:	799b      	ldrb	r3, [r3, #6]
    437a:	bb33      	cbnz	r3, 43ca <uarte_instance_init+0xfa>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    437c:	2308      	movs	r3, #8
    437e:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    4382:	6863      	ldr	r3, [r4, #4]
    4384:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4388:	d00c      	beq.n	43a4 <uarte_instance_init+0xd4>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    438a:	2300      	movs	r3, #0
    438c:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    4390:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    4394:	f107 030d 	add.w	r3, r7, #13

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    4398:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    439c:	2301      	movs	r3, #1
    439e:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    43a2:	602b      	str	r3, [r5, #0]
	return dev->config;
    43a4:	6873      	ldr	r3, [r6, #4]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!get_dev_config(dev)->ppi_endtx) {
    43a6:	799b      	ldrb	r3, [r3, #6]
    43a8:	b91b      	cbnz	r3, 43b2 <uarte_instance_init+0xe2>
    p_reg->INTENSET = mask;
    43aa:	f44f 7380 	mov.w	r3, #256	; 0x100
    43ae:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    43b2:	370c      	adds	r7, #12
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    43b4:	f8c5 7544 	str.w	r7, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    43b8:	2300      	movs	r3, #0
    43ba:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    43be:	2301      	movs	r3, #1
    43c0:	60ab      	str	r3, [r5, #8]
    43c2:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    43c4:	4640      	mov	r0, r8
    43c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    43ca:	4639      	mov	r1, r7
    43cc:	4628      	mov	r0, r5
    43ce:	f7ff ff47 	bl	4260 <endtx_stoptx_ppi_init>
		if (err < 0) {
    43d2:	2800      	cmp	r0, #0
    43d4:	dad2      	bge.n	437c <uarte_instance_init+0xac>
			return err;
    43d6:	4680      	mov	r8, r0
    43d8:	e7f4      	b.n	43c4 <uarte_instance_init+0xf4>
    43da:	bf00      	nop
    43dc:	50842500 	.word	0x50842500

000043e0 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    43e0:	b530      	push	{r4, r5, lr}
    43e2:	b085      	sub	sp, #20
    43e4:	4605      	mov	r5, r0
    43e6:	4b0a      	ldr	r3, [pc, #40]	; (4410 <uarte_0_init+0x30>)
    43e8:	466c      	mov	r4, sp
    43ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    43ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    43f0:	2200      	movs	r2, #0
    43f2:	2101      	movs	r1, #1
    43f4:	2008      	movs	r0, #8
    43f6:	f7fe ff2d 	bl	3254 <z_arm_irq_priority_set>
    43fa:	2008      	movs	r0, #8
    43fc:	f7fe ff0c 	bl	3218 <arch_irq_enable>
    4400:	2200      	movs	r2, #0
    4402:	4621      	mov	r1, r4
    4404:	4628      	mov	r0, r5
    4406:	f7ff ff63 	bl	42d0 <uarte_instance_init>
    440a:	b005      	add	sp, #20
    440c:	bd30      	pop	{r4, r5, pc}
    440e:	bf00      	nop
    4410:	0000a170 	.word	0x0000a170

00004414 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    4414:	b530      	push	{r4, r5, lr}
    4416:	b085      	sub	sp, #20
    4418:	4605      	mov	r5, r0
    441a:	466c      	mov	r4, sp
    441c:	4b09      	ldr	r3, [pc, #36]	; (4444 <uarte_1_init+0x30>)
    441e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4420:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    4424:	2200      	movs	r2, #0
    4426:	2101      	movs	r1, #1
    4428:	2009      	movs	r0, #9
    442a:	f7fe ff13 	bl	3254 <z_arm_irq_priority_set>
    442e:	2009      	movs	r0, #9
    4430:	f7fe fef2 	bl	3218 <arch_irq_enable>
    4434:	2200      	movs	r2, #0
    4436:	4621      	mov	r1, r4
    4438:	4628      	mov	r0, r5
    443a:	f7ff ff49 	bl	42d0 <uarte_instance_init>
    443e:	b005      	add	sp, #20
    4440:	bd30      	pop	{r4, r5, pc}
    4442:	bf00      	nop
    4444:	0000a180 	.word	0x0000a180

00004448 <fprotect_area>:
#define SPU_BLOCK_SIZE CONFIG_FPROTECT_BLOCK_SIZE
#endif

int fprotect_area(uint32_t start, size_t length)
{
	if (start % SPU_BLOCK_SIZE != 0 ||
    4448:	f3c0 030e 	ubfx	r3, r0, #0, #15
    444c:	b9bb      	cbnz	r3, 447e <fprotect_area+0x36>
		length % SPU_BLOCK_SIZE != 0) {
    444e:	f3c1 020e 	ubfx	r2, r1, #0, #15
	if (start % SPU_BLOCK_SIZE != 0 ||
    4452:	b9ba      	cbnz	r2, 4484 <fprotect_area+0x3c>
		return -EINVAL;
	}

	for (uint32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    4454:	ebb2 3fd1 	cmp.w	r2, r1, lsr #15
    4458:	d217      	bcs.n	448a <fprotect_area+0x42>
{
    445a:	b430      	push	{r4, r5}
		nrf_spu_flashregion_set(NRF_SPU_S,
    445c:	eb02 33d0 	add.w	r3, r2, r0, lsr #15
    4460:	b2db      	uxtb	r3, r3
                                               uint32_t       permissions,
                                               bool           lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHREGION[region_id].PERM & SPU_FLASHREGION_PERM_LOCK_Msk));

    p_reg->FLASHREGION[region_id].PERM = permissions         |
    4462:	f503 73c0 	add.w	r3, r3, #384	; 0x180
    4466:	4c0a      	ldr	r4, [pc, #40]	; (4490 <fprotect_area+0x48>)
    4468:	f240 1515 	movw	r5, #277	; 0x115
    446c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
	for (uint32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    4470:	3201      	adds	r2, #1
    4472:	ebb2 3fd1 	cmp.w	r2, r1, lsr #15
    4476:	d3f1      	bcc.n	445c <fprotect_area+0x14>
				NRF_SPU_MEM_PERM_EXECUTE |
				NRF_SPU_MEM_PERM_READ,
				true);
	}

	return 0;
    4478:	2000      	movs	r0, #0
}
    447a:	bc30      	pop	{r4, r5}
    447c:	4770      	bx	lr
		return -EINVAL;
    447e:	f06f 0015 	mvn.w	r0, #21
    4482:	4770      	bx	lr
    4484:	f06f 0015 	mvn.w	r0, #21
    4488:	4770      	bx	lr
	return 0;
    448a:	2000      	movs	r0, #0
}
    448c:	4770      	bx	lr
    448e:	bf00      	nop
    4490:	50003000 	.word	0x50003000

00004494 <nrf91_errata_6>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    4494:	4b03      	ldr	r3, [pc, #12]	; (44a4 <nrf91_errata_6+0x10>)
    4496:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    4498:	2b09      	cmp	r3, #9
    449a:	d001      	beq.n	44a0 <nrf91_errata_6+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    449c:	2000      	movs	r0, #0
    449e:	4770      	bx	lr
                        return true;
    44a0:	2001      	movs	r0, #1
    #endif
}
    44a2:	4770      	bx	lr
    44a4:	00ff0130 	.word	0x00ff0130

000044a8 <nrf91_errata_14>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    44a8:	4b06      	ldr	r3, [pc, #24]	; (44c4 <nrf91_errata_14+0x1c>)
    44aa:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    44ac:	4a06      	ldr	r2, [pc, #24]	; (44c8 <nrf91_errata_14+0x20>)
    44ae:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    44b0:	2b09      	cmp	r3, #9
    44b2:	d001      	beq.n	44b8 <nrf91_errata_14+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    44b4:	2000      	movs	r0, #0
    44b6:	4770      	bx	lr
                switch(var2)
    44b8:	2a01      	cmp	r2, #1
    44ba:	d001      	beq.n	44c0 <nrf91_errata_14+0x18>
                        return false;
    44bc:	2000      	movs	r0, #0
    #endif
}
    44be:	4770      	bx	lr
                switch(var2)
    44c0:	2001      	movs	r0, #1
    44c2:	4770      	bx	lr
    44c4:	00ff0130 	.word	0x00ff0130
    44c8:	00ff0134 	.word	0x00ff0134

000044cc <nrf91_errata_15>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    44cc:	4b06      	ldr	r3, [pc, #24]	; (44e8 <nrf91_errata_15+0x1c>)
    44ce:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    44d0:	4a06      	ldr	r2, [pc, #24]	; (44ec <nrf91_errata_15+0x20>)
    44d2:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    44d4:	2b09      	cmp	r3, #9
    44d6:	d001      	beq.n	44dc <nrf91_errata_15+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    44d8:	2000      	movs	r0, #0
    44da:	4770      	bx	lr
                switch(var2)
    44dc:	2a01      	cmp	r2, #1
    44de:	d001      	beq.n	44e4 <nrf91_errata_15+0x18>
                        return true;
    44e0:	2001      	movs	r0, #1
    #endif
}
    44e2:	4770      	bx	lr
                switch(var2)
    44e4:	2000      	movs	r0, #0
    44e6:	4770      	bx	lr
    44e8:	00ff0130 	.word	0x00ff0130
    44ec:	00ff0134 	.word	0x00ff0134

000044f0 <nrf91_errata_20>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    44f0:	4b06      	ldr	r3, [pc, #24]	; (450c <nrf91_errata_20+0x1c>)
    44f2:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    44f4:	4a06      	ldr	r2, [pc, #24]	; (4510 <nrf91_errata_20+0x20>)
    44f6:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    44f8:	2b09      	cmp	r3, #9
    44fa:	d001      	beq.n	4500 <nrf91_errata_20+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    44fc:	2000      	movs	r0, #0
    44fe:	4770      	bx	lr
                switch(var2)
    4500:	2a01      	cmp	r2, #1
    4502:	d001      	beq.n	4508 <nrf91_errata_20+0x18>
                        return false;
    4504:	2000      	movs	r0, #0
    #endif
}
    4506:	4770      	bx	lr
                switch(var2)
    4508:	2001      	movs	r0, #1
    450a:	4770      	bx	lr
    450c:	00ff0130 	.word	0x00ff0130
    4510:	00ff0134 	.word	0x00ff0134

00004514 <nrf91_errata_31>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    4514:	4b03      	ldr	r3, [pc, #12]	; (4524 <nrf91_errata_31+0x10>)
    4516:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    4518:	2b09      	cmp	r3, #9
    451a:	d001      	beq.n	4520 <nrf91_errata_31+0xc>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    451c:	2000      	movs	r0, #0
    451e:	4770      	bx	lr
                        return true;
    4520:	2001      	movs	r0, #1
    #endif
}
    4522:	4770      	bx	lr
    4524:	00ff0130 	.word	0x00ff0130

00004528 <uicr_HFXOCNT_erased>:

#if !defined(NRF_TRUSTZONE_NONSECURE)

    bool uicr_HFXOCNT_erased()
    {
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    4528:	4b04      	ldr	r3, [pc, #16]	; (453c <uicr_HFXOCNT_erased+0x14>)
    452a:	6a1b      	ldr	r3, [r3, #32]
    452c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4530:	d001      	beq.n	4536 <uicr_HFXOCNT_erased+0xe>
            return true;
        }
        return false;
    4532:	2000      	movs	r0, #0
    4534:	4770      	bx	lr
            return true;
    4536:	2001      	movs	r0, #1
    }
    4538:	4770      	bx	lr
    453a:	bf00      	nop
    453c:	00ff8000 	.word	0x00ff8000

00004540 <uicr_HFXOSRC_erased>:
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    4540:	4b04      	ldr	r3, [pc, #16]	; (4554 <uicr_HFXOSRC_erased+0x14>)
    4542:	69db      	ldr	r3, [r3, #28]
    4544:	f013 0f01 	tst.w	r3, #1
    4548:	d101      	bne.n	454e <uicr_HFXOSRC_erased+0xe>
            return true;
        }
        return false;
    454a:	2000      	movs	r0, #0
    454c:	4770      	bx	lr
            return true;
    454e:	2001      	movs	r0, #1
    }
    4550:	4770      	bx	lr
    4552:	bf00      	nop
    4554:	00ff8000 	.word	0x00ff8000

00004558 <SystemCoreClockUpdate>:
    SystemCoreClock = __SYSTEM_CLOCK;
    4558:	4b01      	ldr	r3, [pc, #4]	; (4560 <SystemCoreClockUpdate+0x8>)
    455a:	4a02      	ldr	r2, [pc, #8]	; (4564 <SystemCoreClockUpdate+0xc>)
    455c:	601a      	str	r2, [r3, #0]
}
    455e:	4770      	bx	lr
    4560:	20020058 	.word	0x20020058
    4564:	03d09000 	.word	0x03d09000

00004568 <SystemInit>:
{
    4568:	b508      	push	{r3, lr}
        if (nrf91_errata_6()){
    456a:	f7ff ff93 	bl	4494 <nrf91_errata_6>
    456e:	b130      	cbz	r0, 457e <SystemInit+0x16>
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    4570:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4574:	2200      	movs	r2, #0
    4576:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    457a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        if (nrf91_errata_14()){
    457e:	f7ff ff93 	bl	44a8 <nrf91_errata_14>
    4582:	b130      	cbz	r0, 4592 <SystemInit+0x2a>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    4584:	2301      	movs	r3, #1
    4586:	4a42      	ldr	r2, [pc, #264]	; (4690 <SystemInit+0x128>)
    4588:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    458a:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    458e:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
        if (nrf91_errata_15()){
    4592:	f7ff ff9b 	bl	44cc <nrf91_errata_15>
    4596:	b118      	cbz	r0, 45a0 <SystemInit+0x38>
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    4598:	4b3e      	ldr	r3, [pc, #248]	; (4694 <SystemInit+0x12c>)
    459a:	2201      	movs	r2, #1
    459c:	f8c3 2578 	str.w	r2, [r3, #1400]	; 0x578
        if (nrf91_errata_20()){
    45a0:	f7ff ffa6 	bl	44f0 <nrf91_errata_20>
    45a4:	b110      	cbz	r0, 45ac <SystemInit+0x44>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    45a6:	4b3c      	ldr	r3, [pc, #240]	; (4698 <SystemInit+0x130>)
    45a8:	220e      	movs	r2, #14
    45aa:	601a      	str	r2, [r3, #0]
        if (nrf91_errata_31()){
    45ac:	f7ff ffb2 	bl	4514 <nrf91_errata_31>
    45b0:	b128      	cbz	r0, 45be <SystemInit+0x56>
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    45b2:	4b3a      	ldr	r3, [pc, #232]	; (469c <SystemInit+0x134>)
    45b4:	2200      	movs	r2, #0
    45b6:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    45b8:	3304      	adds	r3, #4
    45ba:	2201      	movs	r2, #1
    45bc:	601a      	str	r2, [r3, #0]
{
    45be:	2200      	movs	r2, #0
    45c0:	e00b      	b.n	45da <SystemInit+0x72>
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    45c2:	f102 0360 	add.w	r3, r2, #96	; 0x60
    45c6:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    45ca:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    45ce:	00db      	lsls	r3, r3, #3
    45d0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    45d4:	685b      	ldr	r3, [r3, #4]
    45d6:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    45d8:	3201      	adds	r2, #1
    45da:	2aff      	cmp	r2, #255	; 0xff
    45dc:	d808      	bhi.n	45f0 <SystemInit+0x88>
    45de:	f102 0360 	add.w	r3, r2, #96	; 0x60
    45e2:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    45e6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    45ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    45ee:	d1e8      	bne.n	45c2 <SystemInit+0x5a>
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    45f0:	f7ff ffa6 	bl	4540 <uicr_HFXOSRC_erased>
    45f4:	b960      	cbnz	r0, 4610 <SystemInit+0xa8>
    45f6:	f7ff ff97 	bl	4528 <uicr_HFXOCNT_erased>
    45fa:	b948      	cbnz	r0, 4610 <SystemInit+0xa8>
        SCB->NSACR |= (3UL << 10);
    45fc:	4a28      	ldr	r2, [pc, #160]	; (46a0 <SystemInit+0x138>)
    45fe:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    4602:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    4606:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    SystemCoreClockUpdate();
    460a:	f7ff ffa5 	bl	4558 <SystemCoreClockUpdate>
}
    460e:	bd08      	pop	{r3, pc}
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    4610:	4b24      	ldr	r3, [pc, #144]	; (46a4 <SystemInit+0x13c>)
    4612:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    4616:	2b01      	cmp	r3, #1
    4618:	d1fa      	bne.n	4610 <SystemInit+0xa8>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    461a:	4b22      	ldr	r3, [pc, #136]	; (46a4 <SystemInit+0x13c>)
    461c:	2201      	movs	r2, #1
    461e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    4622:	4b20      	ldr	r3, [pc, #128]	; (46a4 <SystemInit+0x13c>)
    4624:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    4628:	2b01      	cmp	r3, #1
    462a:	d1fa      	bne.n	4622 <SystemInit+0xba>
          if (uicr_HFXOSRC_erased()){
    462c:	f7ff ff88 	bl	4540 <uicr_HFXOSRC_erased>
    4630:	b148      	cbz	r0, 4646 <SystemInit+0xde>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    4632:	4a1d      	ldr	r2, [pc, #116]	; (46a8 <SystemInit+0x140>)
    4634:	69d3      	ldr	r3, [r2, #28]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    4636:	f023 0301 	bic.w	r3, r3, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    463a:	61d3      	str	r3, [r2, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    463c:	4b19      	ldr	r3, [pc, #100]	; (46a4 <SystemInit+0x13c>)
    463e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    4642:	2b01      	cmp	r3, #1
    4644:	d1fa      	bne.n	463c <SystemInit+0xd4>
          if (uicr_HFXOCNT_erased()){
    4646:	f7ff ff6f 	bl	4528 <uicr_HFXOCNT_erased>
    464a:	b158      	cbz	r0, 4664 <SystemInit+0xfc>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    464c:	4a16      	ldr	r2, [pc, #88]	; (46a8 <SystemInit+0x140>)
    464e:	6a13      	ldr	r3, [r2, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    4650:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    4654:	f043 0320 	orr.w	r3, r3, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    4658:	6213      	str	r3, [r2, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    465a:	4b12      	ldr	r3, [pc, #72]	; (46a4 <SystemInit+0x13c>)
    465c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    4660:	2b01      	cmp	r3, #1
    4662:	d1fa      	bne.n	465a <SystemInit+0xf2>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    4664:	4b0f      	ldr	r3, [pc, #60]	; (46a4 <SystemInit+0x13c>)
    4666:	2200      	movs	r2, #0
    4668:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    466c:	4b0d      	ldr	r3, [pc, #52]	; (46a4 <SystemInit+0x13c>)
    466e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    4672:	2b01      	cmp	r3, #1
    4674:	d1fa      	bne.n	466c <SystemInit+0x104>
  __ASM volatile ("dsb 0xF":::"memory");
    4676:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    467a:	4909      	ldr	r1, [pc, #36]	; (46a0 <SystemInit+0x138>)
    467c:	68ca      	ldr	r2, [r1, #12]
    467e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4682:	4b0a      	ldr	r3, [pc, #40]	; (46ac <SystemInit+0x144>)
    4684:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    4686:	60cb      	str	r3, [r1, #12]
    4688:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    468c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    468e:	e7fd      	b.n	468c <SystemInit+0x124>
    4690:	50004a38 	.word	0x50004a38
    4694:	50004000 	.word	0x50004000
    4698:	5003aee4 	.word	0x5003aee4
    469c:	5000470c 	.word	0x5000470c
    46a0:	e000ed00 	.word	0xe000ed00
    46a4:	50039000 	.word	0x50039000
    46a8:	00ff8000 	.word	0x00ff8000
    46ac:	05fa0004 	.word	0x05fa0004

000046b0 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    46b0:	4b05      	ldr	r3, [pc, #20]	; (46c8 <nrfx_clock_init+0x18>)
    46b2:	791b      	ldrb	r3, [r3, #4]
    46b4:	b92b      	cbnz	r3, 46c2 <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    46b6:	4b04      	ldr	r3, [pc, #16]	; (46c8 <nrfx_clock_init+0x18>)
    46b8:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    46ba:	2201      	movs	r2, #1
    46bc:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    46be:	4803      	ldr	r0, [pc, #12]	; (46cc <nrfx_clock_init+0x1c>)
    46c0:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    46c2:	4803      	ldr	r0, [pc, #12]	; (46d0 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    46c4:	4770      	bx	lr
    46c6:	bf00      	nop
    46c8:	20023240 	.word	0x20023240
    46cc:	0bad0000 	.word	0x0bad0000
    46d0:	0bad000c 	.word	0x0bad000c

000046d4 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    46d4:	b110      	cbz	r0, 46dc <nrfx_clock_start+0x8>
    46d6:	2801      	cmp	r0, #1
    46d8:	d025      	beq.n	4726 <nrfx_clock_start+0x52>
    46da:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    46dc:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    46e0:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    46e4:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    46e8:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    46ec:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    46f0:	d111      	bne.n	4716 <nrfx_clock_start+0x42>
    p_reg->LFCLKSRC = (uint32_t)(source);
    46f2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    46f6:	2201      	movs	r2, #1
    46f8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    46fc:	4b0f      	ldr	r3, [pc, #60]	; (473c <nrfx_clock_start+0x68>)
    46fe:	2200      	movs	r2, #0
    4700:	601a      	str	r2, [r3, #0]
    4702:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4704:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4708:	2202      	movs	r2, #2
    470a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    470e:	3308      	adds	r3, #8
    4710:	2201      	movs	r2, #1
    4712:	601a      	str	r2, [r3, #0]
}
    4714:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    4716:	2b02      	cmp	r3, #2
    4718:	d1eb      	bne.n	46f2 <nrfx_clock_start+0x1e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    471a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    471e:	2202      	movs	r2, #2
    4720:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    4724:	e7ea      	b.n	46fc <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4726:	4b06      	ldr	r3, [pc, #24]	; (4740 <nrfx_clock_start+0x6c>)
    4728:	2200      	movs	r2, #0
    472a:	601a      	str	r2, [r3, #0]
    472c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    472e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4732:	2201      	movs	r2, #1
    4734:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4738:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    473a:	4770      	bx	lr
    473c:	50005104 	.word	0x50005104
    4740:	50005100 	.word	0x50005100

00004744 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    4744:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    4746:	4604      	mov	r4, r0
    4748:	b110      	cbz	r0, 4750 <nrfx_clock_stop+0xc>
    474a:	2801      	cmp	r0, #1
    474c:	d012      	beq.n	4774 <nrfx_clock_stop+0x30>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    474e:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENCLR = mask;
    4750:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4754:	2202      	movs	r2, #2
    4756:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    475a:	f503 7382 	add.w	r3, r3, #260	; 0x104
    475e:	2200      	movs	r2, #0
    4760:	601a      	str	r2, [r3, #0]
    4762:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4764:	4b33      	ldr	r3, [pc, #204]	; (4834 <nrfx_clock_stop+0xf0>)
    4766:	2201      	movs	r2, #1
    4768:	601a      	str	r2, [r3, #0]
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    476a:	2c01      	cmp	r4, #1
    476c:	d00f      	beq.n	478e <nrfx_clock_stop+0x4a>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    476e:	f242 7510 	movw	r5, #10000	; 0x2710
    4772:	e04b      	b.n	480c <nrfx_clock_stop+0xc8>
    p_reg->INTENCLR = mask;
    4774:	2301      	movs	r3, #1
    4776:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    477a:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    477e:	f502 7280 	add.w	r2, r2, #256	; 0x100
    4782:	2100      	movs	r1, #0
    4784:	6011      	str	r1, [r2, #0]
    4786:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4788:	4a2b      	ldr	r2, [pc, #172]	; (4838 <nrfx_clock_stop+0xf4>)
    478a:	6013      	str	r3, [r2, #0]
}
    478c:	e7ed      	b.n	476a <nrfx_clock_stop+0x26>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    478e:	4625      	mov	r5, r4
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4790:	f242 7610 	movw	r6, #10000	; 0x2710
    4794:	e014      	b.n	47c0 <nrfx_clock_stop+0x7c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4796:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    479a:	f8d3 5418 	ldr.w	r5, [r3, #1048]	; 0x418
    479e:	f005 0503 	and.w	r5, r5, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    47a2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    47a6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    47aa:	d11c      	bne.n	47e6 <nrfx_clock_stop+0xa2>
    return false;
    47ac:	2300      	movs	r3, #0
    47ae:	2b00      	cmp	r3, #0
    47b0:	d0cd      	beq.n	474e <nrfx_clock_stop+0xa>
    47b2:	2d01      	cmp	r5, #1
    47b4:	d1cb      	bne.n	474e <nrfx_clock_stop+0xa>
    47b6:	2001      	movs	r0, #1
    47b8:	f003 fcf3 	bl	81a2 <nrfx_busy_wait>
    47bc:	3e01      	subs	r6, #1
    47be:	d0c6      	beq.n	474e <nrfx_clock_stop+0xa>
    switch (domain)
    47c0:	2c00      	cmp	r4, #0
    47c2:	d0e8      	beq.n	4796 <nrfx_clock_stop+0x52>
    47c4:	2c01      	cmp	r4, #1
    47c6:	d001      	beq.n	47cc <nrfx_clock_stop+0x88>
    47c8:	2300      	movs	r3, #0
    47ca:	e7f0      	b.n	47ae <nrfx_clock_stop+0x6a>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    47cc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    47d0:	f8d3 540c 	ldr.w	r5, [r3, #1036]	; 0x40c
    47d4:	f005 0501 	and.w	r5, r5, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    47d8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    47dc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    47e0:	d103      	bne.n	47ea <nrfx_clock_stop+0xa6>
    return false;
    47e2:	2300      	movs	r3, #0
    47e4:	e7e3      	b.n	47ae <nrfx_clock_stop+0x6a>
                return true;
    47e6:	2301      	movs	r3, #1
    47e8:	e7e1      	b.n	47ae <nrfx_clock_stop+0x6a>
                return true;
    47ea:	2301      	movs	r3, #1
    47ec:	e7df      	b.n	47ae <nrfx_clock_stop+0x6a>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    47ee:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    47f2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    47f6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    47fa:	d116      	bne.n	482a <nrfx_clock_stop+0xe6>
    return false;
    47fc:	2300      	movs	r3, #0
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    47fe:	2b00      	cmp	r3, #0
    4800:	d0a5      	beq.n	474e <nrfx_clock_stop+0xa>
    4802:	2001      	movs	r0, #1
    4804:	f003 fccd 	bl	81a2 <nrfx_busy_wait>
    4808:	3d01      	subs	r5, #1
    480a:	d0a0      	beq.n	474e <nrfx_clock_stop+0xa>
    switch (domain)
    480c:	2c00      	cmp	r4, #0
    480e:	d0ee      	beq.n	47ee <nrfx_clock_stop+0xaa>
    4810:	2c01      	cmp	r4, #1
    4812:	d001      	beq.n	4818 <nrfx_clock_stop+0xd4>
    4814:	2300      	movs	r3, #0
    4816:	e7f2      	b.n	47fe <nrfx_clock_stop+0xba>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4818:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    481c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    4820:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    4824:	d103      	bne.n	482e <nrfx_clock_stop+0xea>
    return false;
    4826:	2300      	movs	r3, #0
    4828:	e7e9      	b.n	47fe <nrfx_clock_stop+0xba>
                return true;
    482a:	2301      	movs	r3, #1
    482c:	e7e7      	b.n	47fe <nrfx_clock_stop+0xba>
                return true;
    482e:	2301      	movs	r3, #1
    4830:	e7e5      	b.n	47fe <nrfx_clock_stop+0xba>
    4832:	bf00      	nop
    4834:	5000500c 	.word	0x5000500c
    4838:	50005004 	.word	0x50005004

0000483c <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    483c:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    483e:	4b19      	ldr	r3, [pc, #100]	; (48a4 <nrfx_power_clock_irq_handler+0x68>)
    4840:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    4842:	b15b      	cbz	r3, 485c <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4844:	4b17      	ldr	r3, [pc, #92]	; (48a4 <nrfx_power_clock_irq_handler+0x68>)
    4846:	2000      	movs	r0, #0
    4848:	6018      	str	r0, [r3, #0]
    484a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    484c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4850:	2201      	movs	r2, #1
    4852:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4856:	4b14      	ldr	r3, [pc, #80]	; (48a8 <nrfx_power_clock_irq_handler+0x6c>)
    4858:	681b      	ldr	r3, [r3, #0]
    485a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    485c:	4b13      	ldr	r3, [pc, #76]	; (48ac <nrfx_power_clock_irq_handler+0x70>)
    485e:	681b      	ldr	r3, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4860:	b1b3      	cbz	r3, 4890 <nrfx_power_clock_irq_handler+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4862:	4b12      	ldr	r3, [pc, #72]	; (48ac <nrfx_power_clock_irq_handler+0x70>)
    4864:	2200      	movs	r2, #0
    4866:	601a      	str	r2, [r3, #0]
    4868:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    486a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    486e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    4872:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4876:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    487a:	2b01      	cmp	r3, #1
    487c:	d009      	beq.n	4892 <nrfx_power_clock_irq_handler+0x56>
    p_reg->INTENCLR = mask;
    487e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4882:	2202      	movs	r2, #2
    4884:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    4888:	4b07      	ldr	r3, [pc, #28]	; (48a8 <nrfx_power_clock_irq_handler+0x6c>)
    488a:	681b      	ldr	r3, [r3, #0]
    488c:	2001      	movs	r0, #1
    488e:	4798      	blx	r3
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    4890:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    4892:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4896:	2202      	movs	r2, #2
    4898:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    489c:	3308      	adds	r3, #8
    489e:	2201      	movs	r2, #1
    48a0:	601a      	str	r2, [r3, #0]
}
    48a2:	e7f5      	b.n	4890 <nrfx_power_clock_irq_handler+0x54>
    48a4:	50005100 	.word	0x50005100
    48a8:	20023240 	.word	0x20023240
    48ac:	50005104 	.word	0x50005104

000048b0 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = 0;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    48b0:	b430      	push	{r4, r5}
    nrfx_err_t err_code;

    // Get mask of available DPPI channels
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    48b2:	4b0d      	ldr	r3, [pc, #52]	; (48e8 <nrfx_dppi_channel_alloc+0x38>)
    48b4:	681d      	ldr	r5, [r3, #0]
    48b6:	43e9      	mvns	r1, r5
    48b8:	b289      	uxth	r1, r1
    uint8_t channel = 0;

    if (!remaining_channels)
    48ba:	b191      	cbz	r1, 48e2 <nrfx_dppi_channel_alloc+0x32>
    uint8_t channel = 0;
    48bc:	2300      	movs	r3, #0
        NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }

    // Find first free channel
    while (!(remaining_channels & DPPI_BIT_SET(channel)))
    48be:	fa21 f203 	lsr.w	r2, r1, r3
    48c2:	f012 0f01 	tst.w	r2, #1
    48c6:	d102      	bne.n	48ce <nrfx_dppi_channel_alloc+0x1e>
    {
        channel++;
    48c8:	3301      	adds	r3, #1
    48ca:	b2db      	uxtb	r3, r3
    48cc:	e7f7      	b.n	48be <nrfx_dppi_channel_alloc+0xe>
    }

    m_allocated_channels |= DPPI_BIT_SET(channel);
    48ce:	2201      	movs	r2, #1
    48d0:	fa02 f403 	lsl.w	r4, r2, r3
    48d4:	4325      	orrs	r5, r4
    48d6:	4a04      	ldr	r2, [pc, #16]	; (48e8 <nrfx_dppi_channel_alloc+0x38>)
    48d8:	6015      	str	r5, [r2, #0]
    *p_channel = channel;
    48da:	7003      	strb	r3, [r0, #0]

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Allocated channel: %d.", channel);
    return err_code;
    48dc:	4803      	ldr	r0, [pc, #12]	; (48ec <nrfx_dppi_channel_alloc+0x3c>)
}
    48de:	bc30      	pop	{r4, r5}
    48e0:	4770      	bx	lr
        return err_code;
    48e2:	4803      	ldr	r0, [pc, #12]	; (48f0 <nrfx_dppi_channel_alloc+0x40>)
    48e4:	e7fb      	b.n	48de <nrfx_dppi_channel_alloc+0x2e>
    48e6:	bf00      	nop
    48e8:	20023248 	.word	0x20023248
    48ec:	0bad0000 	.word	0x0bad0000
    48f0:	0bad0002 	.word	0x0bad0002

000048f4 <nvmc_readonly_mode_set>:

#if defined(NVMC_CONFIGNS_WEN_Msk)
NRF_STATIC_INLINE void nrf_nvmc_nonsecure_mode_set(NRF_NVMC_Type *    p_reg,
                                                   nrf_nvmc_ns_mode_t mode)
{
    p_reg->CONFIGNS = (uint32_t)mode;
    48f4:	4b03      	ldr	r3, [pc, #12]	; (4904 <nvmc_readonly_mode_set+0x10>)
    48f6:	2200      	movs	r2, #0
    48f8:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    48fc:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_READONLY);
#endif
#if !defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_READONLY);
#endif
}
    4900:	4770      	bx	lr
    4902:	bf00      	nop
    4904:	50039000 	.word	0x50039000

00004908 <nvmc_write_mode_set>:
    p_reg->CONFIGNS = (uint32_t)mode;
    4908:	4b03      	ldr	r3, [pc, #12]	; (4918 <nvmc_write_mode_set+0x10>)
    490a:	2201      	movs	r2, #1
    490c:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    4910:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_WRITE);
#endif
#if !defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_WRITE);
#endif
}
    4914:	4770      	bx	lr
    4916:	bf00      	nop
    4918:	50039000 	.word	0x50039000

0000491c <nvmc_erase_mode_set>:
    p_reg->CONFIGNS = (uint32_t)mode;
    491c:	4b03      	ldr	r3, [pc, #12]	; (492c <nvmc_erase_mode_set+0x10>)
    491e:	2202      	movs	r2, #2
    4920:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    4924:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_ERASE);
#endif
#if !defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_ERASE);
#endif
}
    4928:	4770      	bx	lr
    492a:	bf00      	nop
    492c:	50039000 	.word	0x50039000

00004930 <nvmc_word_write>:
    return (bool)(p_reg->READYNEXT & NVMC_READYNEXT_READYNEXT_Msk);
    4930:	4b04      	ldr	r3, [pc, #16]	; (4944 <nvmc_word_write+0x14>)
    4932:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408

static void nvmc_word_write(uint32_t addr, uint32_t value)
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    4936:	f013 0f01 	tst.w	r3, #1
    493a:	d0f9      	beq.n	4930 <nvmc_word_write>
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    {}
#endif

    *(volatile uint32_t *)addr = value;
    493c:	6001      	str	r1, [r0, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    493e:	f3bf 8f5f 	dmb	sy
    __DMB();
}
    4942:	4770      	bx	lr
    4944:	50039000 	.word	0x50039000

00004948 <nrfx_nvmc_page_erase>:
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
    4948:	b510      	push	{r4, lr}
    494a:	4604      	mov	r4, r0
    NRFX_ASSERT(is_valid_address(addr, false));

    if (!is_page_aligned_check(addr))
    494c:	f003 fc46 	bl	81dc <is_page_aligned_check>
    4950:	b908      	cbnz	r0, 4956 <nrfx_nvmc_page_erase+0xe>
    {
        return NRFX_ERROR_INVALID_ADDR;
    4952:	4808      	ldr	r0, [pc, #32]	; (4974 <nrfx_nvmc_page_erase+0x2c>)
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
}
    4954:	bd10      	pop	{r4, pc}
    nvmc_erase_mode_set();
    4956:	f7ff ffe1 	bl	491c <nvmc_erase_mode_set>
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
    495a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    495e:	6023      	str	r3, [r4, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    4960:	4b05      	ldr	r3, [pc, #20]	; (4978 <nrfx_nvmc_page_erase+0x30>)
    4962:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    4966:	f013 0f01 	tst.w	r3, #1
    496a:	d0f9      	beq.n	4960 <nrfx_nvmc_page_erase+0x18>
    nvmc_readonly_mode_set();
    496c:	f7ff ffc2 	bl	48f4 <nvmc_readonly_mode_set>
    return NRFX_SUCCESS;
    4970:	4802      	ldr	r0, [pc, #8]	; (497c <nrfx_nvmc_page_erase+0x34>)
    4972:	e7ef      	b.n	4954 <nrfx_nvmc_page_erase+0xc>
    4974:	0bad000a 	.word	0x0bad000a
    4978:	50039000 	.word	0x50039000
    497c:	0bad0000 	.word	0x0bad0000

00004980 <verify_header>:
}
#endif /* MBEDTLS_MEMORY_DEBUG */

static int verify_header( memory_header *hdr )
{
    if( hdr->magic1 != MAGIC1 )
    4980:	6802      	ldr	r2, [r0, #0]
    4982:	4b12      	ldr	r3, [pc, #72]	; (49cc <verify_header+0x4c>)
    4984:	429a      	cmp	r2, r3
    4986:	d115      	bne.n	49b4 <verify_header+0x34>
        mbedtls_fprintf( stderr, "FATAL: MAGIC1 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->magic2 != MAGIC2 )
    4988:	69c2      	ldr	r2, [r0, #28]
    498a:	f1a3 2310 	sub.w	r3, r3, #268439552	; 0x10001000
    498e:	f1a3 13ef 	sub.w	r3, r3, #15663343	; 0xef00ef
    4992:	429a      	cmp	r2, r3
    4994:	d110      	bne.n	49b8 <verify_header+0x38>
        mbedtls_fprintf( stderr, "FATAL: MAGIC2 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->alloc > 1 )
    4996:	6883      	ldr	r3, [r0, #8]
    4998:	2b01      	cmp	r3, #1
    499a:	d80f      	bhi.n	49bc <verify_header+0x3c>
        mbedtls_fprintf( stderr, "FATAL: alloc has illegal value\n" );
#endif
        return( 1 );
    }

    if( hdr->prev != NULL && hdr->prev == hdr->next )
    499c:	68c3      	ldr	r3, [r0, #12]
    499e:	b113      	cbz	r3, 49a6 <verify_header+0x26>
    49a0:	6902      	ldr	r2, [r0, #16]
    49a2:	4293      	cmp	r3, r2
    49a4:	d00c      	beq.n	49c0 <verify_header+0x40>
        mbedtls_fprintf( stderr, "FATAL: prev == next\n" );
#endif
        return( 1 );
    }

    if( hdr->prev_free != NULL && hdr->prev_free == hdr->next_free )
    49a6:	6943      	ldr	r3, [r0, #20]
    49a8:	b163      	cbz	r3, 49c4 <verify_header+0x44>
    49aa:	6982      	ldr	r2, [r0, #24]
    49ac:	4293      	cmp	r3, r2
    49ae:	d00b      	beq.n	49c8 <verify_header+0x48>
        mbedtls_fprintf( stderr, "FATAL: prev_free == next_free\n" );
#endif
        return( 1 );
    }

    return( 0 );
    49b0:	2000      	movs	r0, #0
    49b2:	4770      	bx	lr
        return( 1 );
    49b4:	2001      	movs	r0, #1
    49b6:	4770      	bx	lr
        return( 1 );
    49b8:	2001      	movs	r0, #1
    49ba:	4770      	bx	lr
        return( 1 );
    49bc:	2001      	movs	r0, #1
    49be:	4770      	bx	lr
        return( 1 );
    49c0:	2001      	movs	r0, #1
    49c2:	4770      	bx	lr
    return( 0 );
    49c4:	2000      	movs	r0, #0
    49c6:	4770      	bx	lr
        return( 1 );
    49c8:	2001      	movs	r0, #1
}
    49ca:	4770      	bx	lr
    49cc:	ff00aa55 	.word	0xff00aa55

000049d0 <verify_chain>:

static int verify_chain( void )
{
    49d0:	b570      	push	{r4, r5, r6, lr}
    memory_header *prv = heap.first, *cur;
    49d2:	4b11      	ldr	r3, [pc, #68]	; (4a18 <verify_chain+0x48>)
    49d4:	689d      	ldr	r5, [r3, #8]

    if( prv == NULL || verify_header( prv ) != 0 )
    49d6:	b1b5      	cbz	r5, 4a06 <verify_chain+0x36>
    49d8:	4628      	mov	r0, r5
    49da:	f7ff ffd1 	bl	4980 <verify_header>
    49de:	4606      	mov	r6, r0
    49e0:	b998      	cbnz	r0, 4a0a <verify_chain+0x3a>
                                  "failed\n" );
#endif
        return( 1 );
    }

    if( heap.first->prev != NULL )
    49e2:	68eb      	ldr	r3, [r5, #12]
    49e4:	b113      	cbz	r3, 49ec <verify_chain+0x1c>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: verification failed: "
                                  "first->prev != NULL\n" );
#endif
        return( 1 );
    49e6:	2601      	movs	r6, #1
        prv = cur;
        cur = cur->next;
    }

    return( 0 );
}
    49e8:	4630      	mov	r0, r6
    49ea:	bd70      	pop	{r4, r5, r6, pc}
    cur = heap.first->next;
    49ec:	692c      	ldr	r4, [r5, #16]
    while( cur != NULL )
    49ee:	2c00      	cmp	r4, #0
    49f0:	d0fa      	beq.n	49e8 <verify_chain+0x18>
        if( verify_header( cur ) != 0 )
    49f2:	4620      	mov	r0, r4
    49f4:	f7ff ffc4 	bl	4980 <verify_header>
    49f8:	b948      	cbnz	r0, 4a0e <verify_chain+0x3e>
        if( cur->prev != prv )
    49fa:	68e3      	ldr	r3, [r4, #12]
    49fc:	42ab      	cmp	r3, r5
    49fe:	d108      	bne.n	4a12 <verify_chain+0x42>
        prv = cur;
    4a00:	4625      	mov	r5, r4
        cur = cur->next;
    4a02:	6924      	ldr	r4, [r4, #16]
    4a04:	e7f3      	b.n	49ee <verify_chain+0x1e>
        return( 1 );
    4a06:	2601      	movs	r6, #1
    4a08:	e7ee      	b.n	49e8 <verify_chain+0x18>
    4a0a:	2601      	movs	r6, #1
    4a0c:	e7ec      	b.n	49e8 <verify_chain+0x18>
            return( 1 );
    4a0e:	2601      	movs	r6, #1
    4a10:	e7ea      	b.n	49e8 <verify_chain+0x18>
            return( 1 );
    4a12:	2601      	movs	r6, #1
    4a14:	e7e8      	b.n	49e8 <verify_chain+0x18>
    4a16:	bf00      	nop
    4a18:	2002324c 	.word	0x2002324c

00004a1c <buffer_alloc_free>:
static void buffer_alloc_free( void *ptr )
{
    memory_header *hdr, *old = NULL;
    unsigned char *p = (unsigned char *) ptr;

    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    4a1c:	2800      	cmp	r0, #0
    4a1e:	f000 8092 	beq.w	4b46 <buffer_alloc_free+0x12a>
{
    4a22:	b538      	push	{r3, r4, r5, lr}
    4a24:	4605      	mov	r5, r0
    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    4a26:	4b48      	ldr	r3, [pc, #288]	; (4b48 <buffer_alloc_free+0x12c>)
    4a28:	681b      	ldr	r3, [r3, #0]
    4a2a:	2b00      	cmp	r3, #0
    4a2c:	d06c      	beq.n	4b08 <buffer_alloc_free+0xec>
    4a2e:	4a46      	ldr	r2, [pc, #280]	; (4b48 <buffer_alloc_free+0x12c>)
    4a30:	6892      	ldr	r2, [r2, #8]
    4a32:	2a00      	cmp	r2, #0
    4a34:	d068      	beq.n	4b08 <buffer_alloc_free+0xec>
        return;

    if( p < heap.buf || p >= heap.buf + heap.len )
    4a36:	4283      	cmp	r3, r0
    4a38:	d804      	bhi.n	4a44 <buffer_alloc_free+0x28>
    4a3a:	4a43      	ldr	r2, [pc, #268]	; (4b48 <buffer_alloc_free+0x12c>)
    4a3c:	6852      	ldr	r2, [r2, #4]
    4a3e:	4413      	add	r3, r2
    4a40:	4283      	cmp	r3, r0
    4a42:	d803      	bhi.n	4a4c <buffer_alloc_free+0x30>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() outside of managed "
                                  "space\n" );
#endif
        mbedtls_exit( 1 );
    4a44:	4b41      	ldr	r3, [pc, #260]	; (4b4c <buffer_alloc_free+0x130>)
    4a46:	681b      	ldr	r3, [r3, #0]
    4a48:	2001      	movs	r0, #1
    4a4a:	4798      	blx	r3
    }

    p -= sizeof(memory_header);
    4a4c:	f1a5 0420 	sub.w	r4, r5, #32
    hdr = (memory_header *) p;

    if( verify_header( hdr ) != 0 )
    4a50:	4620      	mov	r0, r4
    4a52:	f7ff ff95 	bl	4980 <verify_header>
    4a56:	b118      	cbz	r0, 4a60 <buffer_alloc_free+0x44>
        mbedtls_exit( 1 );
    4a58:	4b3c      	ldr	r3, [pc, #240]	; (4b4c <buffer_alloc_free+0x130>)
    4a5a:	681b      	ldr	r3, [r3, #0]
    4a5c:	2001      	movs	r0, #1
    4a5e:	4798      	blx	r3

    if( hdr->alloc != 1 )
    4a60:	f855 3c18 	ldr.w	r3, [r5, #-24]
    4a64:	2b01      	cmp	r3, #1
    4a66:	d003      	beq.n	4a70 <buffer_alloc_free+0x54>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() on unallocated "
                                  "data\n" );
#endif
        mbedtls_exit( 1 );
    4a68:	4b38      	ldr	r3, [pc, #224]	; (4b4c <buffer_alloc_free+0x130>)
    4a6a:	681b      	ldr	r3, [r3, #0]
    4a6c:	2001      	movs	r0, #1
    4a6e:	4798      	blx	r3
    }

    hdr->alloc = 0;
    4a70:	2300      	movs	r3, #0
    4a72:	f845 3c18 	str.w	r3, [r5, #-24]
    hdr->trace_count = 0;
#endif

    // Regroup with block before
    //
    if( hdr->prev != NULL && hdr->prev->alloc == 0 )
    4a76:	f855 3c14 	ldr.w	r3, [r5, #-20]
    4a7a:	b1cb      	cbz	r3, 4ab0 <buffer_alloc_free+0x94>
    4a7c:	689a      	ldr	r2, [r3, #8]
    4a7e:	2a00      	cmp	r2, #0
    4a80:	d143      	bne.n	4b0a <buffer_alloc_free+0xee>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->prev->size += sizeof(memory_header) + hdr->size;
    4a82:	f855 2c1c 	ldr.w	r2, [r5, #-28]
    4a86:	6859      	ldr	r1, [r3, #4]
    4a88:	440a      	add	r2, r1
    4a8a:	3220      	adds	r2, #32
    4a8c:	605a      	str	r2, [r3, #4]
        hdr->prev->next = hdr->next;
    4a8e:	f855 3c14 	ldr.w	r3, [r5, #-20]
    4a92:	f855 2c10 	ldr.w	r2, [r5, #-16]
    4a96:	611a      	str	r2, [r3, #16]
        old = hdr;
        hdr = hdr->prev;
    4a98:	f855 5c14 	ldr.w	r5, [r5, #-20]

        if( hdr->next != NULL )
    4a9c:	692b      	ldr	r3, [r5, #16]
    4a9e:	b103      	cbz	r3, 4aa2 <buffer_alloc_free+0x86>
            hdr->next->prev = hdr;
    4aa0:	60dd      	str	r5, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    4aa2:	2220      	movs	r2, #32
    4aa4:	2100      	movs	r1, #0
    4aa6:	4620      	mov	r0, r4
    4aa8:	f003 f9c0 	bl	7e2c <memset>
        old = hdr;
    4aac:	4623      	mov	r3, r4
        hdr = hdr->prev;
    4aae:	462c      	mov	r4, r5
    }

    // Regroup with block after
    //
    if( hdr->next != NULL && hdr->next->alloc == 0 )
    4ab0:	6925      	ldr	r5, [r4, #16]
    4ab2:	b31d      	cbz	r5, 4afc <buffer_alloc_free+0xe0>
    4ab4:	68aa      	ldr	r2, [r5, #8]
    4ab6:	bb0a      	cbnz	r2, 4afc <buffer_alloc_free+0xe0>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->size += sizeof(memory_header) + hdr->next->size;
    4ab8:	686b      	ldr	r3, [r5, #4]
    4aba:	6862      	ldr	r2, [r4, #4]
    4abc:	4413      	add	r3, r2
    4abe:	3320      	adds	r3, #32
    4ac0:	6063      	str	r3, [r4, #4]
        old = hdr->next;
        hdr->next = hdr->next->next;
    4ac2:	692b      	ldr	r3, [r5, #16]
    4ac4:	6123      	str	r3, [r4, #16]

        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    4ac6:	6963      	ldr	r3, [r4, #20]
    4ac8:	b30b      	cbz	r3, 4b0e <buffer_alloc_free+0xf2>
        {
            if( hdr->prev_free != NULL )
    4aca:	b323      	cbz	r3, 4b16 <buffer_alloc_free+0xfa>
                hdr->prev_free->next_free = hdr->next_free;
    4acc:	69a2      	ldr	r2, [r4, #24]
    4ace:	619a      	str	r2, [r3, #24]
            else
                heap.first_free = hdr->next_free;

            if( hdr->next_free != NULL )
    4ad0:	69a3      	ldr	r3, [r4, #24]
    4ad2:	b10b      	cbz	r3, 4ad8 <buffer_alloc_free+0xbc>
                hdr->next_free->prev_free = hdr->prev_free;
    4ad4:	6962      	ldr	r2, [r4, #20]
    4ad6:	615a      	str	r2, [r3, #20]
        }

        hdr->prev_free = old->prev_free;
    4ad8:	696b      	ldr	r3, [r5, #20]
    4ada:	6163      	str	r3, [r4, #20]
        hdr->next_free = old->next_free;
    4adc:	69aa      	ldr	r2, [r5, #24]
    4ade:	61a2      	str	r2, [r4, #24]

        if( hdr->prev_free != NULL )
    4ae0:	b1eb      	cbz	r3, 4b1e <buffer_alloc_free+0x102>
            hdr->prev_free->next_free = hdr;
    4ae2:	619c      	str	r4, [r3, #24]
        else
            heap.first_free = hdr;

        if( hdr->next_free != NULL )
    4ae4:	69a3      	ldr	r3, [r4, #24]
    4ae6:	b103      	cbz	r3, 4aea <buffer_alloc_free+0xce>
            hdr->next_free->prev_free = hdr;
    4ae8:	615c      	str	r4, [r3, #20]

        if( hdr->next != NULL )
    4aea:	6923      	ldr	r3, [r4, #16]
    4aec:	b103      	cbz	r3, 4af0 <buffer_alloc_free+0xd4>
            hdr->next->prev = hdr;
    4aee:	60dc      	str	r4, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    4af0:	2220      	movs	r2, #32
    4af2:	2100      	movs	r1, #0
    4af4:	4628      	mov	r0, r5
    4af6:	f003 f999 	bl	7e2c <memset>
        old = hdr->next;
    4afa:	462b      	mov	r3, r5
    }

    // Prepend to free_list if we have not merged
    // (Does not have to stay in same order as prev / next list)
    //
    if( old == NULL )
    4afc:	b193      	cbz	r3, 4b24 <buffer_alloc_free+0x108>
        if( heap.first_free != NULL )
            heap.first_free->prev_free = hdr;
        heap.first_free = hdr;
    }

    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    4afe:	4b12      	ldr	r3, [pc, #72]	; (4b48 <buffer_alloc_free+0x12c>)
    4b00:	691b      	ldr	r3, [r3, #16]
    4b02:	f013 0f02 	tst.w	r3, #2
    4b06:	d115      	bne.n	4b34 <buffer_alloc_free+0x118>
        mbedtls_exit( 1 );
}
    4b08:	bd38      	pop	{r3, r4, r5, pc}
    memory_header *hdr, *old = NULL;
    4b0a:	2300      	movs	r3, #0
    4b0c:	e7d0      	b.n	4ab0 <buffer_alloc_free+0x94>
        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    4b0e:	69a2      	ldr	r2, [r4, #24]
    4b10:	2a00      	cmp	r2, #0
    4b12:	d1da      	bne.n	4aca <buffer_alloc_free+0xae>
    4b14:	e7e0      	b.n	4ad8 <buffer_alloc_free+0xbc>
                heap.first_free = hdr->next_free;
    4b16:	69a2      	ldr	r2, [r4, #24]
    4b18:	4b0b      	ldr	r3, [pc, #44]	; (4b48 <buffer_alloc_free+0x12c>)
    4b1a:	60da      	str	r2, [r3, #12]
    4b1c:	e7d8      	b.n	4ad0 <buffer_alloc_free+0xb4>
            heap.first_free = hdr;
    4b1e:	4b0a      	ldr	r3, [pc, #40]	; (4b48 <buffer_alloc_free+0x12c>)
    4b20:	60dc      	str	r4, [r3, #12]
    4b22:	e7df      	b.n	4ae4 <buffer_alloc_free+0xc8>
        hdr->next_free = heap.first_free;
    4b24:	4b08      	ldr	r3, [pc, #32]	; (4b48 <buffer_alloc_free+0x12c>)
    4b26:	68db      	ldr	r3, [r3, #12]
    4b28:	61a3      	str	r3, [r4, #24]
        if( heap.first_free != NULL )
    4b2a:	b103      	cbz	r3, 4b2e <buffer_alloc_free+0x112>
            heap.first_free->prev_free = hdr;
    4b2c:	615c      	str	r4, [r3, #20]
        heap.first_free = hdr;
    4b2e:	4b06      	ldr	r3, [pc, #24]	; (4b48 <buffer_alloc_free+0x12c>)
    4b30:	60dc      	str	r4, [r3, #12]
    4b32:	e7e4      	b.n	4afe <buffer_alloc_free+0xe2>
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    4b34:	f7ff ff4c 	bl	49d0 <verify_chain>
    4b38:	2800      	cmp	r0, #0
    4b3a:	d0e5      	beq.n	4b08 <buffer_alloc_free+0xec>
        mbedtls_exit( 1 );
    4b3c:	4b03      	ldr	r3, [pc, #12]	; (4b4c <buffer_alloc_free+0x130>)
    4b3e:	681b      	ldr	r3, [r3, #0]
    4b40:	2001      	movs	r0, #1
    4b42:	4798      	blx	r3
    4b44:	e7e0      	b.n	4b08 <buffer_alloc_free+0xec>
    4b46:	4770      	bx	lr
    4b48:	2002324c 	.word	0x2002324c
    4b4c:	20020060 	.word	0x20020060

00004b50 <buffer_alloc_calloc>:
{
    4b50:	b570      	push	{r4, r5, r6, lr}
    memory_header *new, *cur = heap.first_free;
    4b52:	4b4f      	ldr	r3, [pc, #316]	; (4c90 <buffer_alloc_calloc+0x140>)
    4b54:	68dc      	ldr	r4, [r3, #12]
    if( heap.buf == NULL || heap.first == NULL )
    4b56:	681d      	ldr	r5, [r3, #0]
    4b58:	2d00      	cmp	r5, #0
    4b5a:	d05a      	beq.n	4c12 <buffer_alloc_calloc+0xc2>
    4b5c:	689d      	ldr	r5, [r3, #8]
    4b5e:	2d00      	cmp	r5, #0
    4b60:	d057      	beq.n	4c12 <buffer_alloc_calloc+0xc2>
    original_len = len = n * size;
    4b62:	fb01 f600 	mul.w	r6, r1, r0
    if( n == 0 || size == 0 || len / n != size )
    4b66:	2800      	cmp	r0, #0
    4b68:	f000 8088 	beq.w	4c7c <buffer_alloc_calloc+0x12c>
    4b6c:	2900      	cmp	r1, #0
    4b6e:	f000 8087 	beq.w	4c80 <buffer_alloc_calloc+0x130>
    4b72:	fbb6 f0f0 	udiv	r0, r6, r0
    4b76:	4288      	cmp	r0, r1
    4b78:	f040 8084 	bne.w	4c84 <buffer_alloc_calloc+0x134>
    else if( len > (size_t)-MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    4b7c:	f116 0f04 	cmn.w	r6, #4
    4b80:	f200 8082 	bhi.w	4c88 <buffer_alloc_calloc+0x138>
    if( len % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    4b84:	f016 0f03 	tst.w	r6, #3
    4b88:	d008      	beq.n	4b9c <buffer_alloc_calloc+0x4c>
        len -= len % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    4b8a:	f026 0503 	bic.w	r5, r6, #3
        len += MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    4b8e:	3504      	adds	r5, #4
    while( cur != NULL )
    4b90:	b134      	cbz	r4, 4ba0 <buffer_alloc_calloc+0x50>
        if( cur->size >= len )
    4b92:	6863      	ldr	r3, [r4, #4]
    4b94:	42ab      	cmp	r3, r5
    4b96:	d203      	bcs.n	4ba0 <buffer_alloc_calloc+0x50>
        cur = cur->next_free;
    4b98:	69a4      	ldr	r4, [r4, #24]
    4b9a:	e7f9      	b.n	4b90 <buffer_alloc_calloc+0x40>
    original_len = len = n * size;
    4b9c:	4635      	mov	r5, r6
    4b9e:	e7f7      	b.n	4b90 <buffer_alloc_calloc+0x40>
    if( cur == NULL )
    4ba0:	2c00      	cmp	r4, #0
    4ba2:	d073      	beq.n	4c8c <buffer_alloc_calloc+0x13c>
    if( cur->alloc != 0 )
    4ba4:	68a3      	ldr	r3, [r4, #8]
    4ba6:	b11b      	cbz	r3, 4bb0 <buffer_alloc_calloc+0x60>
        mbedtls_exit( 1 );
    4ba8:	4b3a      	ldr	r3, [pc, #232]	; (4c94 <buffer_alloc_calloc+0x144>)
    4baa:	681b      	ldr	r3, [r3, #0]
    4bac:	2001      	movs	r0, #1
    4bae:	4798      	blx	r3
    if( cur->size - len < sizeof(memory_header) +
    4bb0:	6862      	ldr	r2, [r4, #4]
    4bb2:	1b52      	subs	r2, r2, r5
    4bb4:	2a23      	cmp	r2, #35	; 0x23
    4bb6:	d92e      	bls.n	4c16 <buffer_alloc_calloc+0xc6>
    p = ( (unsigned char *) cur ) + sizeof(memory_header) + len;
    4bb8:	f105 0120 	add.w	r1, r5, #32
    4bbc:	1863      	adds	r3, r4, r1
    new->size = cur->size - len - sizeof(memory_header);
    4bbe:	3a20      	subs	r2, #32
    4bc0:	605a      	str	r2, [r3, #4]
    new->alloc = 0;
    4bc2:	2200      	movs	r2, #0
    4bc4:	609a      	str	r2, [r3, #8]
    new->prev = cur;
    4bc6:	60dc      	str	r4, [r3, #12]
    new->next = cur->next;
    4bc8:	6922      	ldr	r2, [r4, #16]
    4bca:	611a      	str	r2, [r3, #16]
    new->magic1 = MAGIC1;
    4bcc:	4832      	ldr	r0, [pc, #200]	; (4c98 <buffer_alloc_calloc+0x148>)
    4bce:	5060      	str	r0, [r4, r1]
    new->magic2 = MAGIC2;
    4bd0:	4932      	ldr	r1, [pc, #200]	; (4c9c <buffer_alloc_calloc+0x14c>)
    4bd2:	61d9      	str	r1, [r3, #28]
    if( new->next != NULL )
    4bd4:	b102      	cbz	r2, 4bd8 <buffer_alloc_calloc+0x88>
        new->next->prev = new;
    4bd6:	60d3      	str	r3, [r2, #12]
    new->prev_free = cur->prev_free;
    4bd8:	6962      	ldr	r2, [r4, #20]
    4bda:	615a      	str	r2, [r3, #20]
    new->next_free = cur->next_free;
    4bdc:	69a1      	ldr	r1, [r4, #24]
    4bde:	6199      	str	r1, [r3, #24]
    if( new->prev_free != NULL )
    4be0:	2a00      	cmp	r2, #0
    4be2:	d03f      	beq.n	4c64 <buffer_alloc_calloc+0x114>
        new->prev_free->next_free = new;
    4be4:	6193      	str	r3, [r2, #24]
    if( new->next_free != NULL )
    4be6:	699a      	ldr	r2, [r3, #24]
    4be8:	b102      	cbz	r2, 4bec <buffer_alloc_calloc+0x9c>
        new->next_free->prev_free = new;
    4bea:	6153      	str	r3, [r2, #20]
    cur->alloc = 1;
    4bec:	2201      	movs	r2, #1
    4bee:	60a2      	str	r2, [r4, #8]
    cur->size = len;
    4bf0:	6065      	str	r5, [r4, #4]
    cur->next = new;
    4bf2:	6123      	str	r3, [r4, #16]
    cur->prev_free = NULL;
    4bf4:	2300      	movs	r3, #0
    4bf6:	6163      	str	r3, [r4, #20]
    cur->next_free = NULL;
    4bf8:	61a3      	str	r3, [r4, #24]
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    4bfa:	4b25      	ldr	r3, [pc, #148]	; (4c90 <buffer_alloc_calloc+0x140>)
    4bfc:	691b      	ldr	r3, [r3, #16]
    4bfe:	f013 0f01 	tst.w	r3, #1
    4c02:	d132      	bne.n	4c6a <buffer_alloc_calloc+0x11a>
    ret = (unsigned char *) cur + sizeof( memory_header );
    4c04:	f104 0520 	add.w	r5, r4, #32
    memset( ret, 0, original_len );
    4c08:	4632      	mov	r2, r6
    4c0a:	2100      	movs	r1, #0
    4c0c:	4628      	mov	r0, r5
    4c0e:	f003 f90d 	bl	7e2c <memset>
}
    4c12:	4628      	mov	r0, r5
    4c14:	bd70      	pop	{r4, r5, r6, pc}
        cur->alloc = 1;
    4c16:	2301      	movs	r3, #1
    4c18:	60a3      	str	r3, [r4, #8]
        if( cur->prev_free != NULL )
    4c1a:	6963      	ldr	r3, [r4, #20]
    4c1c:	b1ab      	cbz	r3, 4c4a <buffer_alloc_calloc+0xfa>
            cur->prev_free->next_free = cur->next_free;
    4c1e:	69a2      	ldr	r2, [r4, #24]
    4c20:	619a      	str	r2, [r3, #24]
        if( cur->next_free != NULL )
    4c22:	69a3      	ldr	r3, [r4, #24]
    4c24:	b10b      	cbz	r3, 4c2a <buffer_alloc_calloc+0xda>
            cur->next_free->prev_free = cur->prev_free;
    4c26:	6962      	ldr	r2, [r4, #20]
    4c28:	615a      	str	r2, [r3, #20]
        cur->prev_free = NULL;
    4c2a:	2300      	movs	r3, #0
    4c2c:	6163      	str	r3, [r4, #20]
        cur->next_free = NULL;
    4c2e:	61a3      	str	r3, [r4, #24]
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    4c30:	4b17      	ldr	r3, [pc, #92]	; (4c90 <buffer_alloc_calloc+0x140>)
    4c32:	691b      	ldr	r3, [r3, #16]
    4c34:	f013 0f01 	tst.w	r3, #1
    4c38:	d10b      	bne.n	4c52 <buffer_alloc_calloc+0x102>
        ret = (unsigned char *) cur + sizeof( memory_header );
    4c3a:	f104 0520 	add.w	r5, r4, #32
        memset( ret, 0, original_len );
    4c3e:	4632      	mov	r2, r6
    4c40:	2100      	movs	r1, #0
    4c42:	4628      	mov	r0, r5
    4c44:	f003 f8f2 	bl	7e2c <memset>
        return( ret );
    4c48:	e7e3      	b.n	4c12 <buffer_alloc_calloc+0xc2>
            heap.first_free = cur->next_free;
    4c4a:	69a2      	ldr	r2, [r4, #24]
    4c4c:	4b10      	ldr	r3, [pc, #64]	; (4c90 <buffer_alloc_calloc+0x140>)
    4c4e:	60da      	str	r2, [r3, #12]
    4c50:	e7e7      	b.n	4c22 <buffer_alloc_calloc+0xd2>
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    4c52:	f7ff febd 	bl	49d0 <verify_chain>
    4c56:	2800      	cmp	r0, #0
    4c58:	d0ef      	beq.n	4c3a <buffer_alloc_calloc+0xea>
            mbedtls_exit( 1 );
    4c5a:	4b0e      	ldr	r3, [pc, #56]	; (4c94 <buffer_alloc_calloc+0x144>)
    4c5c:	681b      	ldr	r3, [r3, #0]
    4c5e:	2001      	movs	r0, #1
    4c60:	4798      	blx	r3
    4c62:	e7ea      	b.n	4c3a <buffer_alloc_calloc+0xea>
        heap.first_free = new;
    4c64:	4a0a      	ldr	r2, [pc, #40]	; (4c90 <buffer_alloc_calloc+0x140>)
    4c66:	60d3      	str	r3, [r2, #12]
    4c68:	e7bd      	b.n	4be6 <buffer_alloc_calloc+0x96>
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    4c6a:	f7ff feb1 	bl	49d0 <verify_chain>
    4c6e:	2800      	cmp	r0, #0
    4c70:	d0c8      	beq.n	4c04 <buffer_alloc_calloc+0xb4>
        mbedtls_exit( 1 );
    4c72:	4b08      	ldr	r3, [pc, #32]	; (4c94 <buffer_alloc_calloc+0x144>)
    4c74:	681b      	ldr	r3, [r3, #0]
    4c76:	2001      	movs	r0, #1
    4c78:	4798      	blx	r3
    4c7a:	e7c3      	b.n	4c04 <buffer_alloc_calloc+0xb4>
        return( NULL );
    4c7c:	2500      	movs	r5, #0
    4c7e:	e7c8      	b.n	4c12 <buffer_alloc_calloc+0xc2>
    4c80:	2500      	movs	r5, #0
    4c82:	e7c6      	b.n	4c12 <buffer_alloc_calloc+0xc2>
    4c84:	2500      	movs	r5, #0
    4c86:	e7c4      	b.n	4c12 <buffer_alloc_calloc+0xc2>
        return( NULL );
    4c88:	2500      	movs	r5, #0
    4c8a:	e7c2      	b.n	4c12 <buffer_alloc_calloc+0xc2>
        return( NULL );
    4c8c:	4625      	mov	r5, r4
    4c8e:	e7c0      	b.n	4c12 <buffer_alloc_calloc+0xc2>
    4c90:	2002324c 	.word	0x2002324c
    4c94:	20020060 	.word	0x20020060
    4c98:	ff00aa55 	.word	0xff00aa55
    4c9c:	ee119966 	.word	0xee119966

00004ca0 <mbedtls_memory_buffer_alloc_init>:
    (void) mbedtls_mutex_unlock( &heap.mutex );
}
#endif /* MBEDTLS_THREADING_C */

void mbedtls_memory_buffer_alloc_init( unsigned char *buf, size_t len )
{
    4ca0:	b538      	push	{r3, r4, r5, lr}
    4ca2:	4605      	mov	r5, r0
    4ca4:	460c      	mov	r4, r1
    memset( &heap, 0, sizeof( buffer_alloc_ctx ) );
    4ca6:	2214      	movs	r2, #20
    4ca8:	2100      	movs	r1, #0
    4caa:	4813      	ldr	r0, [pc, #76]	; (4cf8 <mbedtls_memory_buffer_alloc_init+0x58>)
    4cac:	f003 f8be 	bl	7e2c <memset>
#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_init( &heap.mutex );
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc_mutexed,
                              buffer_alloc_free_mutexed );
#else
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc, buffer_alloc_free );
    4cb0:	4912      	ldr	r1, [pc, #72]	; (4cfc <mbedtls_memory_buffer_alloc_init+0x5c>)
    4cb2:	4813      	ldr	r0, [pc, #76]	; (4d00 <mbedtls_memory_buffer_alloc_init+0x60>)
    4cb4:	f000 f838 	bl	4d28 <mbedtls_platform_set_calloc_free>
#endif

    if( len < sizeof( memory_header ) + MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    4cb8:	2c23      	cmp	r4, #35	; 0x23
    4cba:	d91c      	bls.n	4cf6 <mbedtls_memory_buffer_alloc_init+0x56>
        return;
    else if( (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    4cbc:	f015 0303 	ands.w	r3, r5, #3
    4cc0:	d004      	beq.n	4ccc <mbedtls_memory_buffer_alloc_init+0x2c>
    {
        /* Adjust len first since buf is used in the computation */
        len -= MBEDTLS_MEMORY_ALIGN_MULTIPLE
    4cc2:	441c      	add	r4, r3
    4cc4:	3c04      	subs	r4, #4
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    4cc6:	f1c3 0304 	rsb	r3, r3, #4
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
    4cca:	441d      	add	r5, r3
    }

    memset( buf, 0, len );
    4ccc:	4622      	mov	r2, r4
    4cce:	2100      	movs	r1, #0
    4cd0:	4628      	mov	r0, r5
    4cd2:	f003 f8ab 	bl	7e2c <memset>

    heap.buf = buf;
    4cd6:	4b08      	ldr	r3, [pc, #32]	; (4cf8 <mbedtls_memory_buffer_alloc_init+0x58>)
    4cd8:	601d      	str	r5, [r3, #0]
    heap.len = len;
    4cda:	605c      	str	r4, [r3, #4]

    heap.first = (memory_header *)buf;
    4cdc:	609d      	str	r5, [r3, #8]
    heap.first->size = len - sizeof( memory_header );
    4cde:	3c20      	subs	r4, #32
    4ce0:	606c      	str	r4, [r5, #4]
    heap.first->magic1 = MAGIC1;
    4ce2:	689a      	ldr	r2, [r3, #8]
    4ce4:	4907      	ldr	r1, [pc, #28]	; (4d04 <mbedtls_memory_buffer_alloc_init+0x64>)
    4ce6:	6011      	str	r1, [r2, #0]
    heap.first->magic2 = MAGIC2;
    4ce8:	689a      	ldr	r2, [r3, #8]
    4cea:	f1a1 2110 	sub.w	r1, r1, #268439552	; 0x10001000
    4cee:	f1a1 11ef 	sub.w	r1, r1, #15663343	; 0xef00ef
    4cf2:	61d1      	str	r1, [r2, #28]
    heap.first_free = heap.first;
    4cf4:	60da      	str	r2, [r3, #12]
}
    4cf6:	bd38      	pop	{r3, r4, r5, pc}
    4cf8:	2002324c 	.word	0x2002324c
    4cfc:	00004a1d 	.word	0x00004a1d
    4d00:	00004b51 	.word	0x00004b51
    4d04:	ff00aa55 	.word	0xff00aa55

00004d08 <mbedtls_calloc>:

static void * (*mbedtls_calloc_func)( size_t, size_t ) = MBEDTLS_PLATFORM_STD_CALLOC;
static void (*mbedtls_free_func)( void * ) = MBEDTLS_PLATFORM_STD_FREE;

void * mbedtls_calloc( size_t nmemb, size_t size )
{
    4d08:	b508      	push	{r3, lr}
    return (*mbedtls_calloc_func)( nmemb, size );
    4d0a:	4b02      	ldr	r3, [pc, #8]	; (4d14 <mbedtls_calloc+0xc>)
    4d0c:	681b      	ldr	r3, [r3, #0]
    4d0e:	4798      	blx	r3
}
    4d10:	bd08      	pop	{r3, pc}
    4d12:	bf00      	nop
    4d14:	2002005c 	.word	0x2002005c

00004d18 <mbedtls_free>:

void mbedtls_free( void * ptr )
{
    4d18:	b508      	push	{r3, lr}
    (*mbedtls_free_func)( ptr );
    4d1a:	4b02      	ldr	r3, [pc, #8]	; (4d24 <mbedtls_free+0xc>)
    4d1c:	681b      	ldr	r3, [r3, #0]
    4d1e:	4798      	blx	r3
}
    4d20:	bd08      	pop	{r3, pc}
    4d22:	bf00      	nop
    4d24:	20020064 	.word	0x20020064

00004d28 <mbedtls_platform_set_calloc_free>:

int mbedtls_platform_set_calloc_free( void * (*calloc_func)( size_t, size_t ),
                              void (*free_func)( void * ) )
{
    mbedtls_calloc_func = calloc_func;
    4d28:	4b02      	ldr	r3, [pc, #8]	; (4d34 <mbedtls_platform_set_calloc_free+0xc>)
    4d2a:	6018      	str	r0, [r3, #0]
    mbedtls_free_func = free_func;
    4d2c:	4b02      	ldr	r3, [pc, #8]	; (4d38 <mbedtls_platform_set_calloc_free+0x10>)
    4d2e:	6019      	str	r1, [r3, #0]
    return( 0 );
}
    4d30:	2000      	movs	r0, #0
    4d32:	4770      	bx	lr
    4d34:	2002005c 	.word	0x2002005c
    4d38:	20020064 	.word	0x20020064

00004d3c <mbedtls_platform_zeroize>:

void mbedtls_platform_zeroize( void *buf, size_t len )
{
    MBEDTLS_INTERNAL_VALIDATE( len == 0 || buf != NULL );

    if( len > 0 )
    4d3c:	b131      	cbz	r1, 4d4c <mbedtls_platform_zeroize+0x10>
{
    4d3e:	b508      	push	{r3, lr}
    4d40:	460a      	mov	r2, r1
        memset_func( buf, 0, len );
    4d42:	4b03      	ldr	r3, [pc, #12]	; (4d50 <mbedtls_platform_zeroize+0x14>)
    4d44:	681b      	ldr	r3, [r3, #0]
    4d46:	2100      	movs	r1, #0
    4d48:	4798      	blx	r3
}
    4d4a:	bd08      	pop	{r3, pc}
    4d4c:	4770      	bx	lr
    4d4e:	bf00      	nop
    4d50:	20020068 	.word	0x20020068

00004d54 <rsa_check_context>:
 * that the RSA primitives will be able to execute without error.
 * It does *not* make guarantees for consistency of the parameters.
 */
static int rsa_check_context( mbedtls_rsa_context const *ctx, int is_priv,
                              int blinding_needed )
{
    4d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d56:	4604      	mov	r4, r0
    4d58:	460d      	mov	r5, r1
    /* blinding_needed is only used for NO_CRT to decide whether
     * P,Q need to be present or not. */
    ((void) blinding_needed);
#endif

    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    4d5a:	6847      	ldr	r7, [r0, #4]
    4d5c:	f100 0608 	add.w	r6, r0, #8
    4d60:	4630      	mov	r0, r6
    4d62:	f003 fe58 	bl	8a16 <mbedtls_mpi_size>
    4d66:	4287      	cmp	r7, r0
    4d68:	d151      	bne.n	4e0e <rsa_check_context+0xba>
        ctx->len > MBEDTLS_MPI_MAX_SIZE )
    4d6a:	6863      	ldr	r3, [r4, #4]
    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    4d6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4d70:	d84f      	bhi.n	4e12 <rsa_check_context+0xbe>
     * 1. Modular exponentiation needs positive, odd moduli.
     */

    /* Modular exponentiation wrt. N is always used for
     * RSA public key operations. */
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    4d72:	2100      	movs	r1, #0
    4d74:	4630      	mov	r0, r6
    4d76:	f003 ffd1 	bl	8d1c <mbedtls_mpi_cmp_int>
    4d7a:	2800      	cmp	r0, #0
    4d7c:	dd2a      	ble.n	4dd4 <rsa_check_context+0x80>
        mbedtls_mpi_get_bit( &ctx->N, 0 ) == 0  )
    4d7e:	2100      	movs	r1, #0
    4d80:	4630      	mov	r0, r6
    4d82:	f003 fe20 	bl	89c6 <mbedtls_mpi_get_bit>
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    4d86:	b328      	cbz	r0, 4dd4 <rsa_check_context+0x80>

#if !defined(MBEDTLS_RSA_NO_CRT)
    /* Modular exponentiation for P and Q is only
     * used for private key operations and if CRT
     * is used. */
    if( is_priv &&
    4d88:	b1cd      	cbz	r5, 4dbe <rsa_check_context+0x6a>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    4d8a:	f104 062c 	add.w	r6, r4, #44	; 0x2c
    4d8e:	2100      	movs	r1, #0
    4d90:	4630      	mov	r0, r6
    4d92:	f003 ffc3 	bl	8d1c <mbedtls_mpi_cmp_int>
    if( is_priv &&
    4d96:	2800      	cmp	r0, #0
    4d98:	dd1e      	ble.n	4dd8 <rsa_check_context+0x84>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    4d9a:	2100      	movs	r1, #0
    4d9c:	4630      	mov	r0, r6
    4d9e:	f003 fe12 	bl	89c6 <mbedtls_mpi_get_bit>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    4da2:	b1c8      	cbz	r0, 4dd8 <rsa_check_context+0x84>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    4da4:	f104 0638 	add.w	r6, r4, #56	; 0x38
    4da8:	2100      	movs	r1, #0
    4daa:	4630      	mov	r0, r6
    4dac:	f003 ffb6 	bl	8d1c <mbedtls_mpi_cmp_int>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    4db0:	2800      	cmp	r0, #0
    4db2:	dd11      	ble.n	4dd8 <rsa_check_context+0x84>
          mbedtls_mpi_get_bit( &ctx->Q, 0 ) == 0  ) )
    4db4:	2100      	movs	r1, #0
    4db6:	4630      	mov	r0, r6
    4db8:	f003 fe05 	bl	89c6 <mbedtls_mpi_get_bit>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    4dbc:	b160      	cbz	r0, 4dd8 <rsa_check_context+0x84>
    /*
     * 2. Exponents must be positive
     */

    /* Always need E for public key operations */
    if( mbedtls_mpi_cmp_int( &ctx->E, 0 ) <= 0 )
    4dbe:	2100      	movs	r1, #0
    4dc0:	f104 0014 	add.w	r0, r4, #20
    4dc4:	f003 ffaa 	bl	8d1c <mbedtls_mpi_cmp_int>
    4dc8:	2800      	cmp	r0, #0
    4dca:	dd24      	ble.n	4e16 <rsa_check_context+0xc2>
    /* For private key operations, use D or DP & DQ
     * as (unblinded) exponents. */
    if( is_priv && mbedtls_mpi_cmp_int( &ctx->D, 0 ) <= 0 )
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
#else
    if( is_priv &&
    4dcc:	b935      	cbnz	r5, 4ddc <rsa_check_context+0x88>
#endif

    /* It wouldn't lead to an error if it wasn't satisfied,
     * but check for QP >= 1 nonetheless. */
#if !defined(MBEDTLS_RSA_NO_CRT)
    if( is_priv &&
    4dce:	b9ad      	cbnz	r5, 4dfc <rsa_check_context+0xa8>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    }
#endif

    return( 0 );
}
    4dd0:	4628      	mov	r0, r5
    4dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4dd4:	4d12      	ldr	r5, [pc, #72]	; (4e20 <rsa_check_context+0xcc>)
    4dd6:	e7fb      	b.n	4dd0 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4dd8:	4d11      	ldr	r5, [pc, #68]	; (4e20 <rsa_check_context+0xcc>)
    4dda:	e7f9      	b.n	4dd0 <rsa_check_context+0x7c>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    4ddc:	2100      	movs	r1, #0
    4dde:	f104 0044 	add.w	r0, r4, #68	; 0x44
    4de2:	f003 ff9b 	bl	8d1c <mbedtls_mpi_cmp_int>
    if( is_priv &&
    4de6:	2800      	cmp	r0, #0
    4de8:	dd06      	ble.n	4df8 <rsa_check_context+0xa4>
          mbedtls_mpi_cmp_int( &ctx->DQ, 0 ) <= 0  ) )
    4dea:	2100      	movs	r1, #0
    4dec:	f104 0050 	add.w	r0, r4, #80	; 0x50
    4df0:	f003 ff94 	bl	8d1c <mbedtls_mpi_cmp_int>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    4df4:	2800      	cmp	r0, #0
    4df6:	dcea      	bgt.n	4dce <rsa_check_context+0x7a>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4df8:	4d09      	ldr	r5, [pc, #36]	; (4e20 <rsa_check_context+0xcc>)
    4dfa:	e7e9      	b.n	4dd0 <rsa_check_context+0x7c>
        mbedtls_mpi_cmp_int( &ctx->QP, 0 ) <= 0 )
    4dfc:	2100      	movs	r1, #0
    4dfe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    4e02:	f003 ff8b 	bl	8d1c <mbedtls_mpi_cmp_int>
    if( is_priv &&
    4e06:	2800      	cmp	r0, #0
    4e08:	dd07      	ble.n	4e1a <rsa_check_context+0xc6>
    return( 0 );
    4e0a:	2500      	movs	r5, #0
    4e0c:	e7e0      	b.n	4dd0 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4e0e:	4d04      	ldr	r5, [pc, #16]	; (4e20 <rsa_check_context+0xcc>)
    4e10:	e7de      	b.n	4dd0 <rsa_check_context+0x7c>
    4e12:	4d03      	ldr	r5, [pc, #12]	; (4e20 <rsa_check_context+0xcc>)
    4e14:	e7dc      	b.n	4dd0 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4e16:	4d02      	ldr	r5, [pc, #8]	; (4e20 <rsa_check_context+0xcc>)
    4e18:	e7da      	b.n	4dd0 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4e1a:	4d01      	ldr	r5, [pc, #4]	; (4e20 <rsa_check_context+0xcc>)
    4e1c:	e7d8      	b.n	4dd0 <rsa_check_context+0x7c>
    4e1e:	bf00      	nop
    4e20:	ffffbf80 	.word	0xffffbf80

00004e24 <mbedtls_rsa_check_pubkey>:

/*
 * Check a public RSA key
 */
int mbedtls_rsa_check_pubkey( const mbedtls_rsa_context *ctx )
{
    4e24:	b570      	push	{r4, r5, r6, lr}
    4e26:	4604      	mov	r4, r0
    RSA_VALIDATE_RET( ctx != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) != 0 )
    4e28:	2200      	movs	r2, #0
    4e2a:	4611      	mov	r1, r2
    4e2c:	f7ff ff92 	bl	4d54 <rsa_check_context>
    4e30:	b9e0      	cbnz	r0, 4e6c <mbedtls_rsa_check_pubkey+0x48>
    4e32:	4606      	mov	r6, r0
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );

    if( mbedtls_mpi_bitlen( &ctx->N ) < 128 )
    4e34:	f104 0508 	add.w	r5, r4, #8
    4e38:	4628      	mov	r0, r5
    4e3a:	f003 fdd5 	bl	89e8 <mbedtls_mpi_bitlen>
    4e3e:	287f      	cmp	r0, #127	; 0x7f
    4e40:	d916      	bls.n	4e70 <mbedtls_rsa_check_pubkey+0x4c>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    4e42:	3414      	adds	r4, #20
    4e44:	2100      	movs	r1, #0
    4e46:	4620      	mov	r0, r4
    4e48:	f003 fdbd 	bl	89c6 <mbedtls_mpi_get_bit>
    4e4c:	b160      	cbz	r0, 4e68 <mbedtls_rsa_check_pubkey+0x44>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    4e4e:	4620      	mov	r0, r4
    4e50:	f003 fdca 	bl	89e8 <mbedtls_mpi_bitlen>
    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    4e54:	2801      	cmp	r0, #1
    4e56:	d907      	bls.n	4e68 <mbedtls_rsa_check_pubkey+0x44>
        mbedtls_mpi_cmp_mpi( &ctx->E, &ctx->N ) >= 0 )
    4e58:	4629      	mov	r1, r5
    4e5a:	4620      	mov	r0, r4
    4e5c:	f003 ff16 	bl	8c8c <mbedtls_mpi_cmp_mpi>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    4e60:	2800      	cmp	r0, #0
    4e62:	da01      	bge.n	4e68 <mbedtls_rsa_check_pubkey+0x44>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    return( 0 );
}
    4e64:	4630      	mov	r0, r6
    4e66:	bd70      	pop	{r4, r5, r6, pc}
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    4e68:	4e02      	ldr	r6, [pc, #8]	; (4e74 <mbedtls_rsa_check_pubkey+0x50>)
    4e6a:	e7fb      	b.n	4e64 <mbedtls_rsa_check_pubkey+0x40>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    4e6c:	4e01      	ldr	r6, [pc, #4]	; (4e74 <mbedtls_rsa_check_pubkey+0x50>)
    4e6e:	e7f9      	b.n	4e64 <mbedtls_rsa_check_pubkey+0x40>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    4e70:	4e00      	ldr	r6, [pc, #0]	; (4e74 <mbedtls_rsa_check_pubkey+0x50>)
    4e72:	e7f7      	b.n	4e64 <mbedtls_rsa_check_pubkey+0x40>
    4e74:	ffffbe00 	.word	0xffffbe00

00004e78 <mbedtls_rsa_public>:
 * Do an RSA public key operation
 */
int mbedtls_rsa_public( mbedtls_rsa_context *ctx,
                const unsigned char *input,
                unsigned char *output )
{
    4e78:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e7a:	b087      	sub	sp, #28
    4e7c:	4604      	mov	r4, r0
    4e7e:	460d      	mov	r5, r1
    4e80:	4616      	mov	r6, r2
    mbedtls_mpi T;
    RSA_VALIDATE_RET( ctx != NULL );
    RSA_VALIDATE_RET( input != NULL );
    RSA_VALIDATE_RET( output != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) )
    4e82:	2200      	movs	r2, #0
    4e84:	4611      	mov	r1, r2
    4e86:	f7ff ff65 	bl	4d54 <rsa_check_context>
    4e8a:	bb98      	cbnz	r0, 4ef4 <mbedtls_rsa_public+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );

    mbedtls_mpi_init( &T );
    4e8c:	a803      	add	r0, sp, #12
    4e8e:	f003 fd09 	bl	88a4 <mbedtls_mpi_init>
#if defined(MBEDTLS_THREADING_C)
    if( ( ret = mbedtls_mutex_lock( &ctx->mutex ) ) != 0 )
        return( ret );
#endif

    MBEDTLS_MPI_CHK( mbedtls_mpi_read_binary( &T, input, ctx->len ) );
    4e92:	6862      	ldr	r2, [r4, #4]
    4e94:	4629      	mov	r1, r5
    4e96:	a803      	add	r0, sp, #12
    4e98:	f003 fdc3 	bl	8a22 <mbedtls_mpi_read_binary>
    4e9c:	4605      	mov	r5, r0
    4e9e:	b130      	cbz	r0, 4eae <mbedtls_rsa_public+0x36>
#if defined(MBEDTLS_THREADING_C)
    if( mbedtls_mutex_unlock( &ctx->mutex ) != 0 )
        return( MBEDTLS_ERR_THREADING_MUTEX_ERROR );
#endif

    mbedtls_mpi_free( &T );
    4ea0:	a803      	add	r0, sp, #12
    4ea2:	f003 fd05 	bl	88b0 <mbedtls_mpi_free>

    if( ret != 0 )
    4ea6:	bb15      	cbnz	r5, 4eee <mbedtls_rsa_public+0x76>
        return( MBEDTLS_ERR_RSA_PUBLIC_FAILED + ret );

    return( 0 );
}
    4ea8:	4628      	mov	r0, r5
    4eaa:	b007      	add	sp, #28
    4eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if( mbedtls_mpi_cmp_mpi( &T, &ctx->N ) >= 0 )
    4eae:	f104 0508 	add.w	r5, r4, #8
    4eb2:	4629      	mov	r1, r5
    4eb4:	a803      	add	r0, sp, #12
    4eb6:	f003 fee9 	bl	8c8c <mbedtls_mpi_cmp_mpi>
    4eba:	2800      	cmp	r0, #0
    4ebc:	db02      	blt.n	4ec4 <mbedtls_rsa_public+0x4c>
        ret = MBEDTLS_ERR_MPI_BAD_INPUT_DATA;
    4ebe:	f06f 0503 	mvn.w	r5, #3
    4ec2:	e7ed      	b.n	4ea0 <mbedtls_rsa_public+0x28>
    olen = ctx->len;
    4ec4:	6867      	ldr	r7, [r4, #4]
    MBEDTLS_MPI_CHK( mbedtls_mpi_exp_mod( &T, &T, &ctx->E, &ctx->N, &ctx->RN ) );
    4ec6:	f104 0368 	add.w	r3, r4, #104	; 0x68
    4eca:	9300      	str	r3, [sp, #0]
    4ecc:	462b      	mov	r3, r5
    4ece:	f104 0214 	add.w	r2, r4, #20
    4ed2:	a903      	add	r1, sp, #12
    4ed4:	4608      	mov	r0, r1
    4ed6:	f004 fa96 	bl	9406 <mbedtls_mpi_exp_mod>
    4eda:	4605      	mov	r5, r0
    4edc:	2800      	cmp	r0, #0
    4ede:	d1df      	bne.n	4ea0 <mbedtls_rsa_public+0x28>
    MBEDTLS_MPI_CHK( mbedtls_mpi_write_binary( &T, output, olen ) );
    4ee0:	463a      	mov	r2, r7
    4ee2:	4631      	mov	r1, r6
    4ee4:	a803      	add	r0, sp, #12
    4ee6:	f003 fdcb 	bl	8a80 <mbedtls_mpi_write_binary>
    4eea:	4605      	mov	r5, r0
cleanup:
    4eec:	e7d8      	b.n	4ea0 <mbedtls_rsa_public+0x28>
        return( MBEDTLS_ERR_RSA_PUBLIC_FAILED + ret );
    4eee:	f5a5 4585 	sub.w	r5, r5, #17024	; 0x4280
    4ef2:	e7d9      	b.n	4ea8 <mbedtls_rsa_public+0x30>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    4ef4:	4d00      	ldr	r5, [pc, #0]	; (4ef8 <mbedtls_rsa_public+0x80>)
    4ef6:	e7d7      	b.n	4ea8 <mbedtls_rsa_public+0x30>
    4ef8:	ffffbf80 	.word	0xffffbf80

00004efc <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    4efc:	2300      	movs	r3, #0
    4efe:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
    4f00:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
    4f02:	460b      	mov	r3, r1
    4f04:	b9b9      	cbnz	r1, 4f36 <mbedtls_sha256_starts_ret+0x3a>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
    4f06:	4a19      	ldr	r2, [pc, #100]	; (4f6c <mbedtls_sha256_starts_ret+0x70>)
    4f08:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0xBB67AE85;
    4f0a:	4a19      	ldr	r2, [pc, #100]	; (4f70 <mbedtls_sha256_starts_ret+0x74>)
    4f0c:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3C6EF372;
    4f0e:	4a19      	ldr	r2, [pc, #100]	; (4f74 <mbedtls_sha256_starts_ret+0x78>)
    4f10:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xA54FF53A;
    4f12:	4a19      	ldr	r2, [pc, #100]	; (4f78 <mbedtls_sha256_starts_ret+0x7c>)
    4f14:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0x510E527F;
    4f16:	4a19      	ldr	r2, [pc, #100]	; (4f7c <mbedtls_sha256_starts_ret+0x80>)
    4f18:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x9B05688C;
    4f1a:	4a19      	ldr	r2, [pc, #100]	; (4f80 <mbedtls_sha256_starts_ret+0x84>)
    4f1c:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x1F83D9AB;
    4f1e:	4a19      	ldr	r2, [pc, #100]	; (4f84 <mbedtls_sha256_starts_ret+0x88>)
    4f20:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    4f22:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
    4f26:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
    4f2a:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
    4f2e:	6242      	str	r2, [r0, #36]	; 0x24
        ctx->state[5] = 0x68581511;
        ctx->state[6] = 0x64F98FA7;
        ctx->state[7] = 0xBEFA4FA4;
    }

    ctx->is224 = is224;
    4f30:	6683      	str	r3, [r0, #104]	; 0x68

    return( 0 );
}
    4f32:	2000      	movs	r0, #0
    4f34:	4770      	bx	lr
        ctx->state[0] = 0xC1059ED8;
    4f36:	4a14      	ldr	r2, [pc, #80]	; (4f88 <mbedtls_sha256_starts_ret+0x8c>)
    4f38:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0x367CD507;
    4f3a:	4a14      	ldr	r2, [pc, #80]	; (4f8c <mbedtls_sha256_starts_ret+0x90>)
    4f3c:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3070DD17;
    4f3e:	f102 4279 	add.w	r2, r2, #4177526784	; 0xf9000000
    4f42:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
    4f46:	f502 6201 	add.w	r2, r2, #2064	; 0x810
    4f4a:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xF70E5939;
    4f4c:	4a10      	ldr	r2, [pc, #64]	; (4f90 <mbedtls_sha256_starts_ret+0x94>)
    4f4e:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
    4f50:	4a10      	ldr	r2, [pc, #64]	; (4f94 <mbedtls_sha256_starts_ret+0x98>)
    4f52:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x68581511;
    4f54:	f102 42d1 	add.w	r2, r2, #1753219072	; 0x68800000
    4f58:	f502 12c0 	add.w	r2, r2, #1572864	; 0x180000
    4f5c:	f502 621e 	add.w	r2, r2, #2528	; 0x9e0
    4f60:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    4f62:	4a0d      	ldr	r2, [pc, #52]	; (4f98 <mbedtls_sha256_starts_ret+0x9c>)
    4f64:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    4f66:	4a0d      	ldr	r2, [pc, #52]	; (4f9c <mbedtls_sha256_starts_ret+0xa0>)
    4f68:	6242      	str	r2, [r0, #36]	; 0x24
    4f6a:	e7e1      	b.n	4f30 <mbedtls_sha256_starts_ret+0x34>
    4f6c:	6a09e667 	.word	0x6a09e667
    4f70:	bb67ae85 	.word	0xbb67ae85
    4f74:	3c6ef372 	.word	0x3c6ef372
    4f78:	a54ff53a 	.word	0xa54ff53a
    4f7c:	510e527f 	.word	0x510e527f
    4f80:	9b05688c 	.word	0x9b05688c
    4f84:	1f83d9ab 	.word	0x1f83d9ab
    4f88:	c1059ed8 	.word	0xc1059ed8
    4f8c:	367cd507 	.word	0x367cd507
    4f90:	f70e5939 	.word	0xf70e5939
    4f94:	ffc00b31 	.word	0xffc00b31
    4f98:	64f98fa7 	.word	0x64f98fa7
    4f9c:	befa4fa4 	.word	0xbefa4fa4

00004fa0 <mbedtls_internal_sha256_process>:
        (d) += temp1; (h) = temp1 + temp2;              \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    4fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4fa4:	b0d1      	sub	sp, #324	; 0x144
    4fa6:	9007      	str	r0, [sp, #28]
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
    4fa8:	2300      	movs	r3, #0
    4faa:	e006      	b.n	4fba <mbedtls_internal_sha256_process+0x1a>
        A[i] = ctx->state[i];
    4fac:	1c9a      	adds	r2, r3, #2
    4fae:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    4fb2:	ac08      	add	r4, sp, #32
    4fb4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for( i = 0; i < 8; i++ )
    4fb8:	3301      	adds	r3, #1
    4fba:	2b07      	cmp	r3, #7
    4fbc:	d9f6      	bls.n	4fac <mbedtls_internal_sha256_process+0xc>

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
    4fbe:	2200      	movs	r2, #0
    4fc0:	2a0f      	cmp	r2, #15
    4fc2:	d811      	bhi.n	4fe8 <mbedtls_internal_sha256_process+0x48>
        GET_UINT32_BE( W[i], data, 4 * i );
    4fc4:	f811 4022 	ldrb.w	r4, [r1, r2, lsl #2]
    4fc8:	eb01 0082 	add.w	r0, r1, r2, lsl #2
    4fcc:	7843      	ldrb	r3, [r0, #1]
    4fce:	041b      	lsls	r3, r3, #16
    4fd0:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
    4fd4:	7884      	ldrb	r4, [r0, #2]
    4fd6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    4fda:	78c0      	ldrb	r0, [r0, #3]
    4fdc:	4303      	orrs	r3, r0
    4fde:	a810      	add	r0, sp, #64	; 0x40
    4fe0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    for( i = 0; i < 16; i++ )
    4fe4:	3201      	adds	r2, #1
    4fe6:	e7eb      	b.n	4fc0 <mbedtls_internal_sha256_process+0x20>

    for( i = 0; i < 16; i += 8 )
    4fe8:	f04f 0e00 	mov.w	lr, #0
    4fec:	e142      	b.n	5274 <mbedtls_internal_sha256_process+0x2d4>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i+0], K[i+0] );
    4fee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4ff0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    4ff2:	ea4f 21f6 	mov.w	r1, r6, ror #11
    4ff6:	ea81 11b6 	eor.w	r1, r1, r6, ror #6
    4ffa:	ea81 6176 	eor.w	r1, r1, r6, ror #25
    4ffe:	4419      	add	r1, r3
    5000:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    5002:	980d      	ldr	r0, [sp, #52]	; 0x34
    5004:	ea84 0300 	eor.w	r3, r4, r0
    5008:	4033      	ands	r3, r6
    500a:	4063      	eors	r3, r4
    500c:	4419      	add	r1, r3
    500e:	f8df 8734 	ldr.w	r8, [pc, #1844]	; 5744 <mbedtls_internal_sha256_process+0x7a4>
    5012:	f858 302e 	ldr.w	r3, [r8, lr, lsl #2]
    5016:	4419      	add	r1, r3
    5018:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
    501c:	f85c 302e 	ldr.w	r3, [ip, lr, lsl #2]
    5020:	4419      	add	r1, r3
    5022:	9d08      	ldr	r5, [sp, #32]
    5024:	ea4f 3a75 	mov.w	sl, r5, ror #13
    5028:	ea8a 0ab5 	eor.w	sl, sl, r5, ror #2
    502c:	ea8a 5ab5 	eor.w	sl, sl, r5, ror #22
    5030:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5032:	ea05 0307 	and.w	r3, r5, r7
    5036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5038:	ea45 0907 	orr.w	r9, r5, r7
    503c:	ea02 0909 	and.w	r9, r2, r9
    5040:	ea43 0309 	orr.w	r3, r3, r9
    5044:	449a      	add	sl, r3
    5046:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5048:	eb01 0903 	add.w	r9, r1, r3
    504c:	4451      	add	r1, sl
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i+1], K[i+1] );
    504e:	ea4f 23f9 	mov.w	r3, r9, ror #11
    5052:	ea83 13b9 	eor.w	r3, r3, r9, ror #6
    5056:	ea83 6379 	eor.w	r3, r3, r9, ror #25
    505a:	441c      	add	r4, r3
    505c:	ea86 0300 	eor.w	r3, r6, r0
    5060:	ea09 0303 	and.w	r3, r9, r3
    5064:	4043      	eors	r3, r0
    5066:	441c      	add	r4, r3
    5068:	f10e 0a01 	add.w	sl, lr, #1
    506c:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    5070:	441c      	add	r4, r3
    5072:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    5076:	441c      	add	r4, r3
    5078:	ea4f 3371 	mov.w	r3, r1, ror #13
    507c:	ea83 03b1 	eor.w	r3, r3, r1, ror #2
    5080:	ea83 53b1 	eor.w	r3, r3, r1, ror #22
    5084:	ea05 0a01 	and.w	sl, r5, r1
    5088:	ea45 0b01 	orr.w	fp, r5, r1
    508c:	ea07 0b0b 	and.w	fp, r7, fp
    5090:	ea4a 0a0b 	orr.w	sl, sl, fp
    5094:	4453      	add	r3, sl
    5096:	4422      	add	r2, r4
    5098:	441c      	add	r4, r3
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
    509a:	ea4f 23f2 	mov.w	r3, r2, ror #11
    509e:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
    50a2:	ea83 6372 	eor.w	r3, r3, r2, ror #25
    50a6:	4418      	add	r0, r3
    50a8:	ea86 0309 	eor.w	r3, r6, r9
    50ac:	4013      	ands	r3, r2
    50ae:	4073      	eors	r3, r6
    50b0:	4418      	add	r0, r3
    50b2:	f10e 0a02 	add.w	sl, lr, #2
    50b6:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    50ba:	4418      	add	r0, r3
    50bc:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    50c0:	4418      	add	r0, r3
    50c2:	ea4f 3374 	mov.w	r3, r4, ror #13
    50c6:	ea83 03b4 	eor.w	r3, r3, r4, ror #2
    50ca:	ea83 53b4 	eor.w	r3, r3, r4, ror #22
    50ce:	ea01 0a04 	and.w	sl, r1, r4
    50d2:	ea41 0b04 	orr.w	fp, r1, r4
    50d6:	ea05 0b0b 	and.w	fp, r5, fp
    50da:	ea4a 0a0b 	orr.w	sl, sl, fp
    50de:	4453      	add	r3, sl
    50e0:	4407      	add	r7, r0
    50e2:	4418      	add	r0, r3
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
    50e4:	ea4f 23f7 	mov.w	r3, r7, ror #11
    50e8:	ea83 13b7 	eor.w	r3, r3, r7, ror #6
    50ec:	ea83 6377 	eor.w	r3, r3, r7, ror #25
    50f0:	441e      	add	r6, r3
    50f2:	ea89 0302 	eor.w	r3, r9, r2
    50f6:	403b      	ands	r3, r7
    50f8:	ea89 0303 	eor.w	r3, r9, r3
    50fc:	441e      	add	r6, r3
    50fe:	f10e 0a03 	add.w	sl, lr, #3
    5102:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    5106:	441e      	add	r6, r3
    5108:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    510c:	441e      	add	r6, r3
    510e:	ea4f 3370 	mov.w	r3, r0, ror #13
    5112:	ea83 03b0 	eor.w	r3, r3, r0, ror #2
    5116:	ea83 53b0 	eor.w	r3, r3, r0, ror #22
    511a:	ea04 0a00 	and.w	sl, r4, r0
    511e:	ea44 0b00 	orr.w	fp, r4, r0
    5122:	ea01 0b0b 	and.w	fp, r1, fp
    5126:	ea4a 0a0b 	orr.w	sl, sl, fp
    512a:	4453      	add	r3, sl
    512c:	4435      	add	r5, r6
    512e:	441e      	add	r6, r3
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
    5130:	ea4f 23f5 	mov.w	r3, r5, ror #11
    5134:	ea83 13b5 	eor.w	r3, r3, r5, ror #6
    5138:	ea83 6375 	eor.w	r3, r3, r5, ror #25
    513c:	4499      	add	r9, r3
    513e:	ea82 0307 	eor.w	r3, r2, r7
    5142:	402b      	ands	r3, r5
    5144:	4053      	eors	r3, r2
    5146:	4499      	add	r9, r3
    5148:	f10e 0a04 	add.w	sl, lr, #4
    514c:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    5150:	444b      	add	r3, r9
    5152:	f85c 902a 	ldr.w	r9, [ip, sl, lsl #2]
    5156:	444b      	add	r3, r9
    5158:	ea4f 3976 	mov.w	r9, r6, ror #13
    515c:	ea89 09b6 	eor.w	r9, r9, r6, ror #2
    5160:	ea89 59b6 	eor.w	r9, r9, r6, ror #22
    5164:	ea00 0a06 	and.w	sl, r0, r6
    5168:	ea40 0b06 	orr.w	fp, r0, r6
    516c:	ea04 0b0b 	and.w	fp, r4, fp
    5170:	ea4a 0a0b 	orr.w	sl, sl, fp
    5174:	44d1      	add	r9, sl
    5176:	4419      	add	r1, r3
    5178:	910f      	str	r1, [sp, #60]	; 0x3c
    517a:	444b      	add	r3, r9
    517c:	930b      	str	r3, [sp, #44]	; 0x2c
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
    517e:	ea4f 29f1 	mov.w	r9, r1, ror #11
    5182:	ea89 19b1 	eor.w	r9, r9, r1, ror #6
    5186:	ea89 6971 	eor.w	r9, r9, r1, ror #25
    518a:	444a      	add	r2, r9
    518c:	ea87 0905 	eor.w	r9, r7, r5
    5190:	ea01 0909 	and.w	r9, r1, r9
    5194:	ea87 0909 	eor.w	r9, r7, r9
    5198:	4491      	add	r9, r2
    519a:	f10e 0a05 	add.w	sl, lr, #5
    519e:	f858 202a 	ldr.w	r2, [r8, sl, lsl #2]
    51a2:	444a      	add	r2, r9
    51a4:	f85c 902a 	ldr.w	r9, [ip, sl, lsl #2]
    51a8:	444a      	add	r2, r9
    51aa:	ea4f 3a73 	mov.w	sl, r3, ror #13
    51ae:	ea8a 0ab3 	eor.w	sl, sl, r3, ror #2
    51b2:	ea8a 5ab3 	eor.w	sl, sl, r3, ror #22
    51b6:	ea06 0903 	and.w	r9, r6, r3
    51ba:	ea46 0b03 	orr.w	fp, r6, r3
    51be:	ea00 0b0b 	and.w	fp, r0, fp
    51c2:	ea49 090b 	orr.w	r9, r9, fp
    51c6:	44ca      	add	sl, r9
    51c8:	eb04 0902 	add.w	r9, r4, r2
    51cc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
    51d0:	4452      	add	r2, sl
    51d2:	920a      	str	r2, [sp, #40]	; 0x28
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
    51d4:	ea4f 24f9 	mov.w	r4, r9, ror #11
    51d8:	ea84 14b9 	eor.w	r4, r4, r9, ror #6
    51dc:	ea84 6479 	eor.w	r4, r4, r9, ror #25
    51e0:	4427      	add	r7, r4
    51e2:	ea85 0401 	eor.w	r4, r5, r1
    51e6:	ea09 0404 	and.w	r4, r9, r4
    51ea:	406c      	eors	r4, r5
    51ec:	443c      	add	r4, r7
    51ee:	f10e 0a06 	add.w	sl, lr, #6
    51f2:	f858 702a 	ldr.w	r7, [r8, sl, lsl #2]
    51f6:	443c      	add	r4, r7
    51f8:	f85c 702a 	ldr.w	r7, [ip, sl, lsl #2]
    51fc:	443c      	add	r4, r7
    51fe:	ea4f 3772 	mov.w	r7, r2, ror #13
    5202:	ea87 07b2 	eor.w	r7, r7, r2, ror #2
    5206:	ea87 57b2 	eor.w	r7, r7, r2, ror #22
    520a:	ea03 0a02 	and.w	sl, r3, r2
    520e:	ea43 0b02 	orr.w	fp, r3, r2
    5212:	ea06 0b0b 	and.w	fp, r6, fp
    5216:	ea4a 0a0b 	orr.w	sl, sl, fp
    521a:	4457      	add	r7, sl
    521c:	4420      	add	r0, r4
    521e:	900d      	str	r0, [sp, #52]	; 0x34
    5220:	443c      	add	r4, r7
    5222:	9409      	str	r4, [sp, #36]	; 0x24
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    5224:	ea4f 27f0 	mov.w	r7, r0, ror #11
    5228:	ea87 17b0 	eor.w	r7, r7, r0, ror #6
    522c:	ea87 6770 	eor.w	r7, r7, r0, ror #25
    5230:	443d      	add	r5, r7
    5232:	ea81 0909 	eor.w	r9, r1, r9
    5236:	ea00 0909 	and.w	r9, r0, r9
    523a:	ea81 0109 	eor.w	r1, r1, r9
    523e:	4429      	add	r1, r5
    5240:	f10e 0007 	add.w	r0, lr, #7
    5244:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
    5248:	4429      	add	r1, r5
    524a:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
    524e:	4401      	add	r1, r0
    5250:	ea4f 3074 	mov.w	r0, r4, ror #13
    5254:	ea80 00b4 	eor.w	r0, r0, r4, ror #2
    5258:	ea80 50b4 	eor.w	r0, r0, r4, ror #22
    525c:	ea02 0504 	and.w	r5, r2, r4
    5260:	4322      	orrs	r2, r4
    5262:	4013      	ands	r3, r2
    5264:	432b      	orrs	r3, r5
    5266:	4403      	add	r3, r0
    5268:	440e      	add	r6, r1
    526a:	960c      	str	r6, [sp, #48]	; 0x30
    526c:	440b      	add	r3, r1
    526e:	9308      	str	r3, [sp, #32]
    for( i = 0; i < 16; i += 8 )
    5270:	f10e 0e08 	add.w	lr, lr, #8
    5274:	f1be 0f0f 	cmp.w	lr, #15
    5278:	f67f aeb9 	bls.w	4fee <mbedtls_internal_sha256_process+0x4e>
    }

    for( i = 16; i < 64; i += 8 )
    527c:	2610      	movs	r6, #16
    527e:	2e3f      	cmp	r6, #63	; 0x3f
    5280:	f200 824d 	bhi.w	571e <mbedtls_internal_sha256_process+0x77e>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
    5284:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5286:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5288:	ea4f 27f3 	mov.w	r7, r3, ror #11
    528c:	ea87 17b3 	eor.w	r7, r7, r3, ror #6
    5290:	ea87 6773 	eor.w	r7, r7, r3, ror #25
    5294:	443a      	add	r2, r7
    5296:	980e      	ldr	r0, [sp, #56]	; 0x38
    5298:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    529a:	ea80 0705 	eor.w	r7, r0, r5
    529e:	401f      	ands	r7, r3
    52a0:	4047      	eors	r7, r0
    52a2:	443a      	add	r2, r7
    52a4:	f8df b49c 	ldr.w	fp, [pc, #1180]	; 5744 <mbedtls_internal_sha256_process+0x7a4>
    52a8:	f85b 7026 	ldr.w	r7, [fp, r6, lsl #2]
    52ac:	4417      	add	r7, r2
    52ae:	1eb3      	subs	r3, r6, #2
    52b0:	461a      	mov	r2, r3
    52b2:	ab10      	add	r3, sp, #64	; 0x40
    52b4:	9204      	str	r2, [sp, #16]
    52b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    52ba:	ea4f 44f2 	mov.w	r4, r2, ror #19
    52be:	ea84 4472 	eor.w	r4, r4, r2, ror #17
    52c2:	ea84 2492 	eor.w	r4, r4, r2, lsr #10
    52c6:	1ff2      	subs	r2, r6, #7
    52c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    52cc:	4414      	add	r4, r2
    52ce:	f1a6 0a0f 	sub.w	sl, r6, #15
    52d2:	f853 c02a 	ldr.w	ip, [r3, sl, lsl #2]
    52d6:	ea4f 42bc 	mov.w	r2, ip, ror #18
    52da:	ea82 12fc 	eor.w	r2, r2, ip, ror #7
    52de:	ea82 02dc 	eor.w	r2, r2, ip, lsr #3
    52e2:	4414      	add	r4, r2
    52e4:	f1a6 0210 	sub.w	r2, r6, #16
    52e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    52ec:	4422      	add	r2, r4
    52ee:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
    52f2:	443a      	add	r2, r7
    52f4:	9908      	ldr	r1, [sp, #32]
    52f6:	ea4f 3c71 	mov.w	ip, r1, ror #13
    52fa:	ea8c 0cb1 	eor.w	ip, ip, r1, ror #2
    52fe:	ea8c 5eb1 	eor.w	lr, ip, r1, ror #22
    5302:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5304:	463c      	mov	r4, r7
    5306:	400c      	ands	r4, r1
    5308:	990a      	ldr	r1, [sp, #40]	; 0x28
    530a:	9100      	str	r1, [sp, #0]
    530c:	9908      	ldr	r1, [sp, #32]
    530e:	ea41 0c07 	orr.w	ip, r1, r7
    5312:	9900      	ldr	r1, [sp, #0]
    5314:	ea01 0c0c 	and.w	ip, r1, ip
    5318:	ea44 0c0c 	orr.w	ip, r4, ip
    531c:	44f4      	add	ip, lr
    531e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5320:	4414      	add	r4, r2
    5322:	4462      	add	r2, ip
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
    5324:	ea4f 28f4 	mov.w	r8, r4, ror #11
    5328:	ea88 18b4 	eor.w	r8, r8, r4, ror #6
    532c:	ea88 6874 	eor.w	r8, r8, r4, ror #25
    5330:	4480      	add	r8, r0
    5332:	990c      	ldr	r1, [sp, #48]	; 0x30
    5334:	ea81 0905 	eor.w	r9, r1, r5
    5338:	ea04 0909 	and.w	r9, r4, r9
    533c:	ea85 0909 	eor.w	r9, r5, r9
    5340:	44c8      	add	r8, r9
    5342:	1c71      	adds	r1, r6, #1
    5344:	f85b 0021 	ldr.w	r0, [fp, r1, lsl #2]
    5348:	4480      	add	r8, r0
    534a:	1e70      	subs	r0, r6, #1
    534c:	9005      	str	r0, [sp, #20]
    534e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5352:	ea4f 4cf0 	mov.w	ip, r0, ror #19
    5356:	ea8c 4c70 	eor.w	ip, ip, r0, ror #17
    535a:	ea8c 2c90 	eor.w	ip, ip, r0, lsr #10
    535e:	1fb0      	subs	r0, r6, #6
    5360:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5364:	4484      	add	ip, r0
    5366:	f1a6 0e0e 	sub.w	lr, r6, #14
    536a:	f853 902e 	ldr.w	r9, [r3, lr, lsl #2]
    536e:	ea4f 40b9 	mov.w	r0, r9, ror #18
    5372:	ea80 10f9 	eor.w	r0, r0, r9, ror #7
    5376:	ea80 00d9 	eor.w	r0, r0, r9, lsr #3
    537a:	4460      	add	r0, ip
    537c:	f853 902a 	ldr.w	r9, [r3, sl, lsl #2]
    5380:	4448      	add	r0, r9
    5382:	9102      	str	r1, [sp, #8]
    5384:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    5388:	eb08 0900 	add.w	r9, r8, r0
    538c:	ea4f 3872 	mov.w	r8, r2, ror #13
    5390:	ea88 08b2 	eor.w	r8, r8, r2, ror #2
    5394:	ea88 58b2 	eor.w	r8, r8, r2, ror #22
    5398:	9908      	ldr	r1, [sp, #32]
    539a:	ea01 0002 	and.w	r0, r1, r2
    539e:	ea41 0c02 	orr.w	ip, r1, r2
    53a2:	9701      	str	r7, [sp, #4]
    53a4:	ea07 0c0c 	and.w	ip, r7, ip
    53a8:	ea40 0c0c 	orr.w	ip, r0, ip
    53ac:	44c4      	add	ip, r8
    53ae:	9800      	ldr	r0, [sp, #0]
    53b0:	eb00 0809 	add.w	r8, r0, r9
    53b4:	44e1      	add	r9, ip
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
    53b6:	ea4f 20f8 	mov.w	r0, r8, ror #11
    53ba:	ea80 10b8 	eor.w	r0, r0, r8, ror #6
    53be:	ea80 6078 	eor.w	r0, r0, r8, ror #25
    53c2:	4405      	add	r5, r0
    53c4:	990c      	ldr	r1, [sp, #48]	; 0x30
    53c6:	ea81 0004 	eor.w	r0, r1, r4
    53ca:	ea08 0000 	and.w	r0, r8, r0
    53ce:	4048      	eors	r0, r1
    53d0:	4405      	add	r5, r0
    53d2:	1cb0      	adds	r0, r6, #2
    53d4:	4601      	mov	r1, r0
    53d6:	f85b 0020 	ldr.w	r0, [fp, r0, lsl #2]
    53da:	4405      	add	r5, r0
    53dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
    53e0:	ea4f 4cf0 	mov.w	ip, r0, ror #19
    53e4:	ea8c 4c70 	eor.w	ip, ip, r0, ror #17
    53e8:	ea8c 2c90 	eor.w	ip, ip, r0, lsr #10
    53ec:	1f70      	subs	r0, r6, #5
    53ee:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    53f2:	4484      	add	ip, r0
    53f4:	f1a6 0a0d 	sub.w	sl, r6, #13
    53f8:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
    53fc:	ea4f 40b0 	mov.w	r0, r0, ror #18
    5400:	f853 702a 	ldr.w	r7, [r3, sl, lsl #2]
    5404:	ea80 10f7 	eor.w	r0, r0, r7, ror #7
    5408:	ea80 00d7 	eor.w	r0, r0, r7, lsr #3
    540c:	4460      	add	r0, ip
    540e:	f853 c02e 	ldr.w	ip, [r3, lr, lsl #2]
    5412:	4460      	add	r0, ip
    5414:	9103      	str	r1, [sp, #12]
    5416:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    541a:	4405      	add	r5, r0
    541c:	ea4f 3c79 	mov.w	ip, r9, ror #13
    5420:	ea8c 0cb9 	eor.w	ip, ip, r9, ror #2
    5424:	ea8c 5cb9 	eor.w	ip, ip, r9, ror #22
    5428:	ea02 0009 	and.w	r0, r2, r9
    542c:	ea42 0e09 	orr.w	lr, r2, r9
    5430:	9908      	ldr	r1, [sp, #32]
    5432:	ea01 0e0e 	and.w	lr, r1, lr
    5436:	ea40 000e 	orr.w	r0, r0, lr
    543a:	4484      	add	ip, r0
    543c:	9f01      	ldr	r7, [sp, #4]
    543e:	eb07 0e05 	add.w	lr, r7, r5
    5442:	eb05 070c 	add.w	r7, r5, ip
    5446:	9700      	str	r7, [sp, #0]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
    5448:	ea4f 20fe 	mov.w	r0, lr, ror #11
    544c:	ea80 10be 	eor.w	r0, r0, lr, ror #6
    5450:	ea80 607e 	eor.w	r0, r0, lr, ror #25
    5454:	990c      	ldr	r1, [sp, #48]	; 0x30
    5456:	180d      	adds	r5, r1, r0
    5458:	ea84 0108 	eor.w	r1, r4, r8
    545c:	ea0e 0101 	and.w	r1, lr, r1
    5460:	4061      	eors	r1, r4
    5462:	1868      	adds	r0, r5, r1
    5464:	1cf7      	adds	r7, r6, #3
    5466:	f85b 1027 	ldr.w	r1, [fp, r7, lsl #2]
    546a:	4401      	add	r1, r0
    546c:	9d02      	ldr	r5, [sp, #8]
    546e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
    5472:	ea4f 45f0 	mov.w	r5, r0, ror #19
    5476:	ea85 4570 	eor.w	r5, r5, r0, ror #17
    547a:	ea85 2590 	eor.w	r5, r5, r0, lsr #10
    547e:	1f30      	subs	r0, r6, #4
    5480:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5484:	4405      	add	r5, r0
    5486:	9501      	str	r5, [sp, #4]
    5488:	f1a6 0c0c 	sub.w	ip, r6, #12
    548c:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
    5490:	ea4f 40b0 	mov.w	r0, r0, ror #18
    5494:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
    5498:	ea80 10f5 	eor.w	r0, r0, r5, ror #7
    549c:	ea80 00d5 	eor.w	r0, r0, r5, lsr #3
    54a0:	9d01      	ldr	r5, [sp, #4]
    54a2:	4428      	add	r0, r5
    54a4:	f853 502a 	ldr.w	r5, [r3, sl, lsl #2]
    54a8:	4428      	add	r0, r5
    54aa:	9706      	str	r7, [sp, #24]
    54ac:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
    54b0:	4401      	add	r1, r0
    54b2:	9800      	ldr	r0, [sp, #0]
    54b4:	ea4f 3570 	mov.w	r5, r0, ror #13
    54b8:	4607      	mov	r7, r0
    54ba:	ea85 05b0 	eor.w	r5, r5, r0, ror #2
    54be:	ea85 55b0 	eor.w	r5, r5, r0, ror #22
    54c2:	ea09 0000 	and.w	r0, r9, r0
    54c6:	ea49 0a07 	orr.w	sl, r9, r7
    54ca:	ea02 0a0a 	and.w	sl, r2, sl
    54ce:	ea40 000a 	orr.w	r0, r0, sl
    54d2:	4405      	add	r5, r0
    54d4:	9808      	ldr	r0, [sp, #32]
    54d6:	eb00 0a01 	add.w	sl, r0, r1
    54da:	4429      	add	r1, r5
    54dc:	9101      	str	r1, [sp, #4]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
    54de:	ea4f 25fa 	mov.w	r5, sl, ror #11
    54e2:	ea85 15ba 	eor.w	r5, r5, sl, ror #6
    54e6:	ea85 657a 	eor.w	r5, r5, sl, ror #25
    54ea:	442c      	add	r4, r5
    54ec:	ea88 050e 	eor.w	r5, r8, lr
    54f0:	ea0a 0505 	and.w	r5, sl, r5
    54f4:	ea88 0505 	eor.w	r5, r8, r5
    54f8:	4425      	add	r5, r4
    54fa:	1d34      	adds	r4, r6, #4
    54fc:	9402      	str	r4, [sp, #8]
    54fe:	f85b 0024 	ldr.w	r0, [fp, r4, lsl #2]
    5502:	4405      	add	r5, r0
    5504:	9903      	ldr	r1, [sp, #12]
    5506:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
    550a:	ea4f 40f4 	mov.w	r0, r4, ror #19
    550e:	ea80 4074 	eor.w	r0, r0, r4, ror #17
    5512:	ea80 2094 	eor.w	r0, r0, r4, lsr #10
    5516:	1ef4      	subs	r4, r6, #3
    5518:	f853 4024 	ldr.w	r4, [r3, r4, lsl #2]
    551c:	4420      	add	r0, r4
    551e:	f1a6 070b 	sub.w	r7, r6, #11
    5522:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
    5526:	ea4f 44b1 	mov.w	r4, r1, ror #18
    552a:	ea84 14f1 	eor.w	r4, r4, r1, ror #7
    552e:	ea84 04d1 	eor.w	r4, r4, r1, lsr #3
    5532:	4404      	add	r4, r0
    5534:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
    5538:	4420      	add	r0, r4
    553a:	9902      	ldr	r1, [sp, #8]
    553c:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    5540:	4405      	add	r5, r0
    5542:	9901      	ldr	r1, [sp, #4]
    5544:	ea4f 3c71 	mov.w	ip, r1, ror #13
    5548:	ea8c 0cb1 	eor.w	ip, ip, r1, ror #2
    554c:	ea8c 5cb1 	eor.w	ip, ip, r1, ror #22
    5550:	9800      	ldr	r0, [sp, #0]
    5552:	4604      	mov	r4, r0
    5554:	400c      	ands	r4, r1
    5556:	4601      	mov	r1, r0
    5558:	9801      	ldr	r0, [sp, #4]
    555a:	4308      	orrs	r0, r1
    555c:	ea09 0000 	and.w	r0, r9, r0
    5560:	4320      	orrs	r0, r4
    5562:	4460      	add	r0, ip
    5564:	442a      	add	r2, r5
    5566:	920f      	str	r2, [sp, #60]	; 0x3c
    5568:	4428      	add	r0, r5
    556a:	900b      	str	r0, [sp, #44]	; 0x2c
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
    556c:	ea4f 2cf2 	mov.w	ip, r2, ror #11
    5570:	ea8c 1cb2 	eor.w	ip, ip, r2, ror #6
    5574:	ea8c 6c72 	eor.w	ip, ip, r2, ror #25
    5578:	44c4      	add	ip, r8
    557a:	ea8e 080a 	eor.w	r8, lr, sl
    557e:	9203      	str	r2, [sp, #12]
    5580:	ea02 0808 	and.w	r8, r2, r8
    5584:	ea8e 0808 	eor.w	r8, lr, r8
    5588:	44c4      	add	ip, r8
    558a:	1d74      	adds	r4, r6, #5
    558c:	4621      	mov	r1, r4
    558e:	f85b 4024 	ldr.w	r4, [fp, r4, lsl #2]
    5592:	44a4      	add	ip, r4
    5594:	9d06      	ldr	r5, [sp, #24]
    5596:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    559a:	ea4f 44f5 	mov.w	r4, r5, ror #19
    559e:	ea84 4475 	eor.w	r4, r4, r5, ror #17
    55a2:	ea84 2495 	eor.w	r4, r4, r5, lsr #10
    55a6:	9a04      	ldr	r2, [sp, #16]
    55a8:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    55ac:	442c      	add	r4, r5
    55ae:	f1a6 080a 	sub.w	r8, r6, #10
    55b2:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
    55b6:	ea4f 45b2 	mov.w	r5, r2, ror #18
    55ba:	ea85 15f2 	eor.w	r5, r5, r2, ror #7
    55be:	ea85 05d2 	eor.w	r5, r5, r2, lsr #3
    55c2:	4425      	add	r5, r4
    55c4:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
    55c8:	442c      	add	r4, r5
    55ca:	9104      	str	r1, [sp, #16]
    55cc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
    55d0:	4464      	add	r4, ip
    55d2:	ea4f 3770 	mov.w	r7, r0, ror #13
    55d6:	ea87 07b0 	eor.w	r7, r7, r0, ror #2
    55da:	ea87 57b0 	eor.w	r7, r7, r0, ror #22
    55de:	9901      	ldr	r1, [sp, #4]
    55e0:	ea01 0500 	and.w	r5, r1, r0
    55e4:	ea41 0c00 	orr.w	ip, r1, r0
    55e8:	9900      	ldr	r1, [sp, #0]
    55ea:	ea01 0c0c 	and.w	ip, r1, ip
    55ee:	ea45 050c 	orr.w	r5, r5, ip
    55f2:	442f      	add	r7, r5
    55f4:	eb09 0c04 	add.w	ip, r9, r4
    55f8:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
    55fc:	443c      	add	r4, r7
    55fe:	940a      	str	r4, [sp, #40]	; 0x28
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
    5600:	ea4f 27fc 	mov.w	r7, ip, ror #11
    5604:	ea87 17bc 	eor.w	r7, r7, ip, ror #6
    5608:	ea87 677c 	eor.w	r7, r7, ip, ror #25
    560c:	4477      	add	r7, lr
    560e:	9d03      	ldr	r5, [sp, #12]
    5610:	ea8a 0e05 	eor.w	lr, sl, r5
    5614:	ea0c 0e0e 	and.w	lr, ip, lr
    5618:	ea8a 0e0e 	eor.w	lr, sl, lr
    561c:	4477      	add	r7, lr
    561e:	f106 0906 	add.w	r9, r6, #6
    5622:	f85b 5029 	ldr.w	r5, [fp, r9, lsl #2]
    5626:	442f      	add	r7, r5
    5628:	9d02      	ldr	r5, [sp, #8]
    562a:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    562e:	ea4f 4ef5 	mov.w	lr, r5, ror #19
    5632:	ea8e 4e75 	eor.w	lr, lr, r5, ror #17
    5636:	ea8e 2e95 	eor.w	lr, lr, r5, lsr #10
    563a:	9a05      	ldr	r2, [sp, #20]
    563c:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    5640:	44ae      	add	lr, r5
    5642:	f1a6 0209 	sub.w	r2, r6, #9
    5646:	9202      	str	r2, [sp, #8]
    5648:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    564c:	4629      	mov	r1, r5
    564e:	ea4f 45b5 	mov.w	r5, r5, ror #18
    5652:	ea85 15f1 	eor.w	r5, r5, r1, ror #7
    5656:	ea85 05d1 	eor.w	r5, r5, r1, lsr #3
    565a:	4475      	add	r5, lr
    565c:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
    5660:	4475      	add	r5, lr
    5662:	f843 5029 	str.w	r5, [r3, r9, lsl #2]
    5666:	442f      	add	r7, r5
    5668:	ea4f 3574 	mov.w	r5, r4, ror #13
    566c:	ea85 05b4 	eor.w	r5, r5, r4, ror #2
    5670:	ea85 55b4 	eor.w	r5, r5, r4, ror #22
    5674:	ea00 0904 	and.w	r9, r0, r4
    5678:	ea40 0e04 	orr.w	lr, r0, r4
    567c:	9a01      	ldr	r2, [sp, #4]
    567e:	ea02 0e0e 	and.w	lr, r2, lr
    5682:	ea49 090e 	orr.w	r9, r9, lr
    5686:	44a9      	add	r9, r5
    5688:	9900      	ldr	r1, [sp, #0]
    568a:	19cd      	adds	r5, r1, r7
    568c:	950d      	str	r5, [sp, #52]	; 0x34
    568e:	444f      	add	r7, r9
    5690:	9709      	str	r7, [sp, #36]	; 0x24
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
    5692:	ea4f 2ef5 	mov.w	lr, r5, ror #11
    5696:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
    569a:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
    569e:	44d6      	add	lr, sl
    56a0:	9a03      	ldr	r2, [sp, #12]
    56a2:	ea82 0c0c 	eor.w	ip, r2, ip
    56a6:	ea05 0c0c 	and.w	ip, r5, ip
    56aa:	ea82 020c 	eor.w	r2, r2, ip
    56ae:	4472      	add	r2, lr
    56b0:	f106 0807 	add.w	r8, r6, #7
    56b4:	f85b 5028 	ldr.w	r5, [fp, r8, lsl #2]
    56b8:	eb02 0e05 	add.w	lr, r2, r5
    56bc:	9904      	ldr	r1, [sp, #16]
    56be:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
    56c2:	ea4f 42f5 	mov.w	r2, r5, ror #19
    56c6:	ea82 4275 	eor.w	r2, r2, r5, ror #17
    56ca:	ea82 2295 	eor.w	r2, r2, r5, lsr #10
    56ce:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
    56d2:	440a      	add	r2, r1
    56d4:	f1a6 0508 	sub.w	r5, r6, #8
    56d8:	f853 c025 	ldr.w	ip, [r3, r5, lsl #2]
    56dc:	ea4f 45bc 	mov.w	r5, ip, ror #18
    56e0:	ea85 15fc 	eor.w	r5, r5, ip, ror #7
    56e4:	ea85 05dc 	eor.w	r5, r5, ip, lsr #3
    56e8:	442a      	add	r2, r5
    56ea:	9d02      	ldr	r5, [sp, #8]
    56ec:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    56f0:	442a      	add	r2, r5
    56f2:	f843 2028 	str.w	r2, [r3, r8, lsl #2]
    56f6:	4472      	add	r2, lr
    56f8:	ea4f 3377 	mov.w	r3, r7, ror #13
    56fc:	ea83 03b7 	eor.w	r3, r3, r7, ror #2
    5700:	ea83 53b7 	eor.w	r3, r3, r7, ror #22
    5704:	ea04 0507 	and.w	r5, r4, r7
    5708:	4327      	orrs	r7, r4
    570a:	4038      	ands	r0, r7
    570c:	4328      	orrs	r0, r5
    570e:	4418      	add	r0, r3
    5710:	9901      	ldr	r1, [sp, #4]
    5712:	4411      	add	r1, r2
    5714:	910c      	str	r1, [sp, #48]	; 0x30
    5716:	4410      	add	r0, r2
    5718:	9008      	str	r0, [sp, #32]
    for( i = 16; i < 64; i += 8 )
    571a:	3608      	adds	r6, #8
    571c:	e5af      	b.n	527e <mbedtls_internal_sha256_process+0x2de>
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
    571e:	2300      	movs	r3, #0
    5720:	9807      	ldr	r0, [sp, #28]
    5722:	e009      	b.n	5738 <mbedtls_internal_sha256_process+0x798>
        ctx->state[i] += A[i];
    5724:	aa08      	add	r2, sp, #32
    5726:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    572a:	1c99      	adds	r1, r3, #2
    572c:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    5730:	4422      	add	r2, r4
    5732:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    for( i = 0; i < 8; i++ )
    5736:	3301      	adds	r3, #1
    5738:	2b07      	cmp	r3, #7
    573a:	d9f3      	bls.n	5724 <mbedtls_internal_sha256_process+0x784>

    return( 0 );
}
    573c:	2000      	movs	r0, #0
    573e:	b051      	add	sp, #324	; 0x144
    5740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5744:	0000ab84 	.word	0x0000ab84

00005748 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    5748:	b570      	push	{r4, r5, r6, lr}
    574a:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    574c:	4b11      	ldr	r3, [pc, #68]	; (5794 <z_sys_init_run_level+0x4c>)
    574e:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    5752:	e000      	b.n	5756 <z_sys_init_run_level+0xe>
    5754:	3508      	adds	r5, #8
    5756:	1c73      	adds	r3, r6, #1
    5758:	4a0e      	ldr	r2, [pc, #56]	; (5794 <z_sys_init_run_level+0x4c>)
    575a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    575e:	42ab      	cmp	r3, r5
    5760:	d917      	bls.n	5792 <z_sys_init_run_level+0x4a>
		const struct device *dev = entry->dev;
    5762:	686c      	ldr	r4, [r5, #4]

		if (dev != NULL) {
			z_object_init(dev);
		}

		if ((entry->init(dev) != 0) && (dev != NULL)) {
    5764:	682b      	ldr	r3, [r5, #0]
    5766:	4620      	mov	r0, r4
    5768:	4798      	blx	r3
    576a:	2800      	cmp	r0, #0
    576c:	d0f2      	beq.n	5754 <z_sys_init_run_level+0xc>
    576e:	2c00      	cmp	r4, #0
    5770:	d0f0      	beq.n	5754 <z_sys_init_run_level+0xc>
			/* Initialization failed.
			 * Set the init status bit so device is not declared ready.
			 */
			sys_bitfield_set_bit(
    5772:	4909      	ldr	r1, [pc, #36]	; (5798 <z_sys_init_run_level+0x50>)
				(mem_addr_t) __device_init_status_start,
				(dev - __device_start));
    5774:	4b09      	ldr	r3, [pc, #36]	; (579c <z_sys_init_run_level+0x54>)
    5776:	1ae4      	subs	r4, r4, r3
    5778:	1124      	asrs	r4, r4, #4
	void sys_bitfield_set_bit(mem_addr_t addr, unsigned int bit)
{
	/* Doing memory offsets in terms of 32-bit values to prevent
	 * alignment issues
	 */
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    577a:	0960      	lsrs	r0, r4, #5
    577c:	f004 041f 	and.w	r4, r4, #31
	uint32_t temp = *(volatile uint32_t *)addr;
    5780:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
	*(volatile uint32_t *)addr = temp | (1 << bit);
    5784:	2201      	movs	r2, #1
    5786:	fa02 f404 	lsl.w	r4, r2, r4
    578a:	431c      	orrs	r4, r3
    578c:	f841 4020 	str.w	r4, [r1, r0, lsl #2]
}
    5790:	e7e0      	b.n	5754 <z_sys_init_run_level+0xc>
		}
	}
}
    5792:	bd70      	pop	{r4, r5, r6, pc}
    5794:	0000ac84 	.word	0x0000ac84
    5798:	20020144 	.word	0x20020144
    579c:	200200d4 	.word	0x200200d4

000057a0 <z_device_ready>:

bool z_device_ready(const struct device *dev)
{
	/* Set bit indicates device failed initialization */
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
					(dev - __device_start)));
    57a0:	4b08      	ldr	r3, [pc, #32]	; (57c4 <z_device_ready+0x24>)
    57a2:	1ac0      	subs	r0, r0, r3
    57a4:	1100      	asrs	r0, r0, #4
}

static ALWAYS_INLINE
	int sys_bitfield_test_bit(mem_addr_t addr, unsigned int bit)
{
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    57a6:	0942      	lsrs	r2, r0, #5
    57a8:	f000 001f 	and.w	r0, r0, #31
	uint32_t temp = *(volatile uint32_t *)addr;
    57ac:	4b06      	ldr	r3, [pc, #24]	; (57c8 <z_device_ready+0x28>)
    57ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
	return temp & (1 << bit);
    57b2:	2301      	movs	r3, #1
    57b4:	fa03 f000 	lsl.w	r0, r3, r0
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
    57b8:	4202      	tst	r2, r0
}
    57ba:	bf0c      	ite	eq
    57bc:	4618      	moveq	r0, r3
    57be:	2000      	movne	r0, #0
    57c0:	4770      	bx	lr
    57c2:	bf00      	nop
    57c4:	200200d4 	.word	0x200200d4
    57c8:	20020144 	.word	0x20020144

000057cc <z_impl_device_get_binding>:
{
    57cc:	b538      	push	{r3, r4, r5, lr}
    57ce:	4605      	mov	r5, r0
	for (dev = __device_start; dev != __device_end; dev++) {
    57d0:	4c11      	ldr	r4, [pc, #68]	; (5818 <z_impl_device_get_binding+0x4c>)
    57d2:	e000      	b.n	57d6 <z_impl_device_get_binding+0xa>
    57d4:	3410      	adds	r4, #16
    57d6:	4b11      	ldr	r3, [pc, #68]	; (581c <z_impl_device_get_binding+0x50>)
    57d8:	429c      	cmp	r4, r3
    57da:	d008      	beq.n	57ee <z_impl_device_get_binding+0x22>
		if (z_device_ready(dev) && (dev->name == name)) {
    57dc:	4620      	mov	r0, r4
    57de:	f7ff ffdf 	bl	57a0 <z_device_ready>
    57e2:	2800      	cmp	r0, #0
    57e4:	d0f6      	beq.n	57d4 <z_impl_device_get_binding+0x8>
    57e6:	6823      	ldr	r3, [r4, #0]
    57e8:	42ab      	cmp	r3, r5
    57ea:	d1f3      	bne.n	57d4 <z_impl_device_get_binding+0x8>
    57ec:	e012      	b.n	5814 <z_impl_device_get_binding+0x48>
	for (dev = __device_start; dev != __device_end; dev++) {
    57ee:	4c0a      	ldr	r4, [pc, #40]	; (5818 <z_impl_device_get_binding+0x4c>)
    57f0:	e000      	b.n	57f4 <z_impl_device_get_binding+0x28>
    57f2:	3410      	adds	r4, #16
    57f4:	4b09      	ldr	r3, [pc, #36]	; (581c <z_impl_device_get_binding+0x50>)
    57f6:	429c      	cmp	r4, r3
    57f8:	d00b      	beq.n	5812 <z_impl_device_get_binding+0x46>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    57fa:	4620      	mov	r0, r4
    57fc:	f7ff ffd0 	bl	57a0 <z_device_ready>
    5800:	2800      	cmp	r0, #0
    5802:	d0f6      	beq.n	57f2 <z_impl_device_get_binding+0x26>
    5804:	6821      	ldr	r1, [r4, #0]
    5806:	4628      	mov	r0, r5
    5808:	f002 facb 	bl	7da2 <strcmp>
    580c:	2800      	cmp	r0, #0
    580e:	d1f0      	bne.n	57f2 <z_impl_device_get_binding+0x26>
    5810:	e000      	b.n	5814 <z_impl_device_get_binding+0x48>
	return NULL;
    5812:	2400      	movs	r4, #0
}
    5814:	4620      	mov	r0, r4
    5816:	bd38      	pop	{r3, r4, r5, pc}
    5818:	200200d4 	.word	0x200200d4
    581c:	20020144 	.word	0x20020144

00005820 <z_bss_zero>:
 * This routine clears the BSS region, so all bytes are 0.
 *
 * @return N/A
 */
void z_bss_zero(void)
{
    5820:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    5822:	4803      	ldr	r0, [pc, #12]	; (5830 <z_bss_zero+0x10>)
    5824:	4a03      	ldr	r2, [pc, #12]	; (5834 <z_bss_zero+0x14>)
    5826:	1a12      	subs	r2, r2, r0
    5828:	2100      	movs	r1, #0
    582a:	f002 faff 	bl	7e2c <memset>
#endif	/* CONFIG_CODE_DATA_RELOCATION */
#ifdef CONFIG_COVERAGE_GCOV
	(void)memset(&__gcov_bss_start, 0,
		 ((uint32_t) &__gcov_bss_end - (uint32_t) &__gcov_bss_start));
#endif
}
    582e:	bd08      	pop	{r3, pc}
    5830:	200201c0 	.word	0x200201c0
    5834:	200232b0 	.word	0x200232b0

00005838 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    5838:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    583a:	4806      	ldr	r0, [pc, #24]	; (5854 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    583c:	4a06      	ldr	r2, [pc, #24]	; (5858 <z_data_copy+0x20>)
    583e:	1a12      	subs	r2, r2, r0
    5840:	4906      	ldr	r1, [pc, #24]	; (585c <z_data_copy+0x24>)
    5842:	f002 facf 	bl	7de4 <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    5846:	4a06      	ldr	r2, [pc, #24]	; (5860 <z_data_copy+0x28>)
    5848:	4906      	ldr	r1, [pc, #24]	; (5864 <z_data_copy+0x2c>)
    584a:	4807      	ldr	r0, [pc, #28]	; (5868 <z_data_copy+0x30>)
    584c:	f002 faca 	bl	7de4 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    5850:	bd08      	pop	{r3, pc}
    5852:	bf00      	nop
    5854:	20020000 	.word	0x20020000
    5858:	200201bc 	.word	0x200201bc
    585c:	0000ad70 	.word	0x0000ad70
    5860:	00000000 	.word	0x00000000
    5864:	0000ad70 	.word	0x0000ad70
    5868:	20020000 	.word	0x20020000

0000586c <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    586c:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    586e:	4b0b      	ldr	r3, [pc, #44]	; (589c <bg_thread_main+0x30>)
    5870:	2201      	movs	r2, #1
    5872:	701a      	strb	r2, [r3, #0]

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5874:	2002      	movs	r0, #2
    5876:	f7ff ff67 	bl	5748 <z_sys_init_run_level>
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    587a:	4a09      	ldr	r2, [pc, #36]	; (58a0 <bg_thread_main+0x34>)
    587c:	4909      	ldr	r1, [pc, #36]	; (58a4 <bg_thread_main+0x38>)
    587e:	480a      	ldr	r0, [pc, #40]	; (58a8 <bg_thread_main+0x3c>)
    5880:	f001 fc0c 	bl	709c <printk>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    5884:	2003      	movs	r0, #3
    5886:	f7ff ff5f 	bl	5748 <z_sys_init_run_level>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    588a:	f7fa fdd9 	bl	440 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    588e:	4a07      	ldr	r2, [pc, #28]	; (58ac <bg_thread_main+0x40>)
    5890:	7b13      	ldrb	r3, [r2, #12]
    5892:	f023 0301 	bic.w	r3, r3, #1
    5896:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5898:	bd08      	pop	{r3, pc}
    589a:	bf00      	nop
    589c:	200232af 	.word	0x200232af
    58a0:	0000a71c 	.word	0x0000a71c
    58a4:	0000ac9c 	.word	0x0000ac9c
    58a8:	0000acbc 	.word	0x0000acbc
    58ac:	200201c0 	.word	0x200201c0

000058b0 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    58b0:	b508      	push	{r3, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	LOG_CORE_INIT();
    58b2:	f7fc fd7b 	bl	23ac <log_core_init>
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    58b6:	4b12      	ldr	r3, [pc, #72]	; (5900 <z_cstart+0x50>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    58b8:	f383 8808 	msr	MSP, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    58bc:	4c11      	ldr	r4, [pc, #68]	; (5904 <z_cstart+0x54>)
    58be:	23e0      	movs	r3, #224	; 0xe0
    58c0:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    58c4:	2500      	movs	r5, #0
    58c6:	77e5      	strb	r5, [r4, #31]
    58c8:	7625      	strb	r5, [r4, #24]
    58ca:	7665      	strb	r5, [r4, #25]
    58cc:	76a5      	strb	r5, [r4, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    58ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
    58d0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    58d4:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    58d6:	f7fd fe39 	bl	354c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    58da:	f7fd fcef 	bl	32bc <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    58de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    58e2:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    58e4:	62e3      	str	r3, [r4, #44]	; 0x2c

	z_dummy_thread_init(&dummy_thread);
#endif

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    58e6:	4628      	mov	r0, r5
    58e8:	f7ff ff2e 	bl	5748 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    58ec:	2001      	movs	r0, #1
    58ee:	f7ff ff2b 	bl	5748 <z_sys_init_run_level>
#else
#ifdef ARCH_SWITCH_TO_MAIN_NO_MULTITHREADING
	/* Custom ARCH-specific routine to switch to main()
	 * in the case of no multi-threading.
	 */
	ARCH_SWITCH_TO_MAIN_NO_MULTITHREADING(bg_thread_main,
    58f2:	462b      	mov	r3, r5
    58f4:	462a      	mov	r2, r5
    58f6:	4629      	mov	r1, r5
    58f8:	4803      	ldr	r0, [pc, #12]	; (5908 <z_cstart+0x58>)
    58fa:	f7fd fcc1 	bl	3280 <z_arm_switch_to_main_no_multithreading>
    58fe:	bf00      	nop
    5900:	200262b0 	.word	0x200262b0
    5904:	e000ed00 	.word	0xe000ed00
    5908:	0000586d 	.word	0x0000586d

0000590c <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    590c:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    590e:	4c06      	ldr	r4, [pc, #24]	; (5928 <init_mem_slab_module+0x1c>)
	int rc = 0;
    5910:	2000      	movs	r0, #0
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5912:	4b06      	ldr	r3, [pc, #24]	; (592c <init_mem_slab_module+0x20>)
    5914:	429c      	cmp	r4, r3
    5916:	d206      	bcs.n	5926 <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    5918:	4620      	mov	r0, r4
    591a:	f004 f91f 	bl	9b5c <create_free_list>
		if (rc < 0) {
    591e:	2800      	cmp	r0, #0
    5920:	db01      	blt.n	5926 <init_mem_slab_module+0x1a>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5922:	341c      	adds	r4, #28
    5924:	e7f5      	b.n	5912 <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    5926:	bd10      	pop	{r4, pc}
    5928:	20020148 	.word	0x20020148
    592c:	20020148 	.word	0x20020148

00005930 <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    5930:	b5d0      	push	{r4, r6, r7, lr}
    5932:	b082      	sub	sp, #8
    5934:	460c      	mov	r4, r1
    5936:	461f      	mov	r7, r3
	__asm__ volatile(
    5938:	f04f 0320 	mov.w	r3, #32
    593c:	f3ef 8111 	mrs	r1, BASEPRI
    5940:	f383 8811 	msr	BASEPRI, r3
    5944:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    5948:	6943      	ldr	r3, [r0, #20]
    594a:	b16b      	cbz	r3, 5968 <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    594c:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    594e:	6943      	ldr	r3, [r0, #20]
    5950:	681b      	ldr	r3, [r3, #0]
    5952:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    5954:	6983      	ldr	r3, [r0, #24]
    5956:	3301      	adds	r3, #1
    5958:	6183      	str	r3, [r0, #24]
		result = 0;
    595a:	2000      	movs	r0, #0
	__asm__ volatile(
    595c:	f381 8811 	msr	BASEPRI, r1
    5960:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);

	return result;
}
    5964:	b002      	add	sp, #8
    5966:	bdd0      	pop	{r4, r6, r7, pc}
    5968:	4616      	mov	r6, r2
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    596a:	ea56 0307 	orrs.w	r3, r6, r7
    596e:	d104      	bne.n	597a <k_mem_slab_alloc+0x4a>
		*mem = NULL;
    5970:	2300      	movs	r3, #0
    5972:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    5974:	f06f 000b 	mvn.w	r0, #11
    5978:	e7f0      	b.n	595c <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    597a:	e9cd 6700 	strd	r6, r7, [sp]
    597e:	4602      	mov	r2, r0
    5980:	4804      	ldr	r0, [pc, #16]	; (5994 <k_mem_slab_alloc+0x64>)
    5982:	f000 fa8d 	bl	5ea0 <z_pend_curr>
		if (result == 0) {
    5986:	2800      	cmp	r0, #0
    5988:	d1ec      	bne.n	5964 <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    598a:	4b03      	ldr	r3, [pc, #12]	; (5998 <k_mem_slab_alloc+0x68>)
    598c:	689b      	ldr	r3, [r3, #8]
    598e:	695b      	ldr	r3, [r3, #20]
    5990:	6023      	str	r3, [r4, #0]
		return result;
    5992:	e7e7      	b.n	5964 <k_mem_slab_alloc+0x34>
    5994:	20023260 	.word	0x20023260
    5998:	20023260 	.word	0x20023260

0000599c <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    599c:	b570      	push	{r4, r5, r6, lr}
    599e:	4604      	mov	r4, r0
    59a0:	460d      	mov	r5, r1
	__asm__ volatile(
    59a2:	f04f 0320 	mov.w	r3, #32
    59a6:	f3ef 8611 	mrs	r6, BASEPRI
    59aa:	f383 8811 	msr	BASEPRI, r3
    59ae:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    59b2:	f004 f9c7 	bl	9d44 <z_unpend_first_thread>

	if (pending_thread != NULL) {
    59b6:	b150      	cbz	r0, 59ce <k_mem_slab_free+0x32>
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    59b8:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    59ba:	2100      	movs	r1, #0
    59bc:	67c1      	str	r1, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    59be:	6142      	str	r2, [r0, #20]
		z_ready_thread(pending_thread);
    59c0:	f004 f930 	bl	9c24 <z_ready_thread>
		z_reschedule(&lock, key);
    59c4:	4631      	mov	r1, r6
    59c6:	4808      	ldr	r0, [pc, #32]	; (59e8 <k_mem_slab_free+0x4c>)
    59c8:	f000 f8e8 	bl	5b9c <z_reschedule>
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    59cc:	bd70      	pop	{r4, r5, r6, pc}
		**(char ***)mem = slab->free_list;
    59ce:	682b      	ldr	r3, [r5, #0]
    59d0:	6962      	ldr	r2, [r4, #20]
    59d2:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    59d4:	682b      	ldr	r3, [r5, #0]
    59d6:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    59d8:	69a3      	ldr	r3, [r4, #24]
    59da:	3b01      	subs	r3, #1
    59dc:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    59de:	f386 8811 	msr	BASEPRI, r6
    59e2:	f3bf 8f6f 	isb	sy
}
    59e6:	e7f1      	b.n	59cc <k_mem_slab_free+0x30>
    59e8:	20023260 	.word	0x20023260

000059ec <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    59ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    59f0:	b083      	sub	sp, #12
    59f2:	4604      	mov	r4, r0
    59f4:	461d      	mov	r5, r3
	__asm__ volatile(
    59f6:	f04f 0320 	mov.w	r3, #32
    59fa:	f3ef 8711 	mrs	r7, BASEPRI
    59fe:	f383 8811 	msr	BASEPRI, r3
    5a02:	f3bf 8f6f 	isb	sy
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	sys_trace_mutex_lock(mutex);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    5a06:	68c1      	ldr	r1, [r0, #12]
    5a08:	b999      	cbnz	r1, 5a32 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    5a0a:	2900      	cmp	r1, #0
    5a0c:	d14f      	bne.n	5aae <z_impl_k_mutex_lock+0xc2>
    5a0e:	4b3a      	ldr	r3, [pc, #232]	; (5af8 <z_impl_k_mutex_lock+0x10c>)
    5a10:	689b      	ldr	r3, [r3, #8]
    5a12:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    5a16:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    5a18:	3101      	adds	r1, #1
    5a1a:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    5a1c:	4b36      	ldr	r3, [pc, #216]	; (5af8 <z_impl_k_mutex_lock+0x10c>)
    5a1e:	689b      	ldr	r3, [r3, #8]
    5a20:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    5a22:	f387 8811 	msr	BASEPRI, r7
    5a26:	f3bf 8f6f 	isb	sy
			mutex->owner_orig_prio);

		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
    5a2a:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    5a2c:	b003      	add	sp, #12
    5a2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5a32:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    5a34:	6882      	ldr	r2, [r0, #8]
    5a36:	4b30      	ldr	r3, [pc, #192]	; (5af8 <z_impl_k_mutex_lock+0x10c>)
    5a38:	689b      	ldr	r3, [r3, #8]
    5a3a:	429a      	cmp	r2, r3
    5a3c:	d0e5      	beq.n	5a0a <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    5a3e:	ea55 0106 	orrs.w	r1, r5, r6
    5a42:	bf0c      	ite	eq
    5a44:	f04f 0801 	moveq.w	r8, #1
    5a48:	f04f 0800 	movne.w	r8, #0
    5a4c:	d031      	beq.n	5ab2 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    5a4e:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    5a52:	4649      	mov	r1, r9
    5a54:	f993 000e 	ldrsb.w	r0, [r3, #14]
    5a58:	f004 f8a5 	bl	9ba6 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    5a5c:	4581      	cmp	r9, r0
    5a5e:	dc2f      	bgt.n	5ac0 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    5a60:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    5a64:	9600      	str	r6, [sp, #0]
    5a66:	9501      	str	r5, [sp, #4]
    5a68:	4622      	mov	r2, r4
    5a6a:	4639      	mov	r1, r7
    5a6c:	4823      	ldr	r0, [pc, #140]	; (5afc <z_impl_k_mutex_lock+0x110>)
    5a6e:	f000 fa17 	bl	5ea0 <z_pend_curr>
	if (got_mutex == 0) {
    5a72:	2800      	cmp	r0, #0
    5a74:	d0da      	beq.n	5a2c <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    5a76:	f04f 0320 	mov.w	r3, #32
    5a7a:	f3ef 8511 	mrs	r5, BASEPRI
    5a7e:	f383 8811 	msr	BASEPRI, r3
    5a82:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    5a86:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5a88:	429c      	cmp	r4, r3
    5a8a:	d01f      	beq.n	5acc <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5a8c:	b1f3      	cbz	r3, 5acc <z_impl_k_mutex_lock+0xe0>
    5a8e:	6921      	ldr	r1, [r4, #16]
    5a90:	f993 000e 	ldrsb.w	r0, [r3, #14]
    5a94:	f004 f887 	bl	9ba6 <new_prio_for_inheritance>
    5a98:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5a9a:	4620      	mov	r0, r4
    5a9c:	f004 f88c 	bl	9bb8 <adjust_owner_prio>
    5aa0:	b9b0      	cbnz	r0, 5ad0 <z_impl_k_mutex_lock+0xe4>
    5aa2:	f1b9 0f00 	cmp.w	r9, #0
    5aa6:	d015      	beq.n	5ad4 <z_impl_k_mutex_lock+0xe8>
    5aa8:	f04f 0801 	mov.w	r8, #1
    5aac:	e012      	b.n	5ad4 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    5aae:	6923      	ldr	r3, [r4, #16]
    5ab0:	e7b1      	b.n	5a16 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    5ab2:	f387 8811 	msr	BASEPRI, r7
    5ab6:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    5aba:	f06f 000f 	mvn.w	r0, #15
    5abe:	e7b5      	b.n	5a2c <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    5ac0:	4601      	mov	r1, r0
    5ac2:	4620      	mov	r0, r4
    5ac4:	f004 f878 	bl	9bb8 <adjust_owner_prio>
    5ac8:	4681      	mov	r9, r0
    5aca:	e7cb      	b.n	5a64 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5acc:	6921      	ldr	r1, [r4, #16]
    5ace:	e7e4      	b.n	5a9a <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5ad0:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    5ad4:	f1b8 0f00 	cmp.w	r8, #0
    5ad8:	d106      	bne.n	5ae8 <z_impl_k_mutex_lock+0xfc>
    5ada:	f385 8811 	msr	BASEPRI, r5
    5ade:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    5ae2:	f06f 000a 	mvn.w	r0, #10
    5ae6:	e7a1      	b.n	5a2c <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    5ae8:	4629      	mov	r1, r5
    5aea:	4804      	ldr	r0, [pc, #16]	; (5afc <z_impl_k_mutex_lock+0x110>)
    5aec:	f000 f856 	bl	5b9c <z_reschedule>
	return -EAGAIN;
    5af0:	f06f 000a 	mvn.w	r0, #10
    5af4:	e79a      	b.n	5a2c <z_impl_k_mutex_lock+0x40>
    5af6:	bf00      	nop
    5af8:	20023260 	.word	0x20023260
    5afc:	20023260 	.word	0x20023260

00005b00 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    5b00:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	CHECKIF(mutex->owner == NULL) {
    5b02:	6883      	ldr	r3, [r0, #8]
    5b04:	b383      	cbz	r3, 5b68 <z_impl_k_mutex_unlock+0x68>
    5b06:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5b08:	4a1a      	ldr	r2, [pc, #104]	; (5b74 <z_impl_k_mutex_unlock+0x74>)
    5b0a:	6892      	ldr	r2, [r2, #8]
    5b0c:	4293      	cmp	r3, r2
    5b0e:	d12e      	bne.n	5b6e <z_impl_k_mutex_unlock+0x6e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    5b10:	68c3      	ldr	r3, [r0, #12]
    5b12:	2b01      	cmp	r3, #1
    5b14:	d005      	beq.n	5b22 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count--;
    5b16:	3b01      	subs	r3, #1
    5b18:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    5b1a:	f004 f87b 	bl	9c14 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    5b1e:	2000      	movs	r0, #0
}
    5b20:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5b22:	f04f 0320 	mov.w	r3, #32
    5b26:	f3ef 8511 	mrs	r5, BASEPRI
    5b2a:	f383 8811 	msr	BASEPRI, r3
    5b2e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    5b32:	6901      	ldr	r1, [r0, #16]
    5b34:	f004 f840 	bl	9bb8 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    5b38:	4620      	mov	r0, r4
    5b3a:	f004 f903 	bl	9d44 <z_unpend_first_thread>
	mutex->owner = new_owner;
    5b3e:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    5b40:	b158      	cbz	r0, 5b5a <z_impl_k_mutex_unlock+0x5a>
		mutex->owner_orig_prio = new_owner->base.prio;
    5b42:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5b46:	6123      	str	r3, [r4, #16]
    5b48:	2300      	movs	r3, #0
    5b4a:	67c3      	str	r3, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    5b4c:	f004 f86a 	bl	9c24 <z_ready_thread>
		z_reschedule(&lock, key);
    5b50:	4629      	mov	r1, r5
    5b52:	4809      	ldr	r0, [pc, #36]	; (5b78 <z_impl_k_mutex_unlock+0x78>)
    5b54:	f000 f822 	bl	5b9c <z_reschedule>
    5b58:	e7df      	b.n	5b1a <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    5b5a:	2300      	movs	r3, #0
    5b5c:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    5b5e:	f385 8811 	msr	BASEPRI, r5
    5b62:	f3bf 8f6f 	isb	sy
    5b66:	e7d8      	b.n	5b1a <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    5b68:	f06f 0015 	mvn.w	r0, #21
    5b6c:	e7d8      	b.n	5b20 <z_impl_k_mutex_unlock+0x20>
		return -EPERM;
    5b6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5b72:	e7d5      	b.n	5b20 <z_impl_k_mutex_unlock+0x20>
    5b74:	20023260 	.word	0x20023260
    5b78:	20023260 	.word	0x20023260

00005b7c <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    5b7c:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5b82:	bf08      	it	eq
    5b84:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    5b88:	d100      	bne.n	5b8c <add_thread_timeout+0x10>
#ifdef CONFIG_LEGACY_TIMEOUT_API
		timeout = _TICK_ALIGN + k_ms_to_ticks_ceil32(timeout);
#endif
		z_add_thread_timeout(thread, timeout);
	}
}
    5b8a:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *to);

static inline void z_add_thread_timeout(struct k_thread *th, k_timeout_t ticks)
{
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    5b8c:	4902      	ldr	r1, [pc, #8]	; (5b98 <add_thread_timeout+0x1c>)
    5b8e:	3018      	adds	r0, #24
    5b90:	f000 fa78 	bl	6084 <z_add_timeout>
    5b94:	e7f9      	b.n	5b8a <add_thread_timeout+0xe>
    5b96:	bf00      	nop
    5b98:	00009c51 	.word	0x00009c51

00005b9c <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5b9c:	4608      	mov	r0, r1
    5b9e:	b981      	cbnz	r1, 5bc2 <z_reschedule+0x26>
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    5ba0:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5ba2:	f3ef 8305 	mrs	r3, IPSR
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5ba6:	b93b      	cbnz	r3, 5bb8 <z_reschedule+0x1c>
#ifdef CONFIG_SMP
extern struct k_thread *z_get_next_ready_thread(void);
#else
static ALWAYS_INLINE struct k_thread *z_get_next_ready_thread(void)
{
	return _kernel.ready_q.cache;
    5ba8:	4b08      	ldr	r3, [pc, #32]	; (5bcc <z_reschedule+0x30>)
    5baa:	6a1a      	ldr	r2, [r3, #32]
	return new_thread != _current;
    5bac:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    5bae:	429a      	cmp	r2, r3
    5bb0:	d002      	beq.n	5bb8 <z_reschedule+0x1c>

static inline int z_swap_irqlock(unsigned int key)
{
	int ret;
	z_check_stack_sentinel();
	ret = arch_swap(key);
    5bb2:	f7fd fae3 	bl	317c <arch_swap>
		z_swap(lock, key);
    5bb6:	e003      	b.n	5bc0 <z_reschedule+0x24>
    5bb8:	f380 8811 	msr	BASEPRI, r0
    5bbc:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    5bc0:	bd08      	pop	{r3, pc}
    5bc2:	f381 8811 	msr	BASEPRI, r1
    5bc6:	f3bf 8f6f 	isb	sy
    5bca:	4770      	bx	lr
    5bcc:	20023260 	.word	0x20023260

00005bd0 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    5bd0:	4b0a      	ldr	r3, [pc, #40]	; (5bfc <z_priq_dumb_remove+0x2c>)
    5bd2:	4283      	cmp	r3, r0
    5bd4:	d008      	beq.n	5be8 <z_priq_dumb_remove+0x18>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    5bd6:	684a      	ldr	r2, [r1, #4]
    5bd8:	680b      	ldr	r3, [r1, #0]
    5bda:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    5bdc:	684a      	ldr	r2, [r1, #4]
    5bde:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5be0:	2300      	movs	r3, #0
    5be2:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    5be4:	604b      	str	r3, [r1, #4]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    5be6:	4770      	bx	lr
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    5be8:	3b24      	subs	r3, #36	; 0x24
    5bea:	689b      	ldr	r3, [r3, #8]
    5bec:	428b      	cmp	r3, r1
    5bee:	d1f2      	bne.n	5bd6 <z_priq_dumb_remove+0x6>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
}

static inline bool z_is_thread_prevented_from_running(struct k_thread *thread)
{
	uint8_t state = thread->base.thread_state;
    5bf0:	7b4b      	ldrb	r3, [r1, #13]
    5bf2:	f013 0f1f 	tst.w	r3, #31
    5bf6:	d0ee      	beq.n	5bd6 <z_priq_dumb_remove+0x6>
    5bf8:	e7f5      	b.n	5be6 <z_priq_dumb_remove+0x16>
    5bfa:	bf00      	nop
    5bfc:	20023284 	.word	0x20023284

00005c00 <update_cache>:
{
    5c00:	b538      	push	{r3, r4, r5, lr}
    5c02:	4604      	mov	r4, r0
	if (_current_cpu->pending_abort != NULL) {
    5c04:	4b12      	ldr	r3, [pc, #72]	; (5c50 <update_cache+0x50>)
    5c06:	691b      	ldr	r3, [r3, #16]
    5c08:	b16b      	cbz	r3, 5c26 <update_cache+0x26>
		return _current_cpu->idle_thread;
    5c0a:	4b11      	ldr	r3, [pc, #68]	; (5c50 <update_cache+0x50>)
    5c0c:	68d8      	ldr	r0, [r3, #12]
	if (preempt_ok != 0) {
    5c0e:	b9e4      	cbnz	r4, 5c4a <update_cache+0x4a>
	if (z_is_thread_prevented_from_running(_current)) {
    5c10:	4b0f      	ldr	r3, [pc, #60]	; (5c50 <update_cache+0x50>)
    5c12:	689b      	ldr	r3, [r3, #8]
    5c14:	7b5a      	ldrb	r2, [r3, #13]
    5c16:	f012 0f1f 	tst.w	r2, #31
    5c1a:	d116      	bne.n	5c4a <update_cache+0x4a>
	return node->next != NULL;
    5c1c:	6982      	ldr	r2, [r0, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    5c1e:	b9a2      	cbnz	r2, 5c4a <update_cache+0x4a>
		_kernel.ready_q.cache = _current;
    5c20:	4a0b      	ldr	r2, [pc, #44]	; (5c50 <update_cache+0x50>)
    5c22:	6213      	str	r3, [r2, #32]
    5c24:	e013      	b.n	5c4e <update_cache+0x4e>
	thread = _priq_run_best(&_kernel.ready_q.runq);
    5c26:	4d0a      	ldr	r5, [pc, #40]	; (5c50 <update_cache+0x50>)
    5c28:	f105 0024 	add.w	r0, r5, #36	; 0x24
    5c2c:	f003 fff3 	bl	9c16 <z_priq_dumb_best>
	if (_current->base.thread_state & _THREAD_ABORTING) {
    5c30:	68aa      	ldr	r2, [r5, #8]
    5c32:	7b53      	ldrb	r3, [r2, #13]
    5c34:	f013 0f20 	tst.w	r3, #32
    5c38:	d002      	beq.n	5c40 <update_cache+0x40>
		_current->base.thread_state |= _THREAD_DEAD;
    5c3a:	f043 0308 	orr.w	r3, r3, #8
    5c3e:	7353      	strb	r3, [r2, #13]
	return thread ? thread : _current_cpu->idle_thread;
    5c40:	2800      	cmp	r0, #0
    5c42:	d1e4      	bne.n	5c0e <update_cache+0xe>
    5c44:	4b02      	ldr	r3, [pc, #8]	; (5c50 <update_cache+0x50>)
    5c46:	68d8      	ldr	r0, [r3, #12]
    5c48:	e7e1      	b.n	5c0e <update_cache+0xe>
		_kernel.ready_q.cache = thread;
    5c4a:	4b01      	ldr	r3, [pc, #4]	; (5c50 <update_cache+0x50>)
    5c4c:	6218      	str	r0, [r3, #32]
}
    5c4e:	bd38      	pop	{r3, r4, r5, pc}
    5c50:	20023260 	.word	0x20023260

00005c54 <ready_thread>:
{
    5c54:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
}

static inline bool z_is_thread_state_set(struct k_thread *thread, uint32_t state)
{
	return (thread->base.thread_state & state) != 0U;
    5c56:	7b42      	ldrb	r2, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    5c58:	f990 300d 	ldrsb.w	r3, [r0, #13]
    5c5c:	2b00      	cmp	r3, #0
    5c5e:	db2d      	blt.n	5cbc <ready_thread+0x68>
    5c60:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5c62:	f012 0f1f 	tst.w	r2, #31
    5c66:	d105      	bne.n	5c74 <ready_thread+0x20>
    5c68:	6983      	ldr	r3, [r0, #24]
    5c6a:	b10b      	cbz	r3, 5c70 <ready_thread+0x1c>
    5c6c:	2300      	movs	r3, #0
    5c6e:	e002      	b.n	5c76 <ready_thread+0x22>
    5c70:	2301      	movs	r3, #1
    5c72:	e000      	b.n	5c76 <ready_thread+0x22>
    5c74:	2300      	movs	r3, #0
    5c76:	b30b      	cbz	r3, 5cbc <ready_thread+0x68>
	return list->head == list;
    5c78:	4b15      	ldr	r3, [pc, #84]	; (5cd0 <ready_thread+0x7c>)
    5c7a:	f853 5f24 	ldr.w	r5, [r3, #36]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5c7e:	429d      	cmp	r5, r3
    5c80:	d024      	beq.n	5ccc <ready_thread+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5c82:	b165      	cbz	r5, 5c9e <ready_thread+0x4a>
		if (z_is_t1_higher_prio_than_t2(thread, t)) {
    5c84:	4629      	mov	r1, r5
    5c86:	4620      	mov	r0, r4
    5c88:	f003 ffac 	bl	9be4 <z_is_t1_higher_prio_than_t2>
    5c8c:	b9b8      	cbnz	r0, 5cbe <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5c8e:	b135      	cbz	r5, 5c9e <ready_thread+0x4a>
	return (node == list->tail) ? NULL : node->next;
    5c90:	4b0f      	ldr	r3, [pc, #60]	; (5cd0 <ready_thread+0x7c>)
    5c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5c94:	429d      	cmp	r5, r3
    5c96:	d002      	beq.n	5c9e <ready_thread+0x4a>
    5c98:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5c9a:	2d00      	cmp	r5, #0
    5c9c:	d1f1      	bne.n	5c82 <ready_thread+0x2e>
	node->next = list;
    5c9e:	4b0c      	ldr	r3, [pc, #48]	; (5cd0 <ready_thread+0x7c>)
    5ca0:	f103 0224 	add.w	r2, r3, #36	; 0x24
    5ca4:	6022      	str	r2, [r4, #0]
	node->prev = list->tail;
    5ca6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5ca8:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    5caa:	6014      	str	r4, [r2, #0]
	list->tail = node;
    5cac:	629c      	str	r4, [r3, #40]	; 0x28
	thread->base.thread_state &= ~_THREAD_PENDING;
}

static inline void z_set_thread_states(struct k_thread *thread, uint32_t states)
{
	thread->base.thread_state |= states;
    5cae:	7b63      	ldrb	r3, [r4, #13]
    5cb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5cb4:	7363      	strb	r3, [r4, #13]
		update_cache(0);
    5cb6:	2000      	movs	r0, #0
    5cb8:	f7ff ffa2 	bl	5c00 <update_cache>
}
    5cbc:	bd38      	pop	{r3, r4, r5, pc}
	node->prev = successor->prev;
    5cbe:	686b      	ldr	r3, [r5, #4]
    5cc0:	6063      	str	r3, [r4, #4]
	node->next = successor;
    5cc2:	6025      	str	r5, [r4, #0]
	successor->prev->next = node;
    5cc4:	686b      	ldr	r3, [r5, #4]
    5cc6:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    5cc8:	606c      	str	r4, [r5, #4]
}
    5cca:	e7f0      	b.n	5cae <ready_thread+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5ccc:	2500      	movs	r5, #0
    5cce:	e7d8      	b.n	5c82 <ready_thread+0x2e>
    5cd0:	20023260 	.word	0x20023260

00005cd4 <z_impl_k_thread_suspend>:
{
    5cd4:	b538      	push	{r3, r4, r5, lr}
    5cd6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    5cd8:	3018      	adds	r0, #24
    5cda:	f004 f8b0 	bl	9e3e <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    5cde:	2300      	movs	r3, #0
	__asm__ volatile(
    5ce0:	f04f 0220 	mov.w	r2, #32
    5ce4:	f3ef 8511 	mrs	r5, BASEPRI
    5ce8:	f382 8811 	msr	BASEPRI, r2
    5cec:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    5cf0:	e010      	b.n	5d14 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    5cf2:	7b63      	ldrb	r3, [r4, #13]
    5cf4:	f043 0310 	orr.w	r3, r3, #16
    5cf8:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    5cfa:	4b15      	ldr	r3, [pc, #84]	; (5d50 <z_impl_k_thread_suspend+0x7c>)
    5cfc:	6898      	ldr	r0, [r3, #8]
    5cfe:	42a0      	cmp	r0, r4
    5d00:	bf14      	ite	ne
    5d02:	2000      	movne	r0, #0
    5d04:	2001      	moveq	r0, #1
    5d06:	f7ff ff7b 	bl	5c00 <update_cache>
	__asm__ volatile(
    5d0a:	f385 8811 	msr	BASEPRI, r5
    5d0e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5d12:	2301      	movs	r3, #1
    5d14:	b963      	cbnz	r3, 5d30 <z_impl_k_thread_suspend+0x5c>
		if (z_is_thread_queued(thread)) {
    5d16:	f994 300d 	ldrsb.w	r3, [r4, #13]
    5d1a:	2b00      	cmp	r3, #0
    5d1c:	dae9      	bge.n	5cf2 <z_impl_k_thread_suspend+0x1e>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    5d1e:	4621      	mov	r1, r4
    5d20:	480c      	ldr	r0, [pc, #48]	; (5d54 <z_impl_k_thread_suspend+0x80>)
    5d22:	f7ff ff55 	bl	5bd0 <z_priq_dumb_remove>
}

static inline void z_reset_thread_states(struct k_thread *thread,
					uint32_t states)
{
	thread->base.thread_state &= ~states;
    5d26:	7b63      	ldrb	r3, [r4, #13]
    5d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5d2c:	7363      	strb	r3, [r4, #13]
}

static inline void z_mark_thread_as_not_queued(struct k_thread *thread)
{
	z_reset_thread_states(thread, _THREAD_QUEUED);
}
    5d2e:	e7e0      	b.n	5cf2 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    5d30:	4b07      	ldr	r3, [pc, #28]	; (5d50 <z_impl_k_thread_suspend+0x7c>)
    5d32:	689b      	ldr	r3, [r3, #8]
    5d34:	42a3      	cmp	r3, r4
    5d36:	d000      	beq.n	5d3a <z_impl_k_thread_suspend+0x66>
}
    5d38:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5d3a:	f04f 0320 	mov.w	r3, #32
    5d3e:	f3ef 8011 	mrs	r0, BASEPRI
    5d42:	f383 8811 	msr	BASEPRI, r3
    5d46:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    5d4a:	f003 ff55 	bl	9bf8 <z_reschedule_irqlock>
    5d4e:	e7f3      	b.n	5d38 <z_impl_k_thread_suspend+0x64>
    5d50:	20023260 	.word	0x20023260
    5d54:	20023284 	.word	0x20023284

00005d58 <z_thread_single_abort>:
    5d58:	f04f 0320 	mov.w	r3, #32
    5d5c:	f3ef 8211 	mrs	r2, BASEPRI
    5d60:	f383 8811 	msr	BASEPRI, r3
    5d64:	f3bf 8f6f 	isb	sy
	if ((thread->base.thread_state &
    5d68:	7b43      	ldrb	r3, [r0, #13]
    5d6a:	f013 0f28 	tst.w	r3, #40	; 0x28
    5d6e:	d004      	beq.n	5d7a <z_thread_single_abort+0x22>
	__asm__ volatile(
    5d70:	f382 8811 	msr	BASEPRI, r2
    5d74:	f3bf 8f6f 	isb	sy
		return;
    5d78:	4770      	bx	lr
{
    5d7a:	b570      	push	{r4, r5, r6, lr}
    5d7c:	4605      	mov	r5, r0
	thread->base.thread_state |= _THREAD_ABORTING;
    5d7e:	f043 0320 	orr.w	r3, r3, #32
    5d82:	7343      	strb	r3, [r0, #13]
    5d84:	f382 8811 	msr	BASEPRI, r2
    5d88:	f3bf 8f6f 	isb	sy
    5d8c:	3018      	adds	r0, #24
    5d8e:	f004 f856 	bl	9e3e <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    5d92:	2300      	movs	r3, #0
	__asm__ volatile(
    5d94:	f04f 0220 	mov.w	r2, #32
    5d98:	f3ef 8611 	mrs	r6, BASEPRI
    5d9c:	f382 8811 	msr	BASEPRI, r2
    5da0:	f3bf 8f6f 	isb	sy
	void (*fn_abort)(struct k_thread *aborted) = NULL;
    5da4:	4619      	mov	r1, r3
    5da6:	e03f      	b.n	5e28 <z_thread_single_abort+0xd0>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5da8:	2201      	movs	r2, #1
    5daa:	e046      	b.n	5e3a <z_thread_single_abort+0xe2>
				_priq_run_remove(&_kernel.ready_q.runq,
    5dac:	4629      	mov	r1, r5
    5dae:	482c      	ldr	r0, [pc, #176]	; (5e60 <z_thread_single_abort+0x108>)
    5db0:	f7ff ff0e 	bl	5bd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    5db4:	7b6b      	ldrb	r3, [r5, #13]
    5db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5dba:	736b      	strb	r3, [r5, #13]
}
    5dbc:	e043      	b.n	5e46 <z_thread_single_abort+0xee>
			if (z_is_thread_pending(thread)) {
    5dbe:	f013 0f02 	tst.w	r3, #2
    5dc2:	d020      	beq.n	5e06 <z_thread_single_abort+0xae>
				_priq_wait_remove(&pended_on(thread)->waitq,
    5dc4:	4628      	mov	r0, r5
    5dc6:	f003 ff09 	bl	9bdc <pended_on>
    5dca:	4629      	mov	r1, r5
    5dcc:	f7ff ff00 	bl	5bd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5dd0:	7b6b      	ldrb	r3, [r5, #13]
    5dd2:	f023 0302 	bic.w	r3, r3, #2
    5dd6:	736b      	strb	r3, [r5, #13]
				thread->base.pended_on = NULL;
    5dd8:	2300      	movs	r3, #0
    5dda:	60ab      	str	r3, [r5, #8]
    5ddc:	e013      	b.n	5e06 <z_thread_single_abort+0xae>
    5dde:	f104 0018 	add.w	r0, r4, #24
    5de2:	f004 f82c 	bl	9e3e <z_abort_timeout>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
    5de6:	4620      	mov	r0, r4
    5de8:	f003 fef8 	bl	9bdc <pended_on>
    5dec:	4621      	mov	r1, r4
    5dee:	f7ff feef 	bl	5bd0 <z_priq_dumb_remove>
    5df2:	7b63      	ldrb	r3, [r4, #13]
    5df4:	f023 0302 	bic.w	r3, r3, #2
    5df8:	7363      	strb	r3, [r4, #13]
			waiter->base.pended_on = NULL;
    5dfa:	2300      	movs	r3, #0
    5dfc:	60a3      	str	r3, [r4, #8]
    5dfe:	67e3      	str	r3, [r4, #124]	; 0x7c
			ready_thread(waiter);
    5e00:	4620      	mov	r0, r4
    5e02:	f7ff ff27 	bl	5c54 <ready_thread>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    5e06:	f105 0330 	add.w	r3, r5, #48	; 0x30
	return list->head == list;
    5e0a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5e0c:	42a3      	cmp	r3, r4
    5e0e:	d001      	beq.n	5e14 <z_thread_single_abort+0xbc>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
    5e10:	2c00      	cmp	r4, #0
    5e12:	d1e4      	bne.n	5dde <z_thread_single_abort+0x86>
		thread->base.thread_state |= _THREAD_DEAD;
    5e14:	7b6b      	ldrb	r3, [r5, #13]
    5e16:	f043 0308 	orr.w	r3, r3, #8
    5e1a:	736b      	strb	r3, [r5, #13]
		fn_abort = thread->fn_abort;
    5e1c:	6e29      	ldr	r1, [r5, #96]	; 0x60
	__asm__ volatile(
    5e1e:	f386 8811 	msr	BASEPRI, r6
    5e22:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5e26:	2301      	movs	r3, #1
    5e28:	461a      	mov	r2, r3
    5e2a:	b9ab      	cbnz	r3, 5e58 <z_thread_single_abort+0x100>
	uint8_t state = thread->base.thread_state;
    5e2c:	7b6b      	ldrb	r3, [r5, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5e2e:	f013 0f1f 	tst.w	r3, #31
    5e32:	d102      	bne.n	5e3a <z_thread_single_abort+0xe2>
	return node->next != NULL;
    5e34:	69a9      	ldr	r1, [r5, #24]
    5e36:	2900      	cmp	r1, #0
    5e38:	d0b6      	beq.n	5da8 <z_thread_single_abort+0x50>
		if (z_is_thread_ready(thread)) {
    5e3a:	f012 0f01 	tst.w	r2, #1
    5e3e:	d0be      	beq.n	5dbe <z_thread_single_abort+0x66>
			if (z_is_thread_queued(thread)) {
    5e40:	f013 0f80 	tst.w	r3, #128	; 0x80
    5e44:	d1b2      	bne.n	5dac <z_thread_single_abort+0x54>
			update_cache(thread == _current);
    5e46:	4b07      	ldr	r3, [pc, #28]	; (5e64 <z_thread_single_abort+0x10c>)
    5e48:	6898      	ldr	r0, [r3, #8]
    5e4a:	42a8      	cmp	r0, r5
    5e4c:	bf14      	ite	ne
    5e4e:	2000      	movne	r0, #0
    5e50:	2001      	moveq	r0, #1
    5e52:	f7ff fed5 	bl	5c00 <update_cache>
    5e56:	e7d6      	b.n	5e06 <z_thread_single_abort+0xae>
	if (fn_abort != NULL) {
    5e58:	b109      	cbz	r1, 5e5e <z_thread_single_abort+0x106>
		fn_abort(thread);
    5e5a:	4628      	mov	r0, r5
    5e5c:	4788      	blx	r1
}
    5e5e:	bd70      	pop	{r4, r5, r6, pc}
    5e60:	20023284 	.word	0x20023284
    5e64:	20023260 	.word	0x20023260

00005e68 <unready_thread>:
{
    5e68:	b510      	push	{r4, lr}
    5e6a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    5e6c:	f990 300d 	ldrsb.w	r3, [r0, #13]
    5e70:	2b00      	cmp	r3, #0
    5e72:	db08      	blt.n	5e86 <unready_thread+0x1e>
	update_cache(thread == _current);
    5e74:	4b08      	ldr	r3, [pc, #32]	; (5e98 <unready_thread+0x30>)
    5e76:	6898      	ldr	r0, [r3, #8]
    5e78:	42a0      	cmp	r0, r4
    5e7a:	bf14      	ite	ne
    5e7c:	2000      	movne	r0, #0
    5e7e:	2001      	moveq	r0, #1
    5e80:	f7ff febe 	bl	5c00 <update_cache>
}
    5e84:	bd10      	pop	{r4, pc}
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    5e86:	4601      	mov	r1, r0
    5e88:	4804      	ldr	r0, [pc, #16]	; (5e9c <unready_thread+0x34>)
    5e8a:	f7ff fea1 	bl	5bd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    5e8e:	7b63      	ldrb	r3, [r4, #13]
    5e90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5e94:	7363      	strb	r3, [r4, #13]
}
    5e96:	e7ed      	b.n	5e74 <unready_thread+0xc>
    5e98:	20023260 	.word	0x20023260
    5e9c:	20023284 	.word	0x20023284

00005ea0 <z_pend_curr>:
{
    5ea0:	b510      	push	{r4, lr}
    5ea2:	460c      	mov	r4, r1
    5ea4:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    5ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5eaa:	4804      	ldr	r0, [pc, #16]	; (5ebc <z_pend_curr+0x1c>)
    5eac:	6880      	ldr	r0, [r0, #8]
    5eae:	f003 ff28 	bl	9d02 <pend>
    5eb2:	4620      	mov	r0, r4
    5eb4:	f7fd f962 	bl	317c <arch_swap>
}
    5eb8:	bd10      	pop	{r4, pc}
    5eba:	bf00      	nop
    5ebc:	20023260 	.word	0x20023260

00005ec0 <z_set_prio>:
{
    5ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5ec4:	4604      	mov	r4, r0
    5ec6:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    5ec8:	2300      	movs	r3, #0
	__asm__ volatile(
    5eca:	f04f 0220 	mov.w	r2, #32
    5ece:	f3ef 8611 	mrs	r6, BASEPRI
    5ed2:	f382 8811 	msr	BASEPRI, r2
    5ed6:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    5eda:	4698      	mov	r8, r3
    5edc:	e008      	b.n	5ef0 <z_set_prio+0x30>
		if (need_sched) {
    5ede:	f012 0801 	ands.w	r8, r2, #1
    5ee2:	d111      	bne.n	5f08 <z_set_prio+0x48>
			thread->base.prio = prio;
    5ee4:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    5ee6:	f386 8811 	msr	BASEPRI, r6
    5eea:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5eee:	2301      	movs	r3, #1
    5ef0:	461a      	mov	r2, r3
    5ef2:	2b00      	cmp	r3, #0
    5ef4:	d136      	bne.n	5f64 <z_set_prio+0xa4>
	uint8_t state = thread->base.thread_state;
    5ef6:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5ef8:	f013 0f1f 	tst.w	r3, #31
    5efc:	d1ef      	bne.n	5ede <z_set_prio+0x1e>
    5efe:	69a3      	ldr	r3, [r4, #24]
    5f00:	2b00      	cmp	r3, #0
    5f02:	d1ec      	bne.n	5ede <z_set_prio+0x1e>
    5f04:	2201      	movs	r2, #1
    5f06:	e7ea      	b.n	5ede <z_set_prio+0x1e>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    5f08:	4d18      	ldr	r5, [pc, #96]	; (5f6c <z_set_prio+0xac>)
    5f0a:	f105 0924 	add.w	r9, r5, #36	; 0x24
    5f0e:	4621      	mov	r1, r4
    5f10:	4648      	mov	r0, r9
    5f12:	f7ff fe5d 	bl	5bd0 <z_priq_dumb_remove>
				thread->base.prio = prio;
    5f16:	73a7      	strb	r7, [r4, #14]
	return list->head == list;
    5f18:	6a6d      	ldr	r5, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5f1a:	454d      	cmp	r5, r9
    5f1c:	d020      	beq.n	5f60 <z_set_prio+0xa0>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5f1e:	b165      	cbz	r5, 5f3a <z_set_prio+0x7a>
		if (z_is_t1_higher_prio_than_t2(thread, t)) {
    5f20:	4629      	mov	r1, r5
    5f22:	4620      	mov	r0, r4
    5f24:	f003 fe5e 	bl	9be4 <z_is_t1_higher_prio_than_t2>
    5f28:	b998      	cbnz	r0, 5f52 <z_set_prio+0x92>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5f2a:	b135      	cbz	r5, 5f3a <z_set_prio+0x7a>
	return (node == list->tail) ? NULL : node->next;
    5f2c:	4b0f      	ldr	r3, [pc, #60]	; (5f6c <z_set_prio+0xac>)
    5f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f30:	429d      	cmp	r5, r3
    5f32:	d002      	beq.n	5f3a <z_set_prio+0x7a>
    5f34:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5f36:	2d00      	cmp	r5, #0
    5f38:	d1f1      	bne.n	5f1e <z_set_prio+0x5e>
	node->next = list;
    5f3a:	4b0c      	ldr	r3, [pc, #48]	; (5f6c <z_set_prio+0xac>)
    5f3c:	f103 0224 	add.w	r2, r3, #36	; 0x24
    5f40:	6022      	str	r2, [r4, #0]
	node->prev = list->tail;
    5f42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5f44:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    5f46:	6014      	str	r4, [r2, #0]
	list->tail = node;
    5f48:	629c      	str	r4, [r3, #40]	; 0x28
			update_cache(1);
    5f4a:	2001      	movs	r0, #1
    5f4c:	f7ff fe58 	bl	5c00 <update_cache>
    5f50:	e7c9      	b.n	5ee6 <z_set_prio+0x26>
	node->prev = successor->prev;
    5f52:	686b      	ldr	r3, [r5, #4]
    5f54:	6063      	str	r3, [r4, #4]
	node->next = successor;
    5f56:	6025      	str	r5, [r4, #0]
	successor->prev->next = node;
    5f58:	686b      	ldr	r3, [r5, #4]
    5f5a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    5f5c:	606c      	str	r4, [r5, #4]
}
    5f5e:	e7f4      	b.n	5f4a <z_set_prio+0x8a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5f60:	2500      	movs	r5, #0
    5f62:	e7dc      	b.n	5f1e <z_set_prio+0x5e>
}
    5f64:	4640      	mov	r0, r8
    5f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5f6a:	bf00      	nop
    5f6c:	20023260 	.word	0x20023260

00005f70 <z_impl_k_sleep>:

	return 0;
}

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    5f70:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "");
	sys_trace_void(SYS_TRACE_ID_SLEEP);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5f72:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    5f76:	bf08      	it	eq
    5f78:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
    5f7c:	d01a      	beq.n	5fb4 <z_impl_k_sleep+0x44>
	ticks = k_ms_to_ticks_ceil32(timeout);
#else
	ticks = timeout.ticks;
#endif

	ticks = z_tick_sleep(ticks);
    5f7e:	f003 fe2f 	bl	9be0 <z_tick_sleep>
	sys_trace_end_call(SYS_TRACE_ID_SLEEP);
	return k_ticks_to_ms_floor64(ticks);
    5f82:	4604      	mov	r4, r0
    5f84:	17c5      	asrs	r5, r0, #31
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
    5f86:	0169      	lsls	r1, r5, #5
    5f88:	0143      	lsls	r3, r0, #5
    5f8a:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    5f8e:	1a18      	subs	r0, r3, r0
    5f90:	eb62 0305 	sbc.w	r3, r2, r5
    5f94:	009a      	lsls	r2, r3, #2
    5f96:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    5f9a:	0081      	lsls	r1, r0, #2
    5f9c:	4613      	mov	r3, r2
    5f9e:	1908      	adds	r0, r1, r4
    5fa0:	eb45 0303 	adc.w	r3, r5, r3
    5fa4:	00da      	lsls	r2, r3, #3
    5fa6:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    5faa:	00c1      	lsls	r1, r0, #3
    5fac:	0bc8      	lsrs	r0, r1, #15
    5fae:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    5fb2:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    5fb4:	4b03      	ldr	r3, [pc, #12]	; (5fc4 <z_impl_k_sleep+0x54>)
    5fb6:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    5fb8:	f7ff fe8c 	bl	5cd4 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    5fbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5fc0:	e7f7      	b.n	5fb2 <z_impl_k_sleep+0x42>
    5fc2:	bf00      	nop
    5fc4:	20023260 	.word	0x20023260

00005fc8 <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    5fc8:	4b01      	ldr	r3, [pc, #4]	; (5fd0 <z_impl_k_current_get+0x8>)
    5fca:	6898      	ldr	r0, [r3, #8]
    5fcc:	4770      	bx	lr
    5fce:	bf00      	nop
    5fd0:	20023260 	.word	0x20023260

00005fd4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    5fd4:	b538      	push	{r3, r4, r5, lr}
    5fd6:	4604      	mov	r4, r0
	__asm__ volatile(
    5fd8:	f04f 0320 	mov.w	r3, #32
    5fdc:	f3ef 8511 	mrs	r5, BASEPRI
    5fe0:	f383 8811 	msr	BASEPRI, r3
    5fe4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	sys_trace_semaphore_give(sem);
	thread = z_unpend_first_thread(&sem->wait_q);
    5fe8:	f003 feac 	bl	9d44 <z_unpend_first_thread>

	if (thread != NULL) {
    5fec:	b140      	cbz	r0, 6000 <z_impl_k_sem_give+0x2c>
    5fee:	2200      	movs	r2, #0
    5ff0:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    5ff2:	f003 fe17 	bl	9c24 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    5ff6:	4629      	mov	r1, r5
    5ff8:	4806      	ldr	r0, [pc, #24]	; (6014 <z_impl_k_sem_give+0x40>)
    5ffa:	f7ff fdcf 	bl	5b9c <z_reschedule>
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
}
    5ffe:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    6000:	68a3      	ldr	r3, [r4, #8]
    6002:	68e2      	ldr	r2, [r4, #12]
    6004:	4293      	cmp	r3, r2
    6006:	d003      	beq.n	6010 <z_impl_k_sem_give+0x3c>
    6008:	2201      	movs	r2, #1
    600a:	4413      	add	r3, r2
    600c:	60a3      	str	r3, [r4, #8]
}
    600e:	e7f2      	b.n	5ff6 <z_impl_k_sem_give+0x22>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    6010:	2200      	movs	r2, #0
    6012:	e7fa      	b.n	600a <z_impl_k_sem_give+0x36>
    6014:	2002328c 	.word	0x2002328c

00006018 <z_self_abort>:
#include <syscall_handler.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os);

FUNC_NORETURN void z_self_abort(void)
{
    6018:	b508      	push	{r3, lr}
    601a:	f04f 0320 	mov.w	r3, #32
    601e:	f3ef 8411 	mrs	r4, BASEPRI
    6022:	f383 8811 	msr	BASEPRI, r3
    6026:	f3bf 8f6f 	isb	sy
	 * while we set this up
	 */
	key = arch_irq_lock();
	cpu = _current_cpu;
	__ASSERT(cpu->pending_abort == NULL, "already have a thread to abort");
	cpu->pending_abort = _current;
    602a:	4b04      	ldr	r3, [pc, #16]	; (603c <z_self_abort+0x24>)
    602c:	6898      	ldr	r0, [r3, #8]
    602e:	6118      	str	r0, [r3, #16]
    6030:	f7ff fe50 	bl	5cd4 <z_impl_k_thread_suspend>
    6034:	4620      	mov	r0, r4
    6036:	f7fd f8a1 	bl	317c <arch_swap>
		_current, cpu->idle_thread);

	k_thread_suspend(_current);
	z_swap_irqlock(key);
	__ASSERT(false, "should never get here");
	CODE_UNREACHABLE;
    603a:	bf00      	nop
    603c:	20023260 	.word	0x20023260

00006040 <first>:
	return list->head == list;
    6040:	4b03      	ldr	r3, [pc, #12]	; (6050 <first+0x10>)
    6042:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6044:	4298      	cmp	r0, r3
    6046:	d000      	beq.n	604a <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    6048:	4770      	bx	lr
    604a:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    604c:	e7fc      	b.n	6048 <first+0x8>
    604e:	bf00      	nop
    6050:	2002006c 	.word	0x2002006c

00006054 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6054:	b130      	cbz	r0, 6064 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    6056:	4a04      	ldr	r2, [pc, #16]	; (6068 <next+0x14>)
    6058:	6852      	ldr	r2, [r2, #4]
    605a:	4290      	cmp	r0, r2
    605c:	d001      	beq.n	6062 <next+0xe>
    605e:	6800      	ldr	r0, [r0, #0]
    6060:	4770      	bx	lr
    6062:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    6064:	4770      	bx	lr
    6066:	bf00      	nop
    6068:	2002006c 	.word	0x2002006c

0000606c <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    606c:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? z_clock_elapsed() : 0U;
    606e:	4b04      	ldr	r3, [pc, #16]	; (6080 <elapsed+0x14>)
    6070:	681b      	ldr	r3, [r3, #0]
    6072:	b10b      	cbz	r3, 6078 <elapsed+0xc>
    6074:	2000      	movs	r0, #0
}
    6076:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? z_clock_elapsed() : 0U;
    6078:	f7fc fedc 	bl	2e34 <z_clock_elapsed>
    607c:	e7fb      	b.n	6076 <elapsed+0xa>
    607e:	bf00      	nop
    6080:	2002328c 	.word	0x2002328c

00006084 <z_add_timeout>:
	return ret;
}

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    6084:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6088:	4680      	mov	r8, r0
    608a:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    608c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    6090:	bf08      	it	eq
    6092:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    6096:	d07e      	beq.n	6196 <z_add_timeout+0x112>
#endif

#ifdef CONFIG_LEGACY_TIMEOUT_API
	k_ticks_t ticks = timeout;
#else
	k_ticks_t ticks = timeout.ticks + 1;
    6098:	1c54      	adds	r4, r2, #1
    609a:	f143 0500 	adc.w	r5, r3, #0

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    609e:	f06f 0301 	mvn.w	r3, #1
    60a2:	1b1e      	subs	r6, r3, r4
    60a4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    60a8:	eb6a 0705 	sbc.w	r7, sl, r5
    60ac:	2e00      	cmp	r6, #0
    60ae:	f177 0300 	sbcs.w	r3, r7, #0
    60b2:	da11      	bge.n	60d8 <z_add_timeout+0x54>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
	}
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    60b4:	f8c8 9008 	str.w	r9, [r8, #8]
	ticks = MAX(1, ticks);
    60b8:	4626      	mov	r6, r4
    60ba:	462f      	mov	r7, r5
    60bc:	2c01      	cmp	r4, #1
    60be:	f175 0300 	sbcs.w	r3, r5, #0
    60c2:	db1b      	blt.n	60fc <z_add_timeout+0x78>

	LOCKED(&timeout_lock) {
    60c4:	2300      	movs	r3, #0
    60c6:	f04f 0220 	mov.w	r2, #32
    60ca:	f3ef 8911 	mrs	r9, BASEPRI
    60ce:	f382 8811 	msr	BASEPRI, r2
    60d2:	f3bf 8f6f 	isb	sy
    60d6:	e02e      	b.n	6136 <z_add_timeout+0xb2>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
    60d8:	f7ff ffc8 	bl	606c <elapsed>
    60dc:	4b2f      	ldr	r3, [pc, #188]	; (619c <z_add_timeout+0x118>)
    60de:	e9d3 2300 	ldrd	r2, r3, [r3]
    60e2:	1812      	adds	r2, r2, r0
    60e4:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    60e8:	4619      	mov	r1, r3
    60ea:	18a2      	adds	r2, r4, r2
    60ec:	eb45 0101 	adc.w	r1, r5, r1
    60f0:	f06f 0301 	mvn.w	r3, #1
    60f4:	1a9c      	subs	r4, r3, r2
    60f6:	eb6a 0501 	sbc.w	r5, sl, r1
    60fa:	e7db      	b.n	60b4 <z_add_timeout+0x30>
	ticks = MAX(1, ticks);
    60fc:	2601      	movs	r6, #1
    60fe:	2700      	movs	r7, #0
    6100:	e7e0      	b.n	60c4 <z_add_timeout+0x40>
		struct _timeout *t;

		to->dticks = ticks + elapsed();
		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    6102:	ebb4 020a 	subs.w	r2, r4, sl
    6106:	eb65 030b 	sbc.w	r3, r5, fp
    610a:	6102      	str	r2, [r0, #16]
    610c:	6143      	str	r3, [r0, #20]
	node->prev = successor->prev;
    610e:	6843      	ldr	r3, [r0, #4]
    6110:	f8c8 3004 	str.w	r3, [r8, #4]
	node->next = successor;
    6114:	f8c8 0000 	str.w	r0, [r8]
	successor->prev->next = node;
    6118:	6843      	ldr	r3, [r0, #4]
    611a:	f8c3 8000 	str.w	r8, [r3]
	successor->prev = node;
    611e:	f8c0 8004 	str.w	r8, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    6122:	b338      	cbz	r0, 6174 <z_add_timeout+0xf0>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    6124:	f7ff ff8c 	bl	6040 <first>
    6128:	4580      	cmp	r8, r0
    612a:	d02e      	beq.n	618a <z_add_timeout+0x106>
	__asm__ volatile(
    612c:	f389 8811 	msr	BASEPRI, r9
    6130:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    6134:	2301      	movs	r3, #1
    6136:	bb73      	cbnz	r3, 6196 <z_add_timeout+0x112>
		to->dticks = ticks + elapsed();
    6138:	f7ff ff98 	bl	606c <elapsed>
    613c:	1832      	adds	r2, r6, r0
    613e:	eb47 73e0 	adc.w	r3, r7, r0, asr #31
    6142:	e9c8 2304 	strd	r2, r3, [r8, #16]
		for (t = first(); t != NULL; t = next(t)) {
    6146:	f7ff ff7b 	bl	6040 <first>
    614a:	2800      	cmp	r0, #0
    614c:	d0e9      	beq.n	6122 <z_add_timeout+0x9e>
			if (t->dticks > to->dticks) {
    614e:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    6152:	e9d8 ab04 	ldrd	sl, fp, [r8, #16]
    6156:	45a2      	cmp	sl, r4
    6158:	eb7b 0305 	sbcs.w	r3, fp, r5
    615c:	dbd1      	blt.n	6102 <z_add_timeout+0x7e>
			to->dticks -= t->dticks;
    615e:	ebba 0204 	subs.w	r2, sl, r4
    6162:	eb6b 0305 	sbc.w	r3, fp, r5
    6166:	f8c8 2010 	str.w	r2, [r8, #16]
    616a:	f8c8 3014 	str.w	r3, [r8, #20]
		for (t = first(); t != NULL; t = next(t)) {
    616e:	f7ff ff71 	bl	6054 <next>
    6172:	e7ea      	b.n	614a <z_add_timeout+0xc6>
	node->next = list;
    6174:	4b0a      	ldr	r3, [pc, #40]	; (61a0 <z_add_timeout+0x11c>)
    6176:	f8c8 3000 	str.w	r3, [r8]
	node->prev = list->tail;
    617a:	685a      	ldr	r2, [r3, #4]
    617c:	f8c8 2004 	str.w	r2, [r8, #4]
	list->tail->next = node;
    6180:	f8c2 8000 	str.w	r8, [r2]
	list->tail = node;
    6184:	f8c3 8004 	str.w	r8, [r3, #4]
}
    6188:	e7cc      	b.n	6124 <z_add_timeout+0xa0>
			z_clock_set_timeout(next_timeout(), false);
    618a:	f003 fe3a 	bl	9e02 <next_timeout>
    618e:	2100      	movs	r1, #0
    6190:	f7fc fe24 	bl	2ddc <z_clock_set_timeout>
    6194:	e7ca      	b.n	612c <z_add_timeout+0xa8>
		}
	}
}
    6196:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    619a:	bf00      	nop
    619c:	20020240 	.word	0x20020240
    61a0:	2002006c 	.word	0x2002006c

000061a4 <z_clock_announce>:
		}
	}
}

void z_clock_announce(int32_t ticks)
{
    61a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    61a6:	f04f 0320 	mov.w	r3, #32
    61aa:	f3ef 8511 	mrs	r5, BASEPRI
    61ae:	f383 8811 	msr	BASEPRI, r3
    61b2:	f3bf 8f6f 	isb	sy
	z_time_slice(ticks);
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    61b6:	4b28      	ldr	r3, [pc, #160]	; (6258 <z_clock_announce+0xb4>)
    61b8:	6018      	str	r0, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    61ba:	f7ff ff41 	bl	6040 <first>
    61be:	4604      	mov	r4, r0
    61c0:	b350      	cbz	r0, 6218 <z_clock_announce+0x74>
    61c2:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    61c6:	4b24      	ldr	r3, [pc, #144]	; (6258 <z_clock_announce+0xb4>)
    61c8:	681b      	ldr	r3, [r3, #0]
    61ca:	17d9      	asrs	r1, r3, #31
    61cc:	42b3      	cmp	r3, r6
    61ce:	eb71 0207 	sbcs.w	r2, r1, r7
    61d2:	db21      	blt.n	6218 <z_clock_announce+0x74>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    61d4:	4a21      	ldr	r2, [pc, #132]	; (625c <z_clock_announce+0xb8>)
    61d6:	e9d2 0100 	ldrd	r0, r1, [r2]
    61da:	1980      	adds	r0, r0, r6
    61dc:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    61e0:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    61e4:	1b9b      	subs	r3, r3, r6
    61e6:	4a1c      	ldr	r2, [pc, #112]	; (6258 <z_clock_announce+0xb4>)
    61e8:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    61ea:	2200      	movs	r2, #0
    61ec:	2300      	movs	r3, #0
    61ee:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    61f2:	4620      	mov	r0, r4
    61f4:	f003 fded 	bl	9dd2 <remove_timeout>
	__asm__ volatile(
    61f8:	f385 8811 	msr	BASEPRI, r5
    61fc:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    6200:	68a3      	ldr	r3, [r4, #8]
    6202:	4620      	mov	r0, r4
    6204:	4798      	blx	r3
	__asm__ volatile(
    6206:	f04f 0320 	mov.w	r3, #32
    620a:	f3ef 8511 	mrs	r5, BASEPRI
    620e:	f383 8811 	msr	BASEPRI, r3
    6212:	f3bf 8f6f 	isb	sy
    6216:	e7d0      	b.n	61ba <z_clock_announce+0x16>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    6218:	b144      	cbz	r4, 622c <z_clock_announce+0x88>
		first()->dticks -= announce_remaining;
    621a:	4b0f      	ldr	r3, [pc, #60]	; (6258 <z_clock_announce+0xb4>)
    621c:	6819      	ldr	r1, [r3, #0]
    621e:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    6222:	1a52      	subs	r2, r2, r1
    6224:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    6228:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    622c:	480b      	ldr	r0, [pc, #44]	; (625c <z_clock_announce+0xb8>)
    622e:	490a      	ldr	r1, [pc, #40]	; (6258 <z_clock_announce+0xb4>)
    6230:	680c      	ldr	r4, [r1, #0]
    6232:	e9d0 2300 	ldrd	r2, r3, [r0]
    6236:	1912      	adds	r2, r2, r4
    6238:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    623c:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    6240:	2400      	movs	r4, #0
    6242:	600c      	str	r4, [r1, #0]

	z_clock_set_timeout(next_timeout(), false);
    6244:	f003 fddd 	bl	9e02 <next_timeout>
    6248:	4621      	mov	r1, r4
    624a:	f7fc fdc7 	bl	2ddc <z_clock_set_timeout>
	__asm__ volatile(
    624e:	f385 8811 	msr	BASEPRI, r5
    6252:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    6256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6258:	2002328c 	.word	0x2002328c
    625c:	20020240 	.word	0x20020240

00006260 <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(const struct device *unused)
{
    6260:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    6262:	4c06      	ldr	r4, [pc, #24]	; (627c <statics_init+0x1c>)
    6264:	4b06      	ldr	r3, [pc, #24]	; (6280 <statics_init+0x20>)
    6266:	429c      	cmp	r4, r3
    6268:	d206      	bcs.n	6278 <statics_init+0x18>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    626a:	68a2      	ldr	r2, [r4, #8]
    626c:	6861      	ldr	r1, [r4, #4]
    626e:	4620      	mov	r0, r4
    6270:	f003 fe03 	bl	9e7a <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    6274:	3414      	adds	r4, #20
    6276:	e7f5      	b.n	6264 <statics_init+0x4>
	}
	return 0;
}
    6278:	2000      	movs	r0, #0
    627a:	bd10      	pop	{r4, pc}
    627c:	20020148 	.word	0x20020148
    6280:	20020148 	.word	0x20020148

00006284 <nrf_cc3xx_platform_init_no_rng>:
    6284:	b510      	push	{r4, lr}
    6286:	4c0a      	ldr	r4, [pc, #40]	; (62b0 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    6288:	6823      	ldr	r3, [r4, #0]
    628a:	b11b      	cbz	r3, 6294 <nrf_cc3xx_platform_init_no_rng+0x10>
    628c:	2301      	movs	r3, #1
    628e:	2000      	movs	r0, #0
    6290:	6023      	str	r3, [r4, #0]
    6292:	bd10      	pop	{r4, pc}
    6294:	f000 f898 	bl	63c8 <CC_LibInitNoRng>
    6298:	2800      	cmp	r0, #0
    629a:	d0f7      	beq.n	628c <nrf_cc3xx_platform_init_no_rng+0x8>
    629c:	3801      	subs	r0, #1
    629e:	2806      	cmp	r0, #6
    62a0:	d803      	bhi.n	62aa <nrf_cc3xx_platform_init_no_rng+0x26>
    62a2:	4b04      	ldr	r3, [pc, #16]	; (62b4 <nrf_cc3xx_platform_init_no_rng+0x30>)
    62a4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    62a8:	bd10      	pop	{r4, pc}
    62aa:	4803      	ldr	r0, [pc, #12]	; (62b8 <nrf_cc3xx_platform_init_no_rng+0x34>)
    62ac:	bd10      	pop	{r4, pc}
    62ae:	bf00      	nop
    62b0:	20023290 	.word	0x20023290
    62b4:	0000ace8 	.word	0x0000ace8
    62b8:	ffff8ffe 	.word	0xffff8ffe

000062bc <nrf_cc3xx_platform_abort>:
    62bc:	f3bf 8f4f 	dsb	sy
    62c0:	4905      	ldr	r1, [pc, #20]	; (62d8 <nrf_cc3xx_platform_abort+0x1c>)
    62c2:	4b06      	ldr	r3, [pc, #24]	; (62dc <nrf_cc3xx_platform_abort+0x20>)
    62c4:	68ca      	ldr	r2, [r1, #12]
    62c6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    62ca:	4313      	orrs	r3, r2
    62cc:	60cb      	str	r3, [r1, #12]
    62ce:	f3bf 8f4f 	dsb	sy
    62d2:	bf00      	nop
    62d4:	e7fd      	b.n	62d2 <nrf_cc3xx_platform_abort+0x16>
    62d6:	bf00      	nop
    62d8:	e000ed00 	.word	0xe000ed00
    62dc:	05fa0004 	.word	0x05fa0004

000062e0 <CC_PalAbort>:
    62e0:	4b01      	ldr	r3, [pc, #4]	; (62e8 <CC_PalAbort+0x8>)
    62e2:	685b      	ldr	r3, [r3, #4]
    62e4:	4718      	bx	r3
    62e6:	bf00      	nop
    62e8:	20020074 	.word	0x20020074

000062ec <nrf_cc3xx_platform_set_abort>:
    62ec:	4b02      	ldr	r3, [pc, #8]	; (62f8 <nrf_cc3xx_platform_set_abort+0xc>)
    62ee:	e9d0 1200 	ldrd	r1, r2, [r0]
    62f2:	e9c3 1200 	strd	r1, r2, [r3]
    62f6:	4770      	bx	lr
    62f8:	20020074 	.word	0x20020074

000062fc <mutex_unlock>:
    62fc:	b148      	cbz	r0, 6312 <mutex_unlock+0x16>
    62fe:	6843      	ldr	r3, [r0, #4]
    6300:	b12b      	cbz	r3, 630e <mutex_unlock+0x12>
    6302:	f3bf 8f5f 	dmb	sy
    6306:	2300      	movs	r3, #0
    6308:	6003      	str	r3, [r0, #0]
    630a:	4618      	mov	r0, r3
    630c:	4770      	bx	lr
    630e:	4802      	ldr	r0, [pc, #8]	; (6318 <mutex_unlock+0x1c>)
    6310:	4770      	bx	lr
    6312:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    6316:	4770      	bx	lr
    6318:	ffff8fea 	.word	0xffff8fea

0000631c <mutex_free>:
    631c:	b510      	push	{r4, lr}
    631e:	4604      	mov	r4, r0
    6320:	b128      	cbz	r0, 632e <mutex_free+0x12>
    6322:	6863      	ldr	r3, [r4, #4]
    6324:	b113      	cbz	r3, 632c <mutex_free+0x10>
    6326:	2300      	movs	r3, #0
    6328:	6023      	str	r3, [r4, #0]
    632a:	6063      	str	r3, [r4, #4]
    632c:	bd10      	pop	{r4, pc}
    632e:	4b02      	ldr	r3, [pc, #8]	; (6338 <mutex_free+0x1c>)
    6330:	4802      	ldr	r0, [pc, #8]	; (633c <mutex_free+0x20>)
    6332:	685b      	ldr	r3, [r3, #4]
    6334:	4798      	blx	r3
    6336:	e7f4      	b.n	6322 <mutex_free+0x6>
    6338:	20020074 	.word	0x20020074
    633c:	0000ad04 	.word	0x0000ad04

00006340 <mutex_init>:
    6340:	b510      	push	{r4, lr}
    6342:	4604      	mov	r4, r0
    6344:	b130      	cbz	r0, 6354 <mutex_init+0x14>
    6346:	2200      	movs	r2, #0
    6348:	6863      	ldr	r3, [r4, #4]
    634a:	6022      	str	r2, [r4, #0]
    634c:	f043 0301 	orr.w	r3, r3, #1
    6350:	6063      	str	r3, [r4, #4]
    6352:	bd10      	pop	{r4, pc}
    6354:	4801      	ldr	r0, [pc, #4]	; (635c <mutex_init+0x1c>)
    6356:	f7ff ffc3 	bl	62e0 <CC_PalAbort>
    635a:	e7f4      	b.n	6346 <mutex_init+0x6>
    635c:	0000ad2c 	.word	0x0000ad2c

00006360 <mutex_lock>:
    6360:	b180      	cbz	r0, 6384 <mutex_lock+0x24>
    6362:	6843      	ldr	r3, [r0, #4]
    6364:	b163      	cbz	r3, 6380 <mutex_lock+0x20>
    6366:	2201      	movs	r2, #1
    6368:	e8d0 3fef 	ldaex	r3, [r0]
    636c:	e8c0 2fe1 	stlex	r1, r2, [r0]
    6370:	2900      	cmp	r1, #0
    6372:	d1f9      	bne.n	6368 <mutex_lock+0x8>
    6374:	2b01      	cmp	r3, #1
    6376:	d0f7      	beq.n	6368 <mutex_lock+0x8>
    6378:	f3bf 8f5f 	dmb	sy
    637c:	2000      	movs	r0, #0
    637e:	4770      	bx	lr
    6380:	4802      	ldr	r0, [pc, #8]	; (638c <mutex_lock+0x2c>)
    6382:	4770      	bx	lr
    6384:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    6388:	4770      	bx	lr
    638a:	bf00      	nop
    638c:	ffff8fea 	.word	0xffff8fea

00006390 <nrf_cc3xx_platform_set_mutexes>:
    6390:	b470      	push	{r4, r5, r6}
    6392:	4b0b      	ldr	r3, [pc, #44]	; (63c0 <nrf_cc3xx_platform_set_mutexes+0x30>)
    6394:	6806      	ldr	r6, [r0, #0]
    6396:	68c2      	ldr	r2, [r0, #12]
    6398:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    639c:	e9c3 4202 	strd	r4, r2, [r3, #8]
    63a0:	e9c3 6500 	strd	r6, r5, [r3]
    63a4:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    63a8:	680e      	ldr	r6, [r1, #0]
    63aa:	4b06      	ldr	r3, [pc, #24]	; (63c4 <nrf_cc3xx_platform_set_mutexes+0x34>)
    63ac:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    63b0:	e9c3 6500 	strd	r6, r5, [r3]
    63b4:	e9c3 4002 	strd	r4, r0, [r3, #8]
    63b8:	611a      	str	r2, [r3, #16]
    63ba:	bc70      	pop	{r4, r5, r6}
    63bc:	4770      	bx	lr
    63be:	bf00      	nop
    63c0:	20020084 	.word	0x20020084
    63c4:	20020094 	.word	0x20020094

000063c8 <CC_LibInitNoRng>:
    63c8:	b510      	push	{r4, lr}
    63ca:	f000 f833 	bl	6434 <CC_HalInit>
    63ce:	b120      	cbz	r0, 63da <CC_LibInitNoRng+0x12>
    63d0:	2403      	movs	r4, #3
    63d2:	f000 f867 	bl	64a4 <CC_PalTerminate>
    63d6:	4620      	mov	r0, r4
    63d8:	bd10      	pop	{r4, pc}
    63da:	f000 f835 	bl	6448 <CC_PalInit>
    63de:	b990      	cbnz	r0, 6406 <CC_LibInitNoRng+0x3e>
    63e0:	f000 f8b0 	bl	6544 <CC_PalPowerSaveModeSelect>
    63e4:	b990      	cbnz	r0, 640c <CC_LibInitNoRng+0x44>
    63e6:	4b0f      	ldr	r3, [pc, #60]	; (6424 <CC_LibInitNoRng+0x5c>)
    63e8:	681b      	ldr	r3, [r3, #0]
    63ea:	0e1b      	lsrs	r3, r3, #24
    63ec:	2bf0      	cmp	r3, #240	; 0xf0
    63ee:	d108      	bne.n	6402 <CC_LibInitNoRng+0x3a>
    63f0:	4a0d      	ldr	r2, [pc, #52]	; (6428 <CC_LibInitNoRng+0x60>)
    63f2:	4b0e      	ldr	r3, [pc, #56]	; (642c <CC_LibInitNoRng+0x64>)
    63f4:	6812      	ldr	r2, [r2, #0]
    63f6:	429a      	cmp	r2, r3
    63f8:	d00a      	beq.n	6410 <CC_LibInitNoRng+0x48>
    63fa:	2407      	movs	r4, #7
    63fc:	f000 f81c 	bl	6438 <CC_HalTerminate>
    6400:	e7e7      	b.n	63d2 <CC_LibInitNoRng+0xa>
    6402:	2406      	movs	r4, #6
    6404:	e7fa      	b.n	63fc <CC_LibInitNoRng+0x34>
    6406:	2404      	movs	r4, #4
    6408:	4620      	mov	r0, r4
    640a:	bd10      	pop	{r4, pc}
    640c:	2400      	movs	r4, #0
    640e:	e7f5      	b.n	63fc <CC_LibInitNoRng+0x34>
    6410:	2001      	movs	r0, #1
    6412:	f000 f897 	bl	6544 <CC_PalPowerSaveModeSelect>
    6416:	4604      	mov	r4, r0
    6418:	2800      	cmp	r0, #0
    641a:	d1f7      	bne.n	640c <CC_LibInitNoRng+0x44>
    641c:	4b04      	ldr	r3, [pc, #16]	; (6430 <CC_LibInitNoRng+0x68>)
    641e:	6018      	str	r0, [r3, #0]
    6420:	e7d9      	b.n	63d6 <CC_LibInitNoRng+0xe>
    6422:	bf00      	nop
    6424:	50841928 	.word	0x50841928
    6428:	50841a24 	.word	0x50841a24
    642c:	20e00000 	.word	0x20e00000
    6430:	50841a0c 	.word	0x50841a0c

00006434 <CC_HalInit>:
    6434:	2000      	movs	r0, #0
    6436:	4770      	bx	lr

00006438 <CC_HalTerminate>:
    6438:	2000      	movs	r0, #0
    643a:	4770      	bx	lr

0000643c <CC_HalMaskInterrupt>:
    643c:	4b01      	ldr	r3, [pc, #4]	; (6444 <CC_HalMaskInterrupt+0x8>)
    643e:	6018      	str	r0, [r3, #0]
    6440:	4770      	bx	lr
    6442:	bf00      	nop
    6444:	50841a04 	.word	0x50841a04

00006448 <CC_PalInit>:
    6448:	b510      	push	{r4, lr}
    644a:	4811      	ldr	r0, [pc, #68]	; (6490 <CC_PalInit+0x48>)
    644c:	f000 f848 	bl	64e0 <CC_PalMutexCreate>
    6450:	b100      	cbz	r0, 6454 <CC_PalInit+0xc>
    6452:	bd10      	pop	{r4, pc}
    6454:	480f      	ldr	r0, [pc, #60]	; (6494 <CC_PalInit+0x4c>)
    6456:	f000 f843 	bl	64e0 <CC_PalMutexCreate>
    645a:	2800      	cmp	r0, #0
    645c:	d1f9      	bne.n	6452 <CC_PalInit+0xa>
    645e:	4c0e      	ldr	r4, [pc, #56]	; (6498 <CC_PalInit+0x50>)
    6460:	4620      	mov	r0, r4
    6462:	f000 f83d 	bl	64e0 <CC_PalMutexCreate>
    6466:	2800      	cmp	r0, #0
    6468:	d1f3      	bne.n	6452 <CC_PalInit+0xa>
    646a:	4b0c      	ldr	r3, [pc, #48]	; (649c <CC_PalInit+0x54>)
    646c:	480c      	ldr	r0, [pc, #48]	; (64a0 <CC_PalInit+0x58>)
    646e:	601c      	str	r4, [r3, #0]
    6470:	f000 f836 	bl	64e0 <CC_PalMutexCreate>
    6474:	4601      	mov	r1, r0
    6476:	2800      	cmp	r0, #0
    6478:	d1eb      	bne.n	6452 <CC_PalInit+0xa>
    647a:	f000 f82d 	bl	64d8 <CC_PalDmaInit>
    647e:	4604      	mov	r4, r0
    6480:	b108      	cbz	r0, 6486 <CC_PalInit+0x3e>
    6482:	4620      	mov	r0, r4
    6484:	bd10      	pop	{r4, pc}
    6486:	f000 f83f 	bl	6508 <CC_PalPowerSaveModeInit>
    648a:	4620      	mov	r0, r4
    648c:	e7fa      	b.n	6484 <CC_PalInit+0x3c>
    648e:	bf00      	nop
    6490:	200200cc 	.word	0x200200cc
    6494:	200200c0 	.word	0x200200c0
    6498:	200200c8 	.word	0x200200c8
    649c:	200200d0 	.word	0x200200d0
    64a0:	200200c4 	.word	0x200200c4

000064a4 <CC_PalTerminate>:
    64a4:	b508      	push	{r3, lr}
    64a6:	4808      	ldr	r0, [pc, #32]	; (64c8 <CC_PalTerminate+0x24>)
    64a8:	f000 f824 	bl	64f4 <CC_PalMutexDestroy>
    64ac:	4807      	ldr	r0, [pc, #28]	; (64cc <CC_PalTerminate+0x28>)
    64ae:	f000 f821 	bl	64f4 <CC_PalMutexDestroy>
    64b2:	4807      	ldr	r0, [pc, #28]	; (64d0 <CC_PalTerminate+0x2c>)
    64b4:	f000 f81e 	bl	64f4 <CC_PalMutexDestroy>
    64b8:	4806      	ldr	r0, [pc, #24]	; (64d4 <CC_PalTerminate+0x30>)
    64ba:	f000 f81b 	bl	64f4 <CC_PalMutexDestroy>
    64be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    64c2:	f000 b80b 	b.w	64dc <CC_PalDmaTerminate>
    64c6:	bf00      	nop
    64c8:	200200cc 	.word	0x200200cc
    64cc:	200200c0 	.word	0x200200c0
    64d0:	200200c8 	.word	0x200200c8
    64d4:	200200c4 	.word	0x200200c4

000064d8 <CC_PalDmaInit>:
    64d8:	2000      	movs	r0, #0
    64da:	4770      	bx	lr

000064dc <CC_PalDmaTerminate>:
    64dc:	4770      	bx	lr
    64de:	bf00      	nop

000064e0 <CC_PalMutexCreate>:
    64e0:	b508      	push	{r3, lr}
    64e2:	4b03      	ldr	r3, [pc, #12]	; (64f0 <CC_PalMutexCreate+0x10>)
    64e4:	6802      	ldr	r2, [r0, #0]
    64e6:	681b      	ldr	r3, [r3, #0]
    64e8:	6810      	ldr	r0, [r2, #0]
    64ea:	4798      	blx	r3
    64ec:	2000      	movs	r0, #0
    64ee:	bd08      	pop	{r3, pc}
    64f0:	20020084 	.word	0x20020084

000064f4 <CC_PalMutexDestroy>:
    64f4:	b508      	push	{r3, lr}
    64f6:	4b03      	ldr	r3, [pc, #12]	; (6504 <CC_PalMutexDestroy+0x10>)
    64f8:	6802      	ldr	r2, [r0, #0]
    64fa:	685b      	ldr	r3, [r3, #4]
    64fc:	6810      	ldr	r0, [r2, #0]
    64fe:	4798      	blx	r3
    6500:	2000      	movs	r0, #0
    6502:	bd08      	pop	{r3, pc}
    6504:	20020084 	.word	0x20020084

00006508 <CC_PalPowerSaveModeInit>:
    6508:	b570      	push	{r4, r5, r6, lr}
    650a:	4c09      	ldr	r4, [pc, #36]	; (6530 <CC_PalPowerSaveModeInit+0x28>)
    650c:	4d09      	ldr	r5, [pc, #36]	; (6534 <CC_PalPowerSaveModeInit+0x2c>)
    650e:	6920      	ldr	r0, [r4, #16]
    6510:	68ab      	ldr	r3, [r5, #8]
    6512:	4798      	blx	r3
    6514:	b118      	cbz	r0, 651e <CC_PalPowerSaveModeInit+0x16>
    6516:	4b08      	ldr	r3, [pc, #32]	; (6538 <CC_PalPowerSaveModeInit+0x30>)
    6518:	4808      	ldr	r0, [pc, #32]	; (653c <CC_PalPowerSaveModeInit+0x34>)
    651a:	685b      	ldr	r3, [r3, #4]
    651c:	4798      	blx	r3
    651e:	2100      	movs	r1, #0
    6520:	4a07      	ldr	r2, [pc, #28]	; (6540 <CC_PalPowerSaveModeInit+0x38>)
    6522:	68eb      	ldr	r3, [r5, #12]
    6524:	6011      	str	r1, [r2, #0]
    6526:	6920      	ldr	r0, [r4, #16]
    6528:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    652c:	4718      	bx	r3
    652e:	bf00      	nop
    6530:	20020094 	.word	0x20020094
    6534:	20020084 	.word	0x20020084
    6538:	20020074 	.word	0x20020074
    653c:	0000ad50 	.word	0x0000ad50
    6540:	200232a4 	.word	0x200232a4

00006544 <CC_PalPowerSaveModeSelect>:
    6544:	b570      	push	{r4, r5, r6, lr}
    6546:	4d1a      	ldr	r5, [pc, #104]	; (65b0 <CC_PalPowerSaveModeSelect+0x6c>)
    6548:	4e1a      	ldr	r6, [pc, #104]	; (65b4 <CC_PalPowerSaveModeSelect+0x70>)
    654a:	4604      	mov	r4, r0
    654c:	68b2      	ldr	r2, [r6, #8]
    654e:	6928      	ldr	r0, [r5, #16]
    6550:	4790      	blx	r2
    6552:	b9f0      	cbnz	r0, 6592 <CC_PalPowerSaveModeSelect+0x4e>
    6554:	b15c      	cbz	r4, 656e <CC_PalPowerSaveModeSelect+0x2a>
    6556:	4c18      	ldr	r4, [pc, #96]	; (65b8 <CC_PalPowerSaveModeSelect+0x74>)
    6558:	6823      	ldr	r3, [r4, #0]
    655a:	b1ab      	cbz	r3, 6588 <CC_PalPowerSaveModeSelect+0x44>
    655c:	2b01      	cmp	r3, #1
    655e:	d01a      	beq.n	6596 <CC_PalPowerSaveModeSelect+0x52>
    6560:	3b01      	subs	r3, #1
    6562:	6023      	str	r3, [r4, #0]
    6564:	6928      	ldr	r0, [r5, #16]
    6566:	68f3      	ldr	r3, [r6, #12]
    6568:	4798      	blx	r3
    656a:	2000      	movs	r0, #0
    656c:	bd70      	pop	{r4, r5, r6, pc}
    656e:	4c12      	ldr	r4, [pc, #72]	; (65b8 <CC_PalPowerSaveModeSelect+0x74>)
    6570:	6821      	ldr	r1, [r4, #0]
    6572:	b939      	cbnz	r1, 6584 <CC_PalPowerSaveModeSelect+0x40>
    6574:	2001      	movs	r0, #1
    6576:	4b11      	ldr	r3, [pc, #68]	; (65bc <CC_PalPowerSaveModeSelect+0x78>)
    6578:	4a11      	ldr	r2, [pc, #68]	; (65c0 <CC_PalPowerSaveModeSelect+0x7c>)
    657a:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    657e:	6813      	ldr	r3, [r2, #0]
    6580:	2b00      	cmp	r3, #0
    6582:	d1fc      	bne.n	657e <CC_PalPowerSaveModeSelect+0x3a>
    6584:	3101      	adds	r1, #1
    6586:	6021      	str	r1, [r4, #0]
    6588:	68f3      	ldr	r3, [r6, #12]
    658a:	6928      	ldr	r0, [r5, #16]
    658c:	4798      	blx	r3
    658e:	2000      	movs	r0, #0
    6590:	bd70      	pop	{r4, r5, r6, pc}
    6592:	480c      	ldr	r0, [pc, #48]	; (65c4 <CC_PalPowerSaveModeSelect+0x80>)
    6594:	bd70      	pop	{r4, r5, r6, pc}
    6596:	4a0a      	ldr	r2, [pc, #40]	; (65c0 <CC_PalPowerSaveModeSelect+0x7c>)
    6598:	6813      	ldr	r3, [r2, #0]
    659a:	2b00      	cmp	r3, #0
    659c:	d1fc      	bne.n	6598 <CC_PalPowerSaveModeSelect+0x54>
    659e:	4a07      	ldr	r2, [pc, #28]	; (65bc <CC_PalPowerSaveModeSelect+0x78>)
    65a0:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    65a4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    65a8:	f7ff ff48 	bl	643c <CC_HalMaskInterrupt>
    65ac:	6823      	ldr	r3, [r4, #0]
    65ae:	e7d7      	b.n	6560 <CC_PalPowerSaveModeSelect+0x1c>
    65b0:	20020094 	.word	0x20020094
    65b4:	20020084 	.word	0x20020084
    65b8:	200232a4 	.word	0x200232a4
    65bc:	50840000 	.word	0x50840000
    65c0:	50841910 	.word	0x50841910
    65c4:	ffff8fe9 	.word	0xffff8fe9

000065c8 <do_boot>:
{
    65c8:	b570      	push	{r4, r5, r6, lr}
    65ca:	b082      	sub	sp, #8
    65cc:	4604      	mov	r4, r0
    rc = flash_device_base(rsp->br_flash_dev_id, &flash_base);
    65ce:	a901      	add	r1, sp, #4
    65d0:	7900      	ldrb	r0, [r0, #4]
    65d2:	f7f9 fff1 	bl	5b8 <flash_device_base>
                                     rsp->br_image_off +
    65d6:	68a5      	ldr	r5, [r4, #8]
    vt = (struct arm_vector_table *)(flash_base +
    65d8:	9b01      	ldr	r3, [sp, #4]
    65da:	441d      	add	r5, r3
                                     rsp->br_hdr->ih_hdr_size);
    65dc:	6823      	ldr	r3, [r4, #0]
    65de:	891c      	ldrh	r4, [r3, #8]
                                     rsp->br_image_off +
    65e0:	192e      	adds	r6, r5, r4
	__asm__ volatile(
    65e2:	f04f 0220 	mov.w	r2, #32
    65e6:	f3ef 8311 	mrs	r3, BASEPRI
    65ea:	f382 8811 	msr	BASEPRI, r2
    65ee:	f3bf 8f6f 	isb	sy
    sys_clock_disable();
    65f2:	f001 faa9 	bl	7b48 <sys_clock_disable>
    nrf_cleanup_peripheral();
    65f6:	f7fb f903 	bl	1800 <nrf_cleanup_peripheral>
    __set_MSP(vt->msp);
    65fa:	592b      	ldr	r3, [r5, r4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    65fc:	f383 8808 	msr	MSP, r3
    ((void (*)(void))vt->reset)();
    6600:	6873      	ldr	r3, [r6, #4]
    6602:	4798      	blx	r3
}
    6604:	b002      	add	sp, #8
    6606:	bd70      	pop	{r4, r5, r6, pc}

00006608 <flash_area_id_from_multi_image_slot>:
 * MCUBoot uses continuous numbering for the primary slot, the secondary slot,
 * and the scratch while zephyr might number it differently.
 */
int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    6608:	b119      	cbz	r1, 6612 <flash_area_id_from_multi_image_slot+0xa>
    660a:	2901      	cmp	r1, #1
    660c:	d103      	bne.n	6616 <flash_area_id_from_multi_image_slot+0xe>
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
#if !defined(CONFIG_SINGLE_APPLICATION_SLOT)
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    660e:	2006      	movs	r0, #6
    6610:	4770      	bx	lr
    switch (slot) {
    6612:	2002      	movs	r0, #2
    6614:	4770      	bx	lr
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
#endif
#endif
    }

    return -EINVAL; /* flash_area_open will fail on that */
    6616:	f06f 0015 	mvn.w	r0, #21
}
    661a:	4770      	bx	lr

0000661c <bootutil_img_hash>:
{
    661c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6620:	b09d      	sub	sp, #116	; 0x74
    6622:	4615      	mov	r5, r2
    6624:	4699      	mov	r9, r3
    6626:	9f24      	ldr	r7, [sp, #144]	; 0x90
    6628:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    662c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    mbedtls_sha256_init(ctx);
    662e:	a801      	add	r0, sp, #4
    6630:	f003 f981 	bl	9936 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    6634:	2100      	movs	r1, #0
    6636:	a801      	add	r0, sp, #4
    6638:	f7fe fc60 	bl	4efc <mbedtls_sha256_starts_ret>
    if (seed && (seed_len > 0)) {
    663c:	b114      	cbz	r4, 6644 <bootutil_img_hash+0x28>
    663e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    6640:	2b00      	cmp	r3, #0
    6642:	dc06      	bgt.n	6652 <bootutil_img_hash+0x36>
    size = hdr_size = hdr->ih_hdr_size;
    6644:	892b      	ldrh	r3, [r5, #8]
    size += hdr->ih_img_size;
    6646:	68ee      	ldr	r6, [r5, #12]
    6648:	4433      	add	r3, r6
    size += hdr->ih_protect_tlv_size;
    664a:	896e      	ldrh	r6, [r5, #10]
    664c:	441e      	add	r6, r3
    for (off = 0; off < size; off += blk_sz) {
    664e:	2500      	movs	r5, #0
    6650:	e013      	b.n	667a <bootutil_img_hash+0x5e>
    return mbedtls_sha256_update_ret(ctx, data, data_len);
    6652:	461a      	mov	r2, r3
    6654:	4621      	mov	r1, r4
    6656:	a801      	add	r0, sp, #4
    6658:	f003 f973 	bl	9942 <mbedtls_sha256_update_ret>
    665c:	e7f2      	b.n	6644 <bootutil_img_hash+0x28>
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
    665e:	4623      	mov	r3, r4
    6660:	463a      	mov	r2, r7
    6662:	4629      	mov	r1, r5
    6664:	4648      	mov	r0, r9
    6666:	f001 f8ff 	bl	7868 <flash_area_read>
        if (rc) {
    666a:	4603      	mov	r3, r0
    666c:	b988      	cbnz	r0, 6692 <bootutil_img_hash+0x76>
    666e:	4622      	mov	r2, r4
    6670:	4639      	mov	r1, r7
    6672:	a801      	add	r0, sp, #4
    6674:	f003 f965 	bl	9942 <mbedtls_sha256_update_ret>
    for (off = 0; off < size; off += blk_sz) {
    6678:	4425      	add	r5, r4
    667a:	42b5      	cmp	r5, r6
    667c:	d204      	bcs.n	6688 <bootutil_img_hash+0x6c>
        blk_sz = size - off;
    667e:	1b74      	subs	r4, r6, r5
        if (blk_sz > tmp_buf_sz) {
    6680:	4544      	cmp	r4, r8
    6682:	d9ec      	bls.n	665e <bootutil_img_hash+0x42>
            blk_sz = tmp_buf_sz;
    6684:	4644      	mov	r4, r8
    6686:	e7ea      	b.n	665e <bootutil_img_hash+0x42>
    return mbedtls_sha256_finish_ret(ctx, output);
    6688:	9926      	ldr	r1, [sp, #152]	; 0x98
    668a:	a801      	add	r0, sp, #4
    668c:	f003 f99c 	bl	99c8 <mbedtls_sha256_finish_ret>
    return 0;
    6690:	2300      	movs	r3, #0
}
    6692:	4618      	mov	r0, r3
    6694:	b01d      	add	sp, #116	; 0x74
    6696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000669a <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    669a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    669e:	b083      	sub	sp, #12
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    66a0:	2800      	cmp	r0, #0
    66a2:	d04a      	beq.n	673a <bootutil_tlv_iter_begin+0xa0>
    66a4:	460c      	mov	r4, r1
    66a6:	4617      	mov	r7, r2
    66a8:	4699      	mov	r9, r3
    66aa:	4606      	mov	r6, r0
    66ac:	2900      	cmp	r1, #0
    66ae:	d047      	beq.n	6740 <bootutil_tlv_iter_begin+0xa6>
    66b0:	2a00      	cmp	r2, #0
    66b2:	d048      	beq.n	6746 <bootutil_tlv_iter_begin+0xac>
        return -1;
    }

    off_ = BOOT_TLV_OFF(hdr);
    66b4:	890d      	ldrh	r5, [r1, #8]
    66b6:	68cb      	ldr	r3, [r1, #12]
    66b8:	441d      	add	r5, r3
    if (LOAD_IMAGE_DATA(hdr, fap, off_, &info, sizeof(info))) {
    66ba:	2304      	movs	r3, #4
    66bc:	eb0d 0203 	add.w	r2, sp, r3
    66c0:	4629      	mov	r1, r5
    66c2:	4638      	mov	r0, r7
    66c4:	f001 f8d0 	bl	7868 <flash_area_read>
    66c8:	4680      	mov	r8, r0
    66ca:	2800      	cmp	r0, #0
    66cc:	d13e      	bne.n	674c <bootutil_tlv_iter_begin+0xb2>
        return -1;
    }

    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    66ce:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    66d2:	f646 1308 	movw	r3, #26888	; 0x6908
    66d6:	429a      	cmp	r2, r3
    66d8:	d01e      	beq.n	6718 <bootutil_tlv_iter_begin+0x7e>

        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
                            &info, sizeof(info))) {
            return -1;
        }
    } else if (hdr->ih_protect_tlv_size != 0) {
    66da:	8963      	ldrh	r3, [r4, #10]
    66dc:	2b00      	cmp	r3, #0
    66de:	d13b      	bne.n	6758 <bootutil_tlv_iter_begin+0xbe>
        return -1;
    }

    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    66e0:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    66e4:	f646 1307 	movw	r3, #26887	; 0x6907
    66e8:	429a      	cmp	r2, r3
    66ea:	d138      	bne.n	675e <bootutil_tlv_iter_begin+0xc4>
        return -1;
    }

    it->hdr = hdr;
    66ec:	6034      	str	r4, [r6, #0]
    it->fap = fap;
    66ee:	6077      	str	r7, [r6, #4]
    it->type = type;
    66f0:	f8a6 9008 	strh.w	r9, [r6, #8]
    it->prot = prot;
    66f4:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    66f8:	72b3      	strb	r3, [r6, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    66fa:	8963      	ldrh	r3, [r4, #10]
    66fc:	442b      	add	r3, r5
    66fe:	60f3      	str	r3, [r6, #12]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    6700:	8963      	ldrh	r3, [r4, #10]
    6702:	442b      	add	r3, r5
    6704:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    6708:	4413      	add	r3, r2
    670a:	6173      	str	r3, [r6, #20]
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    670c:	3504      	adds	r5, #4
    670e:	6135      	str	r5, [r6, #16]
    return 0;
}
    6710:	4640      	mov	r0, r8
    6712:	b003      	add	sp, #12
    6714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    6718:	8963      	ldrh	r3, [r4, #10]
    671a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    671e:	428b      	cmp	r3, r1
    6720:	d117      	bne.n	6752 <bootutil_tlv_iter_begin+0xb8>
        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
    6722:	2304      	movs	r3, #4
    6724:	eb0d 0203 	add.w	r2, sp, r3
    6728:	4429      	add	r1, r5
    672a:	4638      	mov	r0, r7
    672c:	f001 f89c 	bl	7868 <flash_area_read>
    6730:	2800      	cmp	r0, #0
    6732:	d0d5      	beq.n	66e0 <bootutil_tlv_iter_begin+0x46>
            return -1;
    6734:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    6738:	e7ea      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
        return -1;
    673a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    673e:	e7e7      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
    6740:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    6744:	e7e4      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
    6746:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    674a:	e7e1      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
        return -1;
    674c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    6750:	e7de      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
            return -1;
    6752:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    6756:	e7db      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
        return -1;
    6758:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    675c:	e7d8      	b.n	6710 <bootutil_tlv_iter_begin+0x76>
        return -1;
    675e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    6762:	e7d5      	b.n	6710 <bootutil_tlv_iter_begin+0x76>

00006764 <bootutil_tlv_iter_next>:
                       uint16_t *type)
{
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    6764:	2800      	cmp	r0, #0
    6766:	d04d      	beq.n	6804 <bootutil_tlv_iter_next+0xa0>
{
    6768:	b5f0      	push	{r4, r5, r6, r7, lr}
    676a:	b083      	sub	sp, #12
    676c:	460f      	mov	r7, r1
    676e:	4616      	mov	r6, r2
    6770:	461d      	mov	r5, r3
    6772:	4604      	mov	r4, r0
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    6774:	6803      	ldr	r3, [r0, #0]
    6776:	2b00      	cmp	r3, #0
    6778:	d048      	beq.n	680c <bootutil_tlv_iter_next+0xa8>
    677a:	6843      	ldr	r3, [r0, #4]
    677c:	bb0b      	cbnz	r3, 67c2 <bootutil_tlv_iter_next+0x5e>
        return -1;
    677e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    6782:	e03a      	b.n	67fa <bootutil_tlv_iter_next+0x96>
    while (it->tlv_off < it->tlv_end) {
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
            it->tlv_off += sizeof(struct image_tlv_info);
        }

        rc = LOAD_IMAGE_DATA(it->hdr, it->fap, it->tlv_off, &tlv, sizeof tlv);
    6784:	2304      	movs	r3, #4
    6786:	eb0d 0203 	add.w	r2, sp, r3
    678a:	6921      	ldr	r1, [r4, #16]
    678c:	6860      	ldr	r0, [r4, #4]
    678e:	f001 f86b 	bl	7868 <flash_area_read>
        if (rc) {
    6792:	4601      	mov	r1, r0
    6794:	2800      	cmp	r0, #0
    6796:	d13c      	bne.n	6812 <bootutil_tlv_iter_next+0xae>
            return -1;
        }

        /* No more TLVs in the protected area */
        if (it->prot && it->tlv_off >= it->prot_end) {
    6798:	7aa3      	ldrb	r3, [r4, #10]
    679a:	b11b      	cbz	r3, 67a4 <bootutil_tlv_iter_next+0x40>
    679c:	6922      	ldr	r2, [r4, #16]
    679e:	68e3      	ldr	r3, [r4, #12]
    67a0:	429a      	cmp	r2, r3
    67a2:	d239      	bcs.n	6818 <bootutil_tlv_iter_next+0xb4>
            return 1;
        }

        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    67a4:	8923      	ldrh	r3, [r4, #8]
    67a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
    67aa:	4293      	cmp	r3, r2
    67ac:	d017      	beq.n	67de <bootutil_tlv_iter_next+0x7a>
    67ae:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    67b2:	4293      	cmp	r3, r2
    67b4:	d013      	beq.n	67de <bootutil_tlv_iter_next+0x7a>
            *len = tlv.it_len;
            it->tlv_off += sizeof(tlv) + tlv.it_len;
            return 0;
        }

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    67b6:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    67ba:	6923      	ldr	r3, [r4, #16]
    67bc:	4418      	add	r0, r3
    67be:	3004      	adds	r0, #4
    67c0:	6120      	str	r0, [r4, #16]
    while (it->tlv_off < it->tlv_end) {
    67c2:	6920      	ldr	r0, [r4, #16]
    67c4:	6963      	ldr	r3, [r4, #20]
    67c6:	4298      	cmp	r0, r3
    67c8:	d21a      	bcs.n	6800 <bootutil_tlv_iter_next+0x9c>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    67ca:	6823      	ldr	r3, [r4, #0]
    67cc:	895b      	ldrh	r3, [r3, #10]
    67ce:	2b00      	cmp	r3, #0
    67d0:	d0d8      	beq.n	6784 <bootutil_tlv_iter_next+0x20>
    67d2:	68e3      	ldr	r3, [r4, #12]
    67d4:	4283      	cmp	r3, r0
    67d6:	d1d5      	bne.n	6784 <bootutil_tlv_iter_next+0x20>
            it->tlv_off += sizeof(struct image_tlv_info);
    67d8:	3004      	adds	r0, #4
    67da:	6120      	str	r0, [r4, #16]
    67dc:	e7d2      	b.n	6784 <bootutil_tlv_iter_next+0x20>
            if (type != NULL) {
    67de:	b115      	cbz	r5, 67e6 <bootutil_tlv_iter_next+0x82>
                *type = tlv.it_type;
    67e0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    67e4:	802b      	strh	r3, [r5, #0]
            *off = it->tlv_off + sizeof(tlv);
    67e6:	6923      	ldr	r3, [r4, #16]
    67e8:	3304      	adds	r3, #4
    67ea:	603b      	str	r3, [r7, #0]
            *len = tlv.it_len;
    67ec:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    67f0:	8033      	strh	r3, [r6, #0]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    67f2:	6922      	ldr	r2, [r4, #16]
    67f4:	4413      	add	r3, r2
    67f6:	3304      	adds	r3, #4
    67f8:	6123      	str	r3, [r4, #16]
    }

    return 1;
}
    67fa:	4608      	mov	r0, r1
    67fc:	b003      	add	sp, #12
    67fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 1;
    6800:	2101      	movs	r1, #1
    6802:	e7fa      	b.n	67fa <bootutil_tlv_iter_next+0x96>
        return -1;
    6804:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    6808:	4608      	mov	r0, r1
    680a:	4770      	bx	lr
        return -1;
    680c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    6810:	e7f3      	b.n	67fa <bootutil_tlv_iter_next+0x96>
            return -1;
    6812:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    6816:	e7f0      	b.n	67fa <bootutil_tlv_iter_next+0x96>
            return 1;
    6818:	2101      	movs	r1, #1
    681a:	e7ee      	b.n	67fa <bootutil_tlv_iter_next+0x96>

0000681c <bootutil_parse_rsakey>:
{
    681c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6820:	b084      	sub	sp, #16
    6822:	4604      	mov	r4, r0
    6824:	460e      	mov	r6, r1
    6826:	4615      	mov	r5, r2
    if ((rc = mbedtls_asn1_get_tag(p, end, &len,
    6828:	2330      	movs	r3, #48	; 0x30
    682a:	aa03      	add	r2, sp, #12
    682c:	4629      	mov	r1, r5
    682e:	4630      	mov	r0, r6
    6830:	f001 fd60 	bl	82f4 <mbedtls_asn1_get_tag>
    6834:	bba8      	cbnz	r0, 68a2 <bootutil_parse_rsakey+0x86>
    if (*p + len != end) {
    6836:	6833      	ldr	r3, [r6, #0]
    6838:	9a03      	ldr	r2, [sp, #12]
    683a:	4413      	add	r3, r2
    683c:	42ab      	cmp	r3, r5
    683e:	d133      	bne.n	68a8 <bootutil_parse_rsakey+0x8c>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->N)) != 0 ||
    6840:	f104 0708 	add.w	r7, r4, #8
    6844:	463a      	mov	r2, r7
    6846:	4629      	mov	r1, r5
    6848:	4630      	mov	r0, r6
    684a:	f001 fd66 	bl	831a <mbedtls_asn1_get_mpi>
    684e:	bb28      	cbnz	r0, 689c <bootutil_parse_rsakey+0x80>
      (rc = mbedtls_asn1_get_mpi(p, end, &ctx->E)) != 0) {
    6850:	f104 0814 	add.w	r8, r4, #20
    6854:	4642      	mov	r2, r8
    6856:	4629      	mov	r1, r5
    6858:	4630      	mov	r0, r6
    685a:	f001 fd5e 	bl	831a <mbedtls_asn1_get_mpi>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->N)) != 0 ||
    685e:	b9e8      	cbnz	r0, 689c <bootutil_parse_rsakey+0x80>
    ctx->len = mbedtls_mpi_size(&ctx->N);
    6860:	4638      	mov	r0, r7
    6862:	f002 f8d8 	bl	8a16 <mbedtls_mpi_size>
    6866:	6060      	str	r0, [r4, #4]
    if (*p != end) {
    6868:	6833      	ldr	r3, [r6, #0]
    686a:	42ab      	cmp	r3, r5
    686c:	d11f      	bne.n	68ae <bootutil_parse_rsakey+0x92>
    rc = mbedtls_rsa_import(ctx, &ctx->N, NULL, NULL, NULL, &ctx->E);
    686e:	f8cd 8004 	str.w	r8, [sp, #4]
    6872:	2200      	movs	r2, #0
    6874:	9200      	str	r2, [sp, #0]
    6876:	4613      	mov	r3, r2
    6878:	4639      	mov	r1, r7
    687a:	4620      	mov	r0, r4
    687c:	f002 ffd6 	bl	982c <mbedtls_rsa_import>
    if (rc != 0) {
    6880:	b9c0      	cbnz	r0, 68b4 <bootutil_parse_rsakey+0x98>
    rc = mbedtls_rsa_check_pubkey(ctx);
    6882:	4620      	mov	r0, r4
    6884:	f7fe face 	bl	4e24 <mbedtls_rsa_check_pubkey>
    if (rc != 0) {
    6888:	4605      	mov	r5, r0
    688a:	b9b0      	cbnz	r0, 68ba <bootutil_parse_rsakey+0x9e>
    ctx->len = mbedtls_mpi_size(&ctx->N);
    688c:	4638      	mov	r0, r7
    688e:	f002 f8c2 	bl	8a16 <mbedtls_mpi_size>
    6892:	6060      	str	r0, [r4, #4]
}
    6894:	4628      	mov	r0, r5
    6896:	b004      	add	sp, #16
    6898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return -3;
    689c:	f06f 0502 	mvn.w	r5, #2
    68a0:	e7f8      	b.n	6894 <bootutil_parse_rsakey+0x78>
        return -1;
    68a2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    68a6:	e7f5      	b.n	6894 <bootutil_parse_rsakey+0x78>
        return -2;
    68a8:	f06f 0501 	mvn.w	r5, #1
    68ac:	e7f2      	b.n	6894 <bootutil_parse_rsakey+0x78>
        return -4;
    68ae:	f06f 0503 	mvn.w	r5, #3
    68b2:	e7ef      	b.n	6894 <bootutil_parse_rsakey+0x78>
        return -5;
    68b4:	f06f 0504 	mvn.w	r5, #4
    68b8:	e7ec      	b.n	6894 <bootutil_parse_rsakey+0x78>
        return -6;
    68ba:	f06f 0505 	mvn.w	r5, #5
    68be:	e7e9      	b.n	6894 <bootutil_parse_rsakey+0x78>

000068c0 <pss_mgf1>:
{
    68c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    68c2:	b0a5      	sub	sp, #148	; 0x94
    68c4:	4606      	mov	r6, r0
    68c6:	460f      	mov	r7, r1
    uint8_t counter[4] = { 0, 0, 0, 0 };
    68c8:	2300      	movs	r3, #0
    68ca:	9308      	str	r3, [sp, #32]
    int count = PSS_MASK_LEN;
    68cc:	24df      	movs	r4, #223	; 0xdf
    while (count > 0) {
    68ce:	e007      	b.n	68e0 <pss_mgf1+0x20>
            bytes = count;
    68d0:	4625      	mov	r5, r4
        memcpy(mask, htmp, bytes);
    68d2:	462a      	mov	r2, r5
    68d4:	4669      	mov	r1, sp
    68d6:	4630      	mov	r0, r6
    68d8:	f001 fa84 	bl	7de4 <memcpy>
        mask += bytes;
    68dc:	442e      	add	r6, r5
        count -= bytes;
    68de:	1b64      	subs	r4, r4, r5
    while (count > 0) {
    68e0:	2c00      	cmp	r4, #0
    68e2:	dd1d      	ble.n	6920 <pss_mgf1+0x60>
    mbedtls_sha256_init(ctx);
    68e4:	a809      	add	r0, sp, #36	; 0x24
    68e6:	f003 f826 	bl	9936 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    68ea:	2100      	movs	r1, #0
    68ec:	a809      	add	r0, sp, #36	; 0x24
    68ee:	f7fe fb05 	bl	4efc <mbedtls_sha256_starts_ret>
    return mbedtls_sha256_update_ret(ctx, data, data_len);
    68f2:	2220      	movs	r2, #32
    68f4:	4639      	mov	r1, r7
    68f6:	a809      	add	r0, sp, #36	; 0x24
    68f8:	f003 f823 	bl	9942 <mbedtls_sha256_update_ret>
    68fc:	2204      	movs	r2, #4
    68fe:	a908      	add	r1, sp, #32
    6900:	a809      	add	r0, sp, #36	; 0x24
    6902:	f003 f81e 	bl	9942 <mbedtls_sha256_update_ret>
    return mbedtls_sha256_finish_ret(ctx, output);
    6906:	4669      	mov	r1, sp
    6908:	a809      	add	r0, sp, #36	; 0x24
    690a:	f003 f85d 	bl	99c8 <mbedtls_sha256_finish_ret>
        counter[3]++;
    690e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    6912:	3301      	adds	r3, #1
    6914:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
        if (bytes > count)
    6918:	2c1f      	cmp	r4, #31
    691a:	ddd9      	ble.n	68d0 <pss_mgf1+0x10>
        bytes = PSS_HLEN;
    691c:	2520      	movs	r5, #32
    691e:	e7d8      	b.n	68d2 <pss_mgf1+0x12>
}
    6920:	b025      	add	sp, #148	; 0x94
    6922:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006924 <boot_flag_decode>:
    if (flag != BOOT_FLAG_SET) {
    6924:	2801      	cmp	r0, #1
    6926:	d100      	bne.n	692a <boot_flag_decode+0x6>
}
    6928:	4770      	bx	lr
        return BOOT_FLAG_BAD;
    692a:	2002      	movs	r0, #2
    692c:	e7fc      	b.n	6928 <boot_flag_decode+0x4>

0000692e <boot_write_trailer>:
{
    692e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6932:	b083      	sub	sp, #12
    6934:	4606      	mov	r6, r0
    6936:	4688      	mov	r8, r1
    6938:	4617      	mov	r7, r2
    693a:	461c      	mov	r4, r3
    align = flash_area_align(fap);
    693c:	f001 f811 	bl	7962 <flash_area_align>
    if (inlen > BOOT_MAX_ALIGN || align > BOOT_MAX_ALIGN) {
    6940:	2c08      	cmp	r4, #8
    6942:	d820      	bhi.n	6986 <boot_write_trailer+0x58>
    6944:	4605      	mov	r5, r0
    6946:	2808      	cmp	r0, #8
    6948:	d902      	bls.n	6950 <boot_write_trailer+0x22>
        return -1;
    694a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    694e:	e01c      	b.n	698a <boot_write_trailer+0x5c>
    erased_val = flash_area_erased_val(fap);
    6950:	4630      	mov	r0, r6
    6952:	f001 f80f 	bl	7974 <flash_area_erased_val>
    6956:	4681      	mov	r9, r0
    if (align < inlen) {
    6958:	42a5      	cmp	r5, r4
    695a:	d200      	bcs.n	695e <boot_write_trailer+0x30>
        align = inlen;
    695c:	4625      	mov	r5, r4
    memcpy(buf, inbuf, inlen);
    695e:	4622      	mov	r2, r4
    6960:	4639      	mov	r1, r7
    6962:	4668      	mov	r0, sp
    6964:	f001 fa3e 	bl	7de4 <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    6968:	1b2a      	subs	r2, r5, r4
    696a:	4649      	mov	r1, r9
    696c:	eb0d 0004 	add.w	r0, sp, r4
    6970:	f001 fa5c 	bl	7e2c <memset>
    rc = flash_area_write(fap, off, buf, align);
    6974:	462b      	mov	r3, r5
    6976:	466a      	mov	r2, sp
    6978:	4641      	mov	r1, r8
    697a:	4630      	mov	r0, r6
    697c:	f000 ff93 	bl	78a6 <flash_area_write>
    if (rc != 0) {
    6980:	b118      	cbz	r0, 698a <boot_write_trailer+0x5c>
        return BOOT_EFLASH;
    6982:	2001      	movs	r0, #1
    6984:	e001      	b.n	698a <boot_write_trailer+0x5c>
        return -1;
    6986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    698a:	b003      	add	sp, #12
    698c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00006990 <boot_write_trailer_flag>:
{
    6990:	b500      	push	{lr}
    6992:	b083      	sub	sp, #12
    const uint8_t buf[1] = { flag_val };
    6994:	f88d 2004 	strb.w	r2, [sp, #4]
    return boot_write_trailer(fap, off, buf, 1);
    6998:	2301      	movs	r3, #1
    699a:	aa01      	add	r2, sp, #4
    699c:	f7ff ffc7 	bl	692e <boot_write_trailer>
}
    69a0:	b003      	add	sp, #12
    69a2:	f85d fb04 	ldr.w	pc, [sp], #4

000069a6 <boot_fih_memequal>:
{
    69a6:	b508      	push	{r3, lr}
    return memcmp(s1, s2, n);
    69a8:	f001 fa05 	bl	7db6 <memcmp>
}
    69ac:	bd08      	pop	{r3, pc}

000069ae <boot_magic_compatible_check>:
    switch (tbl_val) {
    69ae:	2804      	cmp	r0, #4
    69b0:	d00a      	beq.n	69c8 <boot_magic_compatible_check+0x1a>
    69b2:	2805      	cmp	r0, #5
    69b4:	d103      	bne.n	69be <boot_magic_compatible_check+0x10>
        return val != BOOT_MAGIC_GOOD;
    69b6:	1e48      	subs	r0, r1, #1
    69b8:	bf18      	it	ne
    69ba:	2001      	movne	r0, #1
    69bc:	4770      	bx	lr
        return tbl_val == val;
    69be:	4288      	cmp	r0, r1
    69c0:	bf14      	ite	ne
    69c2:	2000      	movne	r0, #0
    69c4:	2001      	moveq	r0, #1
    69c6:	4770      	bx	lr
    switch (tbl_val) {
    69c8:	2001      	movs	r0, #1
}
    69ca:	4770      	bx	lr

000069cc <boot_status_sz>:
           BOOT_STATUS_MAX_ENTRIES * BOOT_STATUS_STATE_COUNT * min_write_sz;
    69cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    69d0:	01c0      	lsls	r0, r0, #7
    69d2:	4770      	bx	lr

000069d4 <boot_trailer_sz>:
{
    69d4:	b508      	push	{r3, lr}
           boot_status_sz(min_write_sz)           +
    69d6:	f7ff fff9 	bl	69cc <boot_status_sz>
}
    69da:	3030      	adds	r0, #48	; 0x30
    69dc:	bd08      	pop	{r3, pc}

000069de <boot_status_entries>:
    if (fap->fa_id == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    69de:	780b      	ldrb	r3, [r1, #0]
    69e0:	2b02      	cmp	r3, #2
    69e2:	d007      	beq.n	69f4 <boot_status_entries+0x16>
    69e4:	2b06      	cmp	r3, #6
    69e6:	d102      	bne.n	69ee <boot_status_entries+0x10>
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    69e8:	f44f 70c0 	mov.w	r0, #384	; 0x180
}
    69ec:	4770      	bx	lr
    return -1;
    69ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    69f2:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    69f4:	f44f 70c0 	mov.w	r0, #384	; 0x180
    69f8:	4770      	bx	lr

000069fa <boot_status_off>:
{
    69fa:	b510      	push	{r4, lr}
    69fc:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    69fe:	f000 ffb0 	bl	7962 <flash_area_align>
    off_from_end = boot_trailer_sz(elem_sz);
    6a02:	f7ff ffe7 	bl	69d4 <boot_trailer_sz>
    return fap->fa_size - off_from_end;
    6a06:	68a3      	ldr	r3, [r4, #8]
}
    6a08:	1a18      	subs	r0, r3, r0
    6a0a:	bd10      	pop	{r4, pc}

00006a0c <boot_swap_info_off>:
    return fap->fa_size - BOOT_MAGIC_SZ;
    6a0c:	6880      	ldr	r0, [r0, #8]
}
    6a0e:	3828      	subs	r0, #40	; 0x28
    6a10:	4770      	bx	lr

00006a12 <bootutil_buffer_is_erased>:
    if (buffer == NULL || len == 0) {
    6a12:	b189      	cbz	r1, 6a38 <bootutil_buffer_is_erased+0x26>
{
    6a14:	b538      	push	{r3, r4, r5, lr}
    6a16:	4614      	mov	r4, r2
    6a18:	460d      	mov	r5, r1
    if (buffer == NULL || len == 0) {
    6a1a:	b90a      	cbnz	r2, 6a20 <bootutil_buffer_is_erased+0xe>
        return false;
    6a1c:	2000      	movs	r0, #0
}
    6a1e:	bd38      	pop	{r3, r4, r5, pc}
    erased_val = flash_area_erased_val(area);
    6a20:	f000 ffa8 	bl	7974 <flash_area_erased_val>
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    6a24:	2300      	movs	r3, #0
    6a26:	42a3      	cmp	r3, r4
    6a28:	d204      	bcs.n	6a34 <bootutil_buffer_is_erased+0x22>
        if (u8b[i] != erased_val) {
    6a2a:	5cea      	ldrb	r2, [r5, r3]
    6a2c:	4282      	cmp	r2, r0
    6a2e:	d105      	bne.n	6a3c <bootutil_buffer_is_erased+0x2a>
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    6a30:	3301      	adds	r3, #1
    6a32:	e7f8      	b.n	6a26 <bootutil_buffer_is_erased+0x14>
    return true;
    6a34:	2001      	movs	r0, #1
    6a36:	e7f2      	b.n	6a1e <bootutil_buffer_is_erased+0xc>
        return false;
    6a38:	2000      	movs	r0, #0
}
    6a3a:	4770      	bx	lr
            return false;
    6a3c:	2000      	movs	r0, #0
    6a3e:	e7ee      	b.n	6a1e <bootutil_buffer_is_erased+0xc>

00006a40 <boot_read_swap_state>:
{
    6a40:	b570      	push	{r4, r5, r6, lr}
    6a42:	b086      	sub	sp, #24
    6a44:	4604      	mov	r4, r0
    6a46:	460d      	mov	r5, r1
    return fap->fa_size - BOOT_MAGIC_SZ;
    6a48:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    6a4a:	2310      	movs	r3, #16
    6a4c:	aa02      	add	r2, sp, #8
    6a4e:	3910      	subs	r1, #16
    6a50:	f000 ff0a 	bl	7868 <flash_area_read>
    if (rc < 0) {
    6a54:	2800      	cmp	r0, #0
    6a56:	db5f      	blt.n	6b18 <boot_read_swap_state+0xd8>
    if (bootutil_buffer_is_erased(fap, magic, BOOT_MAGIC_SZ)) {
    6a58:	2210      	movs	r2, #16
    6a5a:	a902      	add	r1, sp, #8
    6a5c:	4620      	mov	r0, r4
    6a5e:	f7ff ffd8 	bl	6a12 <bootutil_buffer_is_erased>
    6a62:	2800      	cmp	r0, #0
    6a64:	d048      	beq.n	6af8 <boot_read_swap_state+0xb8>
        state->magic = BOOT_MAGIC_UNSET;
    6a66:	2303      	movs	r3, #3
    6a68:	702b      	strb	r3, [r5, #0]
    off = boot_swap_info_off(fap);
    6a6a:	4620      	mov	r0, r4
    6a6c:	f7ff ffce 	bl	6a0c <boot_swap_info_off>
    6a70:	4601      	mov	r1, r0
    rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    6a72:	2301      	movs	r3, #1
    6a74:	f10d 0207 	add.w	r2, sp, #7
    6a78:	4620      	mov	r0, r4
    6a7a:	f000 fef5 	bl	7868 <flash_area_read>
    if (rc < 0) {
    6a7e:	2800      	cmp	r0, #0
    6a80:	db4d      	blt.n	6b1e <boot_read_swap_state+0xde>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    6a82:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6a86:	f003 020f 	and.w	r2, r3, #15
    6a8a:	706a      	strb	r2, [r5, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    6a8c:	091b      	lsrs	r3, r3, #4
    6a8e:	712b      	strb	r3, [r5, #4]
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    6a90:	2201      	movs	r2, #1
    6a92:	f10d 0107 	add.w	r1, sp, #7
    6a96:	4620      	mov	r0, r4
    6a98:	f7ff ffbb 	bl	6a12 <bootutil_buffer_is_erased>
    6a9c:	b910      	cbnz	r0, 6aa4 <boot_read_swap_state+0x64>
            state->swap_type > BOOT_SWAP_TYPE_REVERT) {
    6a9e:	786b      	ldrb	r3, [r5, #1]
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    6aa0:	2b04      	cmp	r3, #4
    6aa2:	d903      	bls.n	6aac <boot_read_swap_state+0x6c>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    6aa4:	2301      	movs	r3, #1
    6aa6:	706b      	strb	r3, [r5, #1]
        state->image_num = 0;
    6aa8:	2300      	movs	r3, #0
    6aaa:	712b      	strb	r3, [r5, #4]
    return fap->fa_size - BOOT_MAGIC_SZ;
    6aac:	68a1      	ldr	r1, [r4, #8]
    rc = flash_area_read(fap, off, &state->copy_done, sizeof state->copy_done);
    6aae:	1cae      	adds	r6, r5, #2
    6ab0:	2301      	movs	r3, #1
    6ab2:	4632      	mov	r2, r6
    6ab4:	3920      	subs	r1, #32
    6ab6:	4620      	mov	r0, r4
    6ab8:	f000 fed6 	bl	7868 <flash_area_read>
    if (rc < 0) {
    6abc:	2800      	cmp	r0, #0
    6abe:	db30      	blt.n	6b22 <boot_read_swap_state+0xe2>
    if (bootutil_buffer_is_erased(fap, &state->copy_done,
    6ac0:	2201      	movs	r2, #1
    6ac2:	4631      	mov	r1, r6
    6ac4:	4620      	mov	r0, r4
    6ac6:	f7ff ffa4 	bl	6a12 <bootutil_buffer_is_erased>
    6aca:	b1d0      	cbz	r0, 6b02 <boot_read_swap_state+0xc2>
        state->copy_done = BOOT_FLAG_UNSET;
    6acc:	2303      	movs	r3, #3
    6ace:	70ab      	strb	r3, [r5, #2]
    return fap->fa_size - BOOT_MAGIC_SZ;
    6ad0:	68a1      	ldr	r1, [r4, #8]
    rc = flash_area_read(fap, off, &state->image_ok, sizeof state->image_ok);
    6ad2:	1cee      	adds	r6, r5, #3
    6ad4:	2301      	movs	r3, #1
    6ad6:	4632      	mov	r2, r6
    6ad8:	3918      	subs	r1, #24
    6ada:	4620      	mov	r0, r4
    6adc:	f000 fec4 	bl	7868 <flash_area_read>
    if (rc < 0) {
    6ae0:	2800      	cmp	r0, #0
    6ae2:	db20      	blt.n	6b26 <boot_read_swap_state+0xe6>
    if (bootutil_buffer_is_erased(fap, &state->image_ok,
    6ae4:	2201      	movs	r2, #1
    6ae6:	4631      	mov	r1, r6
    6ae8:	4620      	mov	r0, r4
    6aea:	f7ff ff92 	bl	6a12 <bootutil_buffer_is_erased>
    6aee:	b168      	cbz	r0, 6b0c <boot_read_swap_state+0xcc>
        state->image_ok = BOOT_FLAG_UNSET;
    6af0:	2303      	movs	r3, #3
    6af2:	70eb      	strb	r3, [r5, #3]
    return 0;
    6af4:	2000      	movs	r0, #0
    6af6:	e010      	b.n	6b1a <boot_read_swap_state+0xda>
        state->magic = boot_magic_decode(magic);
    6af8:	a802      	add	r0, sp, #8
    6afa:	f7f9 ff25 	bl	948 <boot_magic_decode>
    6afe:	7028      	strb	r0, [r5, #0]
    6b00:	e7b3      	b.n	6a6a <boot_read_swap_state+0x2a>
        state->copy_done = boot_flag_decode(state->copy_done);
    6b02:	78a8      	ldrb	r0, [r5, #2]
    6b04:	f7ff ff0e 	bl	6924 <boot_flag_decode>
    6b08:	70a8      	strb	r0, [r5, #2]
    6b0a:	e7e1      	b.n	6ad0 <boot_read_swap_state+0x90>
        state->image_ok = boot_flag_decode(state->image_ok);
    6b0c:	78e8      	ldrb	r0, [r5, #3]
    6b0e:	f7ff ff09 	bl	6924 <boot_flag_decode>
    6b12:	70e8      	strb	r0, [r5, #3]
    return 0;
    6b14:	2000      	movs	r0, #0
    6b16:	e000      	b.n	6b1a <boot_read_swap_state+0xda>
        return BOOT_EFLASH;
    6b18:	2001      	movs	r0, #1
}
    6b1a:	b006      	add	sp, #24
    6b1c:	bd70      	pop	{r4, r5, r6, pc}
        return BOOT_EFLASH;
    6b1e:	2001      	movs	r0, #1
    6b20:	e7fb      	b.n	6b1a <boot_read_swap_state+0xda>
        return BOOT_EFLASH;
    6b22:	2001      	movs	r0, #1
    6b24:	e7f9      	b.n	6b1a <boot_read_swap_state+0xda>
        return BOOT_EFLASH;
    6b26:	2001      	movs	r0, #1
    6b28:	e7f7      	b.n	6b1a <boot_read_swap_state+0xda>

00006b2a <boot_read_swap_state_by_id>:
{
    6b2a:	b510      	push	{r4, lr}
    6b2c:	b082      	sub	sp, #8
    6b2e:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    6b30:	a901      	add	r1, sp, #4
    6b32:	b2c0      	uxtb	r0, r0
    6b34:	f7fb fef8 	bl	2928 <flash_area_open>
    if (rc != 0) {
    6b38:	b118      	cbz	r0, 6b42 <boot_read_swap_state_by_id+0x18>
        return BOOT_EFLASH;
    6b3a:	2401      	movs	r4, #1
}
    6b3c:	4620      	mov	r0, r4
    6b3e:	b002      	add	sp, #8
    6b40:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, state);
    6b42:	4621      	mov	r1, r4
    6b44:	9801      	ldr	r0, [sp, #4]
    6b46:	f7ff ff7b 	bl	6a40 <boot_read_swap_state>
    6b4a:	4604      	mov	r4, r0
    flash_area_close(fap);
    6b4c:	9801      	ldr	r0, [sp, #4]
    6b4e:	f000 fe8a 	bl	7866 <flash_area_close>
    return rc;
    6b52:	e7f3      	b.n	6b3c <boot_read_swap_state_by_id+0x12>

00006b54 <boot_read_swap_size>:
{
    6b54:	b530      	push	{r4, r5, lr}
    6b56:	b083      	sub	sp, #12
    6b58:	460c      	mov	r4, r1
    rc = boot_find_status(image_index, &fap);
    6b5a:	a901      	add	r1, sp, #4
    6b5c:	f7f9 ff00 	bl	960 <boot_find_status>
    if (rc == 0) {
    6b60:	4605      	mov	r5, r0
    6b62:	b110      	cbz	r0, 6b6a <boot_read_swap_size+0x16>
}
    6b64:	4628      	mov	r0, r5
    6b66:	b003      	add	sp, #12
    6b68:	bd30      	pop	{r4, r5, pc}
        off = boot_swap_size_off(fap);
    6b6a:	9d01      	ldr	r5, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    6b6c:	4628      	mov	r0, r5
    6b6e:	f7ff ff4d 	bl	6a0c <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
    6b72:	2304      	movs	r3, #4
    6b74:	4622      	mov	r2, r4
    6b76:	f1a0 0108 	sub.w	r1, r0, #8
    6b7a:	4628      	mov	r0, r5
    6b7c:	f000 fe74 	bl	7868 <flash_area_read>
    6b80:	4605      	mov	r5, r0
        flash_area_close(fap);
    6b82:	9801      	ldr	r0, [sp, #4]
    6b84:	f000 fe6f 	bl	7866 <flash_area_close>
    return rc;
    6b88:	e7ec      	b.n	6b64 <boot_read_swap_size+0x10>

00006b8a <boot_write_copy_done>:
{
    6b8a:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    6b8c:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    6b8e:	2201      	movs	r2, #1
    6b90:	3920      	subs	r1, #32
    6b92:	f7ff fefd 	bl	6990 <boot_write_trailer_flag>
}
    6b96:	bd08      	pop	{r3, pc}

00006b98 <boot_write_image_ok>:
{
    6b98:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    6b9a:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    6b9c:	2201      	movs	r2, #1
    6b9e:	3918      	subs	r1, #24
    6ba0:	f7ff fef6 	bl	6990 <boot_write_trailer_flag>
}
    6ba4:	bd08      	pop	{r3, pc}

00006ba6 <boot_write_swap_info>:
{
    6ba6:	b510      	push	{r4, lr}
    6ba8:	b082      	sub	sp, #8
    6baa:	4604      	mov	r4, r0
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    6bac:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
    6bb0:	f88d 1007 	strb.w	r1, [sp, #7]
    off = boot_swap_info_off(fap);
    6bb4:	f7ff ff2a 	bl	6a0c <boot_swap_info_off>
    6bb8:	4601      	mov	r1, r0
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    6bba:	2301      	movs	r3, #1
    6bbc:	f10d 0207 	add.w	r2, sp, #7
    6bc0:	4620      	mov	r0, r4
    6bc2:	f7ff feb4 	bl	692e <boot_write_trailer>
}
    6bc6:	b002      	add	sp, #8
    6bc8:	bd10      	pop	{r4, pc}

00006bca <boot_write_swap_size>:
{
    6bca:	b510      	push	{r4, lr}
    6bcc:	b082      	sub	sp, #8
    6bce:	4604      	mov	r4, r0
    6bd0:	9101      	str	r1, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    6bd2:	f7ff ff1b 	bl	6a0c <boot_swap_info_off>
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    6bd6:	2304      	movs	r3, #4
    6bd8:	eb0d 0203 	add.w	r2, sp, r3
    6bdc:	f1a0 0108 	sub.w	r1, r0, #8
    6be0:	4620      	mov	r0, r4
    6be2:	f7ff fea4 	bl	692e <boot_write_trailer>
}
    6be6:	b002      	add	sp, #8
    6be8:	bd10      	pop	{r4, pc}

00006bea <boot_write_sz>:
{
    6bea:	b508      	push	{r3, lr}
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    6bec:	6a00      	ldr	r0, [r0, #32]
    6bee:	f000 feb8 	bl	7962 <flash_area_align>
}
    6bf2:	bd08      	pop	{r3, pc}

00006bf4 <boot_read_image_size>:
{
    6bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6bf8:	b082      	sub	sp, #8
    6bfa:	4606      	mov	r6, r0
    6bfc:	460c      	mov	r4, r1
    6bfe:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    6c00:	2000      	movs	r0, #0
    6c02:	f7ff fd01 	bl	6608 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    6c06:	a901      	add	r1, sp, #4
    6c08:	b2c0      	uxtb	r0, r0
    6c0a:	f7fb fe8d 	bl	2928 <flash_area_open>
    if (rc != 0) {
    6c0e:	b140      	cbz	r0, 6c22 <boot_read_image_size+0x2e>
        rc = BOOT_EFLASH;
    6c10:	f04f 0801 	mov.w	r8, #1
    flash_area_close(fap);
    6c14:	9801      	ldr	r0, [sp, #4]
    6c16:	f000 fe26 	bl	7866 <flash_area_close>
}
    6c1a:	4640      	mov	r0, r8
    6c1c:	b002      	add	sp, #8
    6c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    6c22:	232c      	movs	r3, #44	; 0x2c
    6c24:	fb03 6304 	mla	r3, r3, r4, r6
    6c28:	891d      	ldrh	r5, [r3, #8]
    6c2a:	68db      	ldr	r3, [r3, #12]
    6c2c:	441d      	add	r5, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    6c2e:	2304      	movs	r3, #4
    6c30:	466a      	mov	r2, sp
    6c32:	4629      	mov	r1, r5
    6c34:	9801      	ldr	r0, [sp, #4]
    6c36:	f000 fe17 	bl	7868 <flash_area_read>
    6c3a:	4680      	mov	r8, r0
    6c3c:	bb40      	cbnz	r0, 6c90 <boot_read_image_size+0x9c>
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    6c3e:	212c      	movs	r1, #44	; 0x2c
    6c40:	fb01 6404 	mla	r4, r1, r4, r6
    6c44:	8964      	ldrh	r4, [r4, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    6c46:	f8bd 2000 	ldrh.w	r2, [sp]
    6c4a:	f646 1308 	movw	r3, #26888	; 0x6908
    6c4e:	429a      	cmp	r2, r3
    6c50:	d00c      	beq.n	6c6c <boot_read_image_size+0x78>
    } else if (protect_tlv_size != 0) {
    6c52:	bb04      	cbnz	r4, 6c96 <boot_read_image_size+0xa2>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    6c54:	f8bd 2000 	ldrh.w	r2, [sp]
    6c58:	f646 1307 	movw	r3, #26887	; 0x6907
    6c5c:	429a      	cmp	r2, r3
    6c5e:	d11d      	bne.n	6c9c <boot_read_image_size+0xa8>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    6c60:	4425      	add	r5, r4
    6c62:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    6c66:	441d      	add	r5, r3
    6c68:	603d      	str	r5, [r7, #0]
    rc = 0;
    6c6a:	e7d3      	b.n	6c14 <boot_read_image_size+0x20>
        if (protect_tlv_size != info.it_tlv_tot) {
    6c6c:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    6c70:	428c      	cmp	r4, r1
    6c72:	d002      	beq.n	6c7a <boot_read_image_size+0x86>
            rc = BOOT_EBADIMAGE;
    6c74:	f04f 0803 	mov.w	r8, #3
    6c78:	e7cc      	b.n	6c14 <boot_read_image_size+0x20>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    6c7a:	2304      	movs	r3, #4
    6c7c:	466a      	mov	r2, sp
    6c7e:	4429      	add	r1, r5
    6c80:	9801      	ldr	r0, [sp, #4]
    6c82:	f000 fdf1 	bl	7868 <flash_area_read>
    6c86:	2800      	cmp	r0, #0
    6c88:	d0e4      	beq.n	6c54 <boot_read_image_size+0x60>
            rc = BOOT_EFLASH;
    6c8a:	f04f 0801 	mov.w	r8, #1
    6c8e:	e7c1      	b.n	6c14 <boot_read_image_size+0x20>
        rc = BOOT_EFLASH;
    6c90:	f04f 0801 	mov.w	r8, #1
    6c94:	e7be      	b.n	6c14 <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    6c96:	f04f 0803 	mov.w	r8, #3
    6c9a:	e7bb      	b.n	6c14 <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    6c9c:	f04f 0803 	mov.w	r8, #3
    6ca0:	e7b8      	b.n	6c14 <boot_read_image_size+0x20>

00006ca2 <boot_check_header_erased>:
{
    6ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ca4:	b083      	sub	sp, #12
    6ca6:	4607      	mov	r7, r0
    6ca8:	460c      	mov	r4, r1
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    6caa:	2000      	movs	r0, #0
    6cac:	f7ff fcac 	bl	6608 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    6cb0:	a901      	add	r1, sp, #4
    6cb2:	b2c0      	uxtb	r0, r0
    6cb4:	f7fb fe38 	bl	2928 <flash_area_open>
    if (rc != 0) {
    6cb8:	b9d0      	cbnz	r0, 6cf0 <boot_check_header_erased+0x4e>
    6cba:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    6cbc:	9801      	ldr	r0, [sp, #4]
    6cbe:	f000 fe59 	bl	7974 <flash_area_erased_val>
    6cc2:	4605      	mov	r5, r0
    flash_area_close(fap);
    6cc4:	9801      	ldr	r0, [sp, #4]
    6cc6:	f000 fdce 	bl	7866 <flash_area_close>
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    6cca:	212c      	movs	r1, #44	; 0x2c
    6ccc:	fb01 7104 	mla	r1, r1, r4, r7
    for (i = 0; i < len; i++) {
    6cd0:	2300      	movs	r3, #0
    6cd2:	2b03      	cmp	r3, #3
    6cd4:	d805      	bhi.n	6ce2 <boot_check_header_erased+0x40>
        if (val != p[i]) {
    6cd6:	5cca      	ldrb	r2, [r1, r3]
    6cd8:	4295      	cmp	r5, r2
    6cda:	d107      	bne.n	6cec <boot_check_header_erased+0x4a>
    for (i = 0; i < len; i++) {
    6cdc:	3301      	adds	r3, #1
    6cde:	b2db      	uxtb	r3, r3
    6ce0:	e7f7      	b.n	6cd2 <boot_check_header_erased+0x30>
    return true;
    6ce2:	2301      	movs	r3, #1
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    6ce4:	b13b      	cbz	r3, 6cf6 <boot_check_header_erased+0x54>
}
    6ce6:	4630      	mov	r0, r6
    6ce8:	b003      	add	sp, #12
    6cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return false;
    6cec:	2300      	movs	r3, #0
    6cee:	e7f9      	b.n	6ce4 <boot_check_header_erased+0x42>
        return -1;
    6cf0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    6cf4:	e7f7      	b.n	6ce6 <boot_check_header_erased+0x44>
        return -1;
    6cf6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    6cfa:	e7f4      	b.n	6ce6 <boot_check_header_erased+0x44>

00006cfc <boot_initialize_area>:
{
    6cfc:	b510      	push	{r4, lr}
    6cfe:	b082      	sub	sp, #8
    6d00:	4603      	mov	r3, r0
    6d02:	4608      	mov	r0, r1
    num_sectors = BOOT_MAX_IMG_SECTORS;
    6d04:	2280      	movs	r2, #128	; 0x80
    6d06:	9201      	str	r2, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    6d08:	2902      	cmp	r1, #2
    6d0a:	d005      	beq.n	6d18 <boot_initialize_area+0x1c>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    6d0c:	2906      	cmp	r1, #6
    6d0e:	d10e      	bne.n	6d2e <boot_initialize_area+0x32>
        out_sectors = BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors;
    6d10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
        out_num_sectors = &BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors;
    6d12:	f103 0454 	add.w	r4, r3, #84	; 0x54
    6d16:	e002      	b.n	6d1e <boot_initialize_area+0x22>
        out_sectors = BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors;
    6d18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
        out_num_sectors = &BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors;
    6d1a:	f103 0428 	add.w	r4, r3, #40	; 0x28
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    6d1e:	a901      	add	r1, sp, #4
    6d20:	f7fb fe16 	bl	2950 <flash_area_get_sectors>
    if (rc != 0) {
    6d24:	b908      	cbnz	r0, 6d2a <boot_initialize_area+0x2e>
    *out_num_sectors = num_sectors;
    6d26:	9b01      	ldr	r3, [sp, #4]
    6d28:	6023      	str	r3, [r4, #0]
}
    6d2a:	b002      	add	sp, #8
    6d2c:	bd10      	pop	{r4, pc}
        return BOOT_EFLASH;
    6d2e:	2001      	movs	r0, #1
    6d30:	e7fb      	b.n	6d2a <boot_initialize_area+0x2e>

00006d32 <boot_read_sectors>:
{
    6d32:	b538      	push	{r3, r4, r5, lr}
    6d34:	4604      	mov	r4, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    6d36:	2102      	movs	r1, #2
    6d38:	f7ff ffe0 	bl	6cfc <boot_initialize_area>
    if (rc != 0) {
    6d3c:	b110      	cbz	r0, 6d44 <boot_read_sectors+0x12>
        return BOOT_EFLASH;
    6d3e:	2501      	movs	r5, #1
}
    6d40:	4628      	mov	r0, r5
    6d42:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    6d44:	2106      	movs	r1, #6
    6d46:	4620      	mov	r0, r4
    6d48:	f7ff ffd8 	bl	6cfc <boot_initialize_area>
    if (rc != 0) {
    6d4c:	4605      	mov	r5, r0
    6d4e:	b108      	cbz	r0, 6d54 <boot_read_sectors+0x22>
        return BOOT_EFLASH;
    6d50:	2501      	movs	r5, #1
    6d52:	e7f5      	b.n	6d40 <boot_read_sectors+0xe>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    6d54:	4620      	mov	r0, r4
    6d56:	f7ff ff48 	bl	6bea <boot_write_sz>
    6d5a:	65e0      	str	r0, [r4, #92]	; 0x5c
    return 0;
    6d5c:	e7f0      	b.n	6d40 <boot_read_sectors+0xe>

00006d5e <boot_read_image_headers>:
{
    6d5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d60:	4605      	mov	r5, r0
    6d62:	460f      	mov	r7, r1
    6d64:	4616      	mov	r6, r2
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    6d66:	2400      	movs	r4, #0
    6d68:	2c01      	cmp	r4, #1
    6d6a:	dc10      	bgt.n	6d8e <boot_read_image_headers+0x30>
        rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    6d6c:	4633      	mov	r3, r6
    6d6e:	222c      	movs	r2, #44	; 0x2c
    6d70:	fb02 5204 	mla	r2, r2, r4, r5
    6d74:	4621      	mov	r1, r4
    6d76:	4628      	mov	r0, r5
    6d78:	f7fa fa60 	bl	123c <boot_read_image_header>
        if (rc != 0) {
    6d7c:	4603      	mov	r3, r0
    6d7e:	b908      	cbnz	r0, 6d84 <boot_read_image_headers+0x26>
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    6d80:	3401      	adds	r4, #1
    6d82:	e7f1      	b.n	6d68 <boot_read_image_headers+0xa>
            if (i > 0 && !require_all) {
    6d84:	2c00      	cmp	r4, #0
    6d86:	dd03      	ble.n	6d90 <boot_read_image_headers+0x32>
    6d88:	b917      	cbnz	r7, 6d90 <boot_read_image_headers+0x32>
                return 0;
    6d8a:	2300      	movs	r3, #0
    6d8c:	e000      	b.n	6d90 <boot_read_image_headers+0x32>
    return 0;
    6d8e:	2300      	movs	r3, #0
}
    6d90:	4618      	mov	r0, r3
    6d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006d94 <boot_status_reset>:
    bs->use_scratch = 0;
    6d94:	2300      	movs	r3, #0
    6d96:	7183      	strb	r3, [r0, #6]
    bs->swap_size = 0;
    6d98:	6083      	str	r3, [r0, #8]
    bs->source = 0;
    6d9a:	60c3      	str	r3, [r0, #12]
    bs->op = BOOT_STATUS_OP_MOVE;
    6d9c:	2301      	movs	r3, #1
    6d9e:	7143      	strb	r3, [r0, #5]
    bs->idx = BOOT_STATUS_IDX_0;
    6da0:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    6da2:	7103      	strb	r3, [r0, #4]
    bs->swap_type = BOOT_SWAP_TYPE_NONE;
    6da4:	71c3      	strb	r3, [r0, #7]
}
    6da6:	4770      	bx	lr

00006da8 <boot_status_is_reset>:
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    6da8:	7943      	ldrb	r3, [r0, #5]
            bs->idx == BOOT_STATUS_IDX_0 &&
    6daa:	2b01      	cmp	r3, #1
    6dac:	d001      	beq.n	6db2 <boot_status_is_reset+0xa>
    6dae:	2000      	movs	r0, #0
    6db0:	4770      	bx	lr
    6db2:	6803      	ldr	r3, [r0, #0]
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    6db4:	2b01      	cmp	r3, #1
    6db6:	d001      	beq.n	6dbc <boot_status_is_reset+0x14>
            bs->idx == BOOT_STATUS_IDX_0 &&
    6db8:	2000      	movs	r0, #0
    6dba:	4770      	bx	lr
            bs->state == BOOT_STATUS_STATE_0);
    6dbc:	7903      	ldrb	r3, [r0, #4]
            bs->idx == BOOT_STATUS_IDX_0 &&
    6dbe:	2b01      	cmp	r3, #1
    6dc0:	d001      	beq.n	6dc6 <boot_status_is_reset+0x1e>
    6dc2:	2000      	movs	r0, #0
    6dc4:	4770      	bx	lr
    6dc6:	2001      	movs	r0, #1
}
    6dc8:	4770      	bx	lr

00006dca <boot_perform_update>:
{
    6dca:	b538      	push	{r3, r4, r5, lr}
    6dcc:	4605      	mov	r5, r0
        rc = boot_swap_image(state, bs);
    6dce:	f7f9 ff59 	bl	c84 <boot_swap_image>
    swap_type = BOOT_SWAP_TYPE(state);
    6dd2:	f895 4058 	ldrb.w	r4, [r5, #88]	; 0x58
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
    6dd6:	1ee3      	subs	r3, r4, #3
    6dd8:	b2db      	uxtb	r3, r3
    6dda:	2b01      	cmp	r3, #1
    6ddc:	d90d      	bls.n	6dfa <boot_perform_update+0x30>
    if (BOOT_IS_UPGRADE(swap_type)) {
    6dde:	2c02      	cmp	r4, #2
    6de0:	d003      	beq.n	6dea <boot_perform_update+0x20>
    6de2:	2c04      	cmp	r4, #4
    6de4:	d001      	beq.n	6dea <boot_perform_update+0x20>
    6de6:	2c03      	cmp	r4, #3
    6de8:	d106      	bne.n	6df8 <boot_perform_update+0x2e>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    6dea:	2000      	movs	r0, #0
    6dec:	f000 f8dd 	bl	6faa <swap_set_copy_done>
        if (rc != 0) {
    6df0:	b110      	cbz	r0, 6df8 <boot_perform_update+0x2e>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    6df2:	23ff      	movs	r3, #255	; 0xff
    6df4:	f885 3058 	strb.w	r3, [r5, #88]	; 0x58
}
    6df8:	bd38      	pop	{r3, r4, r5, pc}
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    6dfa:	2000      	movs	r0, #0
    6dfc:	f000 f8e8 	bl	6fd0 <swap_set_image_ok>
        if (rc != 0) {
    6e00:	2800      	cmp	r0, #0
    6e02:	d0ec      	beq.n	6dde <boot_perform_update+0x14>
            BOOT_SWAP_TYPE(state) = swap_type = BOOT_SWAP_TYPE_PANIC;
    6e04:	24ff      	movs	r4, #255	; 0xff
    6e06:	f885 4058 	strb.w	r4, [r5, #88]	; 0x58
    if (BOOT_IS_UPGRADE(swap_type)) {
    6e0a:	e7ea      	b.n	6de2 <boot_perform_update+0x18>

00006e0c <boot_write_status>:
{
    6e0c:	b570      	push	{r4, r5, r6, lr}
    6e0e:	b084      	sub	sp, #16
    6e10:	4604      	mov	r4, r0
    6e12:	460e      	mov	r6, r1
    rc = flash_area_open(area_id, &fap);
    6e14:	a903      	add	r1, sp, #12
    6e16:	2002      	movs	r0, #2
    6e18:	f7fb fd86 	bl	2928 <flash_area_open>
    if (rc != 0) {
    6e1c:	b130      	cbz	r0, 6e2c <boot_write_status+0x20>
        rc = BOOT_EFLASH;
    6e1e:	2401      	movs	r4, #1
    flash_area_close(fap);
    6e20:	9803      	ldr	r0, [sp, #12]
    6e22:	f000 fd20 	bl	7866 <flash_area_close>
}
    6e26:	4620      	mov	r0, r4
    6e28:	b004      	add	sp, #16
    6e2a:	bd70      	pop	{r4, r5, r6, pc}
    off = boot_status_off(fap) +
    6e2c:	9803      	ldr	r0, [sp, #12]
    6e2e:	f7ff fde4 	bl	69fa <boot_status_off>
    6e32:	4605      	mov	r5, r0
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    6e34:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    6e36:	4630      	mov	r0, r6
    6e38:	f000 f8ea 	bl	7010 <boot_status_internal_off>
    off = boot_status_off(fap) +
    6e3c:	182c      	adds	r4, r5, r0
    align = flash_area_align(fap);
    6e3e:	9803      	ldr	r0, [sp, #12]
    6e40:	f000 fd8f 	bl	7962 <flash_area_align>
    6e44:	4605      	mov	r5, r0
    erased_val = flash_area_erased_val(fap);
    6e46:	9803      	ldr	r0, [sp, #12]
    6e48:	f000 fd94 	bl	7974 <flash_area_erased_val>
    6e4c:	4601      	mov	r1, r0
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    6e4e:	2208      	movs	r2, #8
    6e50:	a801      	add	r0, sp, #4
    6e52:	f000 ffeb 	bl	7e2c <memset>
    buf[0] = bs->state;
    6e56:	7933      	ldrb	r3, [r6, #4]
    6e58:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = flash_area_write(fap, off, buf, align);
    6e5c:	462b      	mov	r3, r5
    6e5e:	aa01      	add	r2, sp, #4
    6e60:	4621      	mov	r1, r4
    6e62:	9803      	ldr	r0, [sp, #12]
    6e64:	f000 fd1f 	bl	78a6 <flash_area_write>
    if (rc != 0) {
    6e68:	4604      	mov	r4, r0
    6e6a:	2800      	cmp	r0, #0
    6e6c:	d0d8      	beq.n	6e20 <boot_write_status+0x14>
        rc = BOOT_EFLASH;
    6e6e:	2401      	movs	r4, #1
    6e70:	e7d6      	b.n	6e20 <boot_write_status+0x14>

00006e72 <boot_erase_region>:
{
    6e72:	b508      	push	{r3, lr}
    return flash_area_erase(fap, off, sz);
    6e74:	f000 fd47 	bl	7906 <flash_area_erase>
}
    6e78:	bd08      	pop	{r3, pc}

00006e7a <swap_erase_trailer_sectors>:

#if defined(MCUBOOT_SWAP_USING_SCRATCH) || defined(MCUBOOT_SWAP_USING_MOVE)
int
swap_erase_trailer_sectors(const struct boot_loader_state *state,
                           const struct flash_area *fap)
{
    6e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6e7e:	4606      	mov	r6, r0
    6e80:	460f      	mov	r7, r1
    int rc;

    BOOT_LOG_DBG("erasing trailer; fa_id=%d", fap->fa_id);

    image_index = BOOT_CURR_IMG(state);
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    6e82:	2100      	movs	r1, #0
    6e84:	4608      	mov	r0, r1
    6e86:	f7ff fbbf 	bl	6608 <flash_area_id_from_multi_image_slot>
    6e8a:	4604      	mov	r4, r0
            BOOT_PRIMARY_SLOT);
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    6e8c:	2101      	movs	r1, #1
    6e8e:	2000      	movs	r0, #0
    6e90:	f7ff fbba 	bl	6608 <flash_area_id_from_multi_image_slot>
            BOOT_SECONDARY_SLOT);

    if (fap->fa_id == fa_id_primary) {
    6e94:	783b      	ldrb	r3, [r7, #0]
    6e96:	429c      	cmp	r4, r3
    6e98:	d023      	beq.n	6ee2 <swap_erase_trailer_sectors+0x68>
        slot = BOOT_PRIMARY_SLOT;
    } else if (fap->fa_id == fa_id_secondary) {
    6e9a:	4298      	cmp	r0, r3
    6e9c:	d123      	bne.n	6ee6 <swap_erase_trailer_sectors+0x6c>
        slot = BOOT_SECONDARY_SLOT;
    6e9e:	2301      	movs	r3, #1
    } else {
        return BOOT_EFLASH;
    }

    /* delete starting from last sector and moving to beginning */
    sector = boot_img_num_sectors(state, slot) - 1;
    6ea0:	4699      	mov	r9, r3
    6ea2:	222c      	movs	r2, #44	; 0x2c
    6ea4:	fb02 6303 	mla	r3, r2, r3, r6
    6ea8:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    6eaa:	3c01      	subs	r4, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    6eac:	6df0      	ldr	r0, [r6, #92]	; 0x5c
    6eae:	f7ff fd91 	bl	69d4 <boot_trailer_sz>
    6eb2:	4680      	mov	r8, r0
    total_sz = 0;
    6eb4:	2500      	movs	r5, #0
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
    6eb6:	232c      	movs	r3, #44	; 0x2c
    6eb8:	fb03 6309 	mla	r3, r3, r9, r6
    6ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6ebe:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
    6ec2:	f8d2 a004 	ldr.w	sl, [r2, #4]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    6ec6:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
    6eca:	681b      	ldr	r3, [r3, #0]
    do {
        sz = boot_img_sector_size(state, slot, sector);
        off = boot_img_sector_off(state, slot, sector);
        rc = boot_erase_region(fap, off, sz);
    6ecc:	4652      	mov	r2, sl
    6ece:	1ac9      	subs	r1, r1, r3
    6ed0:	4638      	mov	r0, r7
    6ed2:	f7ff ffce 	bl	6e72 <boot_erase_region>
        assert(rc == 0);

        sector--;
    6ed6:	3c01      	subs	r4, #1
        total_sz += sz;
    6ed8:	4455      	add	r5, sl
    } while (total_sz < trailer_sz);
    6eda:	45a8      	cmp	r8, r5
    6edc:	d8eb      	bhi.n	6eb6 <swap_erase_trailer_sectors+0x3c>

    return rc;
}
    6ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        slot = BOOT_PRIMARY_SLOT;
    6ee2:	2300      	movs	r3, #0
    6ee4:	e7dc      	b.n	6ea0 <swap_erase_trailer_sectors+0x26>
        return BOOT_EFLASH;
    6ee6:	2001      	movs	r0, #1
    6ee8:	e7f9      	b.n	6ede <swap_erase_trailer_sectors+0x64>

00006eea <swap_status_init>:

int
swap_status_init(const struct boot_loader_state *state,
                 const struct flash_area *fap,
                 const struct boot_status *bs)
{
    6eea:	b530      	push	{r4, r5, lr}
    6eec:	b083      	sub	sp, #12
    6eee:	460c      	mov	r4, r1
    6ef0:	4615      	mov	r5, r2

    image_index = BOOT_CURR_IMG(state);

    BOOT_LOG_DBG("initializing status; fa_id=%d", fap->fa_id);

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    6ef2:	4669      	mov	r1, sp
    6ef4:	2006      	movs	r0, #6
    6ef6:	f7ff fe18 	bl	6b2a <boot_read_swap_state_by_id>
            &swap_state);
    assert(rc == 0);

    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
    6efa:	79e9      	ldrb	r1, [r5, #7]
    6efc:	2901      	cmp	r1, #1
    6efe:	d10d      	bne.n	6f1c <swap_status_init+0x32>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
        assert(rc == 0);
    }

    if (swap_state.image_ok == BOOT_FLAG_SET) {
    6f00:	f89d 3003 	ldrb.w	r3, [sp, #3]
    6f04:	2b01      	cmp	r3, #1
    6f06:	d00e      	beq.n	6f26 <swap_status_init+0x3c>
        rc = boot_write_image_ok(fap);
        assert(rc == 0);
    }

    rc = boot_write_swap_size(fap, bs->swap_size);
    6f08:	68a9      	ldr	r1, [r5, #8]
    6f0a:	4620      	mov	r0, r4
    6f0c:	f7ff fe5d 	bl	6bca <boot_write_swap_size>

    rc = boot_write_enc_key(fap, 1, bs);
    assert(rc == 0);
#endif

    rc = boot_write_magic(fap);
    6f10:	4620      	mov	r0, r4
    6f12:	f7f9 fd5b 	bl	9cc <boot_write_magic>
    assert(rc == 0);

    return 0;
}
    6f16:	2000      	movs	r0, #0
    6f18:	b003      	add	sp, #12
    6f1a:	bd30      	pop	{r4, r5, pc}
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
    6f1c:	2200      	movs	r2, #0
    6f1e:	4620      	mov	r0, r4
    6f20:	f7ff fe41 	bl	6ba6 <boot_write_swap_info>
    6f24:	e7ec      	b.n	6f00 <swap_status_init+0x16>
        rc = boot_write_image_ok(fap);
    6f26:	4620      	mov	r0, r4
    6f28:	f7ff fe36 	bl	6b98 <boot_write_image_ok>
    6f2c:	e7ec      	b.n	6f08 <swap_status_init+0x1e>

00006f2e <swap_read_status>:

int
swap_read_status(struct boot_loader_state *state, struct boot_status *bs)
{
    6f2e:	b570      	push	{r4, r5, r6, lr}
    6f30:	b082      	sub	sp, #8
    6f32:	4605      	mov	r5, r0
    6f34:	460e      	mov	r6, r1
    uint32_t off;
    uint8_t swap_info;
    int area_id;
    int rc;

    bs->source = swap_status_source(state);
    6f36:	f7fa fadd 	bl	14f4 <swap_status_source>
    6f3a:	4604      	mov	r4, r0
    6f3c:	60f0      	str	r0, [r6, #12]
    switch (bs->source) {
    6f3e:	b388      	cbz	r0, 6fa4 <swap_read_status+0x76>
    6f40:	2802      	cmp	r0, #2
    6f42:	d12e      	bne.n	6fa2 <swap_read_status+0x74>
    default:
        assert(0);
        return BOOT_EBADARGS;
    }

    rc = flash_area_open(area_id, &fap);
    6f44:	a901      	add	r1, sp, #4
    6f46:	2002      	movs	r0, #2
    6f48:	f7fb fcee 	bl	2928 <flash_area_open>
    if (rc != 0) {
    6f4c:	b108      	cbz	r0, 6f52 <swap_read_status+0x24>
        return BOOT_EFLASH;
    6f4e:	2401      	movs	r4, #1
    6f50:	e028      	b.n	6fa4 <swap_read_status+0x76>
    }

    rc = swap_read_status_bytes(fap, state, bs);
    6f52:	4632      	mov	r2, r6
    6f54:	4629      	mov	r1, r5
    6f56:	9801      	ldr	r0, [sp, #4]
    6f58:	f7fa f9cc 	bl	12f4 <swap_read_status_bytes>
    if (rc == 0) {
    6f5c:	4604      	mov	r4, r0
    6f5e:	b9e0      	cbnz	r0, 6f9a <swap_read_status+0x6c>
        off = boot_swap_info_off(fap);
    6f60:	9801      	ldr	r0, [sp, #4]
    6f62:	f7ff fd53 	bl	6a0c <boot_swap_info_off>
    6f66:	4601      	mov	r1, r0
        rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    6f68:	2301      	movs	r3, #1
    6f6a:	f10d 0203 	add.w	r2, sp, #3
    6f6e:	9801      	ldr	r0, [sp, #4]
    6f70:	f000 fc7a 	bl	7868 <flash_area_read>
        if (rc != 0) {
    6f74:	4604      	mov	r4, r0
    6f76:	b108      	cbz	r0, 6f7c <swap_read_status+0x4e>
            return BOOT_EFLASH;
    6f78:	2401      	movs	r4, #1
    6f7a:	e013      	b.n	6fa4 <swap_read_status+0x76>
        }

        if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info)) {
    6f7c:	2201      	movs	r2, #1
    6f7e:	f10d 0103 	add.w	r1, sp, #3
    6f82:	9801      	ldr	r0, [sp, #4]
    6f84:	f7ff fd45 	bl	6a12 <bootutil_buffer_is_erased>
    6f88:	b110      	cbz	r0, 6f90 <swap_read_status+0x62>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    6f8a:	2301      	movs	r3, #1
    6f8c:	f88d 3003 	strb.w	r3, [sp, #3]
            rc = 0;
        }

        /* Extract the swap type info */
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    6f90:	f89d 3003 	ldrb.w	r3, [sp, #3]
    6f94:	f003 030f 	and.w	r3, r3, #15
    6f98:	71f3      	strb	r3, [r6, #7]
    }

    flash_area_close(fap);
    6f9a:	9801      	ldr	r0, [sp, #4]
    6f9c:	f000 fc63 	bl	7866 <flash_area_close>

    return rc;
    6fa0:	e000      	b.n	6fa4 <swap_read_status+0x76>
        return BOOT_EBADARGS;
    6fa2:	2407      	movs	r4, #7
}
    6fa4:	4620      	mov	r0, r4
    6fa6:	b002      	add	sp, #8
    6fa8:	bd70      	pop	{r4, r5, r6, pc}

00006faa <swap_set_copy_done>:

int
swap_set_copy_done(uint8_t image_index)
{
    6faa:	b510      	push	{r4, lr}
    6fac:	b082      	sub	sp, #8
    const struct flash_area *fap;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    6fae:	a901      	add	r1, sp, #4
    6fb0:	2002      	movs	r0, #2
    6fb2:	f7fb fcb9 	bl	2928 <flash_area_open>
            &fap);
    if (rc != 0) {
    6fb6:	b118      	cbz	r0, 6fc0 <swap_set_copy_done+0x16>
        return BOOT_EFLASH;
    6fb8:	2401      	movs	r4, #1
    }

    rc = boot_write_copy_done(fap);
    flash_area_close(fap);
    return rc;
}
    6fba:	4620      	mov	r0, r4
    6fbc:	b002      	add	sp, #8
    6fbe:	bd10      	pop	{r4, pc}
    rc = boot_write_copy_done(fap);
    6fc0:	9801      	ldr	r0, [sp, #4]
    6fc2:	f7ff fde2 	bl	6b8a <boot_write_copy_done>
    6fc6:	4604      	mov	r4, r0
    flash_area_close(fap);
    6fc8:	9801      	ldr	r0, [sp, #4]
    6fca:	f000 fc4c 	bl	7866 <flash_area_close>
    return rc;
    6fce:	e7f4      	b.n	6fba <swap_set_copy_done+0x10>

00006fd0 <swap_set_image_ok>:

int
swap_set_image_ok(uint8_t image_index)
{
    6fd0:	b510      	push	{r4, lr}
    6fd2:	b084      	sub	sp, #16
    const struct flash_area *fap;
    struct boot_swap_state state;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    6fd4:	a903      	add	r1, sp, #12
    6fd6:	2002      	movs	r0, #2
    6fd8:	f7fb fca6 	bl	2928 <flash_area_open>
            &fap);
    if (rc != 0) {
    6fdc:	b118      	cbz	r0, 6fe6 <swap_set_image_ok+0x16>
        return BOOT_EFLASH;
    6fde:	2401      	movs	r4, #1
    }

out:
    flash_area_close(fap);
    return rc;
}
    6fe0:	4620      	mov	r0, r4
    6fe2:	b004      	add	sp, #16
    6fe4:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, &state);
    6fe6:	a901      	add	r1, sp, #4
    6fe8:	9803      	ldr	r0, [sp, #12]
    6fea:	f7ff fd29 	bl	6a40 <boot_read_swap_state>
    if (rc != 0) {
    6fee:	4604      	mov	r4, r0
    6ff0:	b960      	cbnz	r0, 700c <swap_set_image_ok+0x3c>
    if (state.image_ok == BOOT_FLAG_UNSET) {
    6ff2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6ff6:	2b03      	cmp	r3, #3
    6ff8:	d003      	beq.n	7002 <swap_set_image_ok+0x32>
    flash_area_close(fap);
    6ffa:	9803      	ldr	r0, [sp, #12]
    6ffc:	f000 fc33 	bl	7866 <flash_area_close>
    return rc;
    7000:	e7ee      	b.n	6fe0 <swap_set_image_ok+0x10>
        rc = boot_write_image_ok(fap);
    7002:	9803      	ldr	r0, [sp, #12]
    7004:	f7ff fdc8 	bl	6b98 <boot_write_image_ok>
    7008:	4604      	mov	r4, r0
    700a:	e7f6      	b.n	6ffa <swap_set_image_ok+0x2a>
        rc = BOOT_EFLASH;
    700c:	2401      	movs	r4, #1
    700e:	e7f4      	b.n	6ffa <swap_set_image_ok+0x2a>

00007010 <boot_status_internal_off>:
{
    7010:	b430      	push	{r4, r5}
    idx_sz = elem_sz * ((bs->op == BOOT_STATUS_OP_MOVE) ?
    7012:	7943      	ldrb	r3, [r0, #5]
            BOOT_STATUS_MOVE_STATE_COUNT : BOOT_STATUS_SWAP_STATE_COUNT);
    7014:	2b01      	cmp	r3, #1
    7016:	d010      	beq.n	703a <boot_status_internal_off+0x2a>
    7018:	2202      	movs	r2, #2
    idx_sz = elem_sz * ((bs->op == BOOT_STATUS_OP_MOVE) ?
    701a:	fb01 f402 	mul.w	r4, r1, r2
               0 : (BOOT_MAX_IMG_SECTORS * BOOT_STATUS_MOVE_STATE_COUNT * elem_sz)) +
    701e:	2b01      	cmp	r3, #1
    7020:	d00d      	beq.n	703e <boot_status_internal_off+0x2e>
    7022:	01cd      	lsls	r5, r1, #7
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    7024:	7903      	ldrb	r3, [r0, #4]
    7026:	3b01      	subs	r3, #1
           (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    7028:	6802      	ldr	r2, [r0, #0]
    702a:	3a01      	subs	r2, #1
    702c:	fb02 f204 	mul.w	r2, r2, r4
    7030:	fb01 2103 	mla	r1, r1, r3, r2
}
    7034:	1948      	adds	r0, r1, r5
    7036:	bc30      	pop	{r4, r5}
    7038:	4770      	bx	lr
            BOOT_STATUS_MOVE_STATE_COUNT : BOOT_STATUS_SWAP_STATE_COUNT);
    703a:	2201      	movs	r2, #1
    703c:	e7ed      	b.n	701a <boot_status_internal_off+0xa>
               0 : (BOOT_MAX_IMG_SECTORS * BOOT_STATUS_MOVE_STATE_COUNT * elem_sz)) +
    703e:	2500      	movs	r5, #0
    7040:	e7f0      	b.n	7024 <boot_status_internal_off+0x14>

00007042 <nrf_cleanup_clock>:
    p_reg->INTENCLR = mask;
    7042:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    7046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    704a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    704e:	4770      	bx	lr

00007050 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    7050:	4602      	mov	r2, r0
    7052:	b158      	cbz	r0, 706c <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    7054:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    7056:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    705a:	2b01      	cmp	r3, #1
    705c:	d003      	beq.n	7066 <sys_notify_validate+0x16>
    705e:	2b03      	cmp	r3, #3
    7060:	d107      	bne.n	7072 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    7062:	6803      	ldr	r3, [r0, #0]
    7064:	b143      	cbz	r3, 7078 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    7066:	2000      	movs	r0, #0
    7068:	6090      	str	r0, [r2, #8]
    706a:	4770      	bx	lr
		return -EINVAL;
    706c:	f06f 0015 	mvn.w	r0, #21
    7070:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    7072:	f06f 0015 	mvn.w	r0, #21
    7076:	4770      	bx	lr
			rv = -EINVAL;
    7078:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    707c:	4770      	bx	lr

0000707e <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    707e:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    7080:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    7082:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    7086:	6081      	str	r1, [r0, #8]
	switch (method) {
    7088:	2a03      	cmp	r2, #3
    708a:	d103      	bne.n	7094 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    708c:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    708e:	2200      	movs	r2, #0
    7090:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    7092:	4770      	bx	lr
	sys_notify_generic_callback rv = 0;
    7094:	2000      	movs	r0, #0
    7096:	e7fa      	b.n	708e <sys_notify_finalize+0x10>

00007098 <arch_printk_char_out>:
}
    7098:	2000      	movs	r0, #0
    709a:	4770      	bx	lr

0000709c <printk>:
 * @param fmt formatted string to output
 *
 * @return N/A
 */
void printk(const char *fmt, ...)
{
    709c:	b40f      	push	{r0, r1, r2, r3}
    709e:	b500      	push	{lr}
    70a0:	b083      	sub	sp, #12
    70a2:	a904      	add	r1, sp, #16
    70a4:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    70a8:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
    70aa:	f000 faec 	bl	7686 <log_printk>
	} else {
		vprintk(fmt, ap);
	}
	va_end(ap);
}
    70ae:	b003      	add	sp, #12
    70b0:	f85d eb04 	ldr.w	lr, [sp], #4
    70b4:	b004      	add	sp, #16
    70b6:	4770      	bx	lr

000070b8 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    70b8:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    70bc:	8b01      	ldrh	r1, [r0, #24]
    70be:	f021 0107 	bic.w	r1, r1, #7
    70c2:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    70c4:	8301      	strh	r1, [r0, #24]
}
    70c6:	4770      	bx	lr

000070c8 <notify_monitors>:
{
    70c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    70cc:	4606      	mov	r6, r0
    70ce:	460f      	mov	r7, r1
    70d0:	4690      	mov	r8, r2
	return list->head;
    70d2:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    70d4:	b119      	cbz	r1, 70de <notify_monitors+0x16>
    70d6:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    70d8:	b131      	cbz	r1, 70e8 <notify_monitors+0x20>
	return node->next;
    70da:	680c      	ldr	r4, [r1, #0]
    70dc:	e004      	b.n	70e8 <notify_monitors+0x20>
    70de:	460c      	mov	r4, r1
    70e0:	e002      	b.n	70e8 <notify_monitors+0x20>
    70e2:	4623      	mov	r3, r4
    70e4:	4621      	mov	r1, r4
    70e6:	461c      	mov	r4, r3
    70e8:	b159      	cbz	r1, 7102 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    70ea:	684d      	ldr	r5, [r1, #4]
    70ec:	4643      	mov	r3, r8
    70ee:	463a      	mov	r2, r7
    70f0:	4630      	mov	r0, r6
    70f2:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    70f4:	2c00      	cmp	r4, #0
    70f6:	d0f4      	beq.n	70e2 <notify_monitors+0x1a>
    70f8:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    70fa:	2c00      	cmp	r4, #0
    70fc:	d0f2      	beq.n	70e4 <notify_monitors+0x1c>
	return node->next;
    70fe:	6823      	ldr	r3, [r4, #0]
    7100:	e7f0      	b.n	70e4 <notify_monitors+0x1c>
}
    7102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007106 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    7106:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    7108:	f013 0307 	ands.w	r3, r3, #7
    710c:	d103      	bne.n	7116 <process_recheck+0x10>
	return list->head;
    710e:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    7110:	b10a      	cbz	r2, 7116 <process_recheck+0x10>
		evt = EVT_START;
    7112:	2003      	movs	r0, #3
    7114:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    7116:	2b02      	cmp	r3, #2
    7118:	d003      	beq.n	7122 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    711a:	2b01      	cmp	r3, #1
    711c:	d006      	beq.n	712c <process_recheck+0x26>
	int evt = EVT_NOP;
    711e:	2000      	movs	r0, #0
    7120:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    7122:	8b42      	ldrh	r2, [r0, #26]
    7124:	2a00      	cmp	r2, #0
    7126:	d1f8      	bne.n	711a <process_recheck+0x14>
		evt = EVT_STOP;
    7128:	2004      	movs	r0, #4
    712a:	4770      	bx	lr
    712c:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    712e:	b10b      	cbz	r3, 7134 <process_recheck+0x2e>
		evt = EVT_RESET;
    7130:	2005      	movs	r0, #5
}
    7132:	4770      	bx	lr
	int evt = EVT_NOP;
    7134:	2000      	movs	r0, #0
    7136:	4770      	bx	lr

00007138 <process_complete>:
{
    7138:	b538      	push	{r3, r4, r5, lr}
    713a:	4604      	mov	r4, r0
    713c:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    713e:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    7140:	2a00      	cmp	r2, #0
    7142:	db07      	blt.n	7154 <process_complete+0x1c>
    7144:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    7148:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    714a:	2a01      	cmp	r2, #1
    714c:	d90e      	bls.n	716c <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    714e:	2b04      	cmp	r3, #4
    7150:	d032      	beq.n	71b8 <process_complete+0x80>
}
    7152:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    7154:	e9d0 0100 	ldrd	r0, r1, [r0]
    7158:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    715c:	2300      	movs	r3, #0
    715e:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    7160:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    7162:	2101      	movs	r1, #1
    7164:	4620      	mov	r0, r4
    7166:	f7ff ffa7 	bl	70b8 <set_state>
    716a:	e7f2      	b.n	7152 <process_complete+0x1a>
		*clients = mgr->clients;
    716c:	e9d0 0100 	ldrd	r0, r1, [r0]
    7170:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    7174:	2200      	movs	r2, #0
    7176:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    7178:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    717a:	2b06      	cmp	r3, #6
    717c:	d117      	bne.n	71ae <process_complete+0x76>
	return list->head;
    717e:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    7180:	b13b      	cbz	r3, 7192 <process_complete+0x5a>
				mgr->refs += 1U;
    7182:	8b62      	ldrh	r2, [r4, #26]
    7184:	3201      	adds	r2, #1
    7186:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
    7188:	2b00      	cmp	r3, #0
    718a:	d0f9      	beq.n	7180 <process_complete+0x48>
	return node->next;
    718c:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    718e:	2b00      	cmp	r3, #0
    7190:	d1f6      	bne.n	7180 <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
    7192:	2102      	movs	r1, #2
    7194:	4620      	mov	r0, r4
    7196:	f7ff ff8f 	bl	70b8 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    719a:	4620      	mov	r0, r4
    719c:	f7ff ffb3 	bl	7106 <process_recheck>
    71a0:	2800      	cmp	r0, #0
    71a2:	d0d6      	beq.n	7152 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    71a4:	8b23      	ldrh	r3, [r4, #24]
    71a6:	f043 0320 	orr.w	r3, r3, #32
    71aa:	8323      	strh	r3, [r4, #24]
    71ac:	e7d1      	b.n	7152 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    71ae:	2100      	movs	r1, #0
    71b0:	4620      	mov	r0, r4
    71b2:	f7ff ff81 	bl	70b8 <set_state>
    71b6:	e7f0      	b.n	719a <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
    71b8:	2100      	movs	r1, #0
    71ba:	f7ff ff7d 	bl	70b8 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    71be:	4620      	mov	r0, r4
    71c0:	f7ff ffa1 	bl	7106 <process_recheck>
    71c4:	2800      	cmp	r0, #0
    71c6:	d0c4      	beq.n	7152 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    71c8:	8b23      	ldrh	r3, [r4, #24]
    71ca:	f043 0320 	orr.w	r3, r3, #32
    71ce:	8323      	strh	r3, [r4, #24]
}
    71d0:	e7bf      	b.n	7152 <process_complete+0x1a>

000071d2 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    71d2:	b158      	cbz	r0, 71ec <validate_args+0x1a>
{
    71d4:	b510      	push	{r4, lr}
    71d6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    71d8:	b159      	cbz	r1, 71f2 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    71da:	1d08      	adds	r0, r1, #4
    71dc:	f7ff ff38 	bl	7050 <sys_notify_validate>
	if ((rv == 0)
    71e0:	b918      	cbnz	r0, 71ea <validate_args+0x18>
	    && ((cli->notify.flags
    71e2:	68a3      	ldr	r3, [r4, #8]
    71e4:	f033 0303 	bics.w	r3, r3, #3
    71e8:	d106      	bne.n	71f8 <validate_args+0x26>
}
    71ea:	bd10      	pop	{r4, pc}
		return -EINVAL;
    71ec:	f06f 0015 	mvn.w	r0, #21
}
    71f0:	4770      	bx	lr
		return -EINVAL;
    71f2:	f06f 0015 	mvn.w	r0, #21
    71f6:	e7f8      	b.n	71ea <validate_args+0x18>
		rv = -EINVAL;
    71f8:	f06f 0015 	mvn.w	r0, #21
    71fc:	e7f5      	b.n	71ea <validate_args+0x18>

000071fe <notify_one>:
{
    71fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7202:	4607      	mov	r7, r0
    7204:	460c      	mov	r4, r1
    7206:	4616      	mov	r6, r2
    7208:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    720a:	4619      	mov	r1, r3
    720c:	1d20      	adds	r0, r4, #4
    720e:	f7ff ff36 	bl	707e <sys_notify_finalize>
	if (cb) {
    7212:	b128      	cbz	r0, 7220 <notify_one+0x22>
    7214:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    7216:	462b      	mov	r3, r5
    7218:	4632      	mov	r2, r6
    721a:	4621      	mov	r1, r4
    721c:	4638      	mov	r0, r7
    721e:	47c0      	blx	r8
}
    7220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007224 <notify_all>:
{
    7224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7228:	4681      	mov	r9, r0
    722a:	460c      	mov	r4, r1
    722c:	4690      	mov	r8, r2
    722e:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
    7230:	e005      	b.n	723e <notify_all+0x1a>
	list->tail = node;
    7232:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
    7234:	463b      	mov	r3, r7
    7236:	4642      	mov	r2, r8
    7238:	4648      	mov	r0, r9
    723a:	f7ff ffe0 	bl	71fe <notify_one>
	return list->head;
    723e:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    7240:	b129      	cbz	r1, 724e <notify_all+0x2a>
	return node->next;
    7242:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    7244:	6025      	str	r5, [r4, #0]
	return list->tail;
    7246:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7248:	428e      	cmp	r6, r1
    724a:	d1f3      	bne.n	7234 <notify_all+0x10>
    724c:	e7f1      	b.n	7232 <notify_all+0xe>
}
    724e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00007252 <transition_complete>:
{
    7252:	b510      	push	{r4, lr}
    7254:	f04f 0420 	mov.w	r4, #32
    7258:	f3ef 8211 	mrs	r2, BASEPRI
    725c:	f384 8811 	msr	BASEPRI, r4
    7260:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    7264:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    7266:	2101      	movs	r1, #1
    7268:	f7fa fafa 	bl	1860 <process_event>
}
    726c:	bd10      	pop	{r4, pc}

0000726e <onoff_manager_init>:
	if ((mgr == NULL)
    726e:	4603      	mov	r3, r0
    7270:	b168      	cbz	r0, 728e <onoff_manager_init+0x20>
	    || (transitions == NULL)
    7272:	b179      	cbz	r1, 7294 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    7274:	680a      	ldr	r2, [r1, #0]
    7276:	b182      	cbz	r2, 729a <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    7278:	684a      	ldr	r2, [r1, #4]
    727a:	b18a      	cbz	r2, 72a0 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    727c:	2000      	movs	r0, #0
    727e:	6018      	str	r0, [r3, #0]
    7280:	6058      	str	r0, [r3, #4]
    7282:	6098      	str	r0, [r3, #8]
    7284:	60d8      	str	r0, [r3, #12]
    7286:	6158      	str	r0, [r3, #20]
    7288:	6198      	str	r0, [r3, #24]
    728a:	6119      	str	r1, [r3, #16]
	return 0;
    728c:	4770      	bx	lr
		return -EINVAL;
    728e:	f06f 0015 	mvn.w	r0, #21
    7292:	4770      	bx	lr
    7294:	f06f 0015 	mvn.w	r0, #21
    7298:	4770      	bx	lr
    729a:	f06f 0015 	mvn.w	r0, #21
    729e:	4770      	bx	lr
    72a0:	f06f 0015 	mvn.w	r0, #21
}
    72a4:	4770      	bx	lr

000072a6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    72a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    72a8:	4604      	mov	r4, r0
    72aa:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    72ac:	f7ff ff91 	bl	71d2 <validate_args>

	if (rv < 0) {
    72b0:	1e06      	subs	r6, r0, #0
    72b2:	db37      	blt.n	7324 <onoff_request+0x7e>
    72b4:	f04f 0320 	mov.w	r3, #32
    72b8:	f3ef 8211 	mrs	r2, BASEPRI
    72bc:	f383 8811 	msr	BASEPRI, r3
    72c0:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    72c4:	8b25      	ldrh	r5, [r4, #24]
    72c6:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    72ca:	8b63      	ldrh	r3, [r4, #26]
    72cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
    72d0:	428b      	cmp	r3, r1
    72d2:	d02f      	beq.n	7334 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    72d4:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    72d6:	2d02      	cmp	r5, #2
    72d8:	d00c      	beq.n	72f4 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    72da:	b18d      	cbz	r5, 7300 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    72dc:	2d04      	cmp	r5, #4
    72de:	d00f      	beq.n	7300 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    72e0:	2d06      	cmp	r5, #6
    72e2:	d00d      	beq.n	7300 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    72e4:	2d05      	cmp	r5, #5
    72e6:	d01f      	beq.n	7328 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    72e8:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    72ec:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    72ee:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    72f0:	4608      	mov	r0, r1
    72f2:	e00a      	b.n	730a <onoff_request+0x64>
		mgr->refs += 1U;
    72f4:	3301      	adds	r3, #1
    72f6:	8363      	strh	r3, [r4, #26]
		notify = true;
    72f8:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    72fa:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    72fc:	4618      	mov	r0, r3
    72fe:	e004      	b.n	730a <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    7300:	fab5 f385 	clz	r3, r5
    7304:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    7306:	2100      	movs	r1, #0
		add_client = true;
    7308:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    730a:	b128      	cbz	r0, 7318 <onoff_request+0x72>
	parent->next = child;
    730c:	2000      	movs	r0, #0
    730e:	6038      	str	r0, [r7, #0]
	return list->tail;
    7310:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    7312:	b1a8      	cbz	r0, 7340 <onoff_request+0x9a>
	parent->next = child;
    7314:	6007      	str	r7, [r0, #0]
	list->tail = node;
    7316:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    7318:	b9ab      	cbnz	r3, 7346 <onoff_request+0xa0>
	__asm__ volatile(
    731a:	f382 8811 	msr	BASEPRI, r2
    731e:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    7322:	b9a9      	cbnz	r1, 7350 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    7324:	4630      	mov	r0, r6
    7326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    7328:	f06f 0622 	mvn.w	r6, #34	; 0x22
	bool notify = false;            /* do client notification */
    732c:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    732e:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    7330:	4608      	mov	r0, r1
    7332:	e7ea      	b.n	730a <onoff_request+0x64>
		rv = -EAGAIN;
    7334:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    7338:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    733a:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    733c:	4608      	mov	r0, r1
    733e:	e7e4      	b.n	730a <onoff_request+0x64>
    7340:	6067      	str	r7, [r4, #4]
	list->head = node;
    7342:	6027      	str	r7, [r4, #0]
}
    7344:	e7e8      	b.n	7318 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    7346:	2102      	movs	r1, #2
    7348:	4620      	mov	r0, r4
    734a:	f7fa fa89 	bl	1860 <process_event>
    734e:	e7e9      	b.n	7324 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    7350:	2300      	movs	r3, #0
    7352:	462a      	mov	r2, r5
    7354:	4639      	mov	r1, r7
    7356:	4620      	mov	r0, r4
    7358:	f7ff ff51 	bl	71fe <notify_one>
    735c:	e7e2      	b.n	7324 <onoff_request+0x7e>

0000735e <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
    735e:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
    7360:	1d13      	adds	r3, r2, #4
    7362:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    7366:	b9d3      	cbnz	r3, 739e <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
    7368:	2301      	movs	r3, #1
    736a:	fa03 f402 	lsl.w	r4, r3, r2
    736e:	68c3      	ldr	r3, [r0, #12]
    7370:	4323      	orrs	r3, r4
    7372:	60c3      	str	r3, [r0, #12]
		b->next = c;
    7374:	3204      	adds	r2, #4
    7376:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->len);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    737a:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->len);
    737e:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
    7380:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    7384:	d307      	bcc.n	7396 <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    7386:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->len);
    7388:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
    738a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    738e:	d304      	bcc.n	739a <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
    7390:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
    7392:	bc70      	pop	{r4, r5, r6}
    7394:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    7396:	8099      	strh	r1, [r3, #4]
    7398:	e7f6      	b.n	7388 <free_list_add_bidx+0x2a>
    739a:	80d9      	strh	r1, [r3, #6]
    739c:	e7f9      	b.n	7392 <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
    739e:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->len);
    73a2:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    73a4:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    73a8:	d318      	bcc.n	73dc <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
    73aa:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
    73ac:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
    73b0:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    73b4:	d314      	bcc.n	73e0 <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
    73b6:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->len);
    73b8:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    73ba:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    73be:	d311      	bcc.n	73e4 <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
    73c0:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
    73c2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->len);
    73c6:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    73c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    73cc:	d30c      	bcc.n	73e8 <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
    73ce:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->len);
    73d0:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    73d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    73d6:	d309      	bcc.n	73ec <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
    73d8:	60a1      	str	r1, [r4, #8]
    73da:	e7da      	b.n	7392 <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
    73dc:	88a2      	ldrh	r2, [r4, #4]
    73de:	e7e5      	b.n	73ac <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
    73e0:	80aa      	strh	r2, [r5, #4]
    73e2:	e7e9      	b.n	73b8 <free_list_add_bidx+0x5a>
    73e4:	80eb      	strh	r3, [r5, #6]
    73e6:	e7ec      	b.n	73c2 <free_list_add_bidx+0x64>
    73e8:	80d1      	strh	r1, [r2, #6]
    73ea:	e7f1      	b.n	73d0 <free_list_add_bidx+0x72>
    73ec:	80a1      	strh	r1, [r4, #4]
    73ee:	e7d0      	b.n	7392 <free_list_add_bidx+0x34>

000073f0 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    73f0:	b508      	push	{r3, lr}
	return big_heap_chunks(h->len);
    73f2:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
    73f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    73f8:	d307      	bcc.n	740a <free_list_add+0x1a>
	void *cmem = &buf[c];
    73fa:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
    73fe:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    7400:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
    7402:	2a01      	cmp	r2, #1
    7404:	d002      	beq.n	740c <free_list_add+0x1c>
    7406:	2200      	movs	r2, #0
    7408:	e000      	b.n	740c <free_list_add+0x1c>
    740a:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
    740c:	b9a2      	cbnz	r2, 7438 <free_list_add+0x48>
	void *cmem = &buf[c];
    740e:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
    7412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7416:	d310      	bcc.n	743a <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
    7418:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    741a:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    741c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7420:	d30d      	bcc.n	743e <free_list_add+0x4e>
    7422:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline size_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    7424:	3308      	adds	r3, #8
	return bytes_to_chunksz(h, 1);
}

static inline int bucket_idx(struct z_heap *h, size_t sz)
{
	size_t usable_sz = sz - min_chunk_size(h) + 1;
    7426:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
    742a:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
    742c:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
    7430:	f1c2 021f 	rsb	r2, r2, #31
    7434:	f7ff ff93 	bl	735e <free_list_add_bidx>
	}
}
    7438:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
    743a:	8852      	ldrh	r2, [r2, #2]
    743c:	e7ed      	b.n	741a <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
    743e:	2304      	movs	r3, #4
    7440:	e7f0      	b.n	7424 <free_list_add+0x34>

00007442 <sys_heap_init>:
	set_chunk_used(h, c, true);
	return mem;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    7442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7444:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
    7446:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
    744a:	d32e      	bcc.n	74aa <sys_heap_init+0x68>
    744c:	2508      	movs	r5, #8
	/* Must fit in a 32 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0xffffffffU, "heap size is too big");

	/* Reserve the final marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    744e:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    7450:	1dc8      	adds	r0, r1, #7
    7452:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    7456:	440d      	add	r5, r1
    7458:	f025 0507 	bic.w	r5, r5, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
    745c:	1a2d      	subs	r5, r5, r0
    745e:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(buf_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
    7460:	4606      	mov	r6, r0
	heap->heap = h;
    7462:	6018      	str	r0, [r3, #0]
	h->chunk0_hdr_area = 0;
    7464:	2200      	movs	r2, #0
    7466:	2300      	movs	r3, #0
    7468:	e9c0 2300 	strd	r2, r3, [r0]
	h->len = buf_sz;
    746c:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
    746e:	2300      	movs	r3, #0
    7470:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
    7472:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    7476:	d31a      	bcc.n	74ae <sys_heap_init+0x6c>
    7478:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    747a:	3308      	adds	r3, #8
	size_t usable_sz = sz - min_chunk_size(h) + 1;
    747c:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
    7480:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
    7482:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    7486:	f1c3 0c20 	rsb	ip, r3, #32
	size_t chunk0_size = chunksz(sizeof(struct z_heap) +
    748a:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
    748e:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    7490:	f103 0e07 	add.w	lr, r3, #7
    7494:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) < buf_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    7498:	2300      	movs	r3, #0
    749a:	4563      	cmp	r3, ip
    749c:	da09      	bge.n	74b2 <sys_heap_init+0x70>
		h->buckets[i].next = 0;
    749e:	1d1a      	adds	r2, r3, #4
    74a0:	2400      	movs	r4, #0
    74a2:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
    74a6:	3301      	adds	r3, #1
    74a8:	e7f7      	b.n	749a <sys_heap_init+0x58>
	return big_heap_bytes(size) ? 8 : 4;
    74aa:	2504      	movs	r5, #4
    74ac:	e7cf      	b.n	744e <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
    74ae:	2304      	movs	r3, #4
    74b0:	e7e3      	b.n	747a <sys_heap_init+0x38>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    74b2:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
    74b4:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    74b8:	d32e      	bcc.n	7518 <sys_heap_init+0xd6>
		((uint32_t *)cmem)[f] = val;
    74ba:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
    74bc:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    74c0:	d32c      	bcc.n	751c <sys_heap_init+0xda>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    74c2:	6843      	ldr	r3, [r0, #4]
    74c4:	f043 0301 	orr.w	r3, r3, #1
    74c8:	6043      	str	r3, [r0, #4]
	/* chunk containing our struct z_heap */
	set_chunk_size(h, 0, chunk0_size);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
    74ca:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    74cc:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
    74ce:	f02e 0307 	bic.w	r3, lr, #7
    74d2:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
    74d4:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    74d8:	d325      	bcc.n	7526 <sys_heap_init+0xe4>
		((uint32_t *)cmem)[f] = val;
    74da:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->len);
    74dc:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    74de:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    74e2:	d322      	bcc.n	752a <sys_heap_init+0xe8>
		((uint32_t *)cmem)[f] = val;
    74e4:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
    74e6:	f025 0307 	bic.w	r3, r5, #7
    74ea:	4405      	add	r5, r0
	return big_heap_chunks(h->len);
    74ec:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    74ee:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    74f2:	d31c      	bcc.n	752e <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
    74f4:	2400      	movs	r4, #0
    74f6:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->len);
    74f8:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    74fa:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    74fe:	d319      	bcc.n	7534 <sys_heap_init+0xf2>
		((uint32_t *)cmem)[f] = val;
    7500:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->len);
    7502:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    7504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7508:	d316      	bcc.n	7538 <sys_heap_init+0xf6>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    750a:	686b      	ldr	r3, [r5, #4]
    750c:	f043 0301 	orr.w	r3, r3, #1
    7510:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, buf_sz, 0);
	set_left_chunk_size(h, buf_sz, buf_sz - chunk0_size);
	set_chunk_used(h, buf_sz, true);

	free_list_add(h, chunk0_size);
    7512:	f7ff ff6d 	bl	73f0 <free_list_add>
}
    7516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
    7518:	8043      	strh	r3, [r0, #2]
    751a:	e7cf      	b.n	74bc <sys_heap_init+0x7a>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    751c:	8843      	ldrh	r3, [r0, #2]
    751e:	f043 0301 	orr.w	r3, r3, #1
    7522:	8043      	strh	r3, [r0, #2]
    7524:	e7d1      	b.n	74ca <sys_heap_init+0x88>
		((uint16_t *)cmem)[f] = val;
    7526:	8066      	strh	r6, [r4, #2]
    7528:	e7d8      	b.n	74dc <sys_heap_init+0x9a>
    752a:	52c1      	strh	r1, [r0, r3]
    752c:	e7db      	b.n	74e6 <sys_heap_init+0xa4>
    752e:	2400      	movs	r4, #0
    7530:	806c      	strh	r4, [r5, #2]
    7532:	e7e1      	b.n	74f8 <sys_heap_init+0xb6>
    7534:	52c2      	strh	r2, [r0, r3]
    7536:	e7e4      	b.n	7502 <sys_heap_init+0xc0>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    7538:	886b      	ldrh	r3, [r5, #2]
    753a:	f043 0301 	orr.w	r3, r3, #1
    753e:	806b      	strh	r3, [r5, #2]
    7540:	e7e7      	b.n	7512 <sys_heap_init+0xd0>

00007542 <extract_decimal>:
{
    7542:	b410      	push	{r4}
    7544:	4604      	mov	r4, r0
	const char *sp = *str;
    7546:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    7548:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    754a:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    754c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    7550:	2909      	cmp	r1, #9
    7552:	d806      	bhi.n	7562 <extract_decimal+0x20>
		val = 10U * val + *sp++ - '0';
    7554:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    7558:	3201      	adds	r2, #1
    755a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    755e:	3830      	subs	r0, #48	; 0x30
    7560:	e7f3      	b.n	754a <extract_decimal+0x8>
	*str = sp;
    7562:	6022      	str	r2, [r4, #0]
}
    7564:	bc10      	pop	{r4}
    7566:	4770      	bx	lr

00007568 <encode_uint>:
{
    7568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    756c:	b083      	sub	sp, #12
    756e:	4604      	mov	r4, r0
    7570:	460d      	mov	r5, r1
    7572:	9201      	str	r2, [sp, #4]
    7574:	469a      	mov	sl, r3
    7576:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    757a:	78d3      	ldrb	r3, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    757c:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    7580:	2b6f      	cmp	r3, #111	; 0x6f
    7582:	d00f      	beq.n	75a4 <encode_uint+0x3c>
    7584:	d906      	bls.n	7594 <encode_uint+0x2c>
    7586:	2b70      	cmp	r3, #112	; 0x70
    7588:	d00f      	beq.n	75aa <encode_uint+0x42>
    758a:	2b78      	cmp	r3, #120	; 0x78
    758c:	d110      	bne.n	75b0 <encode_uint+0x48>
		return 16;
    758e:	f04f 0910 	mov.w	r9, #16
    7592:	e026      	b.n	75e2 <encode_uint+0x7a>
	switch (specifier) {
    7594:	2b58      	cmp	r3, #88	; 0x58
    7596:	d002      	beq.n	759e <encode_uint+0x36>
    7598:	f04f 090a 	mov.w	r9, #10
    759c:	e021      	b.n	75e2 <encode_uint+0x7a>
		return 16;
    759e:	f04f 0910 	mov.w	r9, #16
    75a2:	e01e      	b.n	75e2 <encode_uint+0x7a>
		return 8;
    75a4:	f04f 0908 	mov.w	r9, #8
    75a8:	e01b      	b.n	75e2 <encode_uint+0x7a>
		return 16;
    75aa:	f04f 0910 	mov.w	r9, #16
    75ae:	e018      	b.n	75e2 <encode_uint+0x7a>
	switch (specifier) {
    75b0:	f04f 090a 	mov.w	r9, #10
	char *bp = bps + (bpe - bps);
    75b4:	e015      	b.n	75e2 <encode_uint+0x7a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    75b6:	f1bb 0f19 	cmp.w	fp, #25
    75ba:	d820      	bhi.n	75fe <encode_uint+0x96>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    75bc:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    75be:	3237      	adds	r2, #55	; 0x37
    75c0:	b2d2      	uxtb	r2, r2
    75c2:	f808 2d01 	strb.w	r2, [r8, #-1]!
		value /= radix;
    75c6:	4632      	mov	r2, r6
    75c8:	463b      	mov	r3, r7
    75ca:	4620      	mov	r0, r4
    75cc:	4629      	mov	r1, r5
    75ce:	f7f8 fdb9 	bl	144 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    75d2:	42bd      	cmp	r5, r7
    75d4:	bf08      	it	eq
    75d6:	42b4      	cmpeq	r4, r6
    75d8:	d315      	bcc.n	7606 <encode_uint+0x9e>
    75da:	45d0      	cmp	r8, sl
    75dc:	d913      	bls.n	7606 <encode_uint+0x9e>
		value /= radix;
    75de:	4604      	mov	r4, r0
    75e0:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    75e2:	464e      	mov	r6, r9
    75e4:	2700      	movs	r7, #0
    75e6:	464a      	mov	r2, r9
    75e8:	463b      	mov	r3, r7
    75ea:	4620      	mov	r0, r4
    75ec:	4629      	mov	r1, r5
    75ee:	f7f8 fda9 	bl	144 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    75f2:	2a09      	cmp	r2, #9
    75f4:	d8df      	bhi.n	75b6 <encode_uint+0x4e>
    75f6:	b2d2      	uxtb	r2, r2
    75f8:	3230      	adds	r2, #48	; 0x30
    75fa:	b2d2      	uxtb	r2, r2
    75fc:	e7e1      	b.n	75c2 <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    75fe:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7600:	3257      	adds	r2, #87	; 0x57
    7602:	b2d2      	uxtb	r2, r2
    7604:	e7dd      	b.n	75c2 <encode_uint+0x5a>
	if (conv->flag_hash) {
    7606:	9b01      	ldr	r3, [sp, #4]
    7608:	781b      	ldrb	r3, [r3, #0]
    760a:	f013 0f20 	tst.w	r3, #32
    760e:	d005      	beq.n	761c <encode_uint+0xb4>
		if (radix == 8) {
    7610:	f1b9 0f08 	cmp.w	r9, #8
    7614:	d006      	beq.n	7624 <encode_uint+0xbc>
		} else if (radix == 16) {
    7616:	f1b9 0f10 	cmp.w	r9, #16
    761a:	d009      	beq.n	7630 <encode_uint+0xc8>
}
    761c:	4640      	mov	r0, r8
    761e:	b003      	add	sp, #12
    7620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    7624:	9a01      	ldr	r2, [sp, #4]
    7626:	7893      	ldrb	r3, [r2, #2]
    7628:	f043 0308 	orr.w	r3, r3, #8
    762c:	7093      	strb	r3, [r2, #2]
    762e:	e7f5      	b.n	761c <encode_uint+0xb4>
			conv->altform_0c = true;
    7630:	9a01      	ldr	r2, [sp, #4]
    7632:	7893      	ldrb	r3, [r2, #2]
    7634:	f043 0310 	orr.w	r3, r3, #16
    7638:	7093      	strb	r3, [r2, #2]
    763a:	e7ef      	b.n	761c <encode_uint+0xb4>

0000763c <outs>:
{
    763c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7640:	4607      	mov	r7, r0
    7642:	460e      	mov	r6, r1
    7644:	4614      	mov	r4, r2
    7646:	4698      	mov	r8, r3
	size_t count = 0;
    7648:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    764a:	e006      	b.n	765a <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    764c:	4631      	mov	r1, r6
    764e:	f814 0b01 	ldrb.w	r0, [r4], #1
    7652:	47b8      	blx	r7
		if (rc < 0) {
    7654:	2800      	cmp	r0, #0
    7656:	db09      	blt.n	766c <outs+0x30>
		++count;
    7658:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    765a:	4544      	cmp	r4, r8
    765c:	d3f6      	bcc.n	764c <outs+0x10>
    765e:	f1b8 0f00 	cmp.w	r8, #0
    7662:	d102      	bne.n	766a <outs+0x2e>
    7664:	7823      	ldrb	r3, [r4, #0]
    7666:	2b00      	cmp	r3, #0
    7668:	d1f0      	bne.n	764c <outs+0x10>
	return (int)count;
    766a:	4628      	mov	r0, r5
}
    766c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007670 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    7670:	4770      	bx	lr

00007672 <z_platform_init>:

void z_platform_init(void)
{
    7672:	b508      	push	{r3, lr}
	SystemInit();
    7674:	f7fc ff78 	bl	4568 <SystemInit>
}
    7678:	bd08      	pop	{r3, pc}

0000767a <dummy_timestamp>:
}
    767a:	2000      	movs	r0, #0
    767c:	4770      	bx	lr

0000767e <k_cycle_get_32_wrapper>:
{
    767e:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t z_timer_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return z_timer_cycle_get_32();
    7680:	f7fb fbee 	bl	2e60 <z_timer_cycle_get_32>
}
    7684:	bd08      	pop	{r3, pc}

00007686 <log_printk>:
{
    7686:	b508      	push	{r3, lr}
    7688:	460a      	mov	r2, r1
		} src_level_union = {
    768a:	2300      	movs	r3, #0
			log_generic(src_level_union.structure, fmt, ap,
    768c:	4601      	mov	r1, r0
    768e:	4618      	mov	r0, r3
    7690:	f7fa fe5a 	bl	2348 <log_generic>
}
    7694:	bd08      	pop	{r3, pc}

00007696 <log_string_sync>:
{
    7696:	b40e      	push	{r1, r2, r3}
    7698:	b500      	push	{lr}
    769a:	b082      	sub	sp, #8
    769c:	aa03      	add	r2, sp, #12
    769e:	f852 1b04 	ldr.w	r1, [r2], #4
	va_start(ap, fmt);
    76a2:	9201      	str	r2, [sp, #4]
	log_generic(src_level, fmt, ap, LOG_STRDUP_SKIP);
    76a4:	2300      	movs	r3, #0
    76a6:	f7fa fe4f 	bl	2348 <log_generic>
}
    76aa:	b002      	add	sp, #8
    76ac:	f85d eb04 	ldr.w	lr, [sp], #4
    76b0:	b003      	add	sp, #12
    76b2:	4770      	bx	lr

000076b4 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    76b4:	b508      	push	{r3, lr}
				K_KERNEL_STACK_SIZEOF(logging_stack),
				log_process_thread_func, NULL, NULL, NULL,
				K_LOWEST_APPLICATION_THREAD_PRIO, 0, K_NO_WAIT);
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    76b6:	f7fa feb5 	bl	2424 <log_init>
	}

	return 0;
}
    76ba:	2000      	movs	r0, #0
    76bc:	bd08      	pop	{r3, pc}

000076be <out_func>:
{
    76be:	b500      	push	{lr}
    76c0:	b083      	sub	sp, #12
    76c2:	9001      	str	r0, [sp, #4]
		out_ctx->func((uint8_t *)&c, 1, out_ctx->control_block->ctx);
    76c4:	680b      	ldr	r3, [r1, #0]
    76c6:	684a      	ldr	r2, [r1, #4]
    76c8:	6852      	ldr	r2, [r2, #4]
    76ca:	2101      	movs	r1, #1
    76cc:	a801      	add	r0, sp, #4
    76ce:	4798      	blx	r3
}
    76d0:	2000      	movs	r0, #0
    76d2:	b003      	add	sp, #12
    76d4:	f85d fb04 	ldr.w	pc, [sp], #4

000076d8 <buffer_write>:
{
    76d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    76da:	4607      	mov	r7, r0
    76dc:	460d      	mov	r5, r1
    76de:	4614      	mov	r4, r2
    76e0:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
    76e2:	4632      	mov	r2, r6
    76e4:	4621      	mov	r1, r4
    76e6:	4628      	mov	r0, r5
    76e8:	47b8      	blx	r7
		buf += processed;
    76ea:	4405      	add	r5, r0
	} while (len != 0);
    76ec:	1a24      	subs	r4, r4, r0
    76ee:	d1f8      	bne.n	76e2 <buffer_write+0xa>
}
    76f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000076f2 <ends_with_newline>:
	char c = '\0';
    76f2:	2200      	movs	r2, #0
	while (*fmt != '\0') {
    76f4:	7803      	ldrb	r3, [r0, #0]
    76f6:	b113      	cbz	r3, 76fe <ends_with_newline+0xc>
		fmt++;
    76f8:	3001      	adds	r0, #1
		c = *fmt;
    76fa:	461a      	mov	r2, r3
    76fc:	e7fa      	b.n	76f4 <ends_with_newline+0x2>
}
    76fe:	2a0a      	cmp	r2, #10
    7700:	bf14      	ite	ne
    7702:	2000      	movne	r0, #0
    7704:	2001      	moveq	r0, #1
    7706:	4770      	bx	lr

00007708 <color_prefix>:
{
    7708:	b508      	push	{r3, lr}
    770a:	4613      	mov	r3, r2
	color_print(log_output, color, true, level);
    770c:	2201      	movs	r2, #1
    770e:	f7fa ff37 	bl	2580 <color_print>
}
    7712:	bd08      	pop	{r3, pc}

00007714 <color_postfix>:
{
    7714:	b508      	push	{r3, lr}
    7716:	4613      	mov	r3, r2
	color_print(log_output, color, false, level);
    7718:	2200      	movs	r2, #0
    771a:	f7fa ff31 	bl	2580 <color_print>
}
    771e:	bd08      	pop	{r3, pc}

00007720 <postfix_print>:
{
    7720:	b538      	push	{r3, r4, r5, lr}
    7722:	4605      	mov	r5, r0
    7724:	460c      	mov	r4, r1
	color_postfix(log_output, (flags & LOG_OUTPUT_FLAG_COLORS),
    7726:	f001 0101 	and.w	r1, r1, #1
    772a:	f7ff fff3 	bl	7714 <color_postfix>
	newline_print(log_output, flags);
    772e:	4621      	mov	r1, r4
    7730:	4628      	mov	r0, r5
    7732:	f7fa ff3b 	bl	25ac <newline_print>
}
    7736:	bd38      	pop	{r3, r4, r5, pc}

00007738 <prefix_print>:
{
    7738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    773c:	b083      	sub	sp, #12
    773e:	4604      	mov	r4, r0
    7740:	4615      	mov	r5, r2
    7742:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    7746:	f001 0901 	and.w	r9, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    774a:	f3c1 08c0 	ubfx	r8, r1, #3, #1
	if (stamp) {
    774e:	f011 0702 	ands.w	r7, r1, #2
    7752:	d113      	bne.n	777c <prefix_print+0x44>
		color_prefix(log_output, colors_on, level);
    7754:	4632      	mov	r2, r6
    7756:	4649      	mov	r1, r9
    7758:	4620      	mov	r0, r4
    775a:	f7ff ffd5 	bl	7708 <color_prefix>
	length += ids_print(log_output, level_on, func_on,
    775e:	9601      	str	r6, [sp, #4]
    7760:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    7764:	9300      	str	r3, [sp, #0]
    7766:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
    776a:	462a      	mov	r2, r5
    776c:	4641      	mov	r1, r8
    776e:	4620      	mov	r0, r4
    7770:	f7fa ff8e 	bl	2690 <ids_print>
}
    7774:	4438      	add	r0, r7
    7776:	b003      	add	sp, #12
    7778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		length += timestamp_print(log_output, flags, timestamp);
    777c:	461a      	mov	r2, r3
    777e:	f7fa feb9 	bl	24f4 <timestamp_print>
    7782:	4607      	mov	r7, r0
    7784:	e7e6      	b.n	7754 <prefix_print+0x1c>

00007786 <log_output_flush>:
{
    7786:	b510      	push	{r4, lr}
    7788:	4604      	mov	r4, r0
		     log_output->control_block->offset,
    778a:	6842      	ldr	r2, [r0, #4]
	buffer_write(log_output->func, log_output->buf,
    778c:	6853      	ldr	r3, [r2, #4]
    778e:	6812      	ldr	r2, [r2, #0]
    7790:	6881      	ldr	r1, [r0, #8]
    7792:	6800      	ldr	r0, [r0, #0]
    7794:	f7ff ffa0 	bl	76d8 <buffer_write>
	log_output->control_block->offset = 0;
    7798:	6863      	ldr	r3, [r4, #4]
    779a:	2200      	movs	r2, #0
    779c:	601a      	str	r2, [r3, #0]
}
    779e:	bd10      	pop	{r4, pc}

000077a0 <should_bail>:
	if (info->start_offset < data->area_off) {
    77a0:	6800      	ldr	r0, [r0, #0]
    77a2:	684b      	ldr	r3, [r1, #4]
    77a4:	4298      	cmp	r0, r3
    77a6:	d30b      	bcc.n	77c0 <should_bail+0x20>
{
    77a8:	b410      	push	{r4}
	} else if (info->start_offset >= data->area_off + data->area_len) {
    77aa:	688c      	ldr	r4, [r1, #8]
    77ac:	4423      	add	r3, r4
    77ae:	4298      	cmp	r0, r3
    77b0:	d209      	bcs.n	77c6 <should_bail+0x26>
	} else if (data->ret_idx >= data->ret_len) {
    77b2:	6908      	ldr	r0, [r1, #16]
    77b4:	694b      	ldr	r3, [r1, #20]
    77b6:	4298      	cmp	r0, r3
    77b8:	d209      	bcs.n	77ce <should_bail+0x2e>
	return false;
    77ba:	2000      	movs	r0, #0
}
    77bc:	bc10      	pop	{r4}
    77be:	4770      	bx	lr
		*bail_value = true;
    77c0:	2001      	movs	r0, #1
    77c2:	7010      	strb	r0, [r2, #0]
}
    77c4:	4770      	bx	lr
		*bail_value = false;
    77c6:	2300      	movs	r3, #0
    77c8:	7013      	strb	r3, [r2, #0]
		return true;
    77ca:	2001      	movs	r0, #1
    77cc:	e7f6      	b.n	77bc <should_bail+0x1c>
		data->status = -ENOMEM;
    77ce:	f06f 030b 	mvn.w	r3, #11
    77d2:	618b      	str	r3, [r1, #24]
		*bail_value = false;
    77d4:	2300      	movs	r3, #0
    77d6:	7013      	strb	r3, [r2, #0]
		return true;
    77d8:	2001      	movs	r0, #1
    77da:	e7ef      	b.n	77bc <should_bail+0x1c>

000077dc <get_sectors_cb>:
{
    77dc:	b570      	push	{r4, r5, r6, lr}
    77de:	b082      	sub	sp, #8
    77e0:	4605      	mov	r5, r0
    77e2:	460c      	mov	r4, r1
	struct flash_sector *ret = data->ret;
    77e4:	68ce      	ldr	r6, [r1, #12]
	if (should_bail(info, data, &bail)) {
    77e6:	f10d 0207 	add.w	r2, sp, #7
    77ea:	f7ff ffd9 	bl	77a0 <should_bail>
    77ee:	b980      	cbnz	r0, 7812 <get_sectors_cb+0x36>
	ret[data->ret_idx].fs_off = info->start_offset - data->area_off;
    77f0:	682b      	ldr	r3, [r5, #0]
    77f2:	6861      	ldr	r1, [r4, #4]
    77f4:	6922      	ldr	r2, [r4, #16]
    77f6:	1a5b      	subs	r3, r3, r1
    77f8:	f846 3032 	str.w	r3, [r6, r2, lsl #3]
	ret[data->ret_idx].fs_size = info->size;
    77fc:	6923      	ldr	r3, [r4, #16]
    77fe:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
    7802:	686b      	ldr	r3, [r5, #4]
    7804:	6073      	str	r3, [r6, #4]
	data->ret_idx++;
    7806:	6923      	ldr	r3, [r4, #16]
    7808:	3301      	adds	r3, #1
    780a:	6123      	str	r3, [r4, #16]
	return true;
    780c:	2001      	movs	r0, #1
}
    780e:	b002      	add	sp, #8
    7810:	bd70      	pop	{r4, r5, r6, pc}
		return bail;
    7812:	f89d 0007 	ldrb.w	r0, [sp, #7]
    7816:	e7fa      	b.n	780e <get_sectors_cb+0x32>

00007818 <flash_area_layout>:
{
    7818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    781a:	460d      	mov	r5, r1
    781c:	4617      	mov	r7, r2
    781e:	461e      	mov	r6, r3
    7820:	9c06      	ldr	r4, [sp, #24]
	cb_data->area_idx = idx;
    7822:	6020      	str	r0, [r4, #0]
	fa = get_flash_area_from_id(idx);
    7824:	f7fb f868 	bl	28f8 <get_flash_area_from_id>
	if (fa == NULL) {
    7828:	b1b8      	cbz	r0, 785a <flash_area_layout+0x42>
	cb_data->area_off = fa->fa_off;
    782a:	6843      	ldr	r3, [r0, #4]
    782c:	6063      	str	r3, [r4, #4]
	cb_data->area_len = fa->fa_size;
    782e:	6883      	ldr	r3, [r0, #8]
    7830:	60a3      	str	r3, [r4, #8]
	cb_data->ret = ret;
    7832:	60e7      	str	r7, [r4, #12]
	cb_data->ret_idx = 0U;
    7834:	2200      	movs	r2, #0
    7836:	6122      	str	r2, [r4, #16]
	cb_data->ret_len = *cnt;
    7838:	682b      	ldr	r3, [r5, #0]
    783a:	6163      	str	r3, [r4, #20]
	cb_data->status = 0;
    783c:	61a2      	str	r2, [r4, #24]
	flash_dev = device_get_binding(fa->fa_dev_name);
    783e:	68c0      	ldr	r0, [r0, #12]
    7840:	f7fd ffc4 	bl	57cc <z_impl_device_get_binding>
	if (flash_dev == NULL) {
    7844:	b160      	cbz	r0, 7860 <flash_area_layout+0x48>
	flash_page_foreach(flash_dev, cb, cb_data);
    7846:	4622      	mov	r2, r4
    7848:	4631      	mov	r1, r6
    784a:	f000 fbae 	bl	7faa <flash_page_foreach>
	if (cb_data->status == 0) {
    784e:	69a3      	ldr	r3, [r4, #24]
    7850:	b90b      	cbnz	r3, 7856 <flash_area_layout+0x3e>
		*cnt = cb_data->ret_idx;
    7852:	6923      	ldr	r3, [r4, #16]
    7854:	602b      	str	r3, [r5, #0]
	return cb_data->status;
    7856:	69a0      	ldr	r0, [r4, #24]
}
    7858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EINVAL;
    785a:	f06f 0015 	mvn.w	r0, #21
    785e:	e7fb      	b.n	7858 <flash_area_layout+0x40>
		return -ENODEV;
    7860:	f06f 0012 	mvn.w	r0, #18
    7864:	e7f8      	b.n	7858 <flash_area_layout+0x40>

00007866 <flash_area_close>:
}
    7866:	4770      	bx	lr

00007868 <flash_area_read>:
#endif /* CONFIG_FLASH_PAGE_LAYOUT */

int flash_area_read(const struct flash_area *fa, off_t off, void *dst,
		    size_t len)
{
    7868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    786a:	4604      	mov	r4, r0
    786c:	460d      	mov	r5, r1
    786e:	4617      	mov	r7, r2
    7870:	461e      	mov	r6, r3
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    7872:	6883      	ldr	r3, [r0, #8]
    7874:	428b      	cmp	r3, r1
    7876:	d304      	bcc.n	7882 <flash_area_read+0x1a>
    7878:	1872      	adds	r2, r6, r1
    787a:	4293      	cmp	r3, r2
    787c:	d20e      	bcs.n	789c <flash_area_read+0x34>
    787e:	2300      	movs	r3, #0
    7880:	e000      	b.n	7884 <flash_area_read+0x1c>
    7882:	2300      	movs	r3, #0
	const struct device *dev;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    7884:	b163      	cbz	r3, 78a0 <flash_area_read+0x38>
		return -EINVAL;
	}

	dev = device_get_binding(fa->fa_dev_name);
    7886:	68e0      	ldr	r0, [r4, #12]
    7888:	f7fd ffa0 	bl	57cc <z_impl_device_get_binding>

	return flash_read(dev, fa->fa_off + off, dst, len);
    788c:	6861      	ldr	r1, [r4, #4]
    788e:	4429      	add	r1, r5

static inline int z_impl_flash_read(const struct device *dev, off_t offset,
				    void *data,
				    size_t len)
{
	const struct flash_driver_api *api =
    7890:	6883      	ldr	r3, [r0, #8]
		(const struct flash_driver_api *)dev->api;

	return api->read(dev, offset, data, len);
    7892:	681c      	ldr	r4, [r3, #0]
    7894:	4633      	mov	r3, r6
    7896:	463a      	mov	r2, r7
    7898:	47a0      	blx	r4
}
    789a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    789c:	2301      	movs	r3, #1
    789e:	e7f1      	b.n	7884 <flash_area_read+0x1c>
		return -EINVAL;
    78a0:	f06f 0015 	mvn.w	r0, #21
    78a4:	e7f9      	b.n	789a <flash_area_read+0x32>

000078a6 <flash_area_write>:

int flash_area_write(const struct flash_area *fa, off_t off, const void *src,
		     size_t len)
{
    78a6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    78aa:	4605      	mov	r5, r0
    78ac:	460e      	mov	r6, r1
    78ae:	4691      	mov	r9, r2
    78b0:	461f      	mov	r7, r3
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    78b2:	6883      	ldr	r3, [r0, #8]
    78b4:	428b      	cmp	r3, r1
    78b6:	d304      	bcc.n	78c2 <flash_area_write+0x1c>
    78b8:	187a      	adds	r2, r7, r1
    78ba:	4293      	cmp	r3, r2
    78bc:	d21e      	bcs.n	78fc <flash_area_write+0x56>
    78be:	2300      	movs	r3, #0
    78c0:	e000      	b.n	78c4 <flash_area_write+0x1e>
    78c2:	2300      	movs	r3, #0
	const struct device *flash_dev;
	int rc;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    78c4:	b1e3      	cbz	r3, 7900 <flash_area_write+0x5a>
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    78c6:	68e8      	ldr	r0, [r5, #12]
    78c8:	f7fd ff80 	bl	57cc <z_impl_device_get_binding>
    78cc:	4604      	mov	r4, r0
					 bool enable);

static inline int z_impl_flash_write_protection_set(const struct device *dev,
						    bool enable)
{
	const struct flash_driver_api *api =
    78ce:	6883      	ldr	r3, [r0, #8]
		(const struct flash_driver_api *)dev->api;

	return api->write_protection(dev, enable);
    78d0:	68db      	ldr	r3, [r3, #12]
    78d2:	2100      	movs	r1, #0
    78d4:	4798      	blx	r3

	rc = flash_write_protection_set(flash_dev, false);
	if (rc) {
    78d6:	4680      	mov	r8, r0
    78d8:	b968      	cbnz	r0, 78f6 <flash_area_write+0x50>
		return rc;
	}

	rc = flash_write(flash_dev, fa->fa_off + off, (void *)src, len);
    78da:	6869      	ldr	r1, [r5, #4]
    78dc:	4431      	add	r1, r6
	const struct flash_driver_api *api =
    78de:	68a3      	ldr	r3, [r4, #8]
	return api->write(dev, offset, data, len);
    78e0:	685d      	ldr	r5, [r3, #4]
    78e2:	463b      	mov	r3, r7
    78e4:	464a      	mov	r2, r9
    78e6:	4620      	mov	r0, r4
    78e8:	47a8      	blx	r5
    78ea:	4680      	mov	r8, r0
	const struct flash_driver_api *api =
    78ec:	68a3      	ldr	r3, [r4, #8]
	return api->write_protection(dev, enable);
    78ee:	68db      	ldr	r3, [r3, #12]
    78f0:	2101      	movs	r1, #1
    78f2:	4620      	mov	r0, r4
    78f4:	4798      	blx	r3

	/* Ignore errors here - this does not affect write operation */
	(void) flash_write_protection_set(flash_dev, true);

	return rc;
}
    78f6:	4640      	mov	r0, r8
    78f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    78fc:	2301      	movs	r3, #1
    78fe:	e7e1      	b.n	78c4 <flash_area_write+0x1e>
		return -EINVAL;
    7900:	f06f 0815 	mvn.w	r8, #21
    7904:	e7f7      	b.n	78f6 <flash_area_write+0x50>

00007906 <flash_area_erase>:

int flash_area_erase(const struct flash_area *fa, off_t off, size_t len)
{
    7906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    790a:	4605      	mov	r5, r0
    790c:	460e      	mov	r6, r1
    790e:	4617      	mov	r7, r2
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    7910:	6883      	ldr	r3, [r0, #8]
    7912:	428b      	cmp	r3, r1
    7914:	d304      	bcc.n	7920 <flash_area_erase+0x1a>
    7916:	440a      	add	r2, r1
    7918:	4293      	cmp	r3, r2
    791a:	d21d      	bcs.n	7958 <flash_area_erase+0x52>
    791c:	2300      	movs	r3, #0
    791e:	e000      	b.n	7922 <flash_area_erase+0x1c>
    7920:	2300      	movs	r3, #0
	const struct device *flash_dev;
	int rc;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    7922:	b1db      	cbz	r3, 795c <flash_area_erase+0x56>
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    7924:	68e8      	ldr	r0, [r5, #12]
    7926:	f7fd ff51 	bl	57cc <z_impl_device_get_binding>
    792a:	4604      	mov	r4, r0
	const struct flash_driver_api *api =
    792c:	6883      	ldr	r3, [r0, #8]
	return api->write_protection(dev, enable);
    792e:	68db      	ldr	r3, [r3, #12]
    7930:	2100      	movs	r1, #0
    7932:	4798      	blx	r3

	rc = flash_write_protection_set(flash_dev, false);
	if (rc) {
    7934:	4680      	mov	r8, r0
    7936:	b960      	cbnz	r0, 7952 <flash_area_erase+0x4c>
		return rc;
	}

	rc = flash_erase(flash_dev, fa->fa_off + off, len);
    7938:	6869      	ldr	r1, [r5, #4]
    793a:	4431      	add	r1, r6
	const struct flash_driver_api *api =
    793c:	68a3      	ldr	r3, [r4, #8]
	return api->erase(dev, offset, size);
    793e:	689b      	ldr	r3, [r3, #8]
    7940:	463a      	mov	r2, r7
    7942:	4620      	mov	r0, r4
    7944:	4798      	blx	r3
    7946:	4680      	mov	r8, r0
	const struct flash_driver_api *api =
    7948:	68a3      	ldr	r3, [r4, #8]
	return api->write_protection(dev, enable);
    794a:	68db      	ldr	r3, [r3, #12]
    794c:	2101      	movs	r1, #1
    794e:	4620      	mov	r0, r4
    7950:	4798      	blx	r3

	/* Ignore errors here - this does not affect write operation */
	(void) flash_write_protection_set(flash_dev, true);

	return rc;
}
    7952:	4640      	mov	r0, r8
    7954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    7958:	2301      	movs	r3, #1
    795a:	e7e2      	b.n	7922 <flash_area_erase+0x1c>
		return -EINVAL;
    795c:	f06f 0815 	mvn.w	r8, #21
    7960:	e7f7      	b.n	7952 <flash_area_erase+0x4c>

00007962 <flash_area_align>:

uint8_t flash_area_align(const struct flash_area *fa)
{
    7962:	b508      	push	{r3, lr}
	const struct device *dev;

	dev = device_get_binding(fa->fa_dev_name);
    7964:	68c0      	ldr	r0, [r0, #12]
    7966:	f7fd ff31 	bl	57cc <z_impl_device_get_binding>
 */
__syscall size_t flash_get_write_block_size(const struct device *dev);

static inline size_t z_impl_flash_get_write_block_size(const struct device *dev)
{
	const struct flash_driver_api *api =
    796a:	6883      	ldr	r3, [r0, #8]
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev)->write_block_size;
    796c:	691b      	ldr	r3, [r3, #16]
    796e:	4798      	blx	r3

	return flash_get_write_block_size(dev);
}
    7970:	7800      	ldrb	r0, [r0, #0]
    7972:	bd08      	pop	{r3, pc}

00007974 <flash_area_erased_val>:
{
	return device_get_binding(fa->fa_dev_name);
}

uint8_t flash_area_erased_val(const struct flash_area *fa)
{
    7974:	b508      	push	{r3, lr}
	const struct flash_parameters *param;

	param = flash_get_parameters(device_get_binding(fa->fa_dev_name));
    7976:	68c0      	ldr	r0, [r0, #12]
    7978:	f7fd ff28 	bl	57cc <z_impl_device_get_binding>
 */
__syscall const struct flash_parameters *flash_get_parameters(const struct device *dev);

static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
    797c:	6883      	ldr	r3, [r0, #8]
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
    797e:	691b      	ldr	r3, [r3, #16]
    7980:	4798      	blx	r3

	return param->erase_value;
}
    7982:	7900      	ldrb	r0, [r0, #4]
    7984:	bd08      	pop	{r3, pc}

00007986 <wait>:
{
    7986:	b508      	push	{r3, lr}
	if (k_is_in_isr()) {
    7988:	f002 fa17 	bl	9dba <k_is_in_isr>
    798c:	b100      	cbz	r0, 7990 <wait+0xa>
}
    798e:	bd08      	pop	{r3, pc}
	return z_impl_k_sleep(timeout);
    7990:	2042      	movs	r0, #66	; 0x42
    7992:	2100      	movs	r1, #0
    7994:	f7fe faec 	bl	5f70 <z_impl_k_sleep>
    7998:	e7f9      	b.n	798e <wait+0x8>

0000799a <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    799a:	68c0      	ldr	r0, [r0, #12]
	return &data->subsys[type];
    799c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    79a0:	0089      	lsls	r1, r1, #2
    79a2:	3138      	adds	r1, #56	; 0x38
}
    79a4:	4408      	add	r0, r1
    79a6:	4770      	bx	lr

000079a8 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    79a8:	6840      	ldr	r0, [r0, #4]
	return &config->subsys[type];
    79aa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    79ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    79b2:	4770      	bx	lr

000079b4 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    79b4:	68c0      	ldr	r0, [r0, #12]
	return &data->mgr[type];
    79b6:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    79ba:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    79be:	4770      	bx	lr

000079c0 <get_status>:
{
    79c0:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    79c2:	b2c9      	uxtb	r1, r1
    79c4:	f7ff ffe9 	bl	799a <get_sub_data>
    79c8:	6880      	ldr	r0, [r0, #8]
}
    79ca:	f000 0007 	and.w	r0, r0, #7
    79ce:	bd08      	pop	{r3, pc}

000079d0 <set_off_state>:
	__asm__ volatile(
    79d0:	f04f 0320 	mov.w	r3, #32
    79d4:	f3ef 8211 	mrs	r2, BASEPRI
    79d8:	f383 8811 	msr	BASEPRI, r3
    79dc:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    79e0:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    79e2:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    79e6:	d001      	beq.n	79ec <set_off_state+0x1c>
    79e8:	428b      	cmp	r3, r1
    79ea:	d107      	bne.n	79fc <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    79ec:	2301      	movs	r3, #1
    79ee:	6003      	str	r3, [r0, #0]
	int err = 0;
    79f0:	2000      	movs	r0, #0
	__asm__ volatile(
    79f2:	f382 8811 	msr	BASEPRI, r2
    79f6:	f3bf 8f6f 	isb	sy
}
    79fa:	4770      	bx	lr
		err = -EPERM;
    79fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    7a00:	e7f7      	b.n	79f2 <set_off_state+0x22>

00007a02 <set_starting_state>:
{
    7a02:	b410      	push	{r4}
	__asm__ volatile(
    7a04:	f04f 0320 	mov.w	r3, #32
    7a08:	f3ef 8211 	mrs	r2, BASEPRI
    7a0c:	f383 8811 	msr	BASEPRI, r3
    7a10:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    7a14:	6803      	ldr	r3, [r0, #0]
    7a16:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    7a1a:	f003 0307 	and.w	r3, r3, #7
    7a1e:	2b01      	cmp	r3, #1
    7a20:	d009      	beq.n	7a36 <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
    7a22:	428c      	cmp	r4, r1
    7a24:	d00a      	beq.n	7a3c <set_starting_state+0x3a>
		err = -EPERM;
    7a26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	__asm__ volatile(
    7a2a:	f382 8811 	msr	BASEPRI, r2
    7a2e:	f3bf 8f6f 	isb	sy
}
    7a32:	bc10      	pop	{r4}
    7a34:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    7a36:	6001      	str	r1, [r0, #0]
	int err = 0;
    7a38:	2000      	movs	r0, #0
    7a3a:	e7f6      	b.n	7a2a <set_starting_state+0x28>
		err = -EALREADY;
    7a3c:	f06f 0044 	mvn.w	r0, #68	; 0x44
    7a40:	e7f3      	b.n	7a2a <set_starting_state+0x28>

00007a42 <set_on_state>:
	__asm__ volatile(
    7a42:	f04f 0320 	mov.w	r3, #32
    7a46:	f3ef 8211 	mrs	r2, BASEPRI
    7a4a:	f383 8811 	msr	BASEPRI, r3
    7a4e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    7a52:	6803      	ldr	r3, [r0, #0]
    7a54:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    7a58:	f043 0302 	orr.w	r3, r3, #2
    7a5c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    7a5e:	f382 8811 	msr	BASEPRI, r2
    7a62:	f3bf 8f6f 	isb	sy
}
    7a66:	4770      	bx	lr

00007a68 <clkstarted_handle>:
{
    7a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7a6a:	4606      	mov	r6, r0
    7a6c:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    7a6e:	f7ff ff94 	bl	799a <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    7a72:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    7a74:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    7a76:	2300      	movs	r3, #0
    7a78:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    7a7c:	f7ff ffe1 	bl	7a42 <set_on_state>
	if (callback) {
    7a80:	b11d      	cbz	r5, 7a8a <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    7a82:	463a      	mov	r2, r7
    7a84:	4621      	mov	r1, r4
    7a86:	4630      	mov	r0, r6
    7a88:	47a8      	blx	r5
}
    7a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007a8c <stop>:
{
    7a8c:	b570      	push	{r4, r5, r6, lr}
    7a8e:	4606      	mov	r6, r0
    7a90:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    7a92:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    7a94:	4621      	mov	r1, r4
    7a96:	f7ff ff80 	bl	799a <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    7a9a:	4629      	mov	r1, r5
    7a9c:	3008      	adds	r0, #8
    7a9e:	f7ff ff97 	bl	79d0 <set_off_state>
	if (err < 0) {
    7aa2:	2800      	cmp	r0, #0
    7aa4:	db06      	blt.n	7ab4 <stop+0x28>
	get_sub_config(dev, type)->stop();
    7aa6:	4621      	mov	r1, r4
    7aa8:	4630      	mov	r0, r6
    7aaa:	f7ff ff7d 	bl	79a8 <get_sub_config>
    7aae:	6843      	ldr	r3, [r0, #4]
    7ab0:	4798      	blx	r3
	return 0;
    7ab2:	2000      	movs	r0, #0
}
    7ab4:	bd70      	pop	{r4, r5, r6, pc}

00007ab6 <api_stop>:
{
    7ab6:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    7ab8:	2280      	movs	r2, #128	; 0x80
    7aba:	f7ff ffe7 	bl	7a8c <stop>
}
    7abe:	bd08      	pop	{r3, pc}

00007ac0 <async_start>:
{
    7ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7ac4:	4606      	mov	r6, r0
    7ac6:	4690      	mov	r8, r2
    7ac8:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    7aca:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    7acc:	4629      	mov	r1, r5
    7ace:	f7ff ff64 	bl	799a <get_sub_data>
    7ad2:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    7ad4:	9906      	ldr	r1, [sp, #24]
    7ad6:	3008      	adds	r0, #8
    7ad8:	f7ff ff93 	bl	7a02 <set_starting_state>
	if (err < 0) {
    7adc:	2800      	cmp	r0, #0
    7ade:	db09      	blt.n	7af4 <async_start+0x34>
	subdata->cb = cb;
    7ae0:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    7ae4:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    7ae6:	4629      	mov	r1, r5
    7ae8:	4630      	mov	r0, r6
    7aea:	f7ff ff5d 	bl	79a8 <get_sub_config>
    7aee:	6803      	ldr	r3, [r0, #0]
    7af0:	4798      	blx	r3
	return 0;
    7af2:	2000      	movs	r0, #0
}
    7af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007af8 <api_start>:
{
    7af8:	b510      	push	{r4, lr}
    7afa:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    7afc:	2480      	movs	r4, #128	; 0x80
    7afe:	9400      	str	r4, [sp, #0]
    7b00:	f7ff ffde 	bl	7ac0 <async_start>
}
    7b04:	b002      	add	sp, #8
    7b06:	bd10      	pop	{r4, pc}

00007b08 <api_blocking_start>:
}
    7b08:	f06f 0022 	mvn.w	r0, #34	; 0x22
    7b0c:	4770      	bx	lr

00007b0e <onoff_started_callback>:
{
    7b0e:	b510      	push	{r4, lr}
    7b10:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    7b12:	b2c9      	uxtb	r1, r1
    7b14:	f7ff ff4e 	bl	79b4 <get_onoff_manager>
	notify(mgr, 0);
    7b18:	2100      	movs	r1, #0
    7b1a:	47a0      	blx	r4
}
    7b1c:	bd10      	pop	{r4, pc}

00007b1e <lfclk_stop>:
{
    7b1e:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_lfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    7b20:	2000      	movs	r0, #0
    7b22:	f7fc fe0f 	bl	4744 <nrfx_clock_stop>
}
    7b26:	bd08      	pop	{r3, pc}

00007b28 <hfclk_stop>:
{
    7b28:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    7b2a:	2001      	movs	r0, #1
    7b2c:	f7fc fe0a 	bl	4744 <nrfx_clock_stop>
}
    7b30:	bd08      	pop	{r3, pc}

00007b32 <lfclk_start>:
{
    7b32:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    7b34:	2000      	movs	r0, #0
    7b36:	f7fc fdcd 	bl	46d4 <nrfx_clock_start>
}
    7b3a:	bd08      	pop	{r3, pc}

00007b3c <hfclk_start>:
{
    7b3c:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    7b3e:	2001      	movs	r0, #1
    7b40:	f7fc fdc8 	bl	46d4 <nrfx_clock_start>
}
    7b44:	bd08      	pop	{r3, pc}

00007b46 <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    7b46:	4770      	bx	lr

00007b48 <sys_clock_disable>:
{
}

void __weak sys_clock_disable(void)
{
}
    7b48:	4770      	bx	lr

00007b4a <counter_sub>:
	return (a - b) & COUNTER_MAX;
    7b4a:	1a40      	subs	r0, r0, r1
}
    7b4c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    7b50:	4770      	bx	lr

00007b52 <handle_next_cycle_case>:
{
    7b52:	b510      	push	{r4, lr}
    7b54:	4604      	mov	r4, r0
	set_comparator(t + 2);
    7b56:	3002      	adds	r0, #2
    7b58:	f7fb f8b2 	bl	2cc0 <set_comparator>
	while (t != counter()) {
    7b5c:	f7fb f8de 	bl	2d1c <counter>
    7b60:	42a0      	cmp	r0, r4
    7b62:	d006      	beq.n	7b72 <handle_next_cycle_case+0x20>
		t = counter();
    7b64:	f7fb f8da 	bl	2d1c <counter>
    7b68:	4604      	mov	r4, r0
		set_comparator(t + 2);
    7b6a:	3002      	adds	r0, #2
    7b6c:	f7fb f8a8 	bl	2cc0 <set_comparator>
    7b70:	e7f4      	b.n	7b5c <handle_next_cycle_case+0xa>
}
    7b72:	bd10      	pop	{r4, pc}

00007b74 <set_absolute_alarm>:
{
    7b74:	b538      	push	{r3, r4, r5, lr}
    7b76:	4604      	mov	r4, r0
	uint32_t t = counter();
    7b78:	f7fb f8d0 	bl	2d1c <counter>
    7b7c:	4605      	mov	r5, r0
	diff = counter_sub(abs_val, t);
    7b7e:	4601      	mov	r1, r0
    7b80:	4620      	mov	r0, r4
    7b82:	f7ff ffe2 	bl	7b4a <counter_sub>
	if (diff == 1) {
    7b86:	2801      	cmp	r0, #1
    7b88:	d00d      	beq.n	7ba6 <set_absolute_alarm+0x32>
	set_comparator(abs_val);
    7b8a:	4620      	mov	r0, r4
    7b8c:	f7fb f898 	bl	2cc0 <set_comparator>
	t = counter();
    7b90:	f7fb f8c4 	bl	2d1c <counter>
    7b94:	4605      	mov	r5, r0
	diff = counter_sub(abs_val - 2, t);
    7b96:	4601      	mov	r1, r0
    7b98:	1ea0      	subs	r0, r4, #2
    7b9a:	f7ff ffd6 	bl	7b4a <counter_sub>
	if (diff > MAX_CYCLES) {
    7b9e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    7ba2:	d204      	bcs.n	7bae <set_absolute_alarm+0x3a>
}
    7ba4:	bd38      	pop	{r3, r4, r5, pc}
		handle_next_cycle_case(t);
    7ba6:	4628      	mov	r0, r5
    7ba8:	f7ff ffd3 	bl	7b52 <handle_next_cycle_case>
		return;
    7bac:	e7fa      	b.n	7ba4 <set_absolute_alarm+0x30>
		handle_next_cycle_case(t);
    7bae:	4628      	mov	r0, r5
    7bb0:	f7ff ffcf 	bl	7b52 <handle_next_cycle_case>
    7bb4:	e7f6      	b.n	7ba4 <set_absolute_alarm+0x30>

00007bb6 <set_protected_absolute_alarm>:
{
    7bb6:	b510      	push	{r4, lr}
    7bb8:	4604      	mov	r4, r0
	int_disable();
    7bba:	f7fb f89f 	bl	2cfc <int_disable>
	prevent_false_prev_evt();
    7bbe:	f7fb f8c5 	bl	2d4c <prevent_false_prev_evt>
	set_absolute_alarm(cycles);
    7bc2:	4620      	mov	r0, r4
    7bc4:	f7ff ffd6 	bl	7b74 <set_absolute_alarm>
	int_enable();
    7bc8:	f7fb f8a0 	bl	2d0c <int_enable>
}
    7bcc:	bd10      	pop	{r4, pc}

00007bce <abort_function>:
	while(1);
    7bce:	e7fe      	b.n	7bce <abort_function>

00007bd0 <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    7bd0:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    7bd2:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    7bd4:	4293      	cmp	r3, r2
    7bd6:	d804      	bhi.n	7be2 <_GetAvailWriteSpace+0x12>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    7bd8:	6880      	ldr	r0, [r0, #8]
    7bda:	1a80      	subs	r0, r0, r2
    7bdc:	4403      	add	r3, r0
    7bde:	1e58      	subs	r0, r3, #1
    7be0:	4770      	bx	lr
    r = RdOff - WrOff - 1u;
    7be2:	1a9b      	subs	r3, r3, r2
    7be4:	1e58      	subs	r0, r3, #1
}
    7be6:	4770      	bx	lr

00007be8 <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    7be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7bec:	4604      	mov	r4, r0
    7bee:	4688      	mov	r8, r1
    7bf0:	4616      	mov	r6, r2
  WrOff = pRing->WrOff;
    7bf2:	68c5      	ldr	r5, [r0, #12]
  Rem = pRing->SizeOfBuffer - WrOff;
    7bf4:	6887      	ldr	r7, [r0, #8]
    7bf6:	eba7 0905 	sub.w	r9, r7, r5
  if (Rem > NumBytes) {
    7bfa:	4591      	cmp	r9, r2
    7bfc:	d907      	bls.n	7c0e <_WriteNoCheck+0x26>
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
    7bfe:	6840      	ldr	r0, [r0, #4]
    7c00:	4428      	add	r0, r5
    7c02:	f000 f8ef 	bl	7de4 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
    7c06:	4435      	add	r5, r6
    7c08:	60e5      	str	r5, [r4, #12]
}
    7c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
    7c0e:	6840      	ldr	r0, [r0, #4]
    7c10:	464a      	mov	r2, r9
    7c12:	4428      	add	r0, r5
    7c14:	f000 f8e6 	bl	7de4 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
    7c18:	1bed      	subs	r5, r5, r7
    7c1a:	4435      	add	r5, r6
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    7c1c:	462a      	mov	r2, r5
    7c1e:	eb08 0109 	add.w	r1, r8, r9
    7c22:	6860      	ldr	r0, [r4, #4]
    7c24:	f000 f8de 	bl	7de4 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
    7c28:	60e5      	str	r5, [r4, #12]
}
    7c2a:	e7ee      	b.n	7c0a <_WriteNoCheck+0x22>

00007c2c <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    7c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7c30:	4606      	mov	r6, r0
    7c32:	4688      	mov	r8, r1
    7c34:	4617      	mov	r7, r2
  WrOff = pRing->WrOff;
    7c36:	68c5      	ldr	r5, [r0, #12]
  NumBytesWritten = 0u;
    7c38:	f04f 0900 	mov.w	r9, #0
    7c3c:	e018      	b.n	7c70 <_WriteBlocking+0x44>
      NumBytesToWrite = RdOff - WrOff - 1u;
    7c3e:	1b64      	subs	r4, r4, r5
    7c40:	1e62      	subs	r2, r4, #1
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    7c42:	68b3      	ldr	r3, [r6, #8]
    7c44:	1b5c      	subs	r4, r3, r5
    7c46:	4294      	cmp	r4, r2
    7c48:	bf28      	it	cs
    7c4a:	4614      	movcs	r4, r2
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    7c4c:	42bc      	cmp	r4, r7
    7c4e:	bf28      	it	cs
    7c50:	463c      	movcs	r4, r7
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
    7c52:	6870      	ldr	r0, [r6, #4]
    7c54:	4622      	mov	r2, r4
    7c56:	4641      	mov	r1, r8
    7c58:	4428      	add	r0, r5
    7c5a:	f000 f8c3 	bl	7de4 <memcpy>
    NumBytesWritten += NumBytesToWrite;
    7c5e:	44a1      	add	r9, r4
    pBuffer         += NumBytesToWrite;
    7c60:	44a0      	add	r8, r4
    NumBytes        -= NumBytesToWrite;
    7c62:	1b3f      	subs	r7, r7, r4
    WrOff           += NumBytesToWrite;
    7c64:	4425      	add	r5, r4
    if (WrOff == pRing->SizeOfBuffer) {
    7c66:	68b3      	ldr	r3, [r6, #8]
    7c68:	42ab      	cmp	r3, r5
    7c6a:	d009      	beq.n	7c80 <_WriteBlocking+0x54>
    pRing->WrOff = WrOff;
    7c6c:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    7c6e:	b14f      	cbz	r7, 7c84 <_WriteBlocking+0x58>
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    7c70:	6934      	ldr	r4, [r6, #16]
    if (RdOff > WrOff) {
    7c72:	42a5      	cmp	r5, r4
    7c74:	d3e3      	bcc.n	7c3e <_WriteBlocking+0x12>
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    7c76:	68b2      	ldr	r2, [r6, #8]
    7c78:	1b64      	subs	r4, r4, r5
    7c7a:	4414      	add	r4, r2
    7c7c:	1e62      	subs	r2, r4, #1
    7c7e:	e7e0      	b.n	7c42 <_WriteBlocking+0x16>
      WrOff = 0u;
    7c80:	2500      	movs	r5, #0
    7c82:	e7f3      	b.n	7c6c <_WriteBlocking+0x40>
}
    7c84:	4648      	mov	r0, r9
    7c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00007c8a <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    7c8a:	b508      	push	{r3, lr}
  _DoInit();
    7c8c:	f7fb f99c 	bl	2fc8 <_DoInit>
}
    7c90:	bd08      	pop	{r3, pc}

00007c92 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    7c92:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    7c94:	f7ff fff9 	bl	7c8a <SEGGER_RTT_Init>

	return 0;
}
    7c98:	2000      	movs	r0, #0
    7c9a:	bd08      	pop	{r3, pc}

00007c9c <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
    7c9c:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    7c9e:	2100      	movs	r1, #0
    7ca0:	2001      	movs	r0, #1
    7ca2:	f000 f805 	bl	7cb0 <z_arm_fatal_error>
}
    7ca6:	bd08      	pop	{r3, pc}

00007ca8 <z_arm_prepare_switch_to_main>:
{
    7ca8:	b508      	push	{r3, lr}
	z_arm_configure_static_mpu_regions();
    7caa:	f7fb fc95 	bl	35d8 <z_arm_configure_static_mpu_regions>
}
    7cae:	bd08      	pop	{r3, pc}

00007cb0 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    7cb0:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    7cb2:	f001 ff39 	bl	9b28 <z_fatal_error>
}
    7cb6:	bd08      	pop	{r3, pc}

00007cb8 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    7cb8:	b508      	push	{r3, lr}
    7cba:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    7cbc:	6800      	ldr	r0, [r0, #0]
    7cbe:	f7ff fff7 	bl	7cb0 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    7cc2:	bd08      	pop	{r3, pc}

00007cc4 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    7cc4:	b508      	push	{r3, lr}
	handler();
    7cc6:	f7fb fb09 	bl	32dc <z_SysNmiOnReset>
	z_arm_int_exit();
    7cca:	f7fb fc47 	bl	355c <z_arm_exc_exit>
}
    7cce:	bd08      	pop	{r3, pc}

00007cd0 <memory_fault_recoverable>:
}
    7cd0:	2000      	movs	r0, #0
    7cd2:	4770      	bx	lr

00007cd4 <fault_handle>:
{
    7cd4:	b508      	push	{r3, lr}
	*recoverable = false;
    7cd6:	2300      	movs	r3, #0
    7cd8:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    7cda:	1ecb      	subs	r3, r1, #3
    7cdc:	2b03      	cmp	r3, #3
    7cde:	d812      	bhi.n	7d06 <fault_handle+0x32>
    7ce0:	e8df f003 	tbb	[pc, r3]
    7ce4:	0e0a0602 	.word	0x0e0a0602
		reason = hard_fault(esf, recoverable);
    7ce8:	4611      	mov	r1, r2
    7cea:	f7fb fbb3 	bl	3454 <hard_fault>
}
    7cee:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    7cf0:	2100      	movs	r1, #0
    7cf2:	f7fb fb4f 	bl	3394 <mem_manage_fault>
		break;
    7cf6:	e7fa      	b.n	7cee <fault_handle+0x1a>
		reason = bus_fault(esf, 0, recoverable);
    7cf8:	2100      	movs	r1, #0
    7cfa:	f7fb fb6f 	bl	33dc <bus_fault>
		break;
    7cfe:	e7f6      	b.n	7cee <fault_handle+0x1a>
		reason = usage_fault(esf);
    7d00:	f7fb fb96 	bl	3430 <usage_fault>
		break;
    7d04:	e7f3      	b.n	7cee <fault_handle+0x1a>
	*recoverable = false;
    7d06:	2000      	movs	r0, #0
	return reason;
    7d08:	e7f1      	b.n	7cee <fault_handle+0x1a>

00007d0a <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    7d0a:	6843      	ldr	r3, [r0, #4]
		&&
    7d0c:	2b1f      	cmp	r3, #31
    7d0e:	d90a      	bls.n	7d26 <mpu_partition_is_valid+0x1c>
		&&
    7d10:	f013 0f1f 	tst.w	r3, #31
    7d14:	d001      	beq.n	7d1a <mpu_partition_is_valid+0x10>
		&&
    7d16:	2000      	movs	r0, #0
    7d18:	4770      	bx	lr
		((part->start &
    7d1a:	6803      	ldr	r3, [r0, #0]
		&&
    7d1c:	f013 0f1f 	tst.w	r3, #31
    7d20:	d003      	beq.n	7d2a <mpu_partition_is_valid+0x20>
    7d22:	2000      	movs	r0, #0
    7d24:	4770      	bx	lr
    7d26:	2000      	movs	r0, #0
    7d28:	4770      	bx	lr
    7d2a:	2001      	movs	r0, #1
}
    7d2c:	4770      	bx	lr

00007d2e <mpu_configure_region>:
{
    7d2e:	b530      	push	{r4, r5, lr}
    7d30:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    7d32:	680b      	ldr	r3, [r1, #0]
    7d34:	9300      	str	r3, [sp, #0]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    7d36:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    7d38:	890d      	ldrh	r5, [r1, #8]
    7d3a:	f89d 2008 	ldrb.w	r2, [sp, #8]
    7d3e:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    7d42:	7a89      	ldrb	r1, [r1, #10]
    7d44:	f361 1247 	bfi	r2, r1, #5, #3
    7d48:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    7d4c:	f023 031f 	bic.w	r3, r3, #31
    7d50:	4423      	add	r3, r4
    7d52:	3b01      	subs	r3, #1
    7d54:	f023 031f 	bic.w	r3, r3, #31
    7d58:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    7d5a:	4669      	mov	r1, sp
    7d5c:	f7fb fc7a 	bl	3654 <region_allocate_and_init>
}
    7d60:	b005      	add	sp, #20
    7d62:	bd30      	pop	{r4, r5, pc}

00007d64 <arm_core_mpu_configure_static_mpu_regions>:
{
    7d64:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    7d66:	f7fb fd89 	bl	387c <mpu_configure_static_mpu_regions>
}
    7d6a:	bd08      	pop	{r3, pc}

00007d6c <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    7d6c:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    7d70:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    7d74:	d001      	beq.n	7d7a <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    7d76:	b2c0      	uxtb	r0, r0
    7d78:	4770      	bx	lr
	}

	return -EINVAL;
    7d7a:	f06f 0015 	mvn.w	r0, #21
}
    7d7e:	4770      	bx	lr

00007d80 <strcpy>:

char *strcpy(char *_MLIBC_RESTRICT d, const char *_MLIBC_RESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    7d80:	4602      	mov	r2, r0
    7d82:	780b      	ldrb	r3, [r1, #0]
    7d84:	b11b      	cbz	r3, 7d8e <strcpy+0xe>
		*d = *s;
    7d86:	f802 3b01 	strb.w	r3, [r2], #1
		d++;
		s++;
    7d8a:	3101      	adds	r1, #1
    7d8c:	e7f9      	b.n	7d82 <strcpy+0x2>
	}

	*d = '\0';
    7d8e:	7013      	strb	r3, [r2, #0]

	return dest;
}
    7d90:	4770      	bx	lr

00007d92 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    7d92:	4603      	mov	r3, r0
	size_t n = 0;
    7d94:	2000      	movs	r0, #0

	while (*s != '\0') {
    7d96:	781a      	ldrb	r2, [r3, #0]
    7d98:	b112      	cbz	r2, 7da0 <strlen+0xe>
		s++;
    7d9a:	3301      	adds	r3, #1
		n++;
    7d9c:	3001      	adds	r0, #1
    7d9e:	e7fa      	b.n	7d96 <strlen+0x4>
	}

	return n;
}
    7da0:	4770      	bx	lr

00007da2 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    7da2:	7803      	ldrb	r3, [r0, #0]
    7da4:	780a      	ldrb	r2, [r1, #0]
    7da6:	4293      	cmp	r3, r2
    7da8:	d103      	bne.n	7db2 <strcmp+0x10>
    7daa:	b113      	cbz	r3, 7db2 <strcmp+0x10>
		s1++;
    7dac:	3001      	adds	r0, #1
		s2++;
    7dae:	3101      	adds	r1, #1
    7db0:	e7f7      	b.n	7da2 <strcmp>
	}

	return *s1 - *s2;
}
    7db2:	1a98      	subs	r0, r3, r2
    7db4:	4770      	bx	lr

00007db6 <memcmp>:
int memcmp(const void *m1, const void *m2, size_t n)
{
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    7db6:	b17a      	cbz	r2, 7dd8 <memcmp+0x22>
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    7db8:	1e53      	subs	r3, r2, #1
    7dba:	d00f      	beq.n	7ddc <memcmp+0x26>
{
    7dbc:	b410      	push	{r4}
	while ((--n > 0) && (*c1 == *c2)) {
    7dbe:	7804      	ldrb	r4, [r0, #0]
    7dc0:	780a      	ldrb	r2, [r1, #0]
    7dc2:	4294      	cmp	r4, r2
    7dc4:	d103      	bne.n	7dce <memcmp+0x18>
		c1++;
    7dc6:	3001      	adds	r0, #1
		c2++;
    7dc8:	3101      	adds	r1, #1
	while ((--n > 0) && (*c1 == *c2)) {
    7dca:	3b01      	subs	r3, #1
    7dcc:	d1f7      	bne.n	7dbe <memcmp+0x8>
	}

	return *c1 - *c2;
    7dce:	7800      	ldrb	r0, [r0, #0]
    7dd0:	780b      	ldrb	r3, [r1, #0]
    7dd2:	1ac0      	subs	r0, r0, r3
}
    7dd4:	bc10      	pop	{r4}
    7dd6:	4770      	bx	lr
		return 0;
    7dd8:	2000      	movs	r0, #0
    7dda:	4770      	bx	lr
	return *c1 - *c2;
    7ddc:	7800      	ldrb	r0, [r0, #0]
    7dde:	780b      	ldrb	r3, [r1, #0]
    7de0:	1ac0      	subs	r0, r0, r3
}
    7de2:	4770      	bx	lr

00007de4 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    7de4:	b410      	push	{r4}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    7de6:	ea80 0301 	eor.w	r3, r0, r1
    7dea:	f013 0f03 	tst.w	r3, #3
    7dee:	d001      	beq.n	7df4 <memcpy+0x10>
	unsigned char *d_byte = (unsigned char *)d;
    7df0:	4603      	mov	r3, r0
    7df2:	e017      	b.n	7e24 <memcpy+0x40>
    7df4:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    7df6:	f013 0f03 	tst.w	r3, #3
    7dfa:	d00b      	beq.n	7e14 <memcpy+0x30>
			if (n == 0) {
    7dfc:	b1a2      	cbz	r2, 7e28 <memcpy+0x44>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    7dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
    7e02:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    7e06:	3a01      	subs	r2, #1
    7e08:	e7f5      	b.n	7df6 <memcpy+0x12>

		mem_word_t *d_word = (mem_word_t *)d_byte;
		const mem_word_t *s_word = (const mem_word_t *)s_byte;

		while (n >= sizeof(mem_word_t)) {
			*(d_word++) = *(s_word++);
    7e0a:	f851 4b04 	ldr.w	r4, [r1], #4
    7e0e:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    7e12:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    7e14:	2a03      	cmp	r2, #3
    7e16:	d8f8      	bhi.n	7e0a <memcpy+0x26>
    7e18:	e004      	b.n	7e24 <memcpy+0x40>
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    7e1a:	f811 4b01 	ldrb.w	r4, [r1], #1
    7e1e:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    7e22:	3a01      	subs	r2, #1
	while (n > 0) {
    7e24:	2a00      	cmp	r2, #0
    7e26:	d1f8      	bne.n	7e1a <memcpy+0x36>
	}

	return d;
}
    7e28:	bc10      	pop	{r4}
    7e2a:	4770      	bx	lr

00007e2c <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    7e2c:	b410      	push	{r4}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    7e2e:	b2cc      	uxtb	r4, r1
	unsigned char *d_byte = (unsigned char *)buf;
    7e30:	4603      	mov	r3, r0

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    7e32:	f013 0f03 	tst.w	r3, #3
    7e36:	d004      	beq.n	7e42 <memset+0x16>
		if (n == 0) {
    7e38:	b19a      	cbz	r2, 7e62 <memset+0x36>
			return buf;
		}
		*(d_byte++) = c_byte;
    7e3a:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    7e3e:	3a01      	subs	r2, #1
    7e40:	e7f7      	b.n	7e32 <memset+0x6>
	};

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    7e42:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    7e44:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    7e48:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    7e4c:	2a03      	cmp	r2, #3
    7e4e:	d906      	bls.n	7e5e <memset+0x32>
		*(d_word++) = c_word;
    7e50:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    7e54:	3a04      	subs	r2, #4
    7e56:	e7f9      	b.n	7e4c <memset+0x20>
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
		*(d_byte++) = c_byte;
    7e58:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    7e5c:	3a01      	subs	r2, #1
	while (n > 0) {
    7e5e:	2a00      	cmp	r2, #0
    7e60:	d1fa      	bne.n	7e58 <memset+0x2c>
	}

	return buf;
}
    7e62:	bc10      	pop	{r4}
    7e64:	4770      	bx	lr

00007e66 <_stdout_hook_default>:
}
    7e66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    7e6a:	4770      	bx	lr

00007e6c <board_actinius_icarus_init>:

static int board_actinius_icarus_init(const struct device *dev)
{
    7e6c:	b508      	push	{r3, lr}
	ARG_UNUSED(dev);

	select_sim();
    7e6e:	f7fb fd49 	bl	3904 <select_sim>

	return 0;
}
    7e72:	2000      	movs	r0, #0
    7e74:	bd08      	pop	{r3, pc}

00007e76 <gpio_nrfx_port_get_raw>:
	return port->config;
    7e76:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7e78:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    7e7a:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    7e7c:	600b      	str	r3, [r1, #0]
}
    7e7e:	2000      	movs	r0, #0
    7e80:	4770      	bx	lr

00007e82 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    7e82:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7e84:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    7e86:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    7e88:	4042      	eors	r2, r0
    7e8a:	400a      	ands	r2, r1
    7e8c:	4042      	eors	r2, r0
    p_reg->OUT = value;
    7e8e:	605a      	str	r2, [r3, #4]
}
    7e90:	2000      	movs	r0, #0
    7e92:	4770      	bx	lr

00007e94 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    7e94:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7e96:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    7e98:	6099      	str	r1, [r3, #8]
}
    7e9a:	2000      	movs	r0, #0
    7e9c:	4770      	bx	lr

00007e9e <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    7e9e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7ea0:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    7ea2:	60d9      	str	r1, [r3, #12]
}
    7ea4:	2000      	movs	r0, #0
    7ea6:	4770      	bx	lr

00007ea8 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    7ea8:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7eaa:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    7eac:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
    7eae:	404b      	eors	r3, r1
    p_reg->OUT = value;
    7eb0:	6053      	str	r3, [r2, #4]
}
    7eb2:	2000      	movs	r0, #0
    7eb4:	4770      	bx	lr

00007eb6 <gpio_nrfx_manage_callback>:
{
    7eb6:	b470      	push	{r4, r5, r6}
	return port->data;
    7eb8:	68c0      	ldr	r0, [r0, #12]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    7eba:	1d05      	adds	r5, r0, #4
	return list->head;
    7ebc:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
    7ebe:	b1db      	cbz	r3, 7ef8 <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    7ec0:	460e      	mov	r6, r1
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    7ec2:	2400      	movs	r4, #0
    7ec4:	e00a      	b.n	7edc <gpio_nrfx_manage_callback+0x26>
	return node->next;
    7ec6:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    7ec8:	6043      	str	r3, [r0, #4]
	return list->tail;
    7eca:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    7ecc:	42a1      	cmp	r1, r4
    7ece:	d10f      	bne.n	7ef0 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    7ed0:	606b      	str	r3, [r5, #4]
}
    7ed2:	e00d      	b.n	7ef0 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    7ed4:	606c      	str	r4, [r5, #4]
}
    7ed6:	e00b      	b.n	7ef0 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    7ed8:	461c      	mov	r4, r3
    7eda:	681b      	ldr	r3, [r3, #0]
    7edc:	b15b      	cbz	r3, 7ef6 <gpio_nrfx_manage_callback+0x40>
    7ede:	429e      	cmp	r6, r3
    7ee0:	d1fa      	bne.n	7ed8 <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
    7ee2:	2c00      	cmp	r4, #0
    7ee4:	d0ef      	beq.n	7ec6 <gpio_nrfx_manage_callback+0x10>
	return node->next;
    7ee6:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    7ee8:	6023      	str	r3, [r4, #0]
	return list->tail;
    7eea:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    7eec:	4299      	cmp	r1, r3
    7eee:	d0f1      	beq.n	7ed4 <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
    7ef0:	2300      	movs	r3, #0
    7ef2:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    7ef4:	e000      	b.n	7ef8 <gpio_nrfx_manage_callback+0x42>
			if (!set) {
    7ef6:	b152      	cbz	r2, 7f0e <gpio_nrfx_manage_callback+0x58>
	if (set) {
    7ef8:	b162      	cbz	r2, 7f14 <gpio_nrfx_manage_callback+0x5e>
	return list->head;
    7efa:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
    7efc:	600b      	str	r3, [r1, #0]
	list->head = node;
    7efe:	6041      	str	r1, [r0, #4]
	return list->tail;
    7f00:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    7f02:	b10b      	cbz	r3, 7f08 <gpio_nrfx_manage_callback+0x52>
	return 0;
    7f04:	2000      	movs	r0, #0
    7f06:	e006      	b.n	7f16 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    7f08:	6069      	str	r1, [r5, #4]
    7f0a:	2000      	movs	r0, #0
}
    7f0c:	e003      	b.n	7f16 <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
    7f0e:	f06f 0015 	mvn.w	r0, #21
    7f12:	e000      	b.n	7f16 <gpio_nrfx_manage_callback+0x60>
	return 0;
    7f14:	2000      	movs	r0, #0
}
    7f16:	bc70      	pop	{r4, r5, r6}
    7f18:	4770      	bx	lr

00007f1a <flash_nrf_write_protection>:
}
    7f1a:	2000      	movs	r0, #0
    7f1c:	4770      	bx	lr

00007f1e <shift_write_context>:
	return (e_ctx->len > 0) ? FLASH_OP_ONGOING : FLASH_OP_DONE;
}

static void shift_write_context(uint32_t shift, struct flash_context *w_ctx)
{
	w_ctx->flash_addr += shift;
    7f1e:	684b      	ldr	r3, [r1, #4]
    7f20:	4403      	add	r3, r0
    7f22:	604b      	str	r3, [r1, #4]
	w_ctx->data_addr += shift;
    7f24:	680b      	ldr	r3, [r1, #0]
    7f26:	4403      	add	r3, r0
    7f28:	600b      	str	r3, [r1, #0]
	w_ctx->len -= shift;
    7f2a:	688b      	ldr	r3, [r1, #8]
    7f2c:	1a18      	subs	r0, r3, r0
    7f2e:	6088      	str	r0, [r1, #8]
}
    7f30:	4770      	bx	lr

00007f32 <erase_op>:
{
    7f32:	b538      	push	{r3, r4, r5, lr}
    7f34:	4604      	mov	r4, r0
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    7f36:	f000 f96d 	bl	8214 <nrfx_nvmc_flash_page_size_get>
    7f3a:	4605      	mov	r5, r0
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
    7f3c:	6860      	ldr	r0, [r4, #4]
    7f3e:	f7fc fd03 	bl	4948 <nrfx_nvmc_page_erase>
		e_ctx->len -= pg_size;
    7f42:	68a3      	ldr	r3, [r4, #8]
    7f44:	1b5b      	subs	r3, r3, r5
    7f46:	60a3      	str	r3, [r4, #8]
		e_ctx->flash_addr += pg_size;
    7f48:	6862      	ldr	r2, [r4, #4]
    7f4a:	442a      	add	r2, r5
    7f4c:	6062      	str	r2, [r4, #4]
	} while (e_ctx->len > 0);
    7f4e:	2b00      	cmp	r3, #0
    7f50:	d1f4      	bne.n	7f3c <erase_op+0xa>
}
    7f52:	2000      	movs	r0, #0
    7f54:	bd38      	pop	{r3, r4, r5, pc}

00007f56 <erase>:

	return FLASH_OP_DONE;
}

static int erase(uint32_t addr, uint32_t size)
{
    7f56:	b500      	push	{lr}
    7f58:	b085      	sub	sp, #20
	struct flash_context context = {
    7f5a:	2300      	movs	r3, #0
    7f5c:	9301      	str	r3, [sp, #4]
    7f5e:	9002      	str	r0, [sp, #8]
    7f60:	9103      	str	r1, [sp, #12]
#if defined(CONFIG_SOC_FLASH_NRF_PARTIAL_ERASE)
		.flash_addr_next = addr
#endif
	};

	return	erase_op(&context);
    7f62:	a801      	add	r0, sp, #4
    7f64:	f7ff ffe5 	bl	7f32 <erase_op>
}
    7f68:	b005      	add	sp, #20
    7f6a:	f85d fb04 	ldr.w	pc, [sp], #4

00007f6e <write_op>:
{
    7f6e:	b510      	push	{r4, lr}
    7f70:	4604      	mov	r4, r0
	while (w_ctx->len >= sizeof(uint32_t)) {
    7f72:	68a3      	ldr	r3, [r4, #8]
    7f74:	2b03      	cmp	r3, #3
    7f76:	d909      	bls.n	7f8c <write_op+0x1e>
				     UNALIGNED_GET((uint32_t *)w_ctx->data_addr));
    7f78:	6823      	ldr	r3, [r4, #0]
		nrfx_nvmc_word_write(w_ctx->flash_addr,
    7f7a:	6819      	ldr	r1, [r3, #0]
    7f7c:	6860      	ldr	r0, [r4, #4]
    7f7e:	f000 f939 	bl	81f4 <nrfx_nvmc_word_write>
		shift_write_context(sizeof(uint32_t), w_ctx);
    7f82:	4621      	mov	r1, r4
    7f84:	2004      	movs	r0, #4
    7f86:	f7ff ffca 	bl	7f1e <shift_write_context>
    7f8a:	e7f2      	b.n	7f72 <write_op+0x4>
	nvmc_wait_ready();
    7f8c:	f7fb ff66 	bl	3e5c <nvmc_wait_ready>
}
    7f90:	2000      	movs	r0, #0
    7f92:	bd10      	pop	{r4, pc}

00007f94 <write>:

static int write(off_t addr, const void *data, size_t len)
{
    7f94:	b500      	push	{lr}
    7f96:	b085      	sub	sp, #20
	struct flash_context context = {
    7f98:	9101      	str	r1, [sp, #4]
    7f9a:	9002      	str	r0, [sp, #8]
    7f9c:	9203      	str	r2, [sp, #12]
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
		.enable_time_limit = 0 /* disable time limit */
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	};

	return write_op(&context);
    7f9e:	a801      	add	r0, sp, #4
    7fa0:	f7ff ffe5 	bl	7f6e <write_op>
}
    7fa4:	b005      	add	sp, #20
    7fa6:	f85d fb04 	ldr.w	pc, [sp], #4

00007faa <flash_page_foreach>:
	return count;
}

void flash_page_foreach(const struct device *dev, flash_page_cb cb,
			void *data)
{
    7faa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7fae:	b086      	sub	sp, #24
    7fb0:	4689      	mov	r9, r1
    7fb2:	4690      	mov	r8, r2
	const struct flash_driver_api *api = dev->api;
    7fb4:	6883      	ldr	r3, [r0, #8]
	const struct flash_pages_layout *layout;
	struct flash_pages_info page_info;
	size_t block, num_blocks, page = 0, i;
	off_t off = 0;

	api->page_layout(dev, &layout, &num_blocks);
    7fb6:	695b      	ldr	r3, [r3, #20]
    7fb8:	aa01      	add	r2, sp, #4
    7fba:	a905      	add	r1, sp, #20
    7fbc:	4798      	blx	r3
	off_t off = 0;
    7fbe:	2400      	movs	r4, #0
	size_t block, num_blocks, page = 0, i;
    7fc0:	4626      	mov	r6, r4

	for (block = 0; block < num_blocks; block++) {
    7fc2:	46a2      	mov	sl, r4
    7fc4:	9b01      	ldr	r3, [sp, #4]
    7fc6:	4553      	cmp	r3, sl
    7fc8:	d916      	bls.n	7ff8 <flash_page_foreach+0x4e>
		const struct flash_pages_layout *l = &layout[block];
    7fca:	9f05      	ldr	r7, [sp, #20]
    7fcc:	eb07 07ca 	add.w	r7, r7, sl, lsl #3
		page_info.size = l->pages_size;
    7fd0:	687b      	ldr	r3, [r7, #4]
    7fd2:	9303      	str	r3, [sp, #12]

		for (i = 0; i < l->pages_count; i++) {
    7fd4:	2500      	movs	r5, #0
    7fd6:	683b      	ldr	r3, [r7, #0]
    7fd8:	42ab      	cmp	r3, r5
    7fda:	d90a      	bls.n	7ff2 <flash_page_foreach+0x48>
			page_info.start_offset = off;
    7fdc:	9402      	str	r4, [sp, #8]
			page_info.index = page;
    7fde:	9604      	str	r6, [sp, #16]

			if (!cb(&page_info, data)) {
    7fe0:	4641      	mov	r1, r8
    7fe2:	a802      	add	r0, sp, #8
    7fe4:	47c8      	blx	r9
    7fe6:	b138      	cbz	r0, 7ff8 <flash_page_foreach+0x4e>
				return;
			}

			off += page_info.size;
    7fe8:	9b03      	ldr	r3, [sp, #12]
    7fea:	441c      	add	r4, r3
			page++;
    7fec:	3601      	adds	r6, #1
		for (i = 0; i < l->pages_count; i++) {
    7fee:	3501      	adds	r5, #1
    7ff0:	e7f1      	b.n	7fd6 <flash_page_foreach+0x2c>
	for (block = 0; block < num_blocks; block++) {
    7ff2:	f10a 0a01 	add.w	sl, sl, #1
    7ff6:	e7e5      	b.n	7fc4 <flash_page_foreach+0x1a>
		}
	}
}
    7ff8:	b006      	add	sp, #24
    7ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00007ffe <endtx_isr>:
	return dev->config;
    7ffe:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    8000:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    8002:	f04f 0120 	mov.w	r1, #32
    8006:	f3ef 8211 	mrs	r2, BASEPRI
    800a:	f381 8811 	msr	BASEPRI, r1
    800e:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8012:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    8016:	b131      	cbz	r1, 8026 <CONFIG_FPROTECT_BLOCK_SIZE+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8018:	2100      	movs	r1, #0
    801a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    801e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8022:	2101      	movs	r1, #1
    8024:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    8026:	f382 8811 	msr	BASEPRI, r2
    802a:	f3bf 8f6f 	isb	sy
}
    802e:	4770      	bx	lr

00008030 <uarte_nrfx_isr_int>:
{
    8030:	b508      	push	{r3, lr}
	return dev->config;
    8032:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    8034:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    8036:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    803a:	f412 7f80 	tst.w	r2, #256	; 0x100
    803e:	d002      	beq.n	8046 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8040:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
    8044:	b903      	cbnz	r3, 8048 <uarte_nrfx_isr_int+0x18>
}
    8046:	bd08      	pop	{r3, pc}
		endtx_isr(dev);
    8048:	f7ff ffd9 	bl	7ffe <endtx_isr>
}
    804c:	e7fb      	b.n	8046 <uarte_nrfx_isr_int+0x16>

0000804e <uarte_nrfx_configure>:
{
    804e:	b570      	push	{r4, r5, r6, lr}
    8050:	b082      	sub	sp, #8
    8052:	4605      	mov	r5, r0
    8054:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    8056:	794b      	ldrb	r3, [r1, #5]
    8058:	2b01      	cmp	r3, #1
    805a:	d006      	beq.n	806a <uarte_nrfx_configure+0x1c>
    805c:	2b03      	cmp	r3, #3
    805e:	d011      	beq.n	8084 <uarte_nrfx_configure+0x36>
    8060:	f06f 0322 	mvn.w	r3, #34	; 0x22
}
    8064:	4618      	mov	r0, r3
    8066:	b002      	add	sp, #8
    8068:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    806a:	2300      	movs	r3, #0
    806c:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    8070:	79a3      	ldrb	r3, [r4, #6]
    8072:	2b03      	cmp	r3, #3
    8074:	d13b      	bne.n	80ee <uarte_nrfx_configure+0xa0>
	switch (cfg->flow_ctrl) {
    8076:	79e3      	ldrb	r3, [r4, #7]
    8078:	b143      	cbz	r3, 808c <uarte_nrfx_configure+0x3e>
    807a:	2b01      	cmp	r3, #1
    807c:	d010      	beq.n	80a0 <uarte_nrfx_configure+0x52>
    807e:	f06f 0322 	mvn.w	r3, #34	; 0x22
    8082:	e7ef      	b.n	8064 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    8084:	2310      	movs	r3, #16
    8086:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    808a:	e7f1      	b.n	8070 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    808c:	2300      	movs	r3, #0
    808e:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    8092:	7923      	ldrb	r3, [r4, #4]
    8094:	b15b      	cbz	r3, 80ae <uarte_nrfx_configure+0x60>
    8096:	2b02      	cmp	r3, #2
    8098:	d025      	beq.n	80e6 <uarte_nrfx_configure+0x98>
    809a:	f06f 0322 	mvn.w	r3, #34	; 0x22
    809e:	e7e1      	b.n	8064 <uarte_nrfx_configure+0x16>
	return dev->config;
    80a0:	686b      	ldr	r3, [r5, #4]
		if (get_dev_config(dev)->rts_cts_pins_set) {
    80a2:	791b      	ldrb	r3, [r3, #4]
    80a4:	b333      	cbz	r3, 80f4 <uarte_nrfx_configure+0xa6>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    80a6:	2301      	movs	r3, #1
    80a8:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    80ac:	e7f1      	b.n	8092 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    80ae:	2300      	movs	r3, #0
    80b0:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    80b4:	6821      	ldr	r1, [r4, #0]
    80b6:	4628      	mov	r0, r5
    80b8:	f7fb ffd2 	bl	4060 <baudrate_set>
    80bc:	4603      	mov	r3, r0
    80be:	b9e0      	cbnz	r0, 80fa <uarte_nrfx_configure+0xac>
	return dev->config;
    80c0:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
    80c2:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    80c4:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    80c8:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    80cc:	f89d 2004 	ldrb.w	r2, [sp, #4]
    80d0:	4331      	orrs	r1, r6
    80d2:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    80d4:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->data;
    80d8:	68ea      	ldr	r2, [r5, #12]
	get_dev_data(dev)->uart_config = *cfg;
    80da:	3204      	adds	r2, #4
    80dc:	e894 0003 	ldmia.w	r4, {r0, r1}
    80e0:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
    80e4:	e7be      	b.n	8064 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    80e6:	230e      	movs	r3, #14
    80e8:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    80ec:	e7e2      	b.n	80b4 <uarte_nrfx_configure+0x66>
		return -ENOTSUP;
    80ee:	f06f 0322 	mvn.w	r3, #34	; 0x22
    80f2:	e7b7      	b.n	8064 <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
    80f4:	f06f 0322 	mvn.w	r3, #34	; 0x22
    80f8:	e7b4      	b.n	8064 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    80fa:	f06f 0322 	mvn.w	r3, #34	; 0x22
    80fe:	e7b1      	b.n	8064 <uarte_nrfx_configure+0x16>

00008100 <uarte_nrfx_config_get>:
{
    8100:	460b      	mov	r3, r1
	return dev->data;
    8102:	68c2      	ldr	r2, [r0, #12]
	*cfg = get_dev_data(dev)->uart_config;
    8104:	6891      	ldr	r1, [r2, #8]
    8106:	6850      	ldr	r0, [r2, #4]
    8108:	e883 0003 	stmia.w	r3, {r0, r1}
}
    810c:	2000      	movs	r0, #0
    810e:	4770      	bx	lr

00008110 <uarte_nrfx_err_check>:
	return dev->config;
    8110:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    8112:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    8114:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    8118:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    811c:	4770      	bx	lr

0000811e <is_tx_ready>:
	return dev->config;
    811e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    8120:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->ppi_endtx;
    8122:	7999      	ldrb	r1, [r3, #6]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8124:	f8d2 3158 	ldr.w	r3, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    8128:	b92b      	cbnz	r3, 8136 <is_tx_ready+0x18>
    812a:	b931      	cbnz	r1, 813a <is_tx_ready+0x1c>
    812c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    8130:	b92b      	cbnz	r3, 813e <is_tx_ready+0x20>
    8132:	2000      	movs	r0, #0
    8134:	4770      	bx	lr
    8136:	2001      	movs	r0, #1
    8138:	4770      	bx	lr
    813a:	2000      	movs	r0, #0
    813c:	4770      	bx	lr
    813e:	2001      	movs	r0, #1
}
    8140:	4770      	bx	lr

00008142 <tx_start>:
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    8142:	f8c0 1544 	str.w	r1, [r0, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    8146:	f8c0 2548 	str.w	r2, [r0, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    814a:	2300      	movs	r3, #0
    814c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
    8150:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
    8154:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158
    8158:	f8d0 3158 	ldr.w	r3, [r0, #344]	; 0x158
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    815c:	2301      	movs	r3, #1
    815e:	6083      	str	r3, [r0, #8]
}
    8160:	4770      	bx	lr

00008162 <uarte_nrfx_poll_in>:
{
    8162:	b410      	push	{r4}
	return dev->data;
    8164:	68c4      	ldr	r4, [r0, #12]
	return dev->config;
    8166:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    8168:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    816a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    816e:	b152      	cbz	r2, 8186 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    8170:	7b62      	ldrb	r2, [r4, #13]
    8172:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8174:	2000      	movs	r0, #0
    8176:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    817a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    817e:	2201      	movs	r2, #1
    8180:	601a      	str	r2, [r3, #0]
}
    8182:	bc10      	pop	{r4}
    8184:	4770      	bx	lr
		return -1;
    8186:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    818a:	e7fa      	b.n	8182 <uarte_nrfx_poll_in+0x20>

0000818c <hw_cc3xx_init>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init(const struct device *dev)
{
    818c:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    818e:	f7fa fe7f 	bl	2e90 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    8192:	f7fa ff05 	bl	2fa0 <nrf_cc3xx_platform_mutex_init>

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    8196:	f7fe f875 	bl	6284 <nrf_cc3xx_platform_init_no_rng>
#endif
	return res;
}
    819a:	bd08      	pop	{r3, pc}

0000819c <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    819c:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    819e:	4780      	blx	r0
}
    81a0:	bd08      	pop	{r3, pc}

000081a2 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    81a2:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    81a4:	f001 fe0f 	bl	9dc6 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    81a8:	bd08      	pop	{r3, pc}

000081aa <nrfx_clock_enable>:
{
    81aa:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    81ac:	2005      	movs	r0, #5
    81ae:	f7fb f843 	bl	3238 <arch_irq_is_enabled>
    81b2:	b100      	cbz	r0, 81b6 <nrfx_clock_enable+0xc>
}
    81b4:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    81b6:	2005      	movs	r0, #5
    81b8:	f7fb f82e 	bl	3218 <arch_irq_enable>
    81bc:	e7fa      	b.n	81b4 <nrfx_clock_enable+0xa>

000081be <flash_page_size_get>:
}
    81be:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    81c2:	4770      	bx	lr

000081c4 <flash_page_count_get>:
}
    81c4:	f44f 7080 	mov.w	r0, #256	; 0x100
    81c8:	4770      	bx	lr

000081ca <flash_total_size_get>:
{
    81ca:	b510      	push	{r4, lr}
    return flash_page_size_get() * flash_page_count_get();
    81cc:	f7ff fff7 	bl	81be <flash_page_size_get>
    81d0:	4604      	mov	r4, r0
    81d2:	f7ff fff7 	bl	81c4 <flash_page_count_get>
}
    81d6:	fb00 f004 	mul.w	r0, r0, r4
    81da:	bd10      	pop	{r4, pc}

000081dc <is_page_aligned_check>:
{
    81dc:	b510      	push	{r4, lr}
    81de:	4604      	mov	r4, r0
    return !(addr % flash_page_size_get());
    81e0:	f7ff ffed 	bl	81be <flash_page_size_get>
    81e4:	fbb4 f3f0 	udiv	r3, r4, r0
    81e8:	fb00 4013 	mls	r0, r0, r3, r4
}
    81ec:	fab0 f080 	clz	r0, r0
    81f0:	0940      	lsrs	r0, r0, #5
    81f2:	bd10      	pop	{r4, pc}

000081f4 <nrfx_nvmc_word_write>:

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, (const uint8_t *)&value, 2));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
    81f4:	b538      	push	{r3, r4, r5, lr}
    81f6:	4604      	mov	r4, r0
    81f8:	460d      	mov	r5, r1
    NRFX_ASSERT(is_valid_address(addr, true));
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));

    nvmc_write_mode_set();
    81fa:	f7fc fb85 	bl	4908 <nvmc_write_mode_set>

    nvmc_word_write(addr, value);
    81fe:	4629      	mov	r1, r5
    8200:	4620      	mov	r0, r4
    8202:	f7fc fb95 	bl	4930 <nvmc_word_write>

    nvmc_readonly_mode_set();
    8206:	f7fc fb75 	bl	48f4 <nvmc_readonly_mode_set>
}
    820a:	bd38      	pop	{r3, r4, r5, pc}

0000820c <nrfx_nvmc_flash_size_get>:
    return (nrfx_is_word_aligned((void const *)addr) ? (uint16_t)(val32)
                                                     : (uint16_t)(val32 >> 16));
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    820c:	b508      	push	{r3, lr}
    return flash_total_size_get();
    820e:	f7ff ffdc 	bl	81ca <flash_total_size_get>
}
    8212:	bd08      	pop	{r3, pc}

00008214 <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    8214:	b508      	push	{r3, lr}
    return flash_page_size_get();
    8216:	f7ff ffd2 	bl	81be <flash_page_size_get>
}
    821a:	bd08      	pop	{r3, pc}

0000821c <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    821c:	b508      	push	{r3, lr}
    return flash_page_count_get();
    821e:	f7ff ffd1 	bl	81c4 <flash_page_count_get>
}
    8222:	bd08      	pop	{r3, pc}

00008224 <_mbedtls_init>:
	ARG_UNUSED(device);

	init_heap();

	return 0;
}
    8224:	2000      	movs	r0, #0
    8226:	4770      	bx	lr

00008228 <mbedtls_asn1_get_len>:
 * ASN.1 DER decoding routines
 */
int mbedtls_asn1_get_len( unsigned char **p,
                  const unsigned char *end,
                  size_t *len )
{
    8228:	b470      	push	{r4, r5, r6}
    if( ( end - *p ) < 1 )
    822a:	6803      	ldr	r3, [r0, #0]
    822c:	1acd      	subs	r5, r1, r3
    822e:	2d00      	cmp	r5, #0
    8230:	dd4b      	ble.n	82ca <mbedtls_asn1_get_len+0xa2>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( ( **p & 0x80 ) == 0 )
    8232:	781c      	ldrb	r4, [r3, #0]
    8234:	f993 6000 	ldrsb.w	r6, [r3]
    8238:	2e00      	cmp	r6, #0
    823a:	db0b      	blt.n	8254 <mbedtls_asn1_get_len+0x2c>
        *len = *(*p)++;
    823c:	1c5c      	adds	r4, r3, #1
    823e:	6004      	str	r4, [r0, #0]
    8240:	781b      	ldrb	r3, [r3, #0]
    8242:	6013      	str	r3, [r2, #0]
        default:
            return( MBEDTLS_ERR_ASN1_INVALID_LENGTH );
        }
    }

    if( *len > (size_t) ( end - *p ) )
    8244:	6813      	ldr	r3, [r2, #0]
    8246:	6802      	ldr	r2, [r0, #0]
    8248:	1a89      	subs	r1, r1, r2
    824a:	428b      	cmp	r3, r1
    824c:	d84f      	bhi.n	82ee <mbedtls_asn1_get_len+0xc6>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    return( 0 );
    824e:	2000      	movs	r0, #0
}
    8250:	bc70      	pop	{r4, r5, r6}
    8252:	4770      	bx	lr
        switch( **p & 0x7F )
    8254:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    8258:	3c01      	subs	r4, #1
    825a:	2c03      	cmp	r4, #3
    825c:	d838      	bhi.n	82d0 <mbedtls_asn1_get_len+0xa8>
    825e:	e8df f004 	tbb	[pc, r4]
    8262:	0a02      	.short	0x0a02
    8264:	2315      	.short	0x2315
            if( ( end - *p ) < 2 )
    8266:	2d01      	cmp	r5, #1
    8268:	dd35      	ble.n	82d6 <mbedtls_asn1_get_len+0xae>
            *len = (*p)[1];
    826a:	785b      	ldrb	r3, [r3, #1]
    826c:	6013      	str	r3, [r2, #0]
            (*p) += 2;
    826e:	6803      	ldr	r3, [r0, #0]
    8270:	3302      	adds	r3, #2
    8272:	6003      	str	r3, [r0, #0]
            break;
    8274:	e7e6      	b.n	8244 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 3 )
    8276:	2d02      	cmp	r5, #2
    8278:	dd30      	ble.n	82dc <mbedtls_asn1_get_len+0xb4>
            *len = ( (size_t)(*p)[1] << 8 ) | (*p)[2];
    827a:	785c      	ldrb	r4, [r3, #1]
    827c:	789b      	ldrb	r3, [r3, #2]
    827e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    8282:	6013      	str	r3, [r2, #0]
            (*p) += 3;
    8284:	6803      	ldr	r3, [r0, #0]
    8286:	3303      	adds	r3, #3
    8288:	6003      	str	r3, [r0, #0]
            break;
    828a:	e7db      	b.n	8244 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 4 )
    828c:	2d03      	cmp	r5, #3
    828e:	dd28      	ble.n	82e2 <mbedtls_asn1_get_len+0xba>
            *len = ( (size_t)(*p)[1] << 16 ) |
    8290:	785d      	ldrb	r5, [r3, #1]
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    8292:	789c      	ldrb	r4, [r3, #2]
    8294:	0224      	lsls	r4, r4, #8
            *len = ( (size_t)(*p)[1] << 16 ) |
    8296:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    829a:	78db      	ldrb	r3, [r3, #3]
    829c:	4323      	orrs	r3, r4
            *len = ( (size_t)(*p)[1] << 16 ) |
    829e:	6013      	str	r3, [r2, #0]
            (*p) += 4;
    82a0:	6803      	ldr	r3, [r0, #0]
    82a2:	3304      	adds	r3, #4
    82a4:	6003      	str	r3, [r0, #0]
            break;
    82a6:	e7cd      	b.n	8244 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 5 )
    82a8:	2d04      	cmp	r5, #4
    82aa:	dd1d      	ble.n	82e8 <mbedtls_asn1_get_len+0xc0>
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    82ac:	785d      	ldrb	r5, [r3, #1]
    82ae:	789c      	ldrb	r4, [r3, #2]
    82b0:	0424      	lsls	r4, r4, #16
    82b2:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
                   ( (size_t)(*p)[3] << 8  ) |           (*p)[4];
    82b6:	78dd      	ldrb	r5, [r3, #3]
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    82b8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
                   ( (size_t)(*p)[3] << 8  ) |           (*p)[4];
    82bc:	791b      	ldrb	r3, [r3, #4]
    82be:	4323      	orrs	r3, r4
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    82c0:	6013      	str	r3, [r2, #0]
            (*p) += 5;
    82c2:	6803      	ldr	r3, [r0, #0]
    82c4:	3305      	adds	r3, #5
    82c6:	6003      	str	r3, [r0, #0]
            break;
    82c8:	e7bc      	b.n	8244 <mbedtls_asn1_get_len+0x1c>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    82ca:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    82ce:	e7bf      	b.n	8250 <mbedtls_asn1_get_len+0x28>
    if( ( **p & 0x80 ) == 0 )
    82d0:	f06f 0063 	mvn.w	r0, #99	; 0x63
    82d4:	e7bc      	b.n	8250 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    82d6:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    82da:	e7b9      	b.n	8250 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    82dc:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    82e0:	e7b6      	b.n	8250 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    82e2:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    82e6:	e7b3      	b.n	8250 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    82e8:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    82ec:	e7b0      	b.n	8250 <mbedtls_asn1_get_len+0x28>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    82ee:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    82f2:	e7ad      	b.n	8250 <mbedtls_asn1_get_len+0x28>

000082f4 <mbedtls_asn1_get_tag>:

int mbedtls_asn1_get_tag( unsigned char **p,
                  const unsigned char *end,
                  size_t *len, int tag )
{
    82f4:	b538      	push	{r3, r4, r5, lr}
    if( ( end - *p ) < 1 )
    82f6:	6804      	ldr	r4, [r0, #0]
    82f8:	1b0d      	subs	r5, r1, r4
    82fa:	2d00      	cmp	r5, #0
    82fc:	dd07      	ble.n	830e <mbedtls_asn1_get_tag+0x1a>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( **p != tag )
    82fe:	7825      	ldrb	r5, [r4, #0]
    8300:	429d      	cmp	r5, r3
    8302:	d107      	bne.n	8314 <mbedtls_asn1_get_tag+0x20>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );

    (*p)++;
    8304:	3401      	adds	r4, #1
    8306:	6004      	str	r4, [r0, #0]

    return( mbedtls_asn1_get_len( p, end, len ) );
    8308:	f7ff ff8e 	bl	8228 <mbedtls_asn1_get_len>
}
    830c:	bd38      	pop	{r3, r4, r5, pc}
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    830e:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    8312:	e7fb      	b.n	830c <mbedtls_asn1_get_tag+0x18>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );
    8314:	f06f 0061 	mvn.w	r0, #97	; 0x61
    8318:	e7f8      	b.n	830c <mbedtls_asn1_get_tag+0x18>

0000831a <mbedtls_asn1_get_mpi>:

#if defined(MBEDTLS_BIGNUM_C)
int mbedtls_asn1_get_mpi( unsigned char **p,
                  const unsigned char *end,
                  mbedtls_mpi *X )
{
    831a:	b530      	push	{r4, r5, lr}
    831c:	b083      	sub	sp, #12
    831e:	4604      	mov	r4, r0
    8320:	4615      	mov	r5, r2
    int ret;
    size_t len;

    if( ( ret = mbedtls_asn1_get_tag( p, end, &len, MBEDTLS_ASN1_INTEGER ) ) != 0 )
    8322:	2302      	movs	r3, #2
    8324:	aa01      	add	r2, sp, #4
    8326:	f7ff ffe5 	bl	82f4 <mbedtls_asn1_get_tag>
    832a:	b108      	cbz	r0, 8330 <mbedtls_asn1_get_mpi+0x16>
    ret = mbedtls_mpi_read_binary( X, *p, len );

    *p += len;

    return( ret );
}
    832c:	b003      	add	sp, #12
    832e:	bd30      	pop	{r4, r5, pc}
    ret = mbedtls_mpi_read_binary( X, *p, len );
    8330:	9a01      	ldr	r2, [sp, #4]
    8332:	6821      	ldr	r1, [r4, #0]
    8334:	4628      	mov	r0, r5
    8336:	f000 fb74 	bl	8a22 <mbedtls_mpi_read_binary>
    *p += len;
    833a:	6823      	ldr	r3, [r4, #0]
    833c:	9a01      	ldr	r2, [sp, #4]
    833e:	4413      	add	r3, r2
    8340:	6023      	str	r3, [r4, #0]
    return( ret );
    8342:	e7f3      	b.n	832c <mbedtls_asn1_get_mpi+0x12>

00008344 <mpi_safe_cond_assign>:
 */
static void mpi_safe_cond_assign( size_t n,
                                  mbedtls_mpi_uint *dest,
                                  const mbedtls_mpi_uint *src,
                                  unsigned char assign )
{
    8344:	b4f0      	push	{r4, r5, r6, r7}
    size_t i;
    for( i = 0; i < n; i++ )
    8346:	2400      	movs	r4, #0
    8348:	4284      	cmp	r4, r0
    834a:	d20d      	bcs.n	8368 <mpi_safe_cond_assign+0x24>
        dest[i] = dest[i] * ( 1 - assign ) + src[i] * assign;
    834c:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
    8350:	f1c3 0701 	rsb	r7, r3, #1
    8354:	f852 6024 	ldr.w	r6, [r2, r4, lsl #2]
    8358:	fb06 f603 	mul.w	r6, r6, r3
    835c:	fb07 6505 	mla	r5, r7, r5, r6
    8360:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
    for( i = 0; i < n; i++ )
    8364:	3401      	adds	r4, #1
    8366:	e7ef      	b.n	8348 <mpi_safe_cond_assign+0x4>
}
    8368:	bcf0      	pop	{r4, r5, r6, r7}
    836a:	4770      	bx	lr

0000836c <mbedtls_clz>:

/*
 * Count leading zero bits in a given integer
 */
static size_t mbedtls_clz( const mbedtls_mpi_uint x )
{
    836c:	4602      	mov	r2, r0
    size_t j;
    mbedtls_mpi_uint mask = (mbedtls_mpi_uint) 1 << (biL - 1);
    836e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000

    for( j = 0; j < biL; j++ )
    8372:	2000      	movs	r0, #0
    8374:	281f      	cmp	r0, #31
    8376:	d804      	bhi.n	8382 <mbedtls_clz+0x16>
    {
        if( x & mask ) break;
    8378:	4213      	tst	r3, r2
    837a:	d102      	bne.n	8382 <mbedtls_clz+0x16>

        mask >>= 1;
    837c:	085b      	lsrs	r3, r3, #1
    for( j = 0; j < biL; j++ )
    837e:	3001      	adds	r0, #1
    8380:	e7f8      	b.n	8374 <mbedtls_clz+0x8>
    }

    return j;
}
    8382:	4770      	bx	lr

00008384 <mpi_uint_bigendian_to_host_c>:

/* Convert a big-endian byte array aligned to the size of mbedtls_mpi_uint
 * into the storage form used by mbedtls_mpi. */

static mbedtls_mpi_uint mpi_uint_bigendian_to_host_c( mbedtls_mpi_uint x )
{
    8384:	b082      	sub	sp, #8
    8386:	9001      	str	r0, [sp, #4]
    uint8_t i;
    unsigned char *x_ptr;
    mbedtls_mpi_uint tmp = 0;
    8388:	2000      	movs	r0, #0

    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    838a:	aa01      	add	r2, sp, #4
    838c:	4603      	mov	r3, r0
    838e:	e005      	b.n	839c <mpi_uint_bigendian_to_host_c+0x18>
    {
        tmp <<= CHAR_BIT;
        tmp |= (mbedtls_mpi_uint) *x_ptr;
    8390:	f812 1b01 	ldrb.w	r1, [r2], #1
    8394:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    8398:	3301      	adds	r3, #1
    839a:	b2db      	uxtb	r3, r3
    839c:	2b03      	cmp	r3, #3
    839e:	d9f7      	bls.n	8390 <mpi_uint_bigendian_to_host_c+0xc>
    }

    return( tmp );
}
    83a0:	b002      	add	sp, #8
    83a2:	4770      	bx	lr

000083a4 <mpi_uint_bigendian_to_host>:

static mbedtls_mpi_uint mpi_uint_bigendian_to_host( mbedtls_mpi_uint x )
{
    83a4:	b508      	push	{r3, lr}
#endif /* __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__ */
#endif /* __BYTE_ORDER__ */

    /* Fall back to C-based reordering if we don't know the byte order
     * or we couldn't use a compiler-specific builtin. */
    return( mpi_uint_bigendian_to_host_c( x ) );
    83a6:	f7ff ffed 	bl	8384 <mpi_uint_bigendian_to_host_c>
}
    83aa:	bd08      	pop	{r3, pc}

000083ac <mpi_bigendian_to_host>:

static void mpi_bigendian_to_host( mbedtls_mpi_uint * const p, size_t limbs )
{
    mbedtls_mpi_uint *cur_limb_left;
    mbedtls_mpi_uint *cur_limb_right;
    if( limbs == 0 )
    83ac:	b1a9      	cbz	r1, 83da <mpi_bigendian_to_host+0x2e>
{
    83ae:	b570      	push	{r4, r5, r6, lr}
    83b0:	4605      	mov	r5, r0
     * For that, simultaneously traverse the limbs from left to right
     * and from right to left, as long as the left index is not bigger
     * than the right index (it's not a problem if limbs is odd and the
     * indices coincide in the last iteration).
     */
    for( cur_limb_left = p, cur_limb_right = p + ( limbs - 1 );
    83b2:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
    83b6:	3c01      	subs	r4, #1
    83b8:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    83bc:	42a5      	cmp	r5, r4
    83be:	d80b      	bhi.n	83d8 <mpi_bigendian_to_host+0x2c>
         cur_limb_left++, cur_limb_right-- )
    {
        mbedtls_mpi_uint tmp;
        /* Note that if cur_limb_left == cur_limb_right,
         * this code effectively swaps the bytes only once. */
        tmp             = mpi_uint_bigendian_to_host( *cur_limb_left  );
    83c0:	6828      	ldr	r0, [r5, #0]
    83c2:	f7ff ffef 	bl	83a4 <mpi_uint_bigendian_to_host>
    83c6:	4606      	mov	r6, r0
        *cur_limb_left  = mpi_uint_bigendian_to_host( *cur_limb_right );
    83c8:	6820      	ldr	r0, [r4, #0]
    83ca:	f7ff ffeb 	bl	83a4 <mpi_uint_bigendian_to_host>
    83ce:	f845 0b04 	str.w	r0, [r5], #4
        *cur_limb_right = tmp;
    83d2:	f844 6904 	str.w	r6, [r4], #-4
         cur_limb_left++, cur_limb_right-- )
    83d6:	e7f1      	b.n	83bc <mpi_bigendian_to_host+0x10>
    }
}
    83d8:	bd70      	pop	{r4, r5, r6, pc}
    83da:	4770      	bx	lr

000083dc <mpi_sub_hlp>:
 *                      0 if `d >= s`.
 */
static mbedtls_mpi_uint mpi_sub_hlp( size_t n,
                                     mbedtls_mpi_uint *d,
                                     const mbedtls_mpi_uint *s )
{
    83dc:	b4f0      	push	{r4, r5, r6, r7}
    83de:	4684      	mov	ip, r0
    size_t i;
    mbedtls_mpi_uint c, z;

    for( i = c = 0; i < n; i++, s++, d++ )
    83e0:	2000      	movs	r0, #0
    83e2:	4604      	mov	r4, r0
    83e4:	4564      	cmp	r4, ip
    83e6:	d211      	bcs.n	840c <mpi_sub_hlp+0x30>
    {
        z = ( *d <  c );     *d -=  c;
    83e8:	680e      	ldr	r6, [r1, #0]
    83ea:	1a33      	subs	r3, r6, r0
    83ec:	600b      	str	r3, [r1, #0]
        c = ( *d < *s ) + z; *d -= *s;
    83ee:	f852 5b04 	ldr.w	r5, [r2], #4
    83f2:	42ab      	cmp	r3, r5
    83f4:	bf2c      	ite	cs
    83f6:	2700      	movcs	r7, #0
    83f8:	2701      	movcc	r7, #1
    83fa:	4286      	cmp	r6, r0
    83fc:	bf2c      	ite	cs
    83fe:	4638      	movcs	r0, r7
    8400:	1c78      	addcc	r0, r7, #1
    8402:	1b5b      	subs	r3, r3, r5
    8404:	f841 3b04 	str.w	r3, [r1], #4
    for( i = c = 0; i < n; i++, s++, d++ )
    8408:	3401      	adds	r4, #1
    840a:	e7eb      	b.n	83e4 <mpi_sub_hlp+0x8>
    }

    return( c );
}
    840c:	bcf0      	pop	{r4, r5, r6, r7}
    840e:	4770      	bx	lr

00008410 <mpi_mul_hlp>:
 * appears to need this to prevent bad ARM code generation at -O3.
 */
__attribute__ ((noinline))
#endif
void mpi_mul_hlp( size_t i, mbedtls_mpi_uint *s, mbedtls_mpi_uint *d, mbedtls_mpi_uint b )
{
    8410:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
    mbedtls_mpi_uint c = 0, t = 0;
    8414:	2400      	movs	r4, #0
        MULADDC_INIT
        MULADDC_CORE
        MULADDC_STOP
    }
#else /* MULADDC_HUIT */
    for( ; i >= 16; i -= 16 )
    8416:	280f      	cmp	r0, #15
    8418:	f240 8173 	bls.w	8702 <mpi_mul_hlp+0x2f2>
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    841c:	680d      	ldr	r5, [r1, #0]
    841e:	fba5 8903 	umull	r8, r9, r5, r3
    8422:	eb14 0408 	adds.w	r4, r4, r8
    8426:	bf2c      	ite	cs
    8428:	2501      	movcs	r5, #1
    842a:	2500      	movcc	r5, #0
    842c:	eb05 0709 	add.w	r7, r5, r9
    8430:	6816      	ldr	r6, [r2, #0]
    8432:	1936      	adds	r6, r6, r4
    8434:	bf2c      	ite	cs
    8436:	2501      	movcs	r5, #1
    8438:	2500      	movcc	r5, #0
    843a:	443d      	add	r5, r7
    843c:	6016      	str	r6, [r2, #0]
    843e:	684e      	ldr	r6, [r1, #4]
    8440:	fba3 6706 	umull	r6, r7, r3, r6
    8444:	19ad      	adds	r5, r5, r6
    8446:	bf2c      	ite	cs
    8448:	2401      	movcs	r4, #1
    844a:	2400      	movcc	r4, #0
    844c:	4427      	add	r7, r4
    844e:	6856      	ldr	r6, [r2, #4]
    8450:	1975      	adds	r5, r6, r5
    8452:	bf2c      	ite	cs
    8454:	2401      	movcs	r4, #1
    8456:	2400      	movcc	r4, #0
    8458:	443c      	add	r4, r7
    845a:	6055      	str	r5, [r2, #4]
        MULADDC_CORE   MULADDC_CORE
    845c:	688e      	ldr	r6, [r1, #8]
    845e:	fba3 7806 	umull	r7, r8, r3, r6
    8462:	19e4      	adds	r4, r4, r7
    8464:	bf2c      	ite	cs
    8466:	2601      	movcs	r6, #1
    8468:	2600      	movcc	r6, #0
    846a:	4446      	add	r6, r8
    846c:	6895      	ldr	r5, [r2, #8]
    846e:	192d      	adds	r5, r5, r4
    8470:	bf2c      	ite	cs
    8472:	2401      	movcs	r4, #1
    8474:	2400      	movcc	r4, #0
    8476:	4434      	add	r4, r6
    8478:	6095      	str	r5, [r2, #8]
    847a:	68ce      	ldr	r6, [r1, #12]
    847c:	fba3 7806 	umull	r7, r8, r3, r6
    8480:	19e4      	adds	r4, r4, r7
    8482:	bf2c      	ite	cs
    8484:	2601      	movcs	r6, #1
    8486:	2600      	movcc	r6, #0
    8488:	4446      	add	r6, r8
    848a:	68d5      	ldr	r5, [r2, #12]
    848c:	192d      	adds	r5, r5, r4
    848e:	bf2c      	ite	cs
    8490:	2401      	movcs	r4, #1
    8492:	2400      	movcc	r4, #0
    8494:	4434      	add	r4, r6
    8496:	60d5      	str	r5, [r2, #12]
        MULADDC_CORE   MULADDC_CORE
    8498:	690e      	ldr	r6, [r1, #16]
    849a:	fba3 7806 	umull	r7, r8, r3, r6
    849e:	19e4      	adds	r4, r4, r7
    84a0:	bf2c      	ite	cs
    84a2:	2601      	movcs	r6, #1
    84a4:	2600      	movcc	r6, #0
    84a6:	4446      	add	r6, r8
    84a8:	6915      	ldr	r5, [r2, #16]
    84aa:	192d      	adds	r5, r5, r4
    84ac:	bf2c      	ite	cs
    84ae:	2401      	movcs	r4, #1
    84b0:	2400      	movcc	r4, #0
    84b2:	4434      	add	r4, r6
    84b4:	6115      	str	r5, [r2, #16]
    84b6:	694e      	ldr	r6, [r1, #20]
    84b8:	fba3 7806 	umull	r7, r8, r3, r6
    84bc:	19e4      	adds	r4, r4, r7
    84be:	bf2c      	ite	cs
    84c0:	2601      	movcs	r6, #1
    84c2:	2600      	movcc	r6, #0
    84c4:	4446      	add	r6, r8
    84c6:	6955      	ldr	r5, [r2, #20]
    84c8:	192d      	adds	r5, r5, r4
    84ca:	bf2c      	ite	cs
    84cc:	2401      	movcs	r4, #1
    84ce:	2400      	movcc	r4, #0
    84d0:	4434      	add	r4, r6
    84d2:	6155      	str	r5, [r2, #20]
        MULADDC_CORE   MULADDC_CORE
    84d4:	698e      	ldr	r6, [r1, #24]
    84d6:	fba3 7806 	umull	r7, r8, r3, r6
    84da:	19e4      	adds	r4, r4, r7
    84dc:	bf2c      	ite	cs
    84de:	2601      	movcs	r6, #1
    84e0:	2600      	movcc	r6, #0
    84e2:	4446      	add	r6, r8
    84e4:	6995      	ldr	r5, [r2, #24]
    84e6:	192d      	adds	r5, r5, r4
    84e8:	bf2c      	ite	cs
    84ea:	2401      	movcs	r4, #1
    84ec:	2400      	movcc	r4, #0
    84ee:	4434      	add	r4, r6
    84f0:	6195      	str	r5, [r2, #24]
    84f2:	69ce      	ldr	r6, [r1, #28]
    84f4:	fba3 7806 	umull	r7, r8, r3, r6
    84f8:	19e4      	adds	r4, r4, r7
    84fa:	bf2c      	ite	cs
    84fc:	2601      	movcs	r6, #1
    84fe:	2600      	movcc	r6, #0
    8500:	4446      	add	r6, r8
    8502:	69d5      	ldr	r5, [r2, #28]
    8504:	192d      	adds	r5, r5, r4
    8506:	bf2c      	ite	cs
    8508:	2401      	movcs	r4, #1
    850a:	2400      	movcc	r4, #0
    850c:	4434      	add	r4, r6
    850e:	61d5      	str	r5, [r2, #28]

        MULADDC_CORE   MULADDC_CORE
    8510:	6a0e      	ldr	r6, [r1, #32]
    8512:	fba3 7806 	umull	r7, r8, r3, r6
    8516:	19e4      	adds	r4, r4, r7
    8518:	bf2c      	ite	cs
    851a:	2601      	movcs	r6, #1
    851c:	2600      	movcc	r6, #0
    851e:	4446      	add	r6, r8
    8520:	6a15      	ldr	r5, [r2, #32]
    8522:	192d      	adds	r5, r5, r4
    8524:	bf2c      	ite	cs
    8526:	2401      	movcs	r4, #1
    8528:	2400      	movcc	r4, #0
    852a:	4434      	add	r4, r6
    852c:	6215      	str	r5, [r2, #32]
    852e:	6a4e      	ldr	r6, [r1, #36]	; 0x24
    8530:	fba3 7806 	umull	r7, r8, r3, r6
    8534:	19e4      	adds	r4, r4, r7
    8536:	bf2c      	ite	cs
    8538:	2601      	movcs	r6, #1
    853a:	2600      	movcc	r6, #0
    853c:	4446      	add	r6, r8
    853e:	6a55      	ldr	r5, [r2, #36]	; 0x24
    8540:	192d      	adds	r5, r5, r4
    8542:	bf2c      	ite	cs
    8544:	2401      	movcs	r4, #1
    8546:	2400      	movcc	r4, #0
    8548:	4434      	add	r4, r6
    854a:	6255      	str	r5, [r2, #36]	; 0x24
        MULADDC_CORE   MULADDC_CORE
    854c:	6a8e      	ldr	r6, [r1, #40]	; 0x28
    854e:	fba3 7806 	umull	r7, r8, r3, r6
    8552:	19e4      	adds	r4, r4, r7
    8554:	bf2c      	ite	cs
    8556:	2601      	movcs	r6, #1
    8558:	2600      	movcc	r6, #0
    855a:	4446      	add	r6, r8
    855c:	6a95      	ldr	r5, [r2, #40]	; 0x28
    855e:	192d      	adds	r5, r5, r4
    8560:	bf2c      	ite	cs
    8562:	2401      	movcs	r4, #1
    8564:	2400      	movcc	r4, #0
    8566:	4434      	add	r4, r6
    8568:	6295      	str	r5, [r2, #40]	; 0x28
    856a:	6ace      	ldr	r6, [r1, #44]	; 0x2c
    856c:	fba3 7806 	umull	r7, r8, r3, r6
    8570:	19e4      	adds	r4, r4, r7
    8572:	bf2c      	ite	cs
    8574:	2601      	movcs	r6, #1
    8576:	2600      	movcc	r6, #0
    8578:	4446      	add	r6, r8
    857a:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    857c:	192d      	adds	r5, r5, r4
    857e:	bf2c      	ite	cs
    8580:	2401      	movcs	r4, #1
    8582:	2400      	movcc	r4, #0
    8584:	4434      	add	r4, r6
    8586:	62d5      	str	r5, [r2, #44]	; 0x2c
        MULADDC_CORE   MULADDC_CORE
    8588:	6b0e      	ldr	r6, [r1, #48]	; 0x30
    858a:	fba3 7806 	umull	r7, r8, r3, r6
    858e:	19e4      	adds	r4, r4, r7
    8590:	bf2c      	ite	cs
    8592:	2601      	movcs	r6, #1
    8594:	2600      	movcc	r6, #0
    8596:	4446      	add	r6, r8
    8598:	6b15      	ldr	r5, [r2, #48]	; 0x30
    859a:	192d      	adds	r5, r5, r4
    859c:	bf2c      	ite	cs
    859e:	2401      	movcs	r4, #1
    85a0:	2400      	movcc	r4, #0
    85a2:	4434      	add	r4, r6
    85a4:	6315      	str	r5, [r2, #48]	; 0x30
    85a6:	6b4e      	ldr	r6, [r1, #52]	; 0x34
    85a8:	fba3 7806 	umull	r7, r8, r3, r6
    85ac:	19e4      	adds	r4, r4, r7
    85ae:	bf2c      	ite	cs
    85b0:	2601      	movcs	r6, #1
    85b2:	2600      	movcc	r6, #0
    85b4:	4446      	add	r6, r8
    85b6:	6b55      	ldr	r5, [r2, #52]	; 0x34
    85b8:	192d      	adds	r5, r5, r4
    85ba:	bf2c      	ite	cs
    85bc:	2401      	movcs	r4, #1
    85be:	2400      	movcc	r4, #0
    85c0:	4434      	add	r4, r6
    85c2:	6355      	str	r5, [r2, #52]	; 0x34
        MULADDC_CORE   MULADDC_CORE
    85c4:	6b8e      	ldr	r6, [r1, #56]	; 0x38
    85c6:	fba3 7806 	umull	r7, r8, r3, r6
    85ca:	19e4      	adds	r4, r4, r7
    85cc:	bf2c      	ite	cs
    85ce:	2601      	movcs	r6, #1
    85d0:	2600      	movcc	r6, #0
    85d2:	4446      	add	r6, r8
    85d4:	6b95      	ldr	r5, [r2, #56]	; 0x38
    85d6:	192d      	adds	r5, r5, r4
    85d8:	bf2c      	ite	cs
    85da:	2401      	movcs	r4, #1
    85dc:	2400      	movcc	r4, #0
    85de:	4434      	add	r4, r6
    85e0:	6395      	str	r5, [r2, #56]	; 0x38
    85e2:	6bce      	ldr	r6, [r1, #60]	; 0x3c
    85e4:	fba3 7806 	umull	r7, r8, r3, r6
    85e8:	19e4      	adds	r4, r4, r7
    85ea:	bf2c      	ite	cs
    85ec:	2601      	movcs	r6, #1
    85ee:	2600      	movcc	r6, #0
    85f0:	4446      	add	r6, r8
    85f2:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
    85f4:	192d      	adds	r5, r5, r4
    85f6:	bf2c      	ite	cs
    85f8:	2401      	movcs	r4, #1
    85fa:	2400      	movcc	r4, #0
    85fc:	4434      	add	r4, r6
    85fe:	63d5      	str	r5, [r2, #60]	; 0x3c
    for( ; i >= 16; i -= 16 )
    8600:	3810      	subs	r0, #16
        MULADDC_CORE   MULADDC_CORE
    8602:	3240      	adds	r2, #64	; 0x40
    8604:	3140      	adds	r1, #64	; 0x40
    8606:	e706      	b.n	8416 <mpi_mul_hlp+0x6>
    }

    for( ; i >= 8; i -= 8 )
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    8608:	680d      	ldr	r5, [r1, #0]
    860a:	fba5 8903 	umull	r8, r9, r5, r3
    860e:	eb14 0408 	adds.w	r4, r4, r8
    8612:	bf2c      	ite	cs
    8614:	2501      	movcs	r5, #1
    8616:	2500      	movcc	r5, #0
    8618:	eb05 0709 	add.w	r7, r5, r9
    861c:	6816      	ldr	r6, [r2, #0]
    861e:	1936      	adds	r6, r6, r4
    8620:	bf2c      	ite	cs
    8622:	2501      	movcs	r5, #1
    8624:	2500      	movcc	r5, #0
    8626:	443d      	add	r5, r7
    8628:	6016      	str	r6, [r2, #0]
    862a:	684e      	ldr	r6, [r1, #4]
    862c:	fba3 6706 	umull	r6, r7, r3, r6
    8630:	19ad      	adds	r5, r5, r6
    8632:	bf2c      	ite	cs
    8634:	2401      	movcs	r4, #1
    8636:	2400      	movcc	r4, #0
    8638:	4427      	add	r7, r4
    863a:	6856      	ldr	r6, [r2, #4]
    863c:	1975      	adds	r5, r6, r5
    863e:	bf2c      	ite	cs
    8640:	2401      	movcs	r4, #1
    8642:	2400      	movcc	r4, #0
    8644:	443c      	add	r4, r7
    8646:	6055      	str	r5, [r2, #4]
        MULADDC_CORE   MULADDC_CORE
    8648:	688e      	ldr	r6, [r1, #8]
    864a:	fba3 7806 	umull	r7, r8, r3, r6
    864e:	19e4      	adds	r4, r4, r7
    8650:	bf2c      	ite	cs
    8652:	2601      	movcs	r6, #1
    8654:	2600      	movcc	r6, #0
    8656:	4446      	add	r6, r8
    8658:	6895      	ldr	r5, [r2, #8]
    865a:	192d      	adds	r5, r5, r4
    865c:	bf2c      	ite	cs
    865e:	2401      	movcs	r4, #1
    8660:	2400      	movcc	r4, #0
    8662:	4434      	add	r4, r6
    8664:	6095      	str	r5, [r2, #8]
    8666:	68ce      	ldr	r6, [r1, #12]
    8668:	fba3 7806 	umull	r7, r8, r3, r6
    866c:	19e4      	adds	r4, r4, r7
    866e:	bf2c      	ite	cs
    8670:	2601      	movcs	r6, #1
    8672:	2600      	movcc	r6, #0
    8674:	4446      	add	r6, r8
    8676:	68d5      	ldr	r5, [r2, #12]
    8678:	192d      	adds	r5, r5, r4
    867a:	bf2c      	ite	cs
    867c:	2401      	movcs	r4, #1
    867e:	2400      	movcc	r4, #0
    8680:	4434      	add	r4, r6
    8682:	60d5      	str	r5, [r2, #12]

        MULADDC_CORE   MULADDC_CORE
    8684:	690e      	ldr	r6, [r1, #16]
    8686:	fba3 7806 	umull	r7, r8, r3, r6
    868a:	19e4      	adds	r4, r4, r7
    868c:	bf2c      	ite	cs
    868e:	2601      	movcs	r6, #1
    8690:	2600      	movcc	r6, #0
    8692:	4446      	add	r6, r8
    8694:	6915      	ldr	r5, [r2, #16]
    8696:	192d      	adds	r5, r5, r4
    8698:	bf2c      	ite	cs
    869a:	2401      	movcs	r4, #1
    869c:	2400      	movcc	r4, #0
    869e:	4434      	add	r4, r6
    86a0:	6115      	str	r5, [r2, #16]
    86a2:	694e      	ldr	r6, [r1, #20]
    86a4:	fba3 7806 	umull	r7, r8, r3, r6
    86a8:	19e4      	adds	r4, r4, r7
    86aa:	bf2c      	ite	cs
    86ac:	2601      	movcs	r6, #1
    86ae:	2600      	movcc	r6, #0
    86b0:	4446      	add	r6, r8
    86b2:	6955      	ldr	r5, [r2, #20]
    86b4:	192d      	adds	r5, r5, r4
    86b6:	bf2c      	ite	cs
    86b8:	2401      	movcs	r4, #1
    86ba:	2400      	movcc	r4, #0
    86bc:	4434      	add	r4, r6
    86be:	6155      	str	r5, [r2, #20]
        MULADDC_CORE   MULADDC_CORE
    86c0:	698e      	ldr	r6, [r1, #24]
    86c2:	fba3 7806 	umull	r7, r8, r3, r6
    86c6:	19e4      	adds	r4, r4, r7
    86c8:	bf2c      	ite	cs
    86ca:	2601      	movcs	r6, #1
    86cc:	2600      	movcc	r6, #0
    86ce:	4446      	add	r6, r8
    86d0:	6995      	ldr	r5, [r2, #24]
    86d2:	192d      	adds	r5, r5, r4
    86d4:	bf2c      	ite	cs
    86d6:	2401      	movcs	r4, #1
    86d8:	2400      	movcc	r4, #0
    86da:	4434      	add	r4, r6
    86dc:	6195      	str	r5, [r2, #24]
    86de:	69ce      	ldr	r6, [r1, #28]
    86e0:	fba3 7806 	umull	r7, r8, r3, r6
    86e4:	19e4      	adds	r4, r4, r7
    86e6:	bf2c      	ite	cs
    86e8:	2601      	movcs	r6, #1
    86ea:	2600      	movcc	r6, #0
    86ec:	4446      	add	r6, r8
    86ee:	69d5      	ldr	r5, [r2, #28]
    86f0:	192d      	adds	r5, r5, r4
    86f2:	bf2c      	ite	cs
    86f4:	2401      	movcs	r4, #1
    86f6:	2400      	movcc	r4, #0
    86f8:	4434      	add	r4, r6
    86fa:	61d5      	str	r5, [r2, #28]
    for( ; i >= 8; i -= 8 )
    86fc:	3808      	subs	r0, #8
        MULADDC_CORE   MULADDC_CORE
    86fe:	3220      	adds	r2, #32
    8700:	3120      	adds	r1, #32
    for( ; i >= 8; i -= 8 )
    8702:	2807      	cmp	r0, #7
    8704:	d880      	bhi.n	8608 <mpi_mul_hlp+0x1f8>
        MULADDC_STOP
    }

    for( ; i > 0; i-- )
    8706:	b190      	cbz	r0, 872e <mpi_mul_hlp+0x31e>
    {
        MULADDC_INIT
        MULADDC_CORE
    8708:	f851 6b04 	ldr.w	r6, [r1], #4
    870c:	fba6 7803 	umull	r7, r8, r6, r3
    8710:	19e4      	adds	r4, r4, r7
    8712:	bf2c      	ite	cs
    8714:	2601      	movcs	r6, #1
    8716:	2600      	movcc	r6, #0
    8718:	4446      	add	r6, r8
    871a:	6815      	ldr	r5, [r2, #0]
    871c:	192d      	adds	r5, r5, r4
    871e:	bf2c      	ite	cs
    8720:	2401      	movcs	r4, #1
    8722:	2400      	movcc	r4, #0
    8724:	4434      	add	r4, r6
    8726:	f842 5b04 	str.w	r5, [r2], #4
    for( ; i > 0; i-- )
    872a:	3801      	subs	r0, #1
    872c:	e7eb      	b.n	8706 <mpi_mul_hlp+0x2f6>
#endif /* MULADDC_HUIT */

    t++;

    do {
        *d += c; c = ( *d < c ); d++;
    872e:	6813      	ldr	r3, [r2, #0]
    8730:	4423      	add	r3, r4
    8732:	f842 3b04 	str.w	r3, [r2], #4
    8736:	4621      	mov	r1, r4
    8738:	42a3      	cmp	r3, r4
    873a:	bf2c      	ite	cs
    873c:	2400      	movcs	r4, #0
    873e:	2401      	movcc	r4, #1
    }
    while( c != 0 );
    8740:	428b      	cmp	r3, r1
    8742:	d3f4      	bcc.n	872e <mpi_mul_hlp+0x31e>
}
    8744:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
    8748:	4770      	bx	lr

0000874a <mbedtls_int_div_int>:
 * Unsigned integer divide - double mbedtls_mpi_uint dividend, u1/u0, and
 * mbedtls_mpi_uint divisor, d
 */
static mbedtls_mpi_uint mbedtls_int_div_int( mbedtls_mpi_uint u1,
            mbedtls_mpi_uint u0, mbedtls_mpi_uint d, mbedtls_mpi_uint *r )
{
    874a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    874e:	461e      	mov	r6, r3
#endif

    /*
     * Check for overflow
     */
    if( 0 == d || u1 >= d )
    8750:	b1ba      	cbz	r2, 8782 <mbedtls_int_div_int+0x38>
    8752:	4604      	mov	r4, r0
    8754:	4688      	mov	r8, r1
    8756:	4617      	mov	r7, r2
    8758:	4282      	cmp	r2, r0
    875a:	d912      	bls.n	8782 <mbedtls_int_div_int+0x38>
    }

#if defined(MBEDTLS_HAVE_UDBL)
    dividend  = (mbedtls_t_udbl) u1 << biL;
    dividend |= (mbedtls_t_udbl) u0;
    quotient = dividend / d;
    875c:	2300      	movs	r3, #0
    875e:	4608      	mov	r0, r1
    8760:	4621      	mov	r1, r4
    8762:	f7f7 fcef 	bl	144 <__aeabi_uldivmod>
    8766:	4604      	mov	r4, r0
    if( quotient > ( (mbedtls_t_udbl) 1 << biL ) - 1 )
    8768:	2901      	cmp	r1, #1
    876a:	bf08      	it	eq
    876c:	2800      	cmpeq	r0, #0
    876e:	d301      	bcc.n	8774 <mbedtls_int_div_int+0x2a>
        quotient = ( (mbedtls_t_udbl) 1 << biL ) - 1;
    8770:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff

    if( r != NULL )
    8774:	b116      	cbz	r6, 877c <mbedtls_int_div_int+0x32>
        *r = (mbedtls_mpi_uint)( dividend - (quotient * d ) );
    8776:	fb07 8714 	mls	r7, r7, r4, r8
    877a:	6037      	str	r7, [r6, #0]

    return (mbedtls_mpi_uint) quotient;
    877c:	4620      	mov	r0, r4

    quotient = q1 * radix + q0;

    return quotient;
#endif
}
    877e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (r != NULL) *r = ~0;
    8782:	b116      	cbz	r6, 878a <mbedtls_int_div_int+0x40>
    8784:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8788:	6033      	str	r3, [r6, #0]
        return ( ~0 );
    878a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    878e:	e7f6      	b.n	877e <mbedtls_int_div_int+0x34>

00008790 <mpi_montg_init>:

/*
 * Fast Montgomery initialization (thanks to Tom St Denis)
 */
static void mpi_montg_init( mbedtls_mpi_uint *mm, const mbedtls_mpi *N )
{
    8790:	b410      	push	{r4}
    mbedtls_mpi_uint x, m0 = N->p[0];
    8792:	688b      	ldr	r3, [r1, #8]
    8794:	681c      	ldr	r4, [r3, #0]
    unsigned int i;

    x  = m0;
    x += ( ( m0 + 2 ) & 4 ) << 1;
    8796:	1ca3      	adds	r3, r4, #2
    8798:	005b      	lsls	r3, r3, #1
    879a:	f003 0308 	and.w	r3, r3, #8
    879e:	4423      	add	r3, r4

    for( i = biL; i >= 8; i /= 2 )
    87a0:	2120      	movs	r1, #32
    87a2:	e006      	b.n	87b2 <mpi_montg_init+0x22>
        x *= ( 2 - ( m0 * x ) );
    87a4:	fb04 f203 	mul.w	r2, r4, r3
    87a8:	f1c2 0202 	rsb	r2, r2, #2
    87ac:	fb02 f303 	mul.w	r3, r2, r3
    for( i = biL; i >= 8; i /= 2 )
    87b0:	0849      	lsrs	r1, r1, #1
    87b2:	2907      	cmp	r1, #7
    87b4:	d8f6      	bhi.n	87a4 <mpi_montg_init+0x14>

    *mm = ~x + 1;
    87b6:	425b      	negs	r3, r3
    87b8:	6003      	str	r3, [r0, #0]
}
    87ba:	bc10      	pop	{r4}
    87bc:	4770      	bx	lr

000087be <mbedtls_mpi_zeroize>:
{
    87be:	b508      	push	{r3, lr}
    mbedtls_platform_zeroize( v, ciL * n );
    87c0:	0089      	lsls	r1, r1, #2
    87c2:	f7fc fabb 	bl	4d3c <mbedtls_platform_zeroize>
}
    87c6:	bd08      	pop	{r3, pc}

000087c8 <mpi_montmul>:
 *                      Note that unlike the usual convention in the library
 *                      for `const mbedtls_mpi*`, the content of T can change.
 */
static void mpi_montmul( mbedtls_mpi *A, const mbedtls_mpi *B, const mbedtls_mpi *N, mbedtls_mpi_uint mm,
                         const mbedtls_mpi *T )
{
    87c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    87cc:	b083      	sub	sp, #12
    87ce:	4681      	mov	r9, r0
    87d0:	468b      	mov	fp, r1
    87d2:	4692      	mov	sl, r2
    87d4:	9301      	str	r3, [sp, #4]
    87d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    size_t i, n, m;
    mbedtls_mpi_uint u0, u1, *d;

    memset( T->p, 0, T->n * ciL );
    87d8:	6862      	ldr	r2, [r4, #4]
    87da:	0092      	lsls	r2, r2, #2
    87dc:	2100      	movs	r1, #0
    87de:	68a0      	ldr	r0, [r4, #8]
    87e0:	f7ff fb24 	bl	7e2c <memset>

    d = T->p;
    87e4:	68a4      	ldr	r4, [r4, #8]
    n = N->n;
    87e6:	f8da 7004 	ldr.w	r7, [sl, #4]
    m = ( B->n < n ) ? B->n : n;
    87ea:	f8db 3004 	ldr.w	r3, [fp, #4]
    87ee:	42bb      	cmp	r3, r7
    87f0:	bf28      	it	cs
    87f2:	463b      	movcs	r3, r7
    87f4:	9300      	str	r3, [sp, #0]

    for( i = 0; i < n; i++ )
    87f6:	2600      	movs	r6, #0
    87f8:	46b8      	mov	r8, r7
    87fa:	4546      	cmp	r6, r8
    87fc:	d221      	bcs.n	8842 <mpi_montmul+0x7a>
    {
        /*
         * T = (T + u0*B + u1*N) / 2^biL
         */
        u0 = A->p[i];
    87fe:	f8d9 3008 	ldr.w	r3, [r9, #8]
    8802:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
        u1 = ( d[0] + u0 * B->p[0] ) * mm;
    8806:	6823      	ldr	r3, [r4, #0]
    8808:	f8db 1008 	ldr.w	r1, [fp, #8]
    880c:	680d      	ldr	r5, [r1, #0]
    880e:	fb07 3505 	mla	r5, r7, r5, r3
    8812:	9b01      	ldr	r3, [sp, #4]
    8814:	fb03 f505 	mul.w	r5, r3, r5

        mpi_mul_hlp( m, B->p, d, u0 );
    8818:	463b      	mov	r3, r7
    881a:	4622      	mov	r2, r4
    881c:	9800      	ldr	r0, [sp, #0]
    881e:	f7ff fdf7 	bl	8410 <mpi_mul_hlp>
        mpi_mul_hlp( n, N->p, d, u1 );
    8822:	462b      	mov	r3, r5
    8824:	4622      	mov	r2, r4
    8826:	f8da 1008 	ldr.w	r1, [sl, #8]
    882a:	4640      	mov	r0, r8
    882c:	f7ff fdf0 	bl	8410 <mpi_mul_hlp>

        *d++ = u0; d[n + 1] = 0;
    8830:	f844 7b04 	str.w	r7, [r4], #4
    8834:	f108 0301 	add.w	r3, r8, #1
    8838:	2200      	movs	r2, #0
    883a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for( i = 0; i < n; i++ )
    883e:	3601      	adds	r6, #1
    8840:	e7db      	b.n	87fa <mpi_montmul+0x32>
    8842:	4647      	mov	r7, r8
     * plus N. We now potentially subtract N, avoiding leaking whether the
     * subtraction is performed through side channels. */

    /* Copy the n least significant limbs of d to A, so that
     * A = d if d < N (recall that N has n limbs). */
    memcpy( A->p, d, n * ciL );
    8844:	00ba      	lsls	r2, r7, #2
    8846:	4621      	mov	r1, r4
    8848:	f8d9 0008 	ldr.w	r0, [r9, #8]
    884c:	f7ff faca 	bl	7de4 <memcpy>
    /* If d >= N then we want to set A to d - N. To prevent timing attacks,
     * do the calculation without using conditional tests. */
    /* Set d to d0 + (2^biL)^n - N where d0 is the current value of d. */
    d[n] += 1;
    8850:	f854 3028 	ldr.w	r3, [r4, r8, lsl #2]
    8854:	3301      	adds	r3, #1
    8856:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
    d[n] -= mpi_sub_hlp( n, d, N->p );
    885a:	f8da 2008 	ldr.w	r2, [sl, #8]
    885e:	4621      	mov	r1, r4
    8860:	4640      	mov	r0, r8
    8862:	f7ff fdbb 	bl	83dc <mpi_sub_hlp>
    8866:	f854 3028 	ldr.w	r3, [r4, r8, lsl #2]
    886a:	1a1b      	subs	r3, r3, r0
    886c:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
     * so d[n] == 0 and we want to keep A as it is.
     * If d0 >= N then d >= (2^biL)^n, and d <= (2^biL)^n + N < 2 * (2^biL)^n
     * so d[n] == 1 and we want to set A to the result of the subtraction
     * which is d - (2^biL)^n, i.e. the n least significant limbs of d.
     * This exactly corresponds to a conditional assignment. */
    mpi_safe_cond_assign( n, A->p, d, (unsigned char) d[n] );
    8870:	b2db      	uxtb	r3, r3
    8872:	4622      	mov	r2, r4
    8874:	f8d9 1008 	ldr.w	r1, [r9, #8]
    8878:	4640      	mov	r0, r8
    887a:	f7ff fd63 	bl	8344 <mpi_safe_cond_assign>
}
    887e:	b003      	add	sp, #12
    8880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00008884 <mpi_montred>:
 *
 * See mpi_montmul() regarding constraints and guarantees on the parameters.
 */
static void mpi_montred( mbedtls_mpi *A, const mbedtls_mpi *N,
                         mbedtls_mpi_uint mm, const mbedtls_mpi *T )
{
    8884:	b510      	push	{r4, lr}
    8886:	b086      	sub	sp, #24
    mbedtls_mpi_uint z = 1;
    8888:	2401      	movs	r4, #1
    888a:	9405      	str	r4, [sp, #20]
    mbedtls_mpi U;

    U.n = U.s = (int) z;
    888c:	9402      	str	r4, [sp, #8]
    888e:	9403      	str	r4, [sp, #12]
    U.p = &z;
    8890:	ac05      	add	r4, sp, #20
    8892:	9404      	str	r4, [sp, #16]

    mpi_montmul( A, &U, N, mm, T );
    8894:	9300      	str	r3, [sp, #0]
    8896:	4613      	mov	r3, r2
    8898:	460a      	mov	r2, r1
    889a:	a902      	add	r1, sp, #8
    889c:	f7ff ff94 	bl	87c8 <mpi_montmul>
}
    88a0:	b006      	add	sp, #24
    88a2:	bd10      	pop	{r4, pc}

000088a4 <mbedtls_mpi_init>:
    X->s = 1;
    88a4:	2301      	movs	r3, #1
    88a6:	6003      	str	r3, [r0, #0]
    X->n = 0;
    88a8:	2300      	movs	r3, #0
    88aa:	6043      	str	r3, [r0, #4]
    X->p = NULL;
    88ac:	6083      	str	r3, [r0, #8]
}
    88ae:	4770      	bx	lr

000088b0 <mbedtls_mpi_free>:
    if( X == NULL )
    88b0:	b178      	cbz	r0, 88d2 <mbedtls_mpi_free+0x22>
{
    88b2:	b510      	push	{r4, lr}
    88b4:	4604      	mov	r4, r0
    if( X->p != NULL )
    88b6:	6880      	ldr	r0, [r0, #8]
    88b8:	b128      	cbz	r0, 88c6 <mbedtls_mpi_free+0x16>
        mbedtls_mpi_zeroize( X->p, X->n );
    88ba:	6861      	ldr	r1, [r4, #4]
    88bc:	f7ff ff7f 	bl	87be <mbedtls_mpi_zeroize>
        mbedtls_free( X->p );
    88c0:	68a0      	ldr	r0, [r4, #8]
    88c2:	f7fc fa29 	bl	4d18 <mbedtls_free>
    X->s = 1;
    88c6:	2301      	movs	r3, #1
    88c8:	6023      	str	r3, [r4, #0]
    X->n = 0;
    88ca:	2300      	movs	r3, #0
    88cc:	6063      	str	r3, [r4, #4]
    X->p = NULL;
    88ce:	60a3      	str	r3, [r4, #8]
}
    88d0:	bd10      	pop	{r4, pc}
    88d2:	4770      	bx	lr

000088d4 <mbedtls_mpi_grow>:
    if( nblimbs > MBEDTLS_MPI_MAX_LIMBS )
    88d4:	f242 7310 	movw	r3, #10000	; 0x2710
    88d8:	4299      	cmp	r1, r3
    88da:	d81e      	bhi.n	891a <mbedtls_mpi_grow+0x46>
{
    88dc:	b570      	push	{r4, r5, r6, lr}
    88de:	4604      	mov	r4, r0
    88e0:	460d      	mov	r5, r1
    if( X->n < nblimbs )
    88e2:	6843      	ldr	r3, [r0, #4]
    88e4:	428b      	cmp	r3, r1
    88e6:	d301      	bcc.n	88ec <mbedtls_mpi_grow+0x18>
    return( 0 );
    88e8:	2000      	movs	r0, #0
}
    88ea:	bd70      	pop	{r4, r5, r6, pc}
        if( ( p = (mbedtls_mpi_uint*)mbedtls_calloc( nblimbs, ciL ) ) == NULL )
    88ec:	2104      	movs	r1, #4
    88ee:	4628      	mov	r0, r5
    88f0:	f7fc fa0a 	bl	4d08 <mbedtls_calloc>
    88f4:	4606      	mov	r6, r0
    88f6:	b198      	cbz	r0, 8920 <mbedtls_mpi_grow+0x4c>
        if( X->p != NULL )
    88f8:	68a1      	ldr	r1, [r4, #8]
    88fa:	b151      	cbz	r1, 8912 <mbedtls_mpi_grow+0x3e>
            memcpy( p, X->p, X->n * ciL );
    88fc:	6862      	ldr	r2, [r4, #4]
    88fe:	0092      	lsls	r2, r2, #2
    8900:	f7ff fa70 	bl	7de4 <memcpy>
            mbedtls_mpi_zeroize( X->p, X->n );
    8904:	6861      	ldr	r1, [r4, #4]
    8906:	68a0      	ldr	r0, [r4, #8]
    8908:	f7ff ff59 	bl	87be <mbedtls_mpi_zeroize>
            mbedtls_free( X->p );
    890c:	68a0      	ldr	r0, [r4, #8]
    890e:	f7fc fa03 	bl	4d18 <mbedtls_free>
        X->n = nblimbs;
    8912:	6065      	str	r5, [r4, #4]
        X->p = p;
    8914:	60a6      	str	r6, [r4, #8]
    return( 0 );
    8916:	2000      	movs	r0, #0
    8918:	e7e7      	b.n	88ea <mbedtls_mpi_grow+0x16>
        return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    891a:	f06f 000f 	mvn.w	r0, #15
}
    891e:	4770      	bx	lr
            return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    8920:	f06f 000f 	mvn.w	r0, #15
    8924:	e7e1      	b.n	88ea <mbedtls_mpi_grow+0x16>

00008926 <mbedtls_mpi_copy>:
{
    8926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( X == Y )
    8928:	4288      	cmp	r0, r1
    892a:	d02c      	beq.n	8986 <mbedtls_mpi_copy+0x60>
    892c:	4606      	mov	r6, r0
    892e:	460d      	mov	r5, r1
    if( Y->n == 0 )
    8930:	684b      	ldr	r3, [r1, #4]
    8932:	b13b      	cbz	r3, 8944 <mbedtls_mpi_copy+0x1e>
    for( i = Y->n - 1; i > 0; i-- )
    8934:	3b01      	subs	r3, #1
    8936:	b14b      	cbz	r3, 894c <mbedtls_mpi_copy+0x26>
        if( Y->p[i] != 0 )
    8938:	68aa      	ldr	r2, [r5, #8]
    893a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    893e:	b92a      	cbnz	r2, 894c <mbedtls_mpi_copy+0x26>
    for( i = Y->n - 1; i > 0; i-- )
    8940:	3b01      	subs	r3, #1
    8942:	e7f8      	b.n	8936 <mbedtls_mpi_copy+0x10>
        mbedtls_mpi_free( X );
    8944:	f7ff ffb4 	bl	88b0 <mbedtls_mpi_free>
        return( 0 );
    8948:	2700      	movs	r7, #0
    894a:	e01a      	b.n	8982 <mbedtls_mpi_copy+0x5c>
    i++;
    894c:	1c5c      	adds	r4, r3, #1
    X->s = Y->s;
    894e:	682b      	ldr	r3, [r5, #0]
    8950:	6033      	str	r3, [r6, #0]
    if( X->n < i )
    8952:	6872      	ldr	r2, [r6, #4]
    8954:	42a2      	cmp	r2, r4
    8956:	d206      	bcs.n	8966 <mbedtls_mpi_copy+0x40>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i ) );
    8958:	4621      	mov	r1, r4
    895a:	4630      	mov	r0, r6
    895c:	f7ff ffba 	bl	88d4 <mbedtls_mpi_grow>
    8960:	4607      	mov	r7, r0
    8962:	b148      	cbz	r0, 8978 <mbedtls_mpi_copy+0x52>
    8964:	e00d      	b.n	8982 <mbedtls_mpi_copy+0x5c>
        memset( X->p + i, 0, ( X->n - i ) * ciL );
    8966:	68b0      	ldr	r0, [r6, #8]
    8968:	1b12      	subs	r2, r2, r4
    896a:	0092      	lsls	r2, r2, #2
    896c:	2100      	movs	r1, #0
    896e:	eb00 0084 	add.w	r0, r0, r4, lsl #2
    8972:	f7ff fa5b 	bl	7e2c <memset>
    int ret = 0;
    8976:	2700      	movs	r7, #0
    memcpy( X->p, Y->p, i * ciL );
    8978:	00a2      	lsls	r2, r4, #2
    897a:	68a9      	ldr	r1, [r5, #8]
    897c:	68b0      	ldr	r0, [r6, #8]
    897e:	f7ff fa31 	bl	7de4 <memcpy>
}
    8982:	4638      	mov	r0, r7
    8984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return( 0 );
    8986:	2700      	movs	r7, #0
    8988:	e7fb      	b.n	8982 <mbedtls_mpi_copy+0x5c>

0000898a <mbedtls_mpi_lset>:
{
    898a:	b570      	push	{r4, r5, r6, lr}
    898c:	4604      	mov	r4, r0
    898e:	460d      	mov	r5, r1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, 1 ) );
    8990:	2101      	movs	r1, #1
    8992:	f7ff ff9f 	bl	88d4 <mbedtls_mpi_grow>
    8996:	4606      	mov	r6, r0
    8998:	b108      	cbz	r0, 899e <mbedtls_mpi_lset+0x14>
}
    899a:	4630      	mov	r0, r6
    899c:	bd70      	pop	{r4, r5, r6, pc}
    memset( X->p, 0, X->n * ciL );
    899e:	6862      	ldr	r2, [r4, #4]
    89a0:	0092      	lsls	r2, r2, #2
    89a2:	2100      	movs	r1, #0
    89a4:	68a0      	ldr	r0, [r4, #8]
    89a6:	f7ff fa41 	bl	7e2c <memset>
    X->p[0] = ( z < 0 ) ? -z : z;
    89aa:	68a3      	ldr	r3, [r4, #8]
    89ac:	ea85 72e5 	eor.w	r2, r5, r5, asr #31
    89b0:	eba2 72e5 	sub.w	r2, r2, r5, asr #31
    89b4:	601a      	str	r2, [r3, #0]
    X->s    = ( z < 0 ) ? -1 : 1;
    89b6:	2d00      	cmp	r5, #0
    89b8:	db02      	blt.n	89c0 <mbedtls_mpi_lset+0x36>
    89ba:	2301      	movs	r3, #1
    89bc:	6023      	str	r3, [r4, #0]
    return( ret );
    89be:	e7ec      	b.n	899a <mbedtls_mpi_lset+0x10>
    X->s    = ( z < 0 ) ? -1 : 1;
    89c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    89c4:	e7fa      	b.n	89bc <mbedtls_mpi_lset+0x32>

000089c6 <mbedtls_mpi_get_bit>:
    if( X->n * biL <= pos )
    89c6:	6843      	ldr	r3, [r0, #4]
    89c8:	ebb1 1f43 	cmp.w	r1, r3, lsl #5
    89cc:	d20a      	bcs.n	89e4 <mbedtls_mpi_get_bit+0x1e>
    return( ( X->p[pos / biL] >> ( pos % biL ) ) & 0x01 );
    89ce:	6883      	ldr	r3, [r0, #8]
    89d0:	094a      	lsrs	r2, r1, #5
    89d2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    89d6:	f001 011f 	and.w	r1, r1, #31
    89da:	fa20 f101 	lsr.w	r1, r0, r1
    89de:	f001 0001 	and.w	r0, r1, #1
    89e2:	4770      	bx	lr
        return( 0 );
    89e4:	2000      	movs	r0, #0
}
    89e6:	4770      	bx	lr

000089e8 <mbedtls_mpi_bitlen>:
{
    89e8:	4602      	mov	r2, r0
    if( X->n == 0 )
    89ea:	6840      	ldr	r0, [r0, #4]
    89ec:	b190      	cbz	r0, 8a14 <mbedtls_mpi_bitlen+0x2c>
{
    89ee:	b510      	push	{r4, lr}
    for( i = X->n - 1; i > 0; i-- )
    89f0:	1e44      	subs	r4, r0, #1
    89f2:	b12c      	cbz	r4, 8a00 <mbedtls_mpi_bitlen+0x18>
        if( X->p[i] != 0 )
    89f4:	6893      	ldr	r3, [r2, #8]
    89f6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    89fa:	b90b      	cbnz	r3, 8a00 <mbedtls_mpi_bitlen+0x18>
    for( i = X->n - 1; i > 0; i-- )
    89fc:	3c01      	subs	r4, #1
    89fe:	e7f8      	b.n	89f2 <mbedtls_mpi_bitlen+0xa>
    j = biL - mbedtls_clz( X->p[i] );
    8a00:	6893      	ldr	r3, [r2, #8]
    8a02:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    8a06:	f7ff fcb1 	bl	836c <mbedtls_clz>
    8a0a:	f1c0 0020 	rsb	r0, r0, #32
    return( ( i * biL ) + j );
    8a0e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
}
    8a12:	bd10      	pop	{r4, pc}
    8a14:	4770      	bx	lr

00008a16 <mbedtls_mpi_size>:
{
    8a16:	b508      	push	{r3, lr}
    return( ( mbedtls_mpi_bitlen( X ) + 7 ) >> 3 );
    8a18:	f7ff ffe6 	bl	89e8 <mbedtls_mpi_bitlen>
    8a1c:	3007      	adds	r0, #7
}
    8a1e:	08c0      	lsrs	r0, r0, #3
    8a20:	bd08      	pop	{r3, pc}

00008a22 <mbedtls_mpi_read_binary>:
{
    8a22:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8a26:	4605      	mov	r5, r0
    8a28:	460f      	mov	r7, r1
    8a2a:	4616      	mov	r6, r2
    size_t const limbs    = CHARS_TO_LIMBS( buflen );
    8a2c:	f012 0303 	ands.w	r3, r2, #3
    8a30:	bf18      	it	ne
    8a32:	2301      	movne	r3, #1
    8a34:	eb03 0492 	add.w	r4, r3, r2, lsr #2
    size_t const overhead = ( limbs * ciL ) - buflen;
    8a38:	ebc2 0984 	rsb	r9, r2, r4, lsl #2
    if( X->n != limbs )
    8a3c:	6843      	ldr	r3, [r0, #4]
    8a3e:	42a3      	cmp	r3, r4
    8a40:	d00a      	beq.n	8a58 <mbedtls_mpi_read_binary+0x36>
        mbedtls_mpi_free( X );
    8a42:	f7ff ff35 	bl	88b0 <mbedtls_mpi_free>
        mbedtls_mpi_init( X );
    8a46:	4628      	mov	r0, r5
    8a48:	f7ff ff2c 	bl	88a4 <mbedtls_mpi_init>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, limbs ) );
    8a4c:	4621      	mov	r1, r4
    8a4e:	4628      	mov	r0, r5
    8a50:	f7ff ff40 	bl	88d4 <mbedtls_mpi_grow>
    8a54:	4680      	mov	r8, r0
    8a56:	b980      	cbnz	r0, 8a7a <mbedtls_mpi_read_binary+0x58>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( X, 0 ) );
    8a58:	2100      	movs	r1, #0
    8a5a:	4628      	mov	r0, r5
    8a5c:	f7ff ff95 	bl	898a <mbedtls_mpi_lset>
    8a60:	4680      	mov	r8, r0
    8a62:	b950      	cbnz	r0, 8a7a <mbedtls_mpi_read_binary+0x58>
    if( buf != NULL )
    8a64:	b14f      	cbz	r7, 8a7a <mbedtls_mpi_read_binary+0x58>
        Xp = (unsigned char*) X->p;
    8a66:	68a8      	ldr	r0, [r5, #8]
        memcpy( Xp + overhead, buf, buflen );
    8a68:	4632      	mov	r2, r6
    8a6a:	4639      	mov	r1, r7
    8a6c:	4448      	add	r0, r9
    8a6e:	f7ff f9b9 	bl	7de4 <memcpy>
        mpi_bigendian_to_host( X->p, limbs );
    8a72:	4621      	mov	r1, r4
    8a74:	68a8      	ldr	r0, [r5, #8]
    8a76:	f7ff fc99 	bl	83ac <mpi_bigendian_to_host>
}
    8a7a:	4640      	mov	r0, r8
    8a7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00008a80 <mbedtls_mpi_write_binary>:
{
    8a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8a82:	4606      	mov	r6, r0
    8a84:	4608      	mov	r0, r1
    stored_bytes = X->n * ciL;
    8a86:	6873      	ldr	r3, [r6, #4]
    8a88:	009f      	lsls	r7, r3, #2
    if( stored_bytes < buflen )
    8a8a:	ebb2 0f83 	cmp.w	r2, r3, lsl #2
    8a8e:	d80f      	bhi.n	8ab0 <mbedtls_mpi_write_binary+0x30>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    8a90:	4613      	mov	r3, r2
    8a92:	42bb      	cmp	r3, r7
    8a94:	d213      	bcs.n	8abe <mbedtls_mpi_write_binary+0x3e>
            if( GET_BYTE( X, i ) != 0 )
    8a96:	68b4      	ldr	r4, [r6, #8]
    8a98:	f023 0103 	bic.w	r1, r3, #3
    8a9c:	5864      	ldr	r4, [r4, r1]
    8a9e:	f003 0503 	and.w	r5, r3, #3
    8aa2:	00ed      	lsls	r5, r5, #3
    8aa4:	40ec      	lsrs	r4, r5
    8aa6:	f014 0fff 	tst.w	r4, #255	; 0xff
    8aaa:	d11a      	bne.n	8ae2 <mbedtls_mpi_write_binary+0x62>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    8aac:	3301      	adds	r3, #1
    8aae:	e7f0      	b.n	8a92 <mbedtls_mpi_write_binary+0x12>
        p = buf + buflen - stored_bytes;
    8ab0:	1bd2      	subs	r2, r2, r7
    8ab2:	188c      	adds	r4, r1, r2
        memset( buf, 0, buflen - stored_bytes );
    8ab4:	2100      	movs	r1, #0
    8ab6:	f7ff f9b9 	bl	7e2c <memset>
        p = buf + buflen - stored_bytes;
    8aba:	4620      	mov	r0, r4
        bytes_to_copy = stored_bytes;
    8abc:	463a      	mov	r2, r7
    for( i = 0; i < bytes_to_copy; i++ )
    8abe:	2300      	movs	r3, #0
    8ac0:	e00b      	b.n	8ada <mbedtls_mpi_write_binary+0x5a>
        p[bytes_to_copy - i - 1] = GET_BYTE( X, i );
    8ac2:	68b4      	ldr	r4, [r6, #8]
    8ac4:	f023 0103 	bic.w	r1, r3, #3
    8ac8:	5865      	ldr	r5, [r4, r1]
    8aca:	f003 0103 	and.w	r1, r3, #3
    8ace:	00c9      	lsls	r1, r1, #3
    8ad0:	40cd      	lsrs	r5, r1
    8ad2:	1ad4      	subs	r4, r2, r3
    8ad4:	3c01      	subs	r4, #1
    8ad6:	5505      	strb	r5, [r0, r4]
    for( i = 0; i < bytes_to_copy; i++ )
    8ad8:	3301      	adds	r3, #1
    8ada:	429a      	cmp	r2, r3
    8adc:	d8f1      	bhi.n	8ac2 <mbedtls_mpi_write_binary+0x42>
    return( 0 );
    8ade:	2000      	movs	r0, #0
}
    8ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                return( MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL );
    8ae2:	f06f 0007 	mvn.w	r0, #7
    8ae6:	e7fb      	b.n	8ae0 <mbedtls_mpi_write_binary+0x60>

00008ae8 <mbedtls_mpi_shift_l>:
{
    8ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8aea:	4605      	mov	r5, r0
    8aec:	460f      	mov	r7, r1
    v0 = count / (biL    );
    8aee:	094c      	lsrs	r4, r1, #5
    t1 = count & (biL - 1);
    8af0:	f001 061f 	and.w	r6, r1, #31
    i = mbedtls_mpi_bitlen( X ) + count;
    8af4:	f7ff ff78 	bl	89e8 <mbedtls_mpi_bitlen>
    8af8:	4438      	add	r0, r7
    if( X->n * biL < i )
    8afa:	686b      	ldr	r3, [r5, #4]
    8afc:	ebb0 1f43 	cmp.w	r0, r3, lsl #5
    8b00:	d810      	bhi.n	8b24 <mbedtls_mpi_shift_l+0x3c>
    if( v0 > 0 )
    8b02:	2f1f      	cmp	r7, #31
    8b04:	d924      	bls.n	8b50 <mbedtls_mpi_shift_l+0x68>
        for( i = X->n; i > v0; i-- )
    8b06:	686b      	ldr	r3, [r5, #4]
    8b08:	42a3      	cmp	r3, r4
    8b0a:	d91f      	bls.n	8b4c <mbedtls_mpi_shift_l+0x64>
            X->p[i - 1] = X->p[i - v0 - 1];
    8b0c:	68a9      	ldr	r1, [r5, #8]
    8b0e:	1b1a      	subs	r2, r3, r4
    8b10:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
    8b14:	181f      	adds	r7, r3, r0
    8b16:	4402      	add	r2, r0
    8b18:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    8b1c:	f841 2027 	str.w	r2, [r1, r7, lsl #2]
        for( i = X->n; i > v0; i-- )
    8b20:	3b01      	subs	r3, #1
    8b22:	e7f1      	b.n	8b08 <mbedtls_mpi_shift_l+0x20>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, BITS_TO_LIMBS( i ) ) );
    8b24:	f010 011f 	ands.w	r1, r0, #31
    8b28:	bf18      	it	ne
    8b2a:	2101      	movne	r1, #1
    8b2c:	eb01 1150 	add.w	r1, r1, r0, lsr #5
    8b30:	4628      	mov	r0, r5
    8b32:	f7ff fecf 	bl	88d4 <mbedtls_mpi_grow>
    8b36:	2800      	cmp	r0, #0
    8b38:	d0e3      	beq.n	8b02 <mbedtls_mpi_shift_l+0x1a>
    8b3a:	e00b      	b.n	8b54 <mbedtls_mpi_shift_l+0x6c>
            X->p[i - 1] = 0;
    8b3c:	68a9      	ldr	r1, [r5, #8]
    8b3e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    8b42:	3a01      	subs	r2, #1
    8b44:	2000      	movs	r0, #0
    8b46:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
        for( ; i > 0; i-- )
    8b4a:	3b01      	subs	r3, #1
    8b4c:	2b00      	cmp	r3, #0
    8b4e:	d1f5      	bne.n	8b3c <mbedtls_mpi_shift_l+0x54>
    if( t1 > 0 )
    8b50:	b9c6      	cbnz	r6, 8b84 <mbedtls_mpi_shift_l+0x9c>
    ret = 0;
    8b52:	2000      	movs	r0, #0
}
    8b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            r1 = X->p[i] >> (biL - t1);
    8b56:	68a8      	ldr	r0, [r5, #8]
    8b58:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
    8b5c:	f1c6 0320 	rsb	r3, r6, #32
            X->p[i] <<= t1;
    8b60:	fa01 f206 	lsl.w	r2, r1, r6
    8b64:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
            X->p[i] |= r0;
    8b68:	68a8      	ldr	r0, [r5, #8]
    8b6a:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
    8b6e:	433a      	orrs	r2, r7
    8b70:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
        for( i = v0; i < X->n; i++ )
    8b74:	3401      	adds	r4, #1
            r0 = r1;
    8b76:	fa21 f703 	lsr.w	r7, r1, r3
        for( i = v0; i < X->n; i++ )
    8b7a:	6869      	ldr	r1, [r5, #4]
    8b7c:	42a1      	cmp	r1, r4
    8b7e:	d8ea      	bhi.n	8b56 <mbedtls_mpi_shift_l+0x6e>
    ret = 0;
    8b80:	2000      	movs	r0, #0
    return( ret );
    8b82:	e7e7      	b.n	8b54 <mbedtls_mpi_shift_l+0x6c>
    mbedtls_mpi_uint r0 = 0, r1;
    8b84:	2700      	movs	r7, #0
    8b86:	e7f8      	b.n	8b7a <mbedtls_mpi_shift_l+0x92>

00008b88 <mbedtls_mpi_shift_r>:
{
    8b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    8b8a:	6843      	ldr	r3, [r0, #4]
    8b8c:	ebb3 1f51 	cmp.w	r3, r1, lsr #5
    8b90:	d325      	bcc.n	8bde <mbedtls_mpi_shift_r+0x56>
    8b92:	094c      	lsrs	r4, r1, #5
    8b94:	f001 071f 	and.w	r7, r1, #31
    8b98:	42a3      	cmp	r3, r4
    8b9a:	d01e      	beq.n	8bda <mbedtls_mpi_shift_r+0x52>
    if( v0 > 0 )
    8b9c:	291f      	cmp	r1, #31
    8b9e:	d836      	bhi.n	8c0e <mbedtls_mpi_shift_r+0x86>
    if( v1 > 0 )
    8ba0:	2f00      	cmp	r7, #0
    8ba2:	d038      	beq.n	8c16 <mbedtls_mpi_shift_r+0x8e>
        for( i = X->n; i > 0; i-- )
    8ba4:	6842      	ldr	r2, [r0, #4]
    mbedtls_mpi_uint r0 = 0, r1;
    8ba6:	f04f 0c00 	mov.w	ip, #0
        for( i = X->n; i > 0; i-- )
    8baa:	b392      	cbz	r2, 8c12 <mbedtls_mpi_shift_r+0x8a>
            r1 = X->p[i - 1] << (biL - v1);
    8bac:	6886      	ldr	r6, [r0, #8]
    8bae:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    8bb2:	3b01      	subs	r3, #1
    8bb4:	f856 5023 	ldr.w	r5, [r6, r3, lsl #2]
    8bb8:	f1c7 0120 	rsb	r1, r7, #32
            X->p[i - 1] >>= v1;
    8bbc:	fa25 f407 	lsr.w	r4, r5, r7
    8bc0:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
            X->p[i - 1] |= r0;
    8bc4:	6886      	ldr	r6, [r0, #8]
    8bc6:	f856 4023 	ldr.w	r4, [r6, r3, lsl #2]
    8bca:	ea44 040c 	orr.w	r4, r4, ip
    8bce:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
        for( i = X->n; i > 0; i-- )
    8bd2:	3a01      	subs	r2, #1
            r0 = r1;
    8bd4:	fa05 fc01 	lsl.w	ip, r5, r1
    8bd8:	e7e7      	b.n	8baa <mbedtls_mpi_shift_r+0x22>
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    8bda:	2f00      	cmp	r7, #0
    8bdc:	d0de      	beq.n	8b9c <mbedtls_mpi_shift_r+0x14>
        return mbedtls_mpi_lset( X, 0 );
    8bde:	2100      	movs	r1, #0
    8be0:	f7ff fed3 	bl	898a <mbedtls_mpi_lset>
    8be4:	e016      	b.n	8c14 <mbedtls_mpi_shift_r+0x8c>
            X->p[i] = X->p[i + v0];
    8be6:	6882      	ldr	r2, [r0, #8]
    8be8:	1919      	adds	r1, r3, r4
    8bea:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    8bee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for( i = 0; i < X->n - v0; i++ )
    8bf2:	3301      	adds	r3, #1
    8bf4:	6842      	ldr	r2, [r0, #4]
    8bf6:	1b12      	subs	r2, r2, r4
    8bf8:	429a      	cmp	r2, r3
    8bfa:	d8f4      	bhi.n	8be6 <mbedtls_mpi_shift_r+0x5e>
        for( ; i < X->n; i++ )
    8bfc:	6842      	ldr	r2, [r0, #4]
    8bfe:	429a      	cmp	r2, r3
    8c00:	d9ce      	bls.n	8ba0 <mbedtls_mpi_shift_r+0x18>
            X->p[i] = 0;
    8c02:	6882      	ldr	r2, [r0, #8]
    8c04:	2100      	movs	r1, #0
    8c06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for( ; i < X->n; i++ )
    8c0a:	3301      	adds	r3, #1
    8c0c:	e7f6      	b.n	8bfc <mbedtls_mpi_shift_r+0x74>
        for( i = 0; i < X->n - v0; i++ )
    8c0e:	2300      	movs	r3, #0
    8c10:	e7f0      	b.n	8bf4 <mbedtls_mpi_shift_r+0x6c>
    return( 0 );
    8c12:	2000      	movs	r0, #0
}
    8c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return( 0 );
    8c16:	2000      	movs	r0, #0
    8c18:	e7fc      	b.n	8c14 <mbedtls_mpi_shift_r+0x8c>

00008c1a <mbedtls_mpi_cmp_abs>:
{
    8c1a:	b430      	push	{r4, r5}
    for( i = X->n; i > 0; i-- )
    8c1c:	6843      	ldr	r3, [r0, #4]
    8c1e:	b143      	cbz	r3, 8c32 <mbedtls_mpi_cmp_abs+0x18>
        if( X->p[i - 1] != 0 )
    8c20:	6884      	ldr	r4, [r0, #8]
    8c22:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    8c26:	3a01      	subs	r2, #1
    8c28:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    8c2c:	b90a      	cbnz	r2, 8c32 <mbedtls_mpi_cmp_abs+0x18>
    for( i = X->n; i > 0; i-- )
    8c2e:	3b01      	subs	r3, #1
    8c30:	e7f5      	b.n	8c1e <mbedtls_mpi_cmp_abs+0x4>
    for( j = Y->n; j > 0; j-- )
    8c32:	684a      	ldr	r2, [r1, #4]
    8c34:	b142      	cbz	r2, 8c48 <mbedtls_mpi_cmp_abs+0x2e>
        if( Y->p[j - 1] != 0 )
    8c36:	688d      	ldr	r5, [r1, #8]
    8c38:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
    8c3c:	3c01      	subs	r4, #1
    8c3e:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
    8c42:	b90c      	cbnz	r4, 8c48 <mbedtls_mpi_cmp_abs+0x2e>
    for( j = Y->n; j > 0; j-- )
    8c44:	3a01      	subs	r2, #1
    8c46:	e7f5      	b.n	8c34 <mbedtls_mpi_cmp_abs+0x1a>
    if( i == 0 && j == 0 )
    8c48:	b903      	cbnz	r3, 8c4c <mbedtls_mpi_cmp_abs+0x32>
    8c4a:	b1c2      	cbz	r2, 8c7e <mbedtls_mpi_cmp_abs+0x64>
    if( i > j ) return(  1 );
    8c4c:	4293      	cmp	r3, r2
    8c4e:	d818      	bhi.n	8c82 <mbedtls_mpi_cmp_abs+0x68>
    if( j > i ) return( -1 );
    8c50:	d203      	bcs.n	8c5a <mbedtls_mpi_cmp_abs+0x40>
    8c52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    8c56:	e015      	b.n	8c84 <mbedtls_mpi_cmp_abs+0x6a>
    for( ; i > 0; i-- )
    8c58:	3b01      	subs	r3, #1
    8c5a:	b173      	cbz	r3, 8c7a <mbedtls_mpi_cmp_abs+0x60>
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    8c5c:	6884      	ldr	r4, [r0, #8]
    8c5e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    8c62:	3a01      	subs	r2, #1
    8c64:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    8c68:	688d      	ldr	r5, [r1, #8]
    8c6a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    8c6e:	4294      	cmp	r4, r2
    8c70:	d80a      	bhi.n	8c88 <mbedtls_mpi_cmp_abs+0x6e>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -1 );
    8c72:	d2f1      	bcs.n	8c58 <mbedtls_mpi_cmp_abs+0x3e>
    8c74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    8c78:	e004      	b.n	8c84 <mbedtls_mpi_cmp_abs+0x6a>
    return( 0 );
    8c7a:	2000      	movs	r0, #0
    8c7c:	e002      	b.n	8c84 <mbedtls_mpi_cmp_abs+0x6a>
        return( 0 );
    8c7e:	2000      	movs	r0, #0
    8c80:	e000      	b.n	8c84 <mbedtls_mpi_cmp_abs+0x6a>
    if( i > j ) return(  1 );
    8c82:	2001      	movs	r0, #1
}
    8c84:	bc30      	pop	{r4, r5}
    8c86:	4770      	bx	lr
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    8c88:	2001      	movs	r0, #1
    8c8a:	e7fb      	b.n	8c84 <mbedtls_mpi_cmp_abs+0x6a>

00008c8c <mbedtls_mpi_cmp_mpi>:
{
    8c8c:	b470      	push	{r4, r5, r6}
    8c8e:	4606      	mov	r6, r0
    for( i = X->n; i > 0; i-- )
    8c90:	6843      	ldr	r3, [r0, #4]
    8c92:	b143      	cbz	r3, 8ca6 <mbedtls_mpi_cmp_mpi+0x1a>
        if( X->p[i - 1] != 0 )
    8c94:	68b4      	ldr	r4, [r6, #8]
    8c96:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    8c9a:	3a01      	subs	r2, #1
    8c9c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    8ca0:	b90a      	cbnz	r2, 8ca6 <mbedtls_mpi_cmp_mpi+0x1a>
    for( i = X->n; i > 0; i-- )
    8ca2:	3b01      	subs	r3, #1
    8ca4:	e7f5      	b.n	8c92 <mbedtls_mpi_cmp_mpi+0x6>
    for( j = Y->n; j > 0; j-- )
    8ca6:	684a      	ldr	r2, [r1, #4]
    8ca8:	b142      	cbz	r2, 8cbc <mbedtls_mpi_cmp_mpi+0x30>
        if( Y->p[j - 1] != 0 )
    8caa:	688d      	ldr	r5, [r1, #8]
    8cac:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
    8cb0:	3c01      	subs	r4, #1
    8cb2:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
    8cb6:	b90c      	cbnz	r4, 8cbc <mbedtls_mpi_cmp_mpi+0x30>
    for( j = Y->n; j > 0; j-- )
    8cb8:	3a01      	subs	r2, #1
    8cba:	e7f5      	b.n	8ca8 <mbedtls_mpi_cmp_mpi+0x1c>
    if( i == 0 && j == 0 )
    8cbc:	b903      	cbnz	r3, 8cc0 <mbedtls_mpi_cmp_mpi+0x34>
    8cbe:	b34a      	cbz	r2, 8d14 <mbedtls_mpi_cmp_mpi+0x88>
    if( i > j ) return(  X->s );
    8cc0:	4293      	cmp	r3, r2
    8cc2:	d80f      	bhi.n	8ce4 <mbedtls_mpi_cmp_mpi+0x58>
    if( j > i ) return( -Y->s );
    8cc4:	4293      	cmp	r3, r2
    8cc6:	d310      	bcc.n	8cea <mbedtls_mpi_cmp_mpi+0x5e>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    8cc8:	6830      	ldr	r0, [r6, #0]
    8cca:	2800      	cmp	r0, #0
    8ccc:	dd02      	ble.n	8cd4 <mbedtls_mpi_cmp_mpi+0x48>
    8cce:	680a      	ldr	r2, [r1, #0]
    8cd0:	2a00      	cmp	r2, #0
    8cd2:	db21      	blt.n	8d18 <mbedtls_mpi_cmp_mpi+0x8c>
    if( Y->s > 0 && X->s < 0 ) return( -1 );
    8cd4:	680a      	ldr	r2, [r1, #0]
    8cd6:	2a00      	cmp	r2, #0
    8cd8:	dd0b      	ble.n	8cf2 <mbedtls_mpi_cmp_mpi+0x66>
    8cda:	2800      	cmp	r0, #0
    8cdc:	da09      	bge.n	8cf2 <mbedtls_mpi_cmp_mpi+0x66>
    8cde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    8ce2:	e000      	b.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>
    if( i > j ) return(  X->s );
    8ce4:	6830      	ldr	r0, [r6, #0]
}
    8ce6:	bc70      	pop	{r4, r5, r6}
    8ce8:	4770      	bx	lr
    if( j > i ) return( -Y->s );
    8cea:	6808      	ldr	r0, [r1, #0]
    8cec:	4240      	negs	r0, r0
    8cee:	e7fa      	b.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>
    for( ; i > 0; i-- )
    8cf0:	3b01      	subs	r3, #1
    8cf2:	b16b      	cbz	r3, 8d10 <mbedtls_mpi_cmp_mpi+0x84>
        if( X->p[i - 1] > Y->p[i - 1] ) return(  X->s );
    8cf4:	68b4      	ldr	r4, [r6, #8]
    8cf6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    8cfa:	3a01      	subs	r2, #1
    8cfc:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    8d00:	688d      	ldr	r5, [r1, #8]
    8d02:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    8d06:	4294      	cmp	r4, r2
    8d08:	d8ed      	bhi.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -X->s );
    8d0a:	d2f1      	bcs.n	8cf0 <mbedtls_mpi_cmp_mpi+0x64>
    8d0c:	4240      	negs	r0, r0
    8d0e:	e7ea      	b.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>
    return( 0 );
    8d10:	2000      	movs	r0, #0
    8d12:	e7e8      	b.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>
        return( 0 );
    8d14:	2000      	movs	r0, #0
    8d16:	e7e6      	b.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    8d18:	2001      	movs	r0, #1
    8d1a:	e7e4      	b.n	8ce6 <mbedtls_mpi_cmp_mpi+0x5a>

00008d1c <mbedtls_mpi_cmp_int>:
{
    8d1c:	b500      	push	{lr}
    8d1e:	b085      	sub	sp, #20
    *p  = ( z < 0 ) ? -z : z;
    8d20:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
    8d24:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
    8d28:	9300      	str	r3, [sp, #0]
    Y.s = ( z < 0 ) ? -1 : 1;
    8d2a:	2900      	cmp	r1, #0
    8d2c:	db0b      	blt.n	8d46 <mbedtls_mpi_cmp_int+0x2a>
    8d2e:	2301      	movs	r3, #1
    8d30:	9301      	str	r3, [sp, #4]
    Y.n = 1;
    8d32:	2301      	movs	r3, #1
    8d34:	9302      	str	r3, [sp, #8]
    Y.p = p;
    8d36:	f8cd d00c 	str.w	sp, [sp, #12]
    return( mbedtls_mpi_cmp_mpi( X, &Y ) );
    8d3a:	a901      	add	r1, sp, #4
    8d3c:	f7ff ffa6 	bl	8c8c <mbedtls_mpi_cmp_mpi>
}
    8d40:	b005      	add	sp, #20
    8d42:	f85d fb04 	ldr.w	pc, [sp], #4
    Y.s = ( z < 0 ) ? -1 : 1;
    8d46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8d4a:	e7f1      	b.n	8d30 <mbedtls_mpi_cmp_int+0x14>

00008d4c <mbedtls_mpi_add_abs>:
{
    8d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d4e:	4607      	mov	r7, r0
    8d50:	4614      	mov	r4, r2
    if( X == B )
    8d52:	4290      	cmp	r0, r2
    8d54:	d014      	beq.n	8d80 <mbedtls_mpi_add_abs+0x34>
    if( X != A )
    8d56:	42b9      	cmp	r1, r7
    8d58:	d005      	beq.n	8d66 <mbedtls_mpi_add_abs+0x1a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    8d5a:	4638      	mov	r0, r7
    8d5c:	f7ff fde3 	bl	8926 <mbedtls_mpi_copy>
    8d60:	4684      	mov	ip, r0
    8d62:	2800      	cmp	r0, #0
    8d64:	d143      	bne.n	8dee <mbedtls_mpi_add_abs+0xa2>
    X->s = 1;
    8d66:	2301      	movs	r3, #1
    8d68:	603b      	str	r3, [r7, #0]
    for( j = B->n; j > 0; j-- )
    8d6a:	6866      	ldr	r6, [r4, #4]
    8d6c:	b15e      	cbz	r6, 8d86 <mbedtls_mpi_add_abs+0x3a>
        if( B->p[j - 1] != 0 )
    8d6e:	68a1      	ldr	r1, [r4, #8]
    8d70:	f106 4380 	add.w	r3, r6, #1073741824	; 0x40000000
    8d74:	3b01      	subs	r3, #1
    8d76:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    8d7a:	b923      	cbnz	r3, 8d86 <mbedtls_mpi_add_abs+0x3a>
    for( j = B->n; j > 0; j-- )
    8d7c:	3e01      	subs	r6, #1
    8d7e:	e7f5      	b.n	8d6c <mbedtls_mpi_add_abs+0x20>
        const mbedtls_mpi *T = A; A = X; B = T;
    8d80:	460c      	mov	r4, r1
    8d82:	4601      	mov	r1, r0
    8d84:	e7e7      	b.n	8d56 <mbedtls_mpi_add_abs+0xa>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    8d86:	4631      	mov	r1, r6
    8d88:	4638      	mov	r0, r7
    8d8a:	f7ff fda3 	bl	88d4 <mbedtls_mpi_grow>
    8d8e:	4684      	mov	ip, r0
    8d90:	bb68      	cbnz	r0, 8dee <mbedtls_mpi_add_abs+0xa2>
    o = B->p; p = X->p; c = 0;
    8d92:	68a0      	ldr	r0, [r4, #8]
    8d94:	68bb      	ldr	r3, [r7, #8]
    8d96:	2400      	movs	r4, #0
    for( i = 0; i < j; i++, o++, p++ )
    8d98:	4625      	mov	r5, r4
    8d9a:	e00e      	b.n	8dba <mbedtls_mpi_add_abs+0x6e>
        tmp= *o;
    8d9c:	f850 1b04 	ldr.w	r1, [r0], #4
        *p +=  c; c  = ( *p <  c );
    8da0:	681a      	ldr	r2, [r3, #0]
    8da2:	18a4      	adds	r4, r4, r2
    8da4:	bf2c      	ite	cs
    8da6:	2201      	movcs	r2, #1
    8da8:	2200      	movcc	r2, #0
        *p += tmp; c += ( *p < tmp );
    8daa:	440c      	add	r4, r1
    8dac:	f843 4b04 	str.w	r4, [r3], #4
    8db0:	428c      	cmp	r4, r1
    8db2:	bf2c      	ite	cs
    8db4:	4614      	movcs	r4, r2
    8db6:	1c54      	addcc	r4, r2, #1
    for( i = 0; i < j; i++, o++, p++ )
    8db8:	3501      	adds	r5, #1
    8dba:	42b5      	cmp	r5, r6
    8dbc:	d3ee      	bcc.n	8d9c <mbedtls_mpi_add_abs+0x50>
    8dbe:	e008      	b.n	8dd2 <mbedtls_mpi_add_abs+0x86>
        *p += c; c = ( *p < c ); i++; p++;
    8dc0:	681a      	ldr	r2, [r3, #0]
    8dc2:	4422      	add	r2, r4
    8dc4:	f843 2b04 	str.w	r2, [r3], #4
    8dc8:	42a2      	cmp	r2, r4
    8dca:	bf2c      	ite	cs
    8dcc:	2400      	movcs	r4, #0
    8dce:	2401      	movcc	r4, #1
    8dd0:	3501      	adds	r5, #1
    while( c != 0 )
    8dd2:	b164      	cbz	r4, 8dee <mbedtls_mpi_add_abs+0xa2>
        if( i >= X->n )
    8dd4:	687a      	ldr	r2, [r7, #4]
    8dd6:	42aa      	cmp	r2, r5
    8dd8:	d8f2      	bhi.n	8dc0 <mbedtls_mpi_add_abs+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + 1 ) );
    8dda:	1c69      	adds	r1, r5, #1
    8ddc:	4638      	mov	r0, r7
    8dde:	f7ff fd79 	bl	88d4 <mbedtls_mpi_grow>
    8de2:	4684      	mov	ip, r0
    8de4:	b918      	cbnz	r0, 8dee <mbedtls_mpi_add_abs+0xa2>
            p = X->p + i;
    8de6:	68bb      	ldr	r3, [r7, #8]
    8de8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    8dec:	e7e8      	b.n	8dc0 <mbedtls_mpi_add_abs+0x74>
}
    8dee:	4660      	mov	r0, ip
    8df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00008df2 <mbedtls_mpi_sub_abs>:
{
    8df2:	b5f0      	push	{r4, r5, r6, r7, lr}
    8df4:	b085      	sub	sp, #20
    8df6:	4605      	mov	r5, r0
    8df8:	460c      	mov	r4, r1
    8dfa:	4616      	mov	r6, r2
    mbedtls_mpi_init( &TB );
    8dfc:	a801      	add	r0, sp, #4
    8dfe:	f7ff fd51 	bl	88a4 <mbedtls_mpi_init>
    if( X == B )
    8e02:	42b5      	cmp	r5, r6
    8e04:	d014      	beq.n	8e30 <mbedtls_mpi_sub_abs+0x3e>
    if( X != A )
    8e06:	42a5      	cmp	r5, r4
    8e08:	d005      	beq.n	8e16 <mbedtls_mpi_sub_abs+0x24>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    8e0a:	4621      	mov	r1, r4
    8e0c:	4628      	mov	r0, r5
    8e0e:	f7ff fd8a 	bl	8926 <mbedtls_mpi_copy>
    8e12:	4607      	mov	r7, r0
    8e14:	b9d8      	cbnz	r0, 8e4e <mbedtls_mpi_sub_abs+0x5c>
    X->s = 1;
    8e16:	2301      	movs	r3, #1
    8e18:	602b      	str	r3, [r5, #0]
    for( n = B->n; n > 0; n-- )
    8e1a:	6874      	ldr	r4, [r6, #4]
    8e1c:	b184      	cbz	r4, 8e40 <mbedtls_mpi_sub_abs+0x4e>
        if( B->p[n - 1] != 0 )
    8e1e:	68b1      	ldr	r1, [r6, #8]
    8e20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    8e24:	3b01      	subs	r3, #1
    8e26:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    8e2a:	b94b      	cbnz	r3, 8e40 <mbedtls_mpi_sub_abs+0x4e>
    for( n = B->n; n > 0; n-- )
    8e2c:	3c01      	subs	r4, #1
    8e2e:	e7f5      	b.n	8e1c <mbedtls_mpi_sub_abs+0x2a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) );
    8e30:	4631      	mov	r1, r6
    8e32:	a801      	add	r0, sp, #4
    8e34:	f7ff fd77 	bl	8926 <mbedtls_mpi_copy>
    8e38:	4607      	mov	r7, r0
    8e3a:	b940      	cbnz	r0, 8e4e <mbedtls_mpi_sub_abs+0x5c>
        B = &TB;
    8e3c:	ae01      	add	r6, sp, #4
    8e3e:	e7e2      	b.n	8e06 <mbedtls_mpi_sub_abs+0x14>
    carry = mpi_sub_hlp( n, X->p, B->p );
    8e40:	68b2      	ldr	r2, [r6, #8]
    8e42:	68a9      	ldr	r1, [r5, #8]
    8e44:	4620      	mov	r0, r4
    8e46:	f7ff fac9 	bl	83dc <mpi_sub_hlp>
    if( carry != 0 )
    8e4a:	b950      	cbnz	r0, 8e62 <mbedtls_mpi_sub_abs+0x70>
    ret = 0;
    8e4c:	2700      	movs	r7, #0
    mbedtls_mpi_free( &TB );
    8e4e:	a801      	add	r0, sp, #4
    8e50:	f7ff fd2e 	bl	88b0 <mbedtls_mpi_free>
}
    8e54:	4638      	mov	r0, r7
    8e56:	b005      	add	sp, #20
    8e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
            --X->p[n];
    8e5a:	3b01      	subs	r3, #1
    8e5c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for( ; n < X->n && X->p[n] == 0; n++ )
    8e60:	3401      	adds	r4, #1
    8e62:	6869      	ldr	r1, [r5, #4]
    8e64:	42a1      	cmp	r1, r4
    8e66:	d904      	bls.n	8e72 <mbedtls_mpi_sub_abs+0x80>
    8e68:	68aa      	ldr	r2, [r5, #8]
    8e6a:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
    8e6e:	2b00      	cmp	r3, #0
    8e70:	d0f3      	beq.n	8e5a <mbedtls_mpi_sub_abs+0x68>
        if( n == X->n )
    8e72:	42a1      	cmp	r1, r4
    8e74:	d007      	beq.n	8e86 <mbedtls_mpi_sub_abs+0x94>
        --X->p[n];
    8e76:	68aa      	ldr	r2, [r5, #8]
    8e78:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
    8e7c:	3b01      	subs	r3, #1
    8e7e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    ret = 0;
    8e82:	2700      	movs	r7, #0
    8e84:	e7e3      	b.n	8e4e <mbedtls_mpi_sub_abs+0x5c>
            return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    8e86:	f06f 0709 	mvn.w	r7, #9
    8e8a:	e7e3      	b.n	8e54 <mbedtls_mpi_sub_abs+0x62>

00008e8c <mbedtls_mpi_add_mpi>:
{
    8e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e8e:	4606      	mov	r6, r0
    8e90:	460c      	mov	r4, r1
    8e92:	4615      	mov	r5, r2
    s = A->s;
    8e94:	680f      	ldr	r7, [r1, #0]
    if( A->s * B->s < 0 )
    8e96:	6813      	ldr	r3, [r2, #0]
    8e98:	fb07 f303 	mul.w	r3, r7, r3
    8e9c:	2b00      	cmp	r3, #0
    8e9e:	da16      	bge.n	8ece <mbedtls_mpi_add_mpi+0x42>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    8ea0:	4611      	mov	r1, r2
    8ea2:	4620      	mov	r0, r4
    8ea4:	f7ff feb9 	bl	8c1a <mbedtls_mpi_cmp_abs>
    8ea8:	2800      	cmp	r0, #0
    8eaa:	db07      	blt.n	8ebc <mbedtls_mpi_add_mpi+0x30>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    8eac:	462a      	mov	r2, r5
    8eae:	4621      	mov	r1, r4
    8eb0:	4630      	mov	r0, r6
    8eb2:	f7ff ff9e 	bl	8df2 <mbedtls_mpi_sub_abs>
    8eb6:	b970      	cbnz	r0, 8ed6 <mbedtls_mpi_add_mpi+0x4a>
            X->s =  s;
    8eb8:	6037      	str	r7, [r6, #0]
    8eba:	e00c      	b.n	8ed6 <mbedtls_mpi_add_mpi+0x4a>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    8ebc:	4622      	mov	r2, r4
    8ebe:	4629      	mov	r1, r5
    8ec0:	4630      	mov	r0, r6
    8ec2:	f7ff ff96 	bl	8df2 <mbedtls_mpi_sub_abs>
    8ec6:	b930      	cbnz	r0, 8ed6 <mbedtls_mpi_add_mpi+0x4a>
            X->s = -s;
    8ec8:	427f      	negs	r7, r7
    8eca:	6037      	str	r7, [r6, #0]
    8ecc:	e003      	b.n	8ed6 <mbedtls_mpi_add_mpi+0x4a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    8ece:	f7ff ff3d 	bl	8d4c <mbedtls_mpi_add_abs>
    8ed2:	b900      	cbnz	r0, 8ed6 <mbedtls_mpi_add_mpi+0x4a>
        X->s = s;
    8ed4:	6037      	str	r7, [r6, #0]
}
    8ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00008ed8 <mbedtls_mpi_sub_mpi>:
{
    8ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8eda:	4606      	mov	r6, r0
    8edc:	460c      	mov	r4, r1
    8ede:	4615      	mov	r5, r2
    s = A->s;
    8ee0:	680f      	ldr	r7, [r1, #0]
    if( A->s * B->s > 0 )
    8ee2:	6813      	ldr	r3, [r2, #0]
    8ee4:	fb07 f303 	mul.w	r3, r7, r3
    8ee8:	2b00      	cmp	r3, #0
    8eea:	dd17      	ble.n	8f1c <mbedtls_mpi_sub_mpi+0x44>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    8eec:	4611      	mov	r1, r2
    8eee:	4620      	mov	r0, r4
    8ef0:	f7ff fe93 	bl	8c1a <mbedtls_mpi_cmp_abs>
    8ef4:	2800      	cmp	r0, #0
    8ef6:	db07      	blt.n	8f08 <mbedtls_mpi_sub_mpi+0x30>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    8ef8:	462a      	mov	r2, r5
    8efa:	4621      	mov	r1, r4
    8efc:	4630      	mov	r0, r6
    8efe:	f7ff ff78 	bl	8df2 <mbedtls_mpi_sub_abs>
    8f02:	b900      	cbnz	r0, 8f06 <mbedtls_mpi_sub_mpi+0x2e>
            X->s =  s;
    8f04:	6037      	str	r7, [r6, #0]
}
    8f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    8f08:	4622      	mov	r2, r4
    8f0a:	4629      	mov	r1, r5
    8f0c:	4630      	mov	r0, r6
    8f0e:	f7ff ff70 	bl	8df2 <mbedtls_mpi_sub_abs>
    8f12:	2800      	cmp	r0, #0
    8f14:	d1f7      	bne.n	8f06 <mbedtls_mpi_sub_mpi+0x2e>
            X->s = -s;
    8f16:	427f      	negs	r7, r7
    8f18:	6037      	str	r7, [r6, #0]
    8f1a:	e7f4      	b.n	8f06 <mbedtls_mpi_sub_mpi+0x2e>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    8f1c:	f7ff ff16 	bl	8d4c <mbedtls_mpi_add_abs>
    8f20:	2800      	cmp	r0, #0
    8f22:	d1f0      	bne.n	8f06 <mbedtls_mpi_sub_mpi+0x2e>
        X->s = s;
    8f24:	6037      	str	r7, [r6, #0]
    return( ret );
    8f26:	e7ee      	b.n	8f06 <mbedtls_mpi_sub_mpi+0x2e>

00008f28 <mbedtls_mpi_mul_mpi>:
{
    8f28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8f2c:	b087      	sub	sp, #28
    8f2e:	4680      	mov	r8, r0
    8f30:	460e      	mov	r6, r1
    8f32:	4617      	mov	r7, r2
    mbedtls_mpi_init( &TA ); mbedtls_mpi_init( &TB );
    8f34:	a803      	add	r0, sp, #12
    8f36:	f7ff fcb5 	bl	88a4 <mbedtls_mpi_init>
    8f3a:	4668      	mov	r0, sp
    8f3c:	f7ff fcb2 	bl	88a4 <mbedtls_mpi_init>
    if( X == A ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TA, A ) ); A = &TA; }
    8f40:	45b0      	cmp	r8, r6
    8f42:	d00c      	beq.n	8f5e <mbedtls_mpi_mul_mpi+0x36>
    if( X == B ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) ); B = &TB; }
    8f44:	45b8      	cmp	r8, r7
    8f46:	d012      	beq.n	8f6e <mbedtls_mpi_mul_mpi+0x46>
    for( i = A->n; i > 0; i-- )
    8f48:	6875      	ldr	r5, [r6, #4]
    8f4a:	b1c5      	cbz	r5, 8f7e <mbedtls_mpi_mul_mpi+0x56>
        if( A->p[i - 1] != 0 )
    8f4c:	68b2      	ldr	r2, [r6, #8]
    8f4e:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    8f52:	3b01      	subs	r3, #1
    8f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8f58:	b98b      	cbnz	r3, 8f7e <mbedtls_mpi_mul_mpi+0x56>
    for( i = A->n; i > 0; i-- )
    8f5a:	3d01      	subs	r5, #1
    8f5c:	e7f5      	b.n	8f4a <mbedtls_mpi_mul_mpi+0x22>
    if( X == A ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TA, A ) ); A = &TA; }
    8f5e:	4631      	mov	r1, r6
    8f60:	a803      	add	r0, sp, #12
    8f62:	f7ff fce0 	bl	8926 <mbedtls_mpi_copy>
    8f66:	4681      	mov	r9, r0
    8f68:	b9d0      	cbnz	r0, 8fa0 <mbedtls_mpi_mul_mpi+0x78>
    8f6a:	ae03      	add	r6, sp, #12
    8f6c:	e7ea      	b.n	8f44 <mbedtls_mpi_mul_mpi+0x1c>
    if( X == B ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) ); B = &TB; }
    8f6e:	4639      	mov	r1, r7
    8f70:	4668      	mov	r0, sp
    8f72:	f7ff fcd8 	bl	8926 <mbedtls_mpi_copy>
    8f76:	4681      	mov	r9, r0
    8f78:	b990      	cbnz	r0, 8fa0 <mbedtls_mpi_mul_mpi+0x78>
    8f7a:	466f      	mov	r7, sp
    8f7c:	e7e4      	b.n	8f48 <mbedtls_mpi_mul_mpi+0x20>
    for( j = B->n; j > 0; j-- )
    8f7e:	687c      	ldr	r4, [r7, #4]
    8f80:	b144      	cbz	r4, 8f94 <mbedtls_mpi_mul_mpi+0x6c>
        if( B->p[j - 1] != 0 )
    8f82:	68ba      	ldr	r2, [r7, #8]
    8f84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    8f88:	3b01      	subs	r3, #1
    8f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8f8e:	b90b      	cbnz	r3, 8f94 <mbedtls_mpi_mul_mpi+0x6c>
    for( j = B->n; j > 0; j-- )
    8f90:	3c01      	subs	r4, #1
    8f92:	e7f5      	b.n	8f80 <mbedtls_mpi_mul_mpi+0x58>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + j ) );
    8f94:	1929      	adds	r1, r5, r4
    8f96:	4640      	mov	r0, r8
    8f98:	f7ff fc9c 	bl	88d4 <mbedtls_mpi_grow>
    8f9c:	4681      	mov	r9, r0
    8f9e:	b148      	cbz	r0, 8fb4 <mbedtls_mpi_mul_mpi+0x8c>
    mbedtls_mpi_free( &TB ); mbedtls_mpi_free( &TA );
    8fa0:	4668      	mov	r0, sp
    8fa2:	f7ff fc85 	bl	88b0 <mbedtls_mpi_free>
    8fa6:	a803      	add	r0, sp, #12
    8fa8:	f7ff fc82 	bl	88b0 <mbedtls_mpi_free>
}
    8fac:	4648      	mov	r0, r9
    8fae:	b007      	add	sp, #28
    8fb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( X, 0 ) );
    8fb4:	2100      	movs	r1, #0
    8fb6:	4640      	mov	r0, r8
    8fb8:	f7ff fce7 	bl	898a <mbedtls_mpi_lset>
    8fbc:	4681      	mov	r9, r0
    8fbe:	2800      	cmp	r0, #0
    8fc0:	d1ee      	bne.n	8fa0 <mbedtls_mpi_mul_mpi+0x78>
    for( ; j > 0; j-- )
    8fc2:	b17c      	cbz	r4, 8fe4 <mbedtls_mpi_mul_mpi+0xbc>
        mpi_mul_hlp( i, A->p, X->p + j - 1, B->p[j - 1] );
    8fc4:	f8d8 1008 	ldr.w	r1, [r8, #8]
    8fc8:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
    8fcc:	3a01      	subs	r2, #1
    8fce:	68bb      	ldr	r3, [r7, #8]
    8fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8fd4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8fd8:	68b1      	ldr	r1, [r6, #8]
    8fda:	4628      	mov	r0, r5
    8fdc:	f7ff fa18 	bl	8410 <mpi_mul_hlp>
    for( ; j > 0; j-- )
    8fe0:	3c01      	subs	r4, #1
    8fe2:	e7ee      	b.n	8fc2 <mbedtls_mpi_mul_mpi+0x9a>
    X->s = A->s * B->s;
    8fe4:	6832      	ldr	r2, [r6, #0]
    8fe6:	683b      	ldr	r3, [r7, #0]
    8fe8:	fb03 f302 	mul.w	r3, r3, r2
    8fec:	f8c8 3000 	str.w	r3, [r8]
    8ff0:	e7d6      	b.n	8fa0 <mbedtls_mpi_mul_mpi+0x78>

00008ff2 <mbedtls_mpi_mul_int>:
{
    8ff2:	b500      	push	{lr}
    8ff4:	b085      	sub	sp, #20
    _B.s = 1;
    8ff6:	2301      	movs	r3, #1
    8ff8:	9301      	str	r3, [sp, #4]
    _B.n = 1;
    8ffa:	9302      	str	r3, [sp, #8]
    _B.p = p;
    8ffc:	f8cd d00c 	str.w	sp, [sp, #12]
    p[0] = b;
    9000:	9200      	str	r2, [sp, #0]
    return( mbedtls_mpi_mul_mpi( X, A, &_B ) );
    9002:	aa01      	add	r2, sp, #4
    9004:	f7ff ff90 	bl	8f28 <mbedtls_mpi_mul_mpi>
}
    9008:	b005      	add	sp, #20
    900a:	f85d fb04 	ldr.w	pc, [sp], #4

0000900e <mbedtls_mpi_div_mpi>:
{
    900e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9012:	b097      	sub	sp, #92	; 0x5c
    9014:	4606      	mov	r6, r0
    9016:	460f      	mov	r7, r1
    9018:	4615      	mov	r5, r2
    901a:	461c      	mov	r4, r3
    if( mbedtls_mpi_cmp_int( B, 0 ) == 0 )
    901c:	2100      	movs	r1, #0
    901e:	4618      	mov	r0, r3
    9020:	f7ff fe7c 	bl	8d1c <mbedtls_mpi_cmp_int>
    9024:	2800      	cmp	r0, #0
    9026:	f000 81b7 	beq.w	9398 <mbedtls_mpi_div_mpi+0x38a>
    mbedtls_mpi_init( &X ); mbedtls_mpi_init( &Y ); mbedtls_mpi_init( &Z );
    902a:	a813      	add	r0, sp, #76	; 0x4c
    902c:	f7ff fc3a 	bl	88a4 <mbedtls_mpi_init>
    9030:	a810      	add	r0, sp, #64	; 0x40
    9032:	f7ff fc37 	bl	88a4 <mbedtls_mpi_init>
    9036:	a80d      	add	r0, sp, #52	; 0x34
    9038:	f7ff fc34 	bl	88a4 <mbedtls_mpi_init>
    mbedtls_mpi_init( &T1 ); mbedtls_mpi_init( &T2 );
    903c:	a80a      	add	r0, sp, #40	; 0x28
    903e:	f7ff fc31 	bl	88a4 <mbedtls_mpi_init>
    9042:	a807      	add	r0, sp, #28
    9044:	f7ff fc2e 	bl	88a4 <mbedtls_mpi_init>
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    9048:	4621      	mov	r1, r4
    904a:	4628      	mov	r0, r5
    904c:	f7ff fde5 	bl	8c1a <mbedtls_mpi_cmp_abs>
    9050:	2800      	cmp	r0, #0
    9052:	da10      	bge.n	9076 <mbedtls_mpi_div_mpi+0x68>
        if( Q != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_lset( Q, 0 ) );
    9054:	b12e      	cbz	r6, 9062 <mbedtls_mpi_div_mpi+0x54>
    9056:	2100      	movs	r1, #0
    9058:	4630      	mov	r0, r6
    905a:	f7ff fc96 	bl	898a <mbedtls_mpi_lset>
    905e:	4680      	mov	r8, r0
    9060:	b978      	cbnz	r0, 9082 <mbedtls_mpi_div_mpi+0x74>
        if( R != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, A ) );
    9062:	b12f      	cbz	r7, 9070 <mbedtls_mpi_div_mpi+0x62>
    9064:	4629      	mov	r1, r5
    9066:	4638      	mov	r0, r7
    9068:	f7ff fc5d 	bl	8926 <mbedtls_mpi_copy>
    906c:	4680      	mov	r8, r0
    906e:	b940      	cbnz	r0, 9082 <mbedtls_mpi_div_mpi+0x74>
        return( 0 );
    9070:	f04f 0800 	mov.w	r8, #0
    9074:	e014      	b.n	90a0 <mbedtls_mpi_div_mpi+0x92>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &X, A ) );
    9076:	4629      	mov	r1, r5
    9078:	a813      	add	r0, sp, #76	; 0x4c
    907a:	f7ff fc54 	bl	8926 <mbedtls_mpi_copy>
    907e:	4680      	mov	r8, r0
    9080:	b190      	cbz	r0, 90a8 <mbedtls_mpi_div_mpi+0x9a>
    mbedtls_mpi_free( &X ); mbedtls_mpi_free( &Y ); mbedtls_mpi_free( &Z );
    9082:	a813      	add	r0, sp, #76	; 0x4c
    9084:	f7ff fc14 	bl	88b0 <mbedtls_mpi_free>
    9088:	a810      	add	r0, sp, #64	; 0x40
    908a:	f7ff fc11 	bl	88b0 <mbedtls_mpi_free>
    908e:	a80d      	add	r0, sp, #52	; 0x34
    9090:	f7ff fc0e 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &T1 ); mbedtls_mpi_free( &T2 );
    9094:	a80a      	add	r0, sp, #40	; 0x28
    9096:	f7ff fc0b 	bl	88b0 <mbedtls_mpi_free>
    909a:	a807      	add	r0, sp, #28
    909c:	f7ff fc08 	bl	88b0 <mbedtls_mpi_free>
}
    90a0:	4640      	mov	r0, r8
    90a2:	b017      	add	sp, #92	; 0x5c
    90a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Y, B ) );
    90a8:	4621      	mov	r1, r4
    90aa:	a810      	add	r0, sp, #64	; 0x40
    90ac:	f7ff fc3b 	bl	8926 <mbedtls_mpi_copy>
    90b0:	4680      	mov	r8, r0
    90b2:	2800      	cmp	r0, #0
    90b4:	d1e5      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
    X.s = Y.s = 1;
    90b6:	2301      	movs	r3, #1
    90b8:	9310      	str	r3, [sp, #64]	; 0x40
    90ba:	9313      	str	r3, [sp, #76]	; 0x4c
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &Z, A->n + 2 ) );
    90bc:	6869      	ldr	r1, [r5, #4]
    90be:	3102      	adds	r1, #2
    90c0:	a80d      	add	r0, sp, #52	; 0x34
    90c2:	f7ff fc07 	bl	88d4 <mbedtls_mpi_grow>
    90c6:	4680      	mov	r8, r0
    90c8:	2800      	cmp	r0, #0
    90ca:	d1da      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &Z,  0 ) );
    90cc:	2100      	movs	r1, #0
    90ce:	a80d      	add	r0, sp, #52	; 0x34
    90d0:	f7ff fc5b 	bl	898a <mbedtls_mpi_lset>
    90d4:	4680      	mov	r8, r0
    90d6:	2800      	cmp	r0, #0
    90d8:	d1d3      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T1, 2 ) );
    90da:	2102      	movs	r1, #2
    90dc:	a80a      	add	r0, sp, #40	; 0x28
    90de:	f7ff fbf9 	bl	88d4 <mbedtls_mpi_grow>
    90e2:	4680      	mov	r8, r0
    90e4:	2800      	cmp	r0, #0
    90e6:	d1cc      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T2, 3 ) );
    90e8:	2103      	movs	r1, #3
    90ea:	a807      	add	r0, sp, #28
    90ec:	f7ff fbf2 	bl	88d4 <mbedtls_mpi_grow>
    90f0:	4680      	mov	r8, r0
    90f2:	2800      	cmp	r0, #0
    90f4:	d1c5      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
    k = mbedtls_mpi_bitlen( &Y ) % biL;
    90f6:	a810      	add	r0, sp, #64	; 0x40
    90f8:	f7ff fc76 	bl	89e8 <mbedtls_mpi_bitlen>
    90fc:	f000 031f 	and.w	r3, r0, #31
    if( k < biL - 1 )
    9100:	2b1e      	cmp	r3, #30
    9102:	d811      	bhi.n	9128 <mbedtls_mpi_div_mpi+0x11a>
        k = biL - 1 - k;
    9104:	f1c3 031f 	rsb	r3, r3, #31
    9108:	9300      	str	r3, [sp, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &X, k ) );
    910a:	4699      	mov	r9, r3
    910c:	4619      	mov	r1, r3
    910e:	a813      	add	r0, sp, #76	; 0x4c
    9110:	f7ff fcea 	bl	8ae8 <mbedtls_mpi_shift_l>
    9114:	4680      	mov	r8, r0
    9116:	2800      	cmp	r0, #0
    9118:	d1b3      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, k ) );
    911a:	4649      	mov	r1, r9
    911c:	a810      	add	r0, sp, #64	; 0x40
    911e:	f7ff fce3 	bl	8ae8 <mbedtls_mpi_shift_l>
    9122:	4680      	mov	r8, r0
    9124:	b110      	cbz	r0, 912c <mbedtls_mpi_div_mpi+0x11e>
    9126:	e7ac      	b.n	9082 <mbedtls_mpi_div_mpi+0x74>
    else k = 0;
    9128:	2300      	movs	r3, #0
    912a:	9300      	str	r3, [sp, #0]
    n = X.n - 1;
    912c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    912e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
    t = Y.n - 1;
    9132:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9134:	9201      	str	r2, [sp, #4]
    9136:	1e51      	subs	r1, r2, #1
    9138:	9102      	str	r1, [sp, #8]
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, biL * ( n - t ) ) );
    913a:	eba3 0902 	sub.w	r9, r3, r2
    913e:	ea4f 1a49 	mov.w	sl, r9, lsl #5
    9142:	4651      	mov	r1, sl
    9144:	a810      	add	r0, sp, #64	; 0x40
    9146:	f7ff fccf 	bl	8ae8 <mbedtls_mpi_shift_l>
    914a:	4680      	mov	r8, r0
    914c:	2800      	cmp	r0, #0
    914e:	d198      	bne.n	9082 <mbedtls_mpi_div_mpi+0x74>
    while( mbedtls_mpi_cmp_mpi( &X, &Y ) >= 0 )
    9150:	a910      	add	r1, sp, #64	; 0x40
    9152:	a813      	add	r0, sp, #76	; 0x4c
    9154:	f7ff fd9a 	bl	8c8c <mbedtls_mpi_cmp_mpi>
    9158:	2800      	cmp	r0, #0
    915a:	db0e      	blt.n	917a <mbedtls_mpi_div_mpi+0x16c>
        Z.p[n - t]++;
    915c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    915e:	f852 3029 	ldr.w	r3, [r2, r9, lsl #2]
    9162:	3301      	adds	r3, #1
    9164:	f842 3029 	str.w	r3, [r2, r9, lsl #2]
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &Y ) );
    9168:	aa10      	add	r2, sp, #64	; 0x40
    916a:	a913      	add	r1, sp, #76	; 0x4c
    916c:	4608      	mov	r0, r1
    916e:	f7ff feb3 	bl	8ed8 <mbedtls_mpi_sub_mpi>
    9172:	4680      	mov	r8, r0
    9174:	2800      	cmp	r0, #0
    9176:	d0eb      	beq.n	9150 <mbedtls_mpi_div_mpi+0x142>
    9178:	e783      	b.n	9082 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &Y, biL * ( n - t ) ) );
    917a:	4651      	mov	r1, sl
    917c:	a810      	add	r0, sp, #64	; 0x40
    917e:	f7ff fd03 	bl	8b88 <mbedtls_mpi_shift_r>
    9182:	4680      	mov	r8, r0
    9184:	2800      	cmp	r0, #0
    9186:	f47f af7c 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
    918a:	9603      	str	r6, [sp, #12]
    918c:	9704      	str	r7, [sp, #16]
    918e:	9f02      	ldr	r7, [sp, #8]
    9190:	9502      	str	r5, [sp, #8]
    9192:	465d      	mov	r5, fp
    9194:	9405      	str	r4, [sp, #20]
    9196:	9c01      	ldr	r4, [sp, #4]
    for( i = n; i > t ; i-- )
    9198:	42bd      	cmp	r5, r7
    919a:	f240 80cc 	bls.w	9336 <mbedtls_mpi_div_mpi+0x328>
        if( X.p[i] >= Y.p[t] )
    919e:	9915      	ldr	r1, [sp, #84]	; 0x54
    91a0:	ea4f 0985 	mov.w	r9, r5, lsl #2
    91a4:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
    91a8:	ea4f 0a87 	mov.w	sl, r7, lsl #2
    91ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
    91ae:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
    91b2:	4290      	cmp	r0, r2
    91b4:	d317      	bcc.n	91e6 <mbedtls_mpi_div_mpi+0x1d8>
            Z.p[i - t - 1] = ~0;
    91b6:	1beb      	subs	r3, r5, r7
    91b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    91bc:	3b01      	subs	r3, #1
    91be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    91c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    91c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        Z.p[i - t - 1]++;
    91c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    91ca:	1beb      	subs	r3, r5, r7
    91cc:	9301      	str	r3, [sp, #4]
    91ce:	f103 4b80 	add.w	fp, r3, #1073741824	; 0x40000000
    91d2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
    91d6:	ea4f 068b 	mov.w	r6, fp, lsl #2
    91da:	f852 302b 	ldr.w	r3, [r2, fp, lsl #2]
    91de:	3301      	adds	r3, #1
    91e0:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
    91e4:	e047      	b.n	9276 <mbedtls_mpi_div_mpi+0x268>
            Z.p[i - t - 1] = mbedtls_int_div_int( X.p[i], X.p[i - 1],
    91e6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
    91ea:	eb05 0c03 	add.w	ip, r5, r3
    91ee:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
    91f2:	1bee      	subs	r6, r5, r7
    91f4:	441e      	add	r6, r3
    91f6:	2300      	movs	r3, #0
    91f8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
    91fc:	f7ff faa5 	bl	874a <mbedtls_int_div_int>
    9200:	f848 0026 	str.w	r0, [r8, r6, lsl #2]
    9204:	e7e0      	b.n	91c8 <mbedtls_mpi_div_mpi+0x1ba>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    9206:	463a      	mov	r2, r7
    9208:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    920a:	601a      	str	r2, [r3, #0]
            T1.p[1] = Y.p[t];
    920c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    920e:	f853 200a 	ldr.w	r2, [r3, sl]
    9212:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9214:	605a      	str	r2, [r3, #4]
            MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &T1, Z.p[i - t - 1] ) );
    9216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9218:	599a      	ldr	r2, [r3, r6]
    921a:	a90a      	add	r1, sp, #40	; 0x28
    921c:	4608      	mov	r0, r1
    921e:	f7ff fee8 	bl	8ff2 <mbedtls_mpi_mul_int>
    9222:	4680      	mov	r8, r0
    9224:	2800      	cmp	r0, #0
    9226:	f47f af2c 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T2, 0 ) );
    922a:	2100      	movs	r1, #0
    922c:	a807      	add	r0, sp, #28
    922e:	f7ff fbac 	bl	898a <mbedtls_mpi_lset>
    9232:	4680      	mov	r8, r0
    9234:	2800      	cmp	r0, #0
    9236:	f47f af24 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    923a:	2d01      	cmp	r5, #1
    923c:	d930      	bls.n	92a0 <mbedtls_mpi_div_mpi+0x292>
    923e:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    9242:	3b02      	subs	r3, #2
    9244:	9a15      	ldr	r2, [sp, #84]	; 0x54
    9246:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    924a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    924c:	601a      	str	r2, [r3, #0]
            T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    924e:	b34d      	cbz	r5, 92a4 <mbedtls_mpi_div_mpi+0x296>
    9250:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    9254:	3b01      	subs	r3, #1
    9256:	9a15      	ldr	r2, [sp, #84]	; 0x54
    9258:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    925c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    925e:	605a      	str	r2, [r3, #4]
            T2.p[2] = X.p[i];
    9260:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9262:	f853 2009 	ldr.w	r2, [r3, r9]
    9266:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9268:	609a      	str	r2, [r3, #8]
        while( mbedtls_mpi_cmp_mpi( &T1, &T2 ) > 0 );
    926a:	a907      	add	r1, sp, #28
    926c:	a80a      	add	r0, sp, #40	; 0x28
    926e:	f7ff fd0d 	bl	8c8c <mbedtls_mpi_cmp_mpi>
    9272:	2800      	cmp	r0, #0
    9274:	dd18      	ble.n	92a8 <mbedtls_mpi_div_mpi+0x29a>
            Z.p[i - t - 1]--;
    9276:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9278:	5993      	ldr	r3, [r2, r6]
    927a:	3b01      	subs	r3, #1
    927c:	5193      	str	r3, [r2, r6]
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T1, 0 ) );
    927e:	2100      	movs	r1, #0
    9280:	a80a      	add	r0, sp, #40	; 0x28
    9282:	f7ff fb82 	bl	898a <mbedtls_mpi_lset>
    9286:	4680      	mov	r8, r0
    9288:	2800      	cmp	r0, #0
    928a:	f47f aefa 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    928e:	2f00      	cmp	r7, #0
    9290:	d0b9      	beq.n	9206 <mbedtls_mpi_div_mpi+0x1f8>
    9292:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    9296:	3b02      	subs	r3, #2
    9298:	9a12      	ldr	r2, [sp, #72]	; 0x48
    929a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    929e:	e7b3      	b.n	9208 <mbedtls_mpi_div_mpi+0x1fa>
            T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    92a0:	2200      	movs	r2, #0
    92a2:	e7d2      	b.n	924a <mbedtls_mpi_div_mpi+0x23c>
            T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    92a4:	462a      	mov	r2, r5
    92a6:	e7d9      	b.n	925c <mbedtls_mpi_div_mpi+0x24e>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &Y, Z.p[i - t - 1] ) );
    92a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    92aa:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
    92ae:	a910      	add	r1, sp, #64	; 0x40
    92b0:	a80a      	add	r0, sp, #40	; 0x28
    92b2:	f7ff fe9e 	bl	8ff2 <mbedtls_mpi_mul_int>
    92b6:	4680      	mov	r8, r0
    92b8:	2800      	cmp	r0, #0
    92ba:	f47f aee2 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1,  biL * ( i - t - 1 ) ) );
    92be:	9b01      	ldr	r3, [sp, #4]
    92c0:	1e5e      	subs	r6, r3, #1
    92c2:	0176      	lsls	r6, r6, #5
    92c4:	4631      	mov	r1, r6
    92c6:	a80a      	add	r0, sp, #40	; 0x28
    92c8:	f7ff fc0e 	bl	8ae8 <mbedtls_mpi_shift_l>
    92cc:	4680      	mov	r8, r0
    92ce:	2800      	cmp	r0, #0
    92d0:	f47f aed7 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &T1 ) );
    92d4:	aa0a      	add	r2, sp, #40	; 0x28
    92d6:	a913      	add	r1, sp, #76	; 0x4c
    92d8:	4608      	mov	r0, r1
    92da:	f7ff fdfd 	bl	8ed8 <mbedtls_mpi_sub_mpi>
    92de:	4680      	mov	r8, r0
    92e0:	2800      	cmp	r0, #0
    92e2:	f47f aece 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
        if( mbedtls_mpi_cmp_int( &X, 0 ) < 0 )
    92e6:	2100      	movs	r1, #0
    92e8:	a813      	add	r0, sp, #76	; 0x4c
    92ea:	f7ff fd17 	bl	8d1c <mbedtls_mpi_cmp_int>
    92ee:	2800      	cmp	r0, #0
    92f0:	db01      	blt.n	92f6 <mbedtls_mpi_div_mpi+0x2e8>
    for( i = n; i > t ; i-- )
    92f2:	3d01      	subs	r5, #1
    92f4:	e750      	b.n	9198 <mbedtls_mpi_div_mpi+0x18a>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &T1, &Y ) );
    92f6:	a910      	add	r1, sp, #64	; 0x40
    92f8:	a80a      	add	r0, sp, #40	; 0x28
    92fa:	f7ff fb14 	bl	8926 <mbedtls_mpi_copy>
    92fe:	4680      	mov	r8, r0
    9300:	2800      	cmp	r0, #0
    9302:	f47f aebe 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1, biL * ( i - t - 1 ) ) );
    9306:	4631      	mov	r1, r6
    9308:	a80a      	add	r0, sp, #40	; 0x28
    930a:	f7ff fbed 	bl	8ae8 <mbedtls_mpi_shift_l>
    930e:	4680      	mov	r8, r0
    9310:	2800      	cmp	r0, #0
    9312:	f47f aeb6 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( &X, &X, &T1 ) );
    9316:	aa0a      	add	r2, sp, #40	; 0x28
    9318:	a913      	add	r1, sp, #76	; 0x4c
    931a:	4608      	mov	r0, r1
    931c:	f7ff fdb6 	bl	8e8c <mbedtls_mpi_add_mpi>
    9320:	4680      	mov	r8, r0
    9322:	2800      	cmp	r0, #0
    9324:	f47f aead 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            Z.p[i - t - 1]--;
    9328:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    932a:	f852 302b 	ldr.w	r3, [r2, fp, lsl #2]
    932e:	3b01      	subs	r3, #1
    9330:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
    9334:	e7dd      	b.n	92f2 <mbedtls_mpi_div_mpi+0x2e4>
    9336:	9e03      	ldr	r6, [sp, #12]
    9338:	9f04      	ldr	r7, [sp, #16]
    933a:	9d02      	ldr	r5, [sp, #8]
    933c:	9c05      	ldr	r4, [sp, #20]
    if( Q != NULL )
    933e:	b166      	cbz	r6, 935a <mbedtls_mpi_div_mpi+0x34c>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( Q, &Z ) );
    9340:	a90d      	add	r1, sp, #52	; 0x34
    9342:	4630      	mov	r0, r6
    9344:	f7ff faef 	bl	8926 <mbedtls_mpi_copy>
    9348:	4680      	mov	r8, r0
    934a:	2800      	cmp	r0, #0
    934c:	f47f ae99 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
        Q->s = A->s * B->s;
    9350:	682a      	ldr	r2, [r5, #0]
    9352:	6823      	ldr	r3, [r4, #0]
    9354:	fb03 f302 	mul.w	r3, r3, r2
    9358:	6033      	str	r3, [r6, #0]
    if( R != NULL )
    935a:	2f00      	cmp	r7, #0
    935c:	f43f ae91 	beq.w	9082 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &X, k ) );
    9360:	9900      	ldr	r1, [sp, #0]
    9362:	a813      	add	r0, sp, #76	; 0x4c
    9364:	f7ff fc10 	bl	8b88 <mbedtls_mpi_shift_r>
    9368:	4680      	mov	r8, r0
    936a:	2800      	cmp	r0, #0
    936c:	f47f ae89 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
        X.s = A->s;
    9370:	682b      	ldr	r3, [r5, #0]
    9372:	9313      	str	r3, [sp, #76]	; 0x4c
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, &X ) );
    9374:	a913      	add	r1, sp, #76	; 0x4c
    9376:	4638      	mov	r0, r7
    9378:	f7ff fad5 	bl	8926 <mbedtls_mpi_copy>
    937c:	4680      	mov	r8, r0
    937e:	2800      	cmp	r0, #0
    9380:	f47f ae7f 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
        if( mbedtls_mpi_cmp_int( R, 0 ) == 0 )
    9384:	2100      	movs	r1, #0
    9386:	4638      	mov	r0, r7
    9388:	f7ff fcc8 	bl	8d1c <mbedtls_mpi_cmp_int>
    938c:	2800      	cmp	r0, #0
    938e:	f47f ae78 	bne.w	9082 <mbedtls_mpi_div_mpi+0x74>
            R->s = 1;
    9392:	2301      	movs	r3, #1
    9394:	603b      	str	r3, [r7, #0]
    9396:	e674      	b.n	9082 <mbedtls_mpi_div_mpi+0x74>
        return( MBEDTLS_ERR_MPI_DIVISION_BY_ZERO );
    9398:	f06f 080b 	mvn.w	r8, #11
    939c:	e680      	b.n	90a0 <mbedtls_mpi_div_mpi+0x92>

0000939e <mbedtls_mpi_mod_mpi>:
{
    939e:	b570      	push	{r4, r5, r6, lr}
    93a0:	4604      	mov	r4, r0
    93a2:	460e      	mov	r6, r1
    93a4:	4615      	mov	r5, r2
    if( mbedtls_mpi_cmp_int( B, 0 ) < 0 )
    93a6:	2100      	movs	r1, #0
    93a8:	4610      	mov	r0, r2
    93aa:	f7ff fcb7 	bl	8d1c <mbedtls_mpi_cmp_int>
    93ae:	2800      	cmp	r0, #0
    93b0:	db26      	blt.n	9400 <mbedtls_mpi_mod_mpi+0x62>
    MBEDTLS_MPI_CHK( mbedtls_mpi_div_mpi( NULL, R, A, B ) );
    93b2:	462b      	mov	r3, r5
    93b4:	4632      	mov	r2, r6
    93b6:	4621      	mov	r1, r4
    93b8:	2000      	movs	r0, #0
    93ba:	f7ff fe28 	bl	900e <mbedtls_mpi_div_mpi>
    93be:	4606      	mov	r6, r0
    93c0:	b968      	cbnz	r0, 93de <mbedtls_mpi_mod_mpi+0x40>
    while( mbedtls_mpi_cmp_int( R, 0 ) < 0 )
    93c2:	2100      	movs	r1, #0
    93c4:	4620      	mov	r0, r4
    93c6:	f7ff fca9 	bl	8d1c <mbedtls_mpi_cmp_int>
    93ca:	2800      	cmp	r0, #0
    93cc:	da09      	bge.n	93e2 <mbedtls_mpi_mod_mpi+0x44>
      MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( R, R, B ) );
    93ce:	462a      	mov	r2, r5
    93d0:	4621      	mov	r1, r4
    93d2:	4620      	mov	r0, r4
    93d4:	f7ff fd5a 	bl	8e8c <mbedtls_mpi_add_mpi>
    93d8:	4606      	mov	r6, r0
    93da:	2800      	cmp	r0, #0
    93dc:	d0f1      	beq.n	93c2 <mbedtls_mpi_mod_mpi+0x24>
}
    93de:	4630      	mov	r0, r6
    93e0:	bd70      	pop	{r4, r5, r6, pc}
    while( mbedtls_mpi_cmp_mpi( R, B ) >= 0 )
    93e2:	4629      	mov	r1, r5
    93e4:	4620      	mov	r0, r4
    93e6:	f7ff fc51 	bl	8c8c <mbedtls_mpi_cmp_mpi>
    93ea:	2800      	cmp	r0, #0
    93ec:	dbf7      	blt.n	93de <mbedtls_mpi_mod_mpi+0x40>
      MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( R, R, B ) );
    93ee:	462a      	mov	r2, r5
    93f0:	4621      	mov	r1, r4
    93f2:	4620      	mov	r0, r4
    93f4:	f7ff fd70 	bl	8ed8 <mbedtls_mpi_sub_mpi>
    93f8:	4606      	mov	r6, r0
    93fa:	2800      	cmp	r0, #0
    93fc:	d0f1      	beq.n	93e2 <mbedtls_mpi_mod_mpi+0x44>
    93fe:	e7ee      	b.n	93de <mbedtls_mpi_mod_mpi+0x40>
        return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    9400:	f06f 0609 	mvn.w	r6, #9
    9404:	e7eb      	b.n	93de <mbedtls_mpi_mod_mpi+0x40>

00009406 <mbedtls_mpi_exp_mod>:
 * Sliding-window exponentiation: X = A^E mod N  (HAC 14.85)
 */
int mbedtls_mpi_exp_mod( mbedtls_mpi *X, const mbedtls_mpi *A,
                         const mbedtls_mpi *E, const mbedtls_mpi *N,
                         mbedtls_mpi *_RR )
{
    9406:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    940a:	f2ad 6d44 	subw	sp, sp, #1604	; 0x644
    940e:	4607      	mov	r7, r0
    9410:	4689      	mov	r9, r1
    9412:	4616      	mov	r6, r2
    9414:	461d      	mov	r5, r3
    MPI_VALIDATE_RET( X != NULL );
    MPI_VALIDATE_RET( A != NULL );
    MPI_VALIDATE_RET( E != NULL );
    MPI_VALIDATE_RET( N != NULL );

    if( mbedtls_mpi_cmp_int( N, 0 ) <= 0 || ( N->p[0] & 1 ) == 0 )
    9416:	2100      	movs	r1, #0
    9418:	4618      	mov	r0, r3
    941a:	f7ff fc7f 	bl	8d1c <mbedtls_mpi_cmp_int>
    941e:	2800      	cmp	r0, #0
    9420:	f340 81f7 	ble.w	9812 <mbedtls_mpi_exp_mod+0x40c>
    9424:	68ab      	ldr	r3, [r5, #8]
    9426:	681b      	ldr	r3, [r3, #0]
    9428:	f013 0f01 	tst.w	r3, #1
    942c:	f000 81f4 	beq.w	9818 <mbedtls_mpi_exp_mod+0x412>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    if( mbedtls_mpi_cmp_int( E, 0 ) < 0 )
    9430:	2100      	movs	r1, #0
    9432:	4630      	mov	r0, r6
    9434:	f7ff fc72 	bl	8d1c <mbedtls_mpi_cmp_int>
    9438:	2800      	cmp	r0, #0
    943a:	f2c0 81f0 	blt.w	981e <mbedtls_mpi_exp_mod+0x418>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    /*
     * Init temps and window size
     */
    mpi_montg_init( &mm, N );
    943e:	4629      	mov	r1, r5
    9440:	f20d 603c 	addw	r0, sp, #1596	; 0x63c
    9444:	f7ff f9a4 	bl	8790 <mpi_montg_init>
    mbedtls_mpi_init( &RR ); mbedtls_mpi_init( &T );
    9448:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    944c:	f7ff fa2a 	bl	88a4 <mbedtls_mpi_init>
    9450:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    9454:	f7ff fa26 	bl	88a4 <mbedtls_mpi_init>
    mbedtls_mpi_init( &Apos );
    9458:	a806      	add	r0, sp, #24
    945a:	f7ff fa23 	bl	88a4 <mbedtls_mpi_init>
    memset( W, 0, sizeof( W ) );
    945e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    9462:	2100      	movs	r1, #0
    9464:	a809      	add	r0, sp, #36	; 0x24
    9466:	f7fe fce1 	bl	7e2c <memset>

    i = mbedtls_mpi_bitlen( E );
    946a:	4630      	mov	r0, r6
    946c:	f7ff fabc 	bl	89e8 <mbedtls_mpi_bitlen>

    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    9470:	f5b0 7f28 	cmp.w	r0, #672	; 0x2a0
    9474:	d207      	bcs.n	9486 <mbedtls_mpi_exp_mod+0x80>
    9476:	28ef      	cmp	r0, #239	; 0xef
    9478:	d813      	bhi.n	94a2 <mbedtls_mpi_exp_mod+0x9c>
    947a:	284f      	cmp	r0, #79	; 0x4f
    947c:	d813      	bhi.n	94a6 <mbedtls_mpi_exp_mod+0xa0>
    947e:	2817      	cmp	r0, #23
    9480:	d913      	bls.n	94aa <mbedtls_mpi_exp_mod+0xa4>
    9482:	2403      	movs	r4, #3
    9484:	e000      	b.n	9488 <mbedtls_mpi_exp_mod+0x82>
    9486:	2406      	movs	r4, #6
#if( MBEDTLS_MPI_WINDOW_SIZE < 6 )
    if( wsize > MBEDTLS_MPI_WINDOW_SIZE )
        wsize = MBEDTLS_MPI_WINDOW_SIZE;
#endif

    j = N->n + 1;
    9488:	686b      	ldr	r3, [r5, #4]
    948a:	f103 0a01 	add.w	sl, r3, #1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    948e:	4651      	mov	r1, sl
    9490:	4638      	mov	r0, r7
    9492:	f7ff fa1f 	bl	88d4 <mbedtls_mpi_grow>
    9496:	4680      	mov	r8, r0
    9498:	b148      	cbz	r0, 94ae <mbedtls_mpi_exp_mod+0xa8>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    }

cleanup:

    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    949a:	1e63      	subs	r3, r4, #1
    949c:	2501      	movs	r5, #1
    949e:	409d      	lsls	r5, r3
    94a0:	e19a      	b.n	97d8 <mbedtls_mpi_exp_mod+0x3d2>
    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    94a2:	2405      	movs	r4, #5
    94a4:	e7f0      	b.n	9488 <mbedtls_mpi_exp_mod+0x82>
    94a6:	2404      	movs	r4, #4
    94a8:	e7ee      	b.n	9488 <mbedtls_mpi_exp_mod+0x82>
    94aa:	2401      	movs	r4, #1
    94ac:	e7ec      	b.n	9488 <mbedtls_mpi_exp_mod+0x82>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[1],  j ) );
    94ae:	4651      	mov	r1, sl
    94b0:	a80c      	add	r0, sp, #48	; 0x30
    94b2:	f7ff fa0f 	bl	88d4 <mbedtls_mpi_grow>
    94b6:	4680      	mov	r8, r0
    94b8:	2800      	cmp	r0, #0
    94ba:	d1ee      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T, j * 2 ) );
    94bc:	ea4f 014a 	mov.w	r1, sl, lsl #1
    94c0:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    94c4:	f7ff fa06 	bl	88d4 <mbedtls_mpi_grow>
    94c8:	4680      	mov	r8, r0
    94ca:	2800      	cmp	r0, #0
    94cc:	d1e5      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
    neg = ( A->s == -1 );
    94ce:	f8d9 3000 	ldr.w	r3, [r9]
    94d2:	9305      	str	r3, [sp, #20]
    if( neg )
    94d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    94d8:	d040      	beq.n	955c <mbedtls_mpi_exp_mod+0x156>
    if( _RR == NULL || _RR->p == NULL )
    94da:	f8dd 3668 	ldr.w	r3, [sp, #1640]	; 0x668
    94de:	2b00      	cmp	r3, #0
    94e0:	d048      	beq.n	9574 <mbedtls_mpi_exp_mod+0x16e>
    94e2:	689b      	ldr	r3, [r3, #8]
    94e4:	2b00      	cmp	r3, #0
    94e6:	d045      	beq.n	9574 <mbedtls_mpi_exp_mod+0x16e>
        memcpy( &RR, _RR, sizeof( mbedtls_mpi ) );
    94e8:	220c      	movs	r2, #12
    94ea:	f8dd 1668 	ldr.w	r1, [sp, #1640]	; 0x668
    94ee:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    94f2:	f7fe fc77 	bl	7de4 <memcpy>
    if( mbedtls_mpi_cmp_mpi( A, N ) >= 0 )
    94f6:	4629      	mov	r1, r5
    94f8:	4648      	mov	r0, r9
    94fa:	f7ff fbc7 	bl	8c8c <mbedtls_mpi_cmp_mpi>
    94fe:	2800      	cmp	r0, #0
    9500:	db5e      	blt.n	95c0 <mbedtls_mpi_exp_mod+0x1ba>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &W[1], A, N ) );
    9502:	462a      	mov	r2, r5
    9504:	4649      	mov	r1, r9
    9506:	a80c      	add	r0, sp, #48	; 0x30
    9508:	f7ff ff49 	bl	939e <mbedtls_mpi_mod_mpi>
    950c:	4680      	mov	r8, r0
    950e:	2800      	cmp	r0, #0
    9510:	d1c3      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
    mpi_montmul( &W[1], &RR, N, mm, &T );
    9512:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    9516:	9300      	str	r3, [sp, #0]
    9518:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    951c:	462a      	mov	r2, r5
    951e:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    9522:	a80c      	add	r0, sp, #48	; 0x30
    9524:	f7ff f950 	bl	87c8 <mpi_montmul>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, &RR ) );
    9528:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    952c:	4638      	mov	r0, r7
    952e:	f7ff f9fa 	bl	8926 <mbedtls_mpi_copy>
    9532:	4680      	mov	r8, r0
    9534:	2800      	cmp	r0, #0
    9536:	d1b0      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
    mpi_montred( X, N, mm, &T );
    9538:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    953c:	f8dd 263c 	ldr.w	r2, [sp, #1596]	; 0x63c
    9540:	4629      	mov	r1, r5
    9542:	4638      	mov	r0, r7
    9544:	f7ff f99e 	bl	8884 <mpi_montred>
    if( wsize > 1 )
    9548:	2c01      	cmp	r4, #1
    954a:	d841      	bhi.n	95d0 <mbedtls_mpi_exp_mod+0x1ca>
    nblimbs = E->n;
    954c:	f8d6 a004 	ldr.w	sl, [r6, #4]
    state   = 0;
    9550:	2300      	movs	r3, #0
    9552:	9304      	str	r3, [sp, #16]
    nbits   = 0;
    9554:	469b      	mov	fp, r3
    bufsize = 0;
    9556:	4699      	mov	r9, r3
    wbits   = 0;
    9558:	9303      	str	r3, [sp, #12]
    955a:	e0a8      	b.n	96ae <mbedtls_mpi_exp_mod+0x2a8>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Apos, A ) );
    955c:	4649      	mov	r1, r9
    955e:	a806      	add	r0, sp, #24
    9560:	f7ff f9e1 	bl	8926 <mbedtls_mpi_copy>
    9564:	4680      	mov	r8, r0
    9566:	2800      	cmp	r0, #0
    9568:	d197      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
        Apos.s = 1;
    956a:	2301      	movs	r3, #1
    956c:	9306      	str	r3, [sp, #24]
        A = &Apos;
    956e:	f10d 0918 	add.w	r9, sp, #24
    9572:	e7b2      	b.n	94da <mbedtls_mpi_exp_mod+0xd4>
        MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &RR, 1 ) );
    9574:	2101      	movs	r1, #1
    9576:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    957a:	f7ff fa06 	bl	898a <mbedtls_mpi_lset>
    957e:	4680      	mov	r8, r0
    9580:	2800      	cmp	r0, #0
    9582:	d18a      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &RR, N->n * 2 * biL ) );
    9584:	6869      	ldr	r1, [r5, #4]
    9586:	0189      	lsls	r1, r1, #6
    9588:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    958c:	f7ff faac 	bl	8ae8 <mbedtls_mpi_shift_l>
    9590:	4680      	mov	r8, r0
    9592:	2800      	cmp	r0, #0
    9594:	d181      	bne.n	949a <mbedtls_mpi_exp_mod+0x94>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &RR, &RR, N ) );
    9596:	462a      	mov	r2, r5
    9598:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    959c:	4608      	mov	r0, r1
    959e:	f7ff fefe 	bl	939e <mbedtls_mpi_mod_mpi>
    95a2:	4680      	mov	r8, r0
    95a4:	2800      	cmp	r0, #0
    95a6:	f47f af78 	bne.w	949a <mbedtls_mpi_exp_mod+0x94>
        if( _RR != NULL )
    95aa:	f8dd 3668 	ldr.w	r3, [sp, #1640]	; 0x668
    95ae:	2b00      	cmp	r3, #0
    95b0:	d0a1      	beq.n	94f6 <mbedtls_mpi_exp_mod+0xf0>
            memcpy( _RR, &RR, sizeof( mbedtls_mpi ) );
    95b2:	220c      	movs	r2, #12
    95b4:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    95b8:	4618      	mov	r0, r3
    95ba:	f7fe fc13 	bl	7de4 <memcpy>
    95be:	e79a      	b.n	94f6 <mbedtls_mpi_exp_mod+0xf0>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[1], A ) );
    95c0:	4649      	mov	r1, r9
    95c2:	a80c      	add	r0, sp, #48	; 0x30
    95c4:	f7ff f9af 	bl	8926 <mbedtls_mpi_copy>
    95c8:	4680      	mov	r8, r0
    95ca:	2800      	cmp	r0, #0
    95cc:	d0a1      	beq.n	9512 <mbedtls_mpi_exp_mod+0x10c>
    95ce:	e764      	b.n	949a <mbedtls_mpi_exp_mod+0x94>
        j =  one << ( wsize - 1 );
    95d0:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
    95d4:	f04f 0901 	mov.w	r9, #1
    95d8:	fa09 f30b 	lsl.w	r3, r9, fp
    95dc:	9303      	str	r3, [sp, #12]
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[j], N->n + 1 ) );
    95de:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
    95e2:	ab09      	add	r3, sp, #36	; 0x24
    95e4:	eb03 0a8a 	add.w	sl, r3, sl, lsl #2
    95e8:	6869      	ldr	r1, [r5, #4]
    95ea:	4449      	add	r1, r9
    95ec:	4650      	mov	r0, sl
    95ee:	f7ff f971 	bl	88d4 <mbedtls_mpi_grow>
    95f2:	4680      	mov	r8, r0
    95f4:	2800      	cmp	r0, #0
    95f6:	f47f af50 	bne.w	949a <mbedtls_mpi_exp_mod+0x94>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[j], &W[1]    ) );
    95fa:	a90c      	add	r1, sp, #48	; 0x30
    95fc:	4650      	mov	r0, sl
    95fe:	f7ff f992 	bl	8926 <mbedtls_mpi_copy>
    9602:	4680      	mov	r8, r0
    9604:	2800      	cmp	r0, #0
    9606:	f47f af48 	bne.w	949a <mbedtls_mpi_exp_mod+0x94>
        for( i = 0; i < wsize - 1; i++ )
    960a:	f04f 0900 	mov.w	r9, #0
    960e:	e00b      	b.n	9628 <mbedtls_mpi_exp_mod+0x222>
            mpi_montmul( &W[j], &W[j], N, mm, &T );
    9610:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    9614:	9300      	str	r3, [sp, #0]
    9616:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    961a:	462a      	mov	r2, r5
    961c:	4651      	mov	r1, sl
    961e:	4650      	mov	r0, sl
    9620:	f7ff f8d2 	bl	87c8 <mpi_montmul>
        for( i = 0; i < wsize - 1; i++ )
    9624:	f109 0901 	add.w	r9, r9, #1
    9628:	45cb      	cmp	fp, r9
    962a:	d8f1      	bhi.n	9610 <mbedtls_mpi_exp_mod+0x20a>
        for( i = j + 1; i < ( one << wsize ); i++ )
    962c:	9b03      	ldr	r3, [sp, #12]
    962e:	f103 0901 	add.w	r9, r3, #1
    9632:	e00b      	b.n	964c <mbedtls_mpi_exp_mod+0x246>
            mpi_montmul( &W[i], &W[1], N, mm, &T );
    9634:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    9638:	9300      	str	r3, [sp, #0]
    963a:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    963e:	462a      	mov	r2, r5
    9640:	a90c      	add	r1, sp, #48	; 0x30
    9642:	4650      	mov	r0, sl
    9644:	f7ff f8c0 	bl	87c8 <mpi_montmul>
        for( i = j + 1; i < ( one << wsize ); i++ )
    9648:	f109 0901 	add.w	r9, r9, #1
    964c:	2301      	movs	r3, #1
    964e:	40a3      	lsls	r3, r4
    9650:	454b      	cmp	r3, r9
    9652:	f67f af7b 	bls.w	954c <mbedtls_mpi_exp_mod+0x146>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[i], N->n + 1 ) );
    9656:	eb09 0a49 	add.w	sl, r9, r9, lsl #1
    965a:	ab09      	add	r3, sp, #36	; 0x24
    965c:	eb03 0a8a 	add.w	sl, r3, sl, lsl #2
    9660:	6869      	ldr	r1, [r5, #4]
    9662:	3101      	adds	r1, #1
    9664:	4650      	mov	r0, sl
    9666:	f7ff f935 	bl	88d4 <mbedtls_mpi_grow>
    966a:	4680      	mov	r8, r0
    966c:	2800      	cmp	r0, #0
    966e:	f47f af14 	bne.w	949a <mbedtls_mpi_exp_mod+0x94>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[i], &W[i - 1] ) );
    9672:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
    9676:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    967a:	ab09      	add	r3, sp, #36	; 0x24
    967c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9680:	4650      	mov	r0, sl
    9682:	f7ff f950 	bl	8926 <mbedtls_mpi_copy>
    9686:	4680      	mov	r8, r0
    9688:	2800      	cmp	r0, #0
    968a:	d0d3      	beq.n	9634 <mbedtls_mpi_exp_mod+0x22e>
    968c:	e705      	b.n	949a <mbedtls_mpi_exp_mod+0x94>
        if( ei == 0 && state == 1 )
    968e:	b913      	cbnz	r3, 9696 <mbedtls_mpi_exp_mod+0x290>
    9690:	9a04      	ldr	r2, [sp, #16]
    9692:	2a01      	cmp	r2, #1
    9694:	d023      	beq.n	96de <mbedtls_mpi_exp_mod+0x2d8>
        nbits++;
    9696:	f10b 0b01 	add.w	fp, fp, #1
        wbits |= ( ei << ( wsize - nbits ) );
    969a:	eba4 020b 	sub.w	r2, r4, fp
    969e:	4093      	lsls	r3, r2
    96a0:	9a03      	ldr	r2, [sp, #12]
    96a2:	431a      	orrs	r2, r3
    96a4:	9203      	str	r2, [sp, #12]
        if( nbits == wsize )
    96a6:	455c      	cmp	r4, fp
    96a8:	d047      	beq.n	973a <mbedtls_mpi_exp_mod+0x334>
        state = 2;
    96aa:	2302      	movs	r3, #2
    96ac:	9304      	str	r3, [sp, #16]
        if( bufsize == 0 )
    96ae:	f1b9 0f00 	cmp.w	r9, #0
    96b2:	d106      	bne.n	96c2 <mbedtls_mpi_exp_mod+0x2bc>
            if( nblimbs == 0 )
    96b4:	f1ba 0f00 	cmp.w	sl, #0
    96b8:	d062      	beq.n	9780 <mbedtls_mpi_exp_mod+0x37a>
            nblimbs--;
    96ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
            bufsize = sizeof( mbedtls_mpi_uint ) << 3;
    96be:	f04f 0920 	mov.w	r9, #32
        bufsize--;
    96c2:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
        ei = (E->p[nblimbs] >> bufsize) & 1;
    96c6:	68b3      	ldr	r3, [r6, #8]
    96c8:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
    96cc:	fa23 f309 	lsr.w	r3, r3, r9
        if( ei == 0 && state == 0 )
    96d0:	f013 0301 	ands.w	r3, r3, #1
    96d4:	d1db      	bne.n	968e <mbedtls_mpi_exp_mod+0x288>
    96d6:	9a04      	ldr	r2, [sp, #16]
    96d8:	2a00      	cmp	r2, #0
    96da:	d1d8      	bne.n	968e <mbedtls_mpi_exp_mod+0x288>
    96dc:	e7e7      	b.n	96ae <mbedtls_mpi_exp_mod+0x2a8>
            mpi_montmul( X, X, N, mm, &T );
    96de:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    96e2:	9300      	str	r3, [sp, #0]
    96e4:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    96e8:	462a      	mov	r2, r5
    96ea:	4639      	mov	r1, r7
    96ec:	4638      	mov	r0, r7
    96ee:	f7ff f86b 	bl	87c8 <mpi_montmul>
            continue;
    96f2:	e7dc      	b.n	96ae <mbedtls_mpi_exp_mod+0x2a8>
                mpi_montmul( X, X, N, mm, &T );
    96f4:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    96f8:	9300      	str	r3, [sp, #0]
    96fa:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    96fe:	462a      	mov	r2, r5
    9700:	4639      	mov	r1, r7
    9702:	4638      	mov	r0, r7
    9704:	f7ff f860 	bl	87c8 <mpi_montmul>
            for( i = 0; i < wsize; i++ )
    9708:	f10b 0b01 	add.w	fp, fp, #1
    970c:	45a3      	cmp	fp, r4
    970e:	d3f1      	bcc.n	96f4 <mbedtls_mpi_exp_mod+0x2ee>
            mpi_montmul( X, &W[wbits], N, mm, &T );
    9710:	9b03      	ldr	r3, [sp, #12]
    9712:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    9716:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    971a:	9300      	str	r3, [sp, #0]
    971c:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    9720:	462a      	mov	r2, r5
    9722:	a809      	add	r0, sp, #36	; 0x24
    9724:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    9728:	4638      	mov	r0, r7
    972a:	f7ff f84d 	bl	87c8 <mpi_montmul>
            state--;
    972e:	2301      	movs	r3, #1
    9730:	9304      	str	r3, [sp, #16]
            nbits = 0;
    9732:	2300      	movs	r3, #0
    9734:	9303      	str	r3, [sp, #12]
            wbits = 0;
    9736:	469b      	mov	fp, r3
    9738:	e7b9      	b.n	96ae <mbedtls_mpi_exp_mod+0x2a8>
            for( i = 0; i < wsize; i++ )
    973a:	f04f 0b00 	mov.w	fp, #0
    973e:	e7e5      	b.n	970c <mbedtls_mpi_exp_mod+0x306>
    for( i = 0; i < nbits; i++ )
    9740:	f10a 0a01 	add.w	sl, sl, #1
    9744:	45da      	cmp	sl, fp
    9746:	d21e      	bcs.n	9786 <mbedtls_mpi_exp_mod+0x380>
        mpi_montmul( X, X, N, mm, &T );
    9748:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    974c:	9300      	str	r3, [sp, #0]
    974e:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    9752:	462a      	mov	r2, r5
    9754:	4639      	mov	r1, r7
    9756:	4638      	mov	r0, r7
    9758:	f7ff f836 	bl	87c8 <mpi_montmul>
        wbits <<= 1;
    975c:	ea4f 0949 	mov.w	r9, r9, lsl #1
        if( ( wbits & ( one << wsize ) ) != 0 )
    9760:	2301      	movs	r3, #1
    9762:	40a3      	lsls	r3, r4
    9764:	ea13 0f09 	tst.w	r3, r9
    9768:	d0ea      	beq.n	9740 <mbedtls_mpi_exp_mod+0x33a>
            mpi_montmul( X, &W[1], N, mm, &T );
    976a:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    976e:	9300      	str	r3, [sp, #0]
    9770:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    9774:	462a      	mov	r2, r5
    9776:	a90c      	add	r1, sp, #48	; 0x30
    9778:	4638      	mov	r0, r7
    977a:	f7ff f825 	bl	87c8 <mpi_montmul>
    977e:	e7df      	b.n	9740 <mbedtls_mpi_exp_mod+0x33a>
    9780:	f8dd 900c 	ldr.w	r9, [sp, #12]
    9784:	e7de      	b.n	9744 <mbedtls_mpi_exp_mod+0x33e>
    mpi_montred( X, N, mm, &T );
    9786:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    978a:	f8dd 263c 	ldr.w	r2, [sp, #1596]	; 0x63c
    978e:	4629      	mov	r1, r5
    9790:	4638      	mov	r0, r7
    9792:	f7ff f877 	bl	8884 <mpi_montred>
    if( neg && E->n != 0 && ( E->p[0] & 1 ) != 0 )
    9796:	9b05      	ldr	r3, [sp, #20]
    9798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    979c:	f47f ae7d 	bne.w	949a <mbedtls_mpi_exp_mod+0x94>
    97a0:	6873      	ldr	r3, [r6, #4]
    97a2:	2b00      	cmp	r3, #0
    97a4:	f43f ae79 	beq.w	949a <mbedtls_mpi_exp_mod+0x94>
    97a8:	68b3      	ldr	r3, [r6, #8]
    97aa:	681b      	ldr	r3, [r3, #0]
    97ac:	f013 0f01 	tst.w	r3, #1
    97b0:	f43f ae73 	beq.w	949a <mbedtls_mpi_exp_mod+0x94>
        X->s = -1;
    97b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    97b8:	603b      	str	r3, [r7, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    97ba:	463a      	mov	r2, r7
    97bc:	4629      	mov	r1, r5
    97be:	4638      	mov	r0, r7
    97c0:	f7ff fb64 	bl	8e8c <mbedtls_mpi_add_mpi>
    97c4:	4680      	mov	r8, r0
cleanup:
    97c6:	e668      	b.n	949a <mbedtls_mpi_exp_mod+0x94>
        mbedtls_mpi_free( &W[i] );
    97c8:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    97cc:	ab09      	add	r3, sp, #36	; 0x24
    97ce:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    97d2:	f7ff f86d 	bl	88b0 <mbedtls_mpi_free>
    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    97d6:	3501      	adds	r5, #1
    97d8:	2301      	movs	r3, #1
    97da:	40a3      	lsls	r3, r4
    97dc:	42ab      	cmp	r3, r5
    97de:	d8f3      	bhi.n	97c8 <mbedtls_mpi_exp_mod+0x3c2>

    mbedtls_mpi_free( &W[1] ); mbedtls_mpi_free( &T ); mbedtls_mpi_free( &Apos );
    97e0:	a80c      	add	r0, sp, #48	; 0x30
    97e2:	f7ff f865 	bl	88b0 <mbedtls_mpi_free>
    97e6:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    97ea:	f7ff f861 	bl	88b0 <mbedtls_mpi_free>
    97ee:	a806      	add	r0, sp, #24
    97f0:	f7ff f85e 	bl	88b0 <mbedtls_mpi_free>

    if( _RR == NULL || _RR->p == NULL )
    97f4:	f8dd 3668 	ldr.w	r3, [sp, #1640]	; 0x668
    97f8:	b133      	cbz	r3, 9808 <mbedtls_mpi_exp_mod+0x402>
    97fa:	689b      	ldr	r3, [r3, #8]
    97fc:	b123      	cbz	r3, 9808 <mbedtls_mpi_exp_mod+0x402>
        mbedtls_mpi_free( &RR );

    return( ret );
}
    97fe:	4640      	mov	r0, r8
    9800:	f20d 6d44 	addw	sp, sp, #1604	; 0x644
    9804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mbedtls_mpi_free( &RR );
    9808:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    980c:	f7ff f850 	bl	88b0 <mbedtls_mpi_free>
    9810:	e7f5      	b.n	97fe <mbedtls_mpi_exp_mod+0x3f8>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    9812:	f06f 0803 	mvn.w	r8, #3
    9816:	e7f2      	b.n	97fe <mbedtls_mpi_exp_mod+0x3f8>
    9818:	f06f 0803 	mvn.w	r8, #3
    981c:	e7ef      	b.n	97fe <mbedtls_mpi_exp_mod+0x3f8>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    981e:	f06f 0803 	mvn.w	r8, #3
    9822:	e7ec      	b.n	97fe <mbedtls_mpi_exp_mod+0x3f8>

00009824 <platform_calloc_uninit>:
}
    9824:	2000      	movs	r0, #0
    9826:	4770      	bx	lr

00009828 <platform_free_uninit>:
}
    9828:	4770      	bx	lr

0000982a <platform_exit_uninit>:
 * Make dummy function to prevent NULL pointer dereferences
 */
static void platform_exit_uninit( int status )
{
    ((void) status);
}
    982a:	4770      	bx	lr

0000982c <mbedtls_rsa_import>:
{
    982c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    982e:	4604      	mov	r4, r0
    9830:	4615      	mov	r5, r2
    9832:	461e      	mov	r6, r3
    if( ( N != NULL && ( ret = mbedtls_mpi_copy( &ctx->N, N ) ) != 0 ) ||
    9834:	460f      	mov	r7, r1
    9836:	b121      	cbz	r1, 9842 <mbedtls_rsa_import+0x16>
    9838:	3008      	adds	r0, #8
    983a:	f7ff f874 	bl	8926 <mbedtls_mpi_copy>
    983e:	4601      	mov	r1, r0
    9840:	bb48      	cbnz	r0, 9896 <mbedtls_rsa_import+0x6a>
    9842:	b135      	cbz	r5, 9852 <mbedtls_rsa_import+0x26>
        ( P != NULL && ( ret = mbedtls_mpi_copy( &ctx->P, P ) ) != 0 ) ||
    9844:	4629      	mov	r1, r5
    9846:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    984a:	f7ff f86c 	bl	8926 <mbedtls_mpi_copy>
    984e:	4601      	mov	r1, r0
    9850:	bb08      	cbnz	r0, 9896 <mbedtls_rsa_import+0x6a>
    9852:	b136      	cbz	r6, 9862 <mbedtls_rsa_import+0x36>
        ( Q != NULL && ( ret = mbedtls_mpi_copy( &ctx->Q, Q ) ) != 0 ) ||
    9854:	4631      	mov	r1, r6
    9856:	f104 0038 	add.w	r0, r4, #56	; 0x38
    985a:	f7ff f864 	bl	8926 <mbedtls_mpi_copy>
    985e:	4601      	mov	r1, r0
    9860:	b9c8      	cbnz	r0, 9896 <mbedtls_rsa_import+0x6a>
    9862:	9b06      	ldr	r3, [sp, #24]
    9864:	b133      	cbz	r3, 9874 <mbedtls_rsa_import+0x48>
        ( D != NULL && ( ret = mbedtls_mpi_copy( &ctx->D, D ) ) != 0 ) ||
    9866:	4619      	mov	r1, r3
    9868:	f104 0020 	add.w	r0, r4, #32
    986c:	f7ff f85b 	bl	8926 <mbedtls_mpi_copy>
    9870:	4601      	mov	r1, r0
    9872:	b980      	cbnz	r0, 9896 <mbedtls_rsa_import+0x6a>
    9874:	9b07      	ldr	r3, [sp, #28]
    9876:	b133      	cbz	r3, 9886 <mbedtls_rsa_import+0x5a>
        ( E != NULL && ( ret = mbedtls_mpi_copy( &ctx->E, E ) ) != 0 ) )
    9878:	4619      	mov	r1, r3
    987a:	f104 0014 	add.w	r0, r4, #20
    987e:	f7ff f852 	bl	8926 <mbedtls_mpi_copy>
    9882:	4601      	mov	r1, r0
    9884:	b938      	cbnz	r0, 9896 <mbedtls_rsa_import+0x6a>
    if( N != NULL )
    9886:	b14f      	cbz	r7, 989c <mbedtls_rsa_import+0x70>
        ctx->len = mbedtls_mpi_size( &ctx->N );
    9888:	f104 0008 	add.w	r0, r4, #8
    988c:	f7ff f8c3 	bl	8a16 <mbedtls_mpi_size>
    9890:	6060      	str	r0, [r4, #4]
    return( 0 );
    9892:	2000      	movs	r0, #0
    9894:	e001      	b.n	989a <mbedtls_rsa_import+0x6e>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA + ret );
    9896:	f5a1 4081 	sub.w	r0, r1, #16512	; 0x4080
}
    989a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return( 0 );
    989c:	2000      	movs	r0, #0
    989e:	e7fc      	b.n	989a <mbedtls_rsa_import+0x6e>

000098a0 <mbedtls_rsa_set_padding>:
    ctx->padding = padding;
    98a0:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
    ctx->hash_id = hash_id;
    98a4:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
}
    98a8:	4770      	bx	lr

000098aa <mbedtls_rsa_init>:
{
    98aa:	b570      	push	{r4, r5, r6, lr}
    98ac:	4604      	mov	r4, r0
    98ae:	460d      	mov	r5, r1
    98b0:	4616      	mov	r6, r2
    memset( ctx, 0, sizeof( mbedtls_rsa_context ) );
    98b2:	22ac      	movs	r2, #172	; 0xac
    98b4:	2100      	movs	r1, #0
    98b6:	f7fe fab9 	bl	7e2c <memset>
    mbedtls_rsa_set_padding( ctx, padding, hash_id );
    98ba:	4632      	mov	r2, r6
    98bc:	4629      	mov	r1, r5
    98be:	4620      	mov	r0, r4
    98c0:	f7ff ffee 	bl	98a0 <mbedtls_rsa_set_padding>
}
    98c4:	bd70      	pop	{r4, r5, r6, pc}

000098c6 <mbedtls_rsa_free>:
/*
 * Free the components of an RSA key
 */
void mbedtls_rsa_free( mbedtls_rsa_context *ctx )
{
    if( ctx == NULL )
    98c6:	b3a8      	cbz	r0, 9934 <mbedtls_rsa_free+0x6e>
{
    98c8:	b510      	push	{r4, lr}
    98ca:	4604      	mov	r4, r0
        return;

    mbedtls_mpi_free( &ctx->Vi );
    98cc:	308c      	adds	r0, #140	; 0x8c
    98ce:	f7fe ffef 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Vf );
    98d2:	f104 0098 	add.w	r0, r4, #152	; 0x98
    98d6:	f7fe ffeb 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RN );
    98da:	f104 0068 	add.w	r0, r4, #104	; 0x68
    98de:	f7fe ffe7 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->D  );
    98e2:	f104 0020 	add.w	r0, r4, #32
    98e6:	f7fe ffe3 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Q  );
    98ea:	f104 0038 	add.w	r0, r4, #56	; 0x38
    98ee:	f7fe ffdf 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->P  );
    98f2:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    98f6:	f7fe ffdb 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->E  );
    98fa:	f104 0014 	add.w	r0, r4, #20
    98fe:	f7fe ffd7 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->N  );
    9902:	f104 0008 	add.w	r0, r4, #8
    9906:	f7fe ffd3 	bl	88b0 <mbedtls_mpi_free>

#if !defined(MBEDTLS_RSA_NO_CRT)
    mbedtls_mpi_free( &ctx->RQ );
    990a:	f104 0080 	add.w	r0, r4, #128	; 0x80
    990e:	f7fe ffcf 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RP );
    9912:	f104 0074 	add.w	r0, r4, #116	; 0x74
    9916:	f7fe ffcb 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->QP );
    991a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    991e:	f7fe ffc7 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DQ );
    9922:	f104 0050 	add.w	r0, r4, #80	; 0x50
    9926:	f7fe ffc3 	bl	88b0 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DP );
    992a:	f104 0044 	add.w	r0, r4, #68	; 0x44
    992e:	f7fe ffbf 	bl	88b0 <mbedtls_mpi_free>
#endif /* MBEDTLS_RSA_NO_CRT */

#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_free( &ctx->mutex );
#endif
}
    9932:	bd10      	pop	{r4, pc}
    9934:	4770      	bx	lr

00009936 <mbedtls_sha256_init>:
{
    9936:	b508      	push	{r3, lr}
    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    9938:	226c      	movs	r2, #108	; 0x6c
    993a:	2100      	movs	r1, #0
    993c:	f7fe fa76 	bl	7e2c <memset>
}
    9940:	bd08      	pop	{r3, pc}

00009942 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    9942:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    9946:	b3da      	cbz	r2, 99c0 <mbedtls_sha256_update_ret+0x7e>
    9948:	4606      	mov	r6, r0
    994a:	460d      	mov	r5, r1
    994c:	4614      	mov	r4, r2
        return( 0 );

    left = ctx->total[0] & 0x3F;
    994e:	6803      	ldr	r3, [r0, #0]
    9950:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    fill = 64 - left;
    9954:	f1c7 0840 	rsb	r8, r7, #64	; 0x40

    ctx->total[0] += (uint32_t) ilen;
    9958:	4413      	add	r3, r2
    995a:	6003      	str	r3, [r0, #0]
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
    995c:	4293      	cmp	r3, r2
    995e:	d202      	bcs.n	9966 <mbedtls_sha256_update_ret+0x24>
        ctx->total[1]++;
    9960:	6843      	ldr	r3, [r0, #4]
    9962:	3301      	adds	r3, #1
    9964:	6043      	str	r3, [r0, #4]

    if( left && ilen >= fill )
    9966:	b10f      	cbz	r7, 996c <mbedtls_sha256_update_ret+0x2a>
    9968:	4544      	cmp	r4, r8
    996a:	d20a      	bcs.n	9982 <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
    996c:	2c3f      	cmp	r4, #63	; 0x3f
    996e:	d91b      	bls.n	99a8 <mbedtls_sha256_update_ret+0x66>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    9970:	4629      	mov	r1, r5
    9972:	4630      	mov	r0, r6
    9974:	f7fb fb14 	bl	4fa0 <mbedtls_internal_sha256_process>
    9978:	4603      	mov	r3, r0
    997a:	bb10      	cbnz	r0, 99c2 <mbedtls_sha256_update_ret+0x80>
            return( ret );

        input += 64;
    997c:	3540      	adds	r5, #64	; 0x40
        ilen  -= 64;
    997e:	3c40      	subs	r4, #64	; 0x40
    9980:	e7f4      	b.n	996c <mbedtls_sha256_update_ret+0x2a>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    9982:	f106 0928 	add.w	r9, r6, #40	; 0x28
    9986:	4642      	mov	r2, r8
    9988:	4629      	mov	r1, r5
    998a:	eb09 0007 	add.w	r0, r9, r7
    998e:	f7fe fa29 	bl	7de4 <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    9992:	4649      	mov	r1, r9
    9994:	4630      	mov	r0, r6
    9996:	f7fb fb03 	bl	4fa0 <mbedtls_internal_sha256_process>
    999a:	4603      	mov	r3, r0
    999c:	b988      	cbnz	r0, 99c2 <mbedtls_sha256_update_ret+0x80>
        input += fill;
    999e:	4445      	add	r5, r8
        ilen  -= fill;
    99a0:	3f40      	subs	r7, #64	; 0x40
    99a2:	443c      	add	r4, r7
        left = 0;
    99a4:	2700      	movs	r7, #0
    99a6:	e7e1      	b.n	996c <mbedtls_sha256_update_ret+0x2a>
    }

    if( ilen > 0 )
    99a8:	b90c      	cbnz	r4, 99ae <mbedtls_sha256_update_ret+0x6c>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    99aa:	2300      	movs	r3, #0
    99ac:	e009      	b.n	99c2 <mbedtls_sha256_update_ret+0x80>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    99ae:	f106 0028 	add.w	r0, r6, #40	; 0x28
    99b2:	4622      	mov	r2, r4
    99b4:	4629      	mov	r1, r5
    99b6:	4438      	add	r0, r7
    99b8:	f7fe fa14 	bl	7de4 <memcpy>
    return( 0 );
    99bc:	2300      	movs	r3, #0
    99be:	e000      	b.n	99c2 <mbedtls_sha256_update_ret+0x80>
        return( 0 );
    99c0:	2300      	movs	r3, #0
}
    99c2:	4618      	mov	r0, r3
    99c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000099c8 <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
    99c8:	b570      	push	{r4, r5, r6, lr}
    99ca:	4604      	mov	r4, r0
    99cc:	460d      	mov	r5, r1
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
    99ce:	6803      	ldr	r3, [r0, #0]
    99d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f

    ctx->buffer[used++] = 0x80;
    99d4:	1c58      	adds	r0, r3, #1
    99d6:	4423      	add	r3, r4
    99d8:	2280      	movs	r2, #128	; 0x80
    99da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( used <= 56 )
    99de:	2838      	cmp	r0, #56	; 0x38
    99e0:	d87c      	bhi.n	9adc <mbedtls_sha256_finish_ret+0x114>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    99e2:	f104 0328 	add.w	r3, r4, #40	; 0x28
    99e6:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
    99ea:	2100      	movs	r1, #0
    99ec:	4418      	add	r0, r3
    99ee:	f7fe fa1d 	bl	7e2c <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
    99f2:	6822      	ldr	r2, [r4, #0]
         | ( ctx->total[1] <<  3 );
    99f4:	6863      	ldr	r3, [r4, #4]
    99f6:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
    99f8:	ea43 7052 	orr.w	r0, r3, r2, lsr #29
    low  = ( ctx->total[0] <<  3 );
    99fc:	00d1      	lsls	r1, r2, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    99fe:	0e1e      	lsrs	r6, r3, #24
    9a00:	f884 6060 	strb.w	r6, [r4, #96]	; 0x60
    9a04:	f3c3 4607 	ubfx	r6, r3, #16, #8
    9a08:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
    9a0c:	f3c3 2307 	ubfx	r3, r3, #8, #8
    9a10:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
    9a14:	f884 0063 	strb.w	r0, [r4, #99]	; 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
    9a18:	f3c2 5347 	ubfx	r3, r2, #21, #8
    9a1c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    9a20:	f3c2 3347 	ubfx	r3, r2, #13, #8
    9a24:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
    9a28:	f3c2 1247 	ubfx	r2, r2, #5, #8
    9a2c:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    9a30:	f884 1067 	strb.w	r1, [r4, #103]	; 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    9a34:	f104 0128 	add.w	r1, r4, #40	; 0x28
    9a38:	4620      	mov	r0, r4
    9a3a:	f7fb fab1 	bl	4fa0 <mbedtls_internal_sha256_process>
    9a3e:	4603      	mov	r3, r0
    9a40:	2800      	cmp	r0, #0
    9a42:	d159      	bne.n	9af8 <mbedtls_sha256_finish_ret+0x130>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
    9a44:	7ae2      	ldrb	r2, [r4, #11]
    9a46:	702a      	strb	r2, [r5, #0]
    9a48:	7aa2      	ldrb	r2, [r4, #10]
    9a4a:	706a      	strb	r2, [r5, #1]
    9a4c:	7a62      	ldrb	r2, [r4, #9]
    9a4e:	70aa      	strb	r2, [r5, #2]
    9a50:	7a22      	ldrb	r2, [r4, #8]
    9a52:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
    9a54:	7be2      	ldrb	r2, [r4, #15]
    9a56:	712a      	strb	r2, [r5, #4]
    9a58:	7ba2      	ldrb	r2, [r4, #14]
    9a5a:	716a      	strb	r2, [r5, #5]
    9a5c:	7b62      	ldrb	r2, [r4, #13]
    9a5e:	71aa      	strb	r2, [r5, #6]
    9a60:	7b22      	ldrb	r2, [r4, #12]
    9a62:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
    9a64:	7ce2      	ldrb	r2, [r4, #19]
    9a66:	722a      	strb	r2, [r5, #8]
    9a68:	7ca2      	ldrb	r2, [r4, #18]
    9a6a:	726a      	strb	r2, [r5, #9]
    9a6c:	7c62      	ldrb	r2, [r4, #17]
    9a6e:	72aa      	strb	r2, [r5, #10]
    9a70:	7c22      	ldrb	r2, [r4, #16]
    9a72:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
    9a74:	7de2      	ldrb	r2, [r4, #23]
    9a76:	732a      	strb	r2, [r5, #12]
    9a78:	7da2      	ldrb	r2, [r4, #22]
    9a7a:	736a      	strb	r2, [r5, #13]
    9a7c:	7d62      	ldrb	r2, [r4, #21]
    9a7e:	73aa      	strb	r2, [r5, #14]
    9a80:	7d22      	ldrb	r2, [r4, #20]
    9a82:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
    9a84:	7ee2      	ldrb	r2, [r4, #27]
    9a86:	742a      	strb	r2, [r5, #16]
    9a88:	7ea2      	ldrb	r2, [r4, #26]
    9a8a:	746a      	strb	r2, [r5, #17]
    9a8c:	7e62      	ldrb	r2, [r4, #25]
    9a8e:	74aa      	strb	r2, [r5, #18]
    9a90:	7e22      	ldrb	r2, [r4, #24]
    9a92:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
    9a94:	7fe2      	ldrb	r2, [r4, #31]
    9a96:	752a      	strb	r2, [r5, #20]
    9a98:	7fa2      	ldrb	r2, [r4, #30]
    9a9a:	756a      	strb	r2, [r5, #21]
    9a9c:	7f62      	ldrb	r2, [r4, #29]
    9a9e:	75aa      	strb	r2, [r5, #22]
    9aa0:	7f22      	ldrb	r2, [r4, #28]
    9aa2:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
    9aa4:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    9aa8:	762a      	strb	r2, [r5, #24]
    9aaa:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    9aae:	766a      	strb	r2, [r5, #25]
    9ab0:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    9ab4:	76aa      	strb	r2, [r5, #26]
    9ab6:	f894 2020 	ldrb.w	r2, [r4, #32]
    9aba:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
    9abc:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    9abe:	b9da      	cbnz	r2, 9af8 <mbedtls_sha256_finish_ret+0x130>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
    9ac0:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    9ac4:	772b      	strb	r3, [r5, #28]
    9ac6:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
    9aca:	776b      	strb	r3, [r5, #29]
    9acc:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    9ad0:	77ab      	strb	r3, [r5, #30]
    9ad2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    9ad6:	77eb      	strb	r3, [r5, #31]

    return( 0 );
    9ad8:	4613      	mov	r3, r2
    9ada:	e00d      	b.n	9af8 <mbedtls_sha256_finish_ret+0x130>
        memset( ctx->buffer + used, 0, 64 - used );
    9adc:	f104 0628 	add.w	r6, r4, #40	; 0x28
    9ae0:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
    9ae4:	2100      	movs	r1, #0
    9ae6:	4430      	add	r0, r6
    9ae8:	f7fe f9a0 	bl	7e2c <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    9aec:	4631      	mov	r1, r6
    9aee:	4620      	mov	r0, r4
    9af0:	f7fb fa56 	bl	4fa0 <mbedtls_internal_sha256_process>
    9af4:	4603      	mov	r3, r0
    9af6:	b108      	cbz	r0, 9afc <mbedtls_sha256_finish_ret+0x134>
}
    9af8:	4618      	mov	r0, r3
    9afa:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer, 0, 56 );
    9afc:	2238      	movs	r2, #56	; 0x38
    9afe:	2100      	movs	r1, #0
    9b00:	4630      	mov	r0, r6
    9b02:	f7fe f993 	bl	7e2c <memset>
    9b06:	e774      	b.n	99f2 <mbedtls_sha256_finish_ret+0x2a>

00009b08 <arch_system_halt>:
	__asm__ volatile(
    9b08:	f04f 0220 	mov.w	r2, #32
    9b0c:	f3ef 8311 	mrs	r3, BASEPRI
    9b10:	f382 8811 	msr	BASEPRI, r2
    9b14:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    9b18:	e7fe      	b.n	9b18 <arch_system_halt+0x10>

00009b1a <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    9b1a:	b510      	push	{r4, lr}
    9b1c:	4604      	mov	r4, r0
		arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    9b1e:	f7f8 fcaf 	bl	2480 <z_impl_log_panic>
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    9b22:	4620      	mov	r0, r4
    9b24:	f7ff fff0 	bl	9b08 <arch_system_halt>

00009b28 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    9b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b2a:	4605      	mov	r5, r0
    9b2c:	460e      	mov	r6, r1
    9b2e:	f04f 0320 	mov.w	r3, #32
    9b32:	f3ef 8711 	mrs	r7, BASEPRI
    9b36:	f383 8811 	msr	BASEPRI, r3
    9b3a:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
    9b3e:	f7fc fa43 	bl	5fc8 <z_impl_k_current_get>
    9b42:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	z_coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    9b44:	4631      	mov	r1, r6
    9b46:	4628      	mov	r0, r5
    9b48:	f7ff ffe7 	bl	9b1a <k_sys_fatal_error_handler>
	__asm__ volatile(
    9b4c:	f387 8811 	msr	BASEPRI, r7
    9b50:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    9b54:	4620      	mov	r0, r4
    9b56:	f7f9 fd1d 	bl	3594 <z_impl_k_thread_abort>
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
    9b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00009b5c <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9b5c:	68c2      	ldr	r2, [r0, #12]
    9b5e:	6903      	ldr	r3, [r0, #16]
    9b60:	431a      	orrs	r2, r3
    9b62:	f012 0203 	ands.w	r2, r2, #3
    9b66:	d10d      	bne.n	9b84 <create_free_list+0x28>
	slab->free_list = NULL;
    9b68:	2100      	movs	r1, #0
    9b6a:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    9b6c:	e005      	b.n	9b7a <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    9b6e:	6941      	ldr	r1, [r0, #20]
    9b70:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    9b72:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    9b74:	68c1      	ldr	r1, [r0, #12]
    9b76:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    9b78:	3201      	adds	r2, #1
    9b7a:	6881      	ldr	r1, [r0, #8]
    9b7c:	4291      	cmp	r1, r2
    9b7e:	d8f6      	bhi.n	9b6e <create_free_list+0x12>
	return 0;
    9b80:	2000      	movs	r0, #0
    9b82:	4770      	bx	lr
		return -EINVAL;
    9b84:	f06f 0015 	mvn.w	r0, #21
}
    9b88:	4770      	bx	lr

00009b8a <k_mem_slab_init>:
{
    9b8a:	b510      	push	{r4, lr}
    9b8c:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    9b8e:	6083      	str	r3, [r0, #8]
	slab->block_size = block_size;
    9b90:	60c2      	str	r2, [r0, #12]
	slab->buffer = buffer;
    9b92:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    9b94:	2300      	movs	r3, #0
    9b96:	6183      	str	r3, [r0, #24]
	rc = create_free_list(slab);
    9b98:	f7ff ffe0 	bl	9b5c <create_free_list>
	if (rc < 0) {
    9b9c:	2800      	cmp	r0, #0
    9b9e:	db01      	blt.n	9ba4 <k_mem_slab_init+0x1a>
	list->head = (sys_dnode_t *)list;
    9ba0:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    9ba2:	6064      	str	r4, [r4, #4]
}
    9ba4:	bd10      	pop	{r4, pc}

00009ba6 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    9ba6:	4288      	cmp	r0, r1
    9ba8:	da00      	bge.n	9bac <new_prio_for_inheritance+0x6>
    9baa:	4601      	mov	r1, r0
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    9bac:	2900      	cmp	r1, #0
    9bae:	db01      	blt.n	9bb4 <new_prio_for_inheritance+0xe>
    9bb0:	4608      	mov	r0, r1
    9bb2:	4770      	bx	lr
    9bb4:	2000      	movs	r0, #0
}
    9bb6:	4770      	bx	lr

00009bb8 <adjust_owner_prio>:
{
    9bb8:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    9bba:	6880      	ldr	r0, [r0, #8]
    9bbc:	f990 300e 	ldrsb.w	r3, [r0, #14]
    9bc0:	428b      	cmp	r3, r1
    9bc2:	d101      	bne.n	9bc8 <adjust_owner_prio+0x10>
	return false;
    9bc4:	2000      	movs	r0, #0
}
    9bc6:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    9bc8:	f7fc f97a 	bl	5ec0 <z_set_prio>
    9bcc:	e7fb      	b.n	9bc6 <adjust_owner_prio+0xe>

00009bce <z_impl_k_mutex_init>:
{
    9bce:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9bd0:	2000      	movs	r0, #0
    9bd2:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    9bd4:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    9bd6:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    9bd8:	605b      	str	r3, [r3, #4]
}
    9bda:	4770      	bx	lr

00009bdc <pended_on>:
}
    9bdc:	6880      	ldr	r0, [r0, #8]
    9bde:	4770      	bx	lr

00009be0 <z_tick_sleep>:
}
    9be0:	2000      	movs	r0, #0
    9be2:	4770      	bx	lr

00009be4 <z_is_t1_higher_prio_than_t2>:
	if (thread_1->base.prio < thread_2->base.prio) {
    9be4:	f990 200e 	ldrsb.w	r2, [r0, #14]
    9be8:	f991 300e 	ldrsb.w	r3, [r1, #14]
    9bec:	429a      	cmp	r2, r3
    9bee:	db01      	blt.n	9bf4 <z_is_t1_higher_prio_than_t2+0x10>
	return false;
    9bf0:	2000      	movs	r0, #0
    9bf2:	4770      	bx	lr
		return true;
    9bf4:	2001      	movs	r0, #1
}
    9bf6:	4770      	bx	lr

00009bf8 <z_reschedule_irqlock>:
{
    9bf8:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9bfa:	4603      	mov	r3, r0
    9bfc:	b928      	cbnz	r0, 9c0a <z_reschedule_irqlock+0x12>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9bfe:	f3ef 8205 	mrs	r2, IPSR
    9c02:	b912      	cbnz	r2, 9c0a <z_reschedule_irqlock+0x12>
    9c04:	f7f9 faba 	bl	317c <arch_swap>
	return ret;
    9c08:	e003      	b.n	9c12 <z_reschedule_irqlock+0x1a>
    9c0a:	f383 8811 	msr	BASEPRI, r3
    9c0e:	f3bf 8f6f 	isb	sy
}
    9c12:	bd08      	pop	{r3, pc}

00009c14 <k_sched_unlock>:
}
    9c14:	4770      	bx	lr

00009c16 <z_priq_dumb_best>:
{
    9c16:	4603      	mov	r3, r0
	return list->head == list;
    9c18:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9c1a:	4283      	cmp	r3, r0
    9c1c:	d000      	beq.n	9c20 <z_priq_dumb_best+0xa>
}
    9c1e:	4770      	bx	lr
	struct k_thread *thread = NULL;
    9c20:	2000      	movs	r0, #0
	return thread;
    9c22:	e7fc      	b.n	9c1e <z_priq_dumb_best+0x8>

00009c24 <z_ready_thread>:
{
    9c24:	b538      	push	{r3, r4, r5, lr}
    9c26:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    9c28:	2300      	movs	r3, #0
	__asm__ volatile(
    9c2a:	f04f 0220 	mov.w	r2, #32
    9c2e:	f3ef 8411 	mrs	r4, BASEPRI
    9c32:	f382 8811 	msr	BASEPRI, r2
    9c36:	f3bf 8f6f 	isb	sy
    9c3a:	b943      	cbnz	r3, 9c4e <z_ready_thread+0x2a>
		ready_thread(thread);
    9c3c:	4628      	mov	r0, r5
    9c3e:	f7fc f809 	bl	5c54 <ready_thread>
	__asm__ volatile(
    9c42:	f384 8811 	msr	BASEPRI, r4
    9c46:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    9c4a:	2301      	movs	r3, #1
    9c4c:	e7f5      	b.n	9c3a <z_ready_thread+0x16>
}
    9c4e:	bd38      	pop	{r3, r4, r5, pc}

00009c50 <z_thread_timeout>:
{
    9c50:	b570      	push	{r4, r5, r6, lr}
    9c52:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    9c54:	2300      	movs	r3, #0
	__asm__ volatile(
    9c56:	f04f 0220 	mov.w	r2, #32
    9c5a:	f3ef 8611 	mrs	r6, BASEPRI
    9c5e:	f382 8811 	msr	BASEPRI, r2
    9c62:	f3bf 8f6f 	isb	sy
    9c66:	e019      	b.n	9c9c <z_thread_timeout+0x4c>
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
    9c68:	4620      	mov	r0, r4
    9c6a:	f7ff ffb7 	bl	9bdc <pended_on>
    9c6e:	4621      	mov	r1, r4
    9c70:	f7fb ffae 	bl	5bd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    9c74:	7b63      	ldrb	r3, [r4, #13]
    9c76:	f023 0302 	bic.w	r3, r3, #2
    9c7a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    9c7c:	2300      	movs	r3, #0
    9c7e:	60a3      	str	r3, [r4, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
    9c80:	f815 3c0b 	ldrb.w	r3, [r5, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    9c84:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
    9c88:	f805 3c0b 	strb.w	r3, [r5, #-11]
		ready_thread(thread);
    9c8c:	4620      	mov	r0, r4
    9c8e:	f7fb ffe1 	bl	5c54 <ready_thread>
	__asm__ volatile(
    9c92:	f386 8811 	msr	BASEPRI, r6
    9c96:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    9c9a:	2301      	movs	r3, #1
    9c9c:	b933      	cbnz	r3, 9cac <z_thread_timeout+0x5c>
		struct k_thread *thread = CONTAINER_OF(timeout,
    9c9e:	f1a5 0418 	sub.w	r4, r5, #24
		if (thread->base.pended_on != NULL) {
    9ca2:	f855 3c10 	ldr.w	r3, [r5, #-16]
    9ca6:	2b00      	cmp	r3, #0
    9ca8:	d1de      	bne.n	9c68 <z_thread_timeout+0x18>
    9caa:	e7e9      	b.n	9c80 <z_thread_timeout+0x30>
}
    9cac:	bd70      	pop	{r4, r5, r6, pc}

00009cae <add_to_waitq_locked>:
{
    9cae:	b570      	push	{r4, r5, r6, lr}
    9cb0:	4605      	mov	r5, r0
    9cb2:	460e      	mov	r6, r1
	unready_thread(thread);
    9cb4:	f7fc f8d8 	bl	5e68 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    9cb8:	7b6b      	ldrb	r3, [r5, #13]
    9cba:	f043 0302 	orr.w	r3, r3, #2
    9cbe:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    9cc0:	b1ae      	cbz	r6, 9cee <add_to_waitq_locked+0x40>
		thread->base.pended_on = wait_q;
    9cc2:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    9cc4:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9cc6:	42a6      	cmp	r6, r4
    9cc8:	d019      	beq.n	9cfe <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9cca:	b15c      	cbz	r4, 9ce4 <add_to_waitq_locked+0x36>
		if (z_is_t1_higher_prio_than_t2(thread, t)) {
    9ccc:	4621      	mov	r1, r4
    9cce:	4628      	mov	r0, r5
    9cd0:	f7ff ff88 	bl	9be4 <z_is_t1_higher_prio_than_t2>
    9cd4:	b960      	cbnz	r0, 9cf0 <add_to_waitq_locked+0x42>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    9cd6:	b12c      	cbz	r4, 9ce4 <add_to_waitq_locked+0x36>
	return (node == list->tail) ? NULL : node->next;
    9cd8:	6873      	ldr	r3, [r6, #4]
    9cda:	429c      	cmp	r4, r3
    9cdc:	d002      	beq.n	9ce4 <add_to_waitq_locked+0x36>
    9cde:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9ce0:	2c00      	cmp	r4, #0
    9ce2:	d1f2      	bne.n	9cca <add_to_waitq_locked+0x1c>
	node->next = list;
    9ce4:	602e      	str	r6, [r5, #0]
	node->prev = list->tail;
    9ce6:	6873      	ldr	r3, [r6, #4]
    9ce8:	606b      	str	r3, [r5, #4]
	list->tail->next = node;
    9cea:	601d      	str	r5, [r3, #0]
	list->tail = node;
    9cec:	6075      	str	r5, [r6, #4]
}
    9cee:	bd70      	pop	{r4, r5, r6, pc}
	node->prev = successor->prev;
    9cf0:	6863      	ldr	r3, [r4, #4]
    9cf2:	606b      	str	r3, [r5, #4]
	node->next = successor;
    9cf4:	602c      	str	r4, [r5, #0]
	successor->prev->next = node;
    9cf6:	6863      	ldr	r3, [r4, #4]
    9cf8:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    9cfa:	6065      	str	r5, [r4, #4]
}
    9cfc:	e7f7      	b.n	9cee <add_to_waitq_locked+0x40>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9cfe:	2400      	movs	r4, #0
    9d00:	e7e3      	b.n	9cca <add_to_waitq_locked+0x1c>

00009d02 <pend>:
{
    9d02:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9d06:	4605      	mov	r5, r0
    9d08:	460f      	mov	r7, r1
    9d0a:	4691      	mov	r9, r2
    9d0c:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    9d0e:	2400      	movs	r4, #0
	__asm__ volatile(
    9d10:	f04f 0320 	mov.w	r3, #32
    9d14:	f3ef 8611 	mrs	r6, BASEPRI
    9d18:	f383 8811 	msr	BASEPRI, r3
    9d1c:	f3bf 8f6f 	isb	sy
    9d20:	b94c      	cbnz	r4, 9d36 <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
    9d22:	4639      	mov	r1, r7
    9d24:	4628      	mov	r0, r5
    9d26:	f7ff ffc2 	bl	9cae <add_to_waitq_locked>
	__asm__ volatile(
    9d2a:	f386 8811 	msr	BASEPRI, r6
    9d2e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    9d32:	2401      	movs	r4, #1
    9d34:	e7f4      	b.n	9d20 <pend+0x1e>
	add_thread_timeout(thread, timeout);
    9d36:	464a      	mov	r2, r9
    9d38:	4643      	mov	r3, r8
    9d3a:	4628      	mov	r0, r5
    9d3c:	f7fb ff1e 	bl	5b7c <add_thread_timeout>
}
    9d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00009d44 <z_unpend_first_thread>:
{
    9d44:	b570      	push	{r4, r5, r6, lr}
    9d46:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    9d48:	2300      	movs	r3, #0
	__asm__ volatile(
    9d4a:	f04f 0220 	mov.w	r2, #32
    9d4e:	f3ef 8511 	mrs	r5, BASEPRI
    9d52:	f382 8811 	msr	BASEPRI, r2
    9d56:	f3bf 8f6f 	isb	sy
	struct k_thread *ret = NULL;
    9d5a:	461c      	mov	r4, r3
	LOCKED(&sched_spinlock) {
    9d5c:	b94b      	cbnz	r3, 9d72 <z_unpend_first_thread+0x2e>
		ret = _priq_wait_best(&wait_q->waitq);
    9d5e:	4630      	mov	r0, r6
    9d60:	f7ff ff59 	bl	9c16 <z_priq_dumb_best>
    9d64:	4604      	mov	r4, r0
	__asm__ volatile(
    9d66:	f385 8811 	msr	BASEPRI, r5
    9d6a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    9d6e:	2301      	movs	r3, #1
    9d70:	e7f4      	b.n	9d5c <z_unpend_first_thread+0x18>

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    9d72:	b1dc      	cbz	r4, 9dac <z_unpend_first_thread+0x68>
	LOCKED(&sched_spinlock) {
    9d74:	2300      	movs	r3, #0
	__asm__ volatile(
    9d76:	f04f 0220 	mov.w	r2, #32
    9d7a:	f3ef 8511 	mrs	r5, BASEPRI
    9d7e:	f382 8811 	msr	BASEPRI, r2
    9d82:	f3bf 8f6f 	isb	sy
    9d86:	b98b      	cbnz	r3, 9dac <z_unpend_first_thread+0x68>
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
    9d88:	4620      	mov	r0, r4
    9d8a:	f7ff ff27 	bl	9bdc <pended_on>
    9d8e:	4621      	mov	r1, r4
    9d90:	f7fb ff1e 	bl	5bd0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    9d94:	7b63      	ldrb	r3, [r4, #13]
    9d96:	f023 0302 	bic.w	r3, r3, #2
    9d9a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    9d9c:	2300      	movs	r3, #0
    9d9e:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    9da0:	f385 8811 	msr	BASEPRI, r5
    9da4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    9da8:	2301      	movs	r3, #1
    9daa:	e7ec      	b.n	9d86 <z_unpend_first_thread+0x42>
	if (thread != NULL) {
    9dac:	b11c      	cbz	r4, 9db6 <z_unpend_first_thread+0x72>
    9dae:	f104 0018 	add.w	r0, r4, #24
    9db2:	f000 f844 	bl	9e3e <z_abort_timeout>
}
    9db6:	4620      	mov	r0, r4
    9db8:	bd70      	pop	{r4, r5, r6, pc}

00009dba <k_is_in_isr>:
    9dba:	f3ef 8005 	mrs	r0, IPSR
}

bool k_is_in_isr(void)
{
	return arch_is_in_isr();
}
    9dbe:	3800      	subs	r0, #0
    9dc0:	bf18      	it	ne
    9dc2:	2001      	movne	r0, #1
    9dc4:	4770      	bx	lr

00009dc6 <z_impl_k_busy_wait>:
}

#ifdef CONFIG_SYS_CLOCK_EXISTS
void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	if (usec_to_wait == 0) {
    9dc6:	b900      	cbnz	r0, 9dca <z_impl_k_busy_wait+0x4>
    9dc8:	4770      	bx	lr
{
    9dca:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    9dcc:	f7f8 fab0 	bl	2330 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
}
    9dd0:	bd08      	pop	{r3, pc}

00009dd2 <remove_timeout>:
{
    9dd2:	b538      	push	{r3, r4, r5, lr}
    9dd4:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    9dd6:	f7fc f93d 	bl	6054 <next>
    9dda:	b148      	cbz	r0, 9df0 <remove_timeout+0x1e>
    9ddc:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    9dde:	6920      	ldr	r0, [r4, #16]
    9de0:	6965      	ldr	r5, [r4, #20]
    9de2:	6913      	ldr	r3, [r2, #16]
    9de4:	6951      	ldr	r1, [r2, #20]
    9de6:	181b      	adds	r3, r3, r0
    9de8:	eb45 0101 	adc.w	r1, r5, r1
    9dec:	6113      	str	r3, [r2, #16]
    9dee:	6151      	str	r1, [r2, #20]
	node->prev->next = node->next;
    9df0:	6862      	ldr	r2, [r4, #4]
    9df2:	6823      	ldr	r3, [r4, #0]
    9df4:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    9df6:	6862      	ldr	r2, [r4, #4]
    9df8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    9dfa:	2300      	movs	r3, #0
    9dfc:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    9dfe:	6063      	str	r3, [r4, #4]
}
    9e00:	bd38      	pop	{r3, r4, r5, pc}

00009e02 <next_timeout>:
{
    9e02:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    9e04:	f7fc f91c 	bl	6040 <first>
    9e08:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    9e0a:	f7fc f92f 	bl	606c <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    9e0e:	b18c      	cbz	r4, 9e34 <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    9e10:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    9e14:	1a12      	subs	r2, r2, r0
    9e16:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    9e1a:	2a01      	cmp	r2, #1
    9e1c:	f173 0100 	sbcs.w	r1, r3, #0
    9e20:	db0b      	blt.n	9e3a <next_timeout+0x38>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    9e22:	4610      	mov	r0, r2
    9e24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    9e28:	f173 0300 	sbcs.w	r3, r3, #0
    9e2c:	db06      	blt.n	9e3c <next_timeout+0x3a>
    9e2e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    9e32:	e003      	b.n	9e3c <next_timeout+0x3a>
	int32_t ret = to == NULL ? MAX_WAIT
    9e34:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    9e38:	e000      	b.n	9e3c <next_timeout+0x3a>
    9e3a:	2000      	movs	r0, #0
}
    9e3c:	bd10      	pop	{r4, pc}

00009e3e <z_abort_timeout>:
{
    9e3e:	b570      	push	{r4, r5, r6, lr}
    9e40:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    9e42:	2300      	movs	r3, #0
	__asm__ volatile(
    9e44:	f04f 0220 	mov.w	r2, #32
    9e48:	f3ef 8611 	mrs	r6, BASEPRI
    9e4c:	f382 8811 	msr	BASEPRI, r2
    9e50:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    9e54:	f06f 0015 	mvn.w	r0, #21
    9e58:	e008      	b.n	9e6c <z_abort_timeout+0x2e>
			remove_timeout(to);
    9e5a:	4620      	mov	r0, r4
    9e5c:	f7ff ffb9 	bl	9dd2 <remove_timeout>
			ret = 0;
    9e60:	4628      	mov	r0, r5
	__asm__ volatile(
    9e62:	f386 8811 	msr	BASEPRI, r6
    9e66:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    9e6a:	2301      	movs	r3, #1
    9e6c:	461d      	mov	r5, r3
    9e6e:	b91b      	cbnz	r3, 9e78 <z_abort_timeout+0x3a>
	return node->next != NULL;
    9e70:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    9e72:	2b00      	cmp	r3, #0
    9e74:	d1f1      	bne.n	9e5a <z_abort_timeout+0x1c>
    9e76:	e7f4      	b.n	9e62 <z_abort_timeout+0x24>
}
    9e78:	bd70      	pop	{r4, r5, r6, pc}

00009e7a <k_heap_init>:
{
    9e7a:	b510      	push	{r4, lr}
	sys_dlist_init(&w->waitq);
    9e7c:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
    9e80:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
    9e82:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
    9e84:	f7fd fadd 	bl	7442 <sys_heap_init>
}
    9e88:	bd10      	pop	{r4, pc}

00009e8a <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
    9e8a:	4770      	bx	lr
