/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:03 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_ARCSS_ESS_CTRL_1_0_H__
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_H__

/***************************************************************************
 *VICE_ARCSS_ESS_CTRL_1_0 - VICE ARCSS_ESS Control Registers (Peripheral Control)
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_HOST_IF 0x01560000 /* [CFG][32] Host I/F */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_SYNC_LOCAL_RBUS 0x01560004 /* [CFG][32] Sync Local Rbus */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_B2B_OOB_DEBUG_ADDR 0x01560010 /* [RO][32] B2B out of bound debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_B2B_OOB_ADDR_INFO 0x01560014 /* [RO][32] B2B out of bound address info */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2SYSTEM_RBUS_DEBUG_ADDR 0x01560018 /* [RO][32] BVCI to system RBUS debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2SYSTEM_RBUS_DEBUG_INFO 0x01560020 /* [RO][32] BVCI to system RBUS debug info */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2GLOBAL_RBUS_DEBUG_ADDR 0x01560028 /* [RO][32] BVCI to global RBUS debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2GLOBAL_RBUS_DEBUG_INFO 0x01560030 /* [RO][32] BVCI to global RBUS debug info */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2LOCAL_RBUS_DEBUG_ADDR 0x01560038 /* [RO][32] BVCI to system RBUS debug address */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2LOCAL_RBUS_DEBUG_INFO 0x01560040 /* [RO][32] BVCI to system RBUS debug info */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_DATA_SPACE_START 0x01560044 /* [CFG][32] Data Space Start */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_ARC_DATA_ADDR_OFFSET 0x01560048 /* [CFG][64] ARC Data address offset */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_ARC_INSTR_ADDR_OFFSET 0x01560050 /* [CFG][64] ARC instructions address offset */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_BVCI2SCB_CACHE_MISS 0x01560058 /* [RO][32] BVCI2SCB cache miss */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_BVCI2SCB_BRIDGE_CTRL 0x0156005c /* [CFG][32] BVCI2SCB bridge ctrl */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_ACTIVE_CHANNEL 0x01560088 /* [RO][32] DMA active channel */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_SYS_WATCHDOG_CTRL 0x01560090 /* [CFG][32] Watchdog Ctrl */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_WATCHDOG_COUNTER 0x01560094 /* [RO][32] Watchdog Counter */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_PROC_CTRL 0x015600a0 /* [CFG][32] Processor control */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_PROC_CTRL2 0x015600a4 /* [CFG][32] Processor control2 */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_INIT_PROC_START 0x015600a8 /* [RW][32] Processor Start */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DIAG        0x015600b0 /* [RO][32] Diagnostic Register */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DIAG_CTRL   0x015600b4 /* [CFG][32] Diagnostic Register select */

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ARRAY_BASE 0x01560060
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_DCCM_START_OFFSETi :: reserved0 [31:14] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_reserved0_MASK 0xffffc000
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_reserved0_SHIFT 14

/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_DCCM_START_OFFSETi :: ADDRESS [13:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ADDRESS_MASK 0x00003fff
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_DCCM_START_OFFSETi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ARRAY_BASE 0x01560068
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_MEM_START_OFFSETi :: reserved0 [63:38] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_reserved0_MASK BCHP_UINT64_C(0xffffffc0, 0x00000000)
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_reserved0_SHIFT 38

/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_MEM_START_OFFSETi :: ADDRESS [37:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ADDRESS_MASK BCHP_UINT64_C(0x0000003f, 0xffffffff)
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_MEM_START_OFFSETi_ADDRESS_DEFAULT 0


/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_ARRAY_BASE      0x01560078
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_ARRAY_START     0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_ARRAY_END       1
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_TRANSFERi :: reserved0 [31:17] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_reserved0_MASK  0xfffe0000
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_reserved0_SHIFT 17

/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_TRANSFERi :: SWAP [16:15] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_SWAP_MASK       0x00018000
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_SWAP_SHIFT      15
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_SWAP_DEFAULT    0x00000000

/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_TRANSFERi :: DIRECTION [14:14] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_DIRECTION_MASK  0x00004000
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_DIRECTION_SHIFT 14
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_DIRECTION_DEFAULT 0x00000000

/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_TRANSFERi :: SIZE [13:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_SIZE_MASK       0x00003fff
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_SIZE_SHIFT      0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_TRANSFERi_SIZE_DEFAULT    0x00000001


/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ARRAY_BASE       0x01560080
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ARRAY_START      0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ARRAY_END        1
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_REQUESTi :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_reserved0_MASK   0xfffffffe
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_reserved0_SHIFT  1

/* VICE_ARCSS_ESS_CTRL_1_0 :: DMA_REQUESTi :: ENABLE [00:00] */
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ENABLE_MASK      0x00000001
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ENABLE_SHIFT     0
#define BCHP_VICE_ARCSS_ESS_CTRL_1_0_DMA_REQUESTi_ENABLE_DEFAULT   0x00000000


#endif /* #ifndef BCHP_VICE_ARCSS_ESS_CTRL_1_0_H__ */

/* End of File */
