INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/peripherals/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/peripherals/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult5to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult3to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
WARNING: [VRFC 10-8426] non-net output port 'PC_COUNT' cannot be initialized at declaration in SystemVerilog mode [C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/ProgCount.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/peripherals/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/OTTER-multicyle-1-cycle-memory/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_dualport
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/peripherals/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/new/forwarding_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Downloads/otter_mcu_pipeline_template_v3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-3380] identifier 'jumpHz' is used before its declaration [C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Downloads/otter_mcu_pipeline_template_v3.sv:295]
WARNING: [VRFC 10-3380] identifier 'jumpHz' is used before its declaration [C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Downloads/otter_mcu_pipeline_template_v3.sv:297]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/OTTER-multicyle-1-cycle-memory/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/Vivado Projects/CPE333_OTTER_EXPORT/CPE333_OTTER_EXPORT.srcs/sources_1/imports/ethan/Desktop/CPE 333/OTTER Files/OTTER Variable Latency Memory/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
