// Seed: 3863749277
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    output tri1 id_4
);
  assign id_1 = -1'd0;
endmodule
module module_1 (
    input uwire id_0,
    inout wor id_1,
    input wire id_2,
    output wor id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    output wor id_7,
    output wire id_8,
    output tri0 id_9,
    output wand id_10,
    output uwire id_11,
    output uwire id_12,
    input wor id_13,
    output wire id_14,
    output wire id_15,
    output wand id_16,
    output supply0 id_17,
    inout tri id_18,
    input supply0 id_19,
    output wire id_20,
    output wand id_21,
    input tri0 id_22,
    output wire id_23,
    input supply1 id_24,
    input supply1 id_25,
    input uwire id_26,
    input tri1 id_27,
    input wire id_28,
    input uwire id_29,
    input tri id_30,
    input supply0 id_31,
    output tri0 id_32,
    input tri id_33,
    input wire id_34,
    input uwire id_35,
    input wand id_36
);
  logic id_38;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_17,
      id_18,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_39 = id_28;
endmodule
