0.6
2019.1
May 24 2019
14:51:52
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/01_hello_world/01_hello_world.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v,1568799774,verilog,,,,glbl;top,,,,,,,,
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/01_hello_world/01_hello_world.srcs/sim_1/new/tb_top.vhd,1568799664,vhdl,,,,tb_top,,,,,,,,
