<stg><name>kernel_mhsa_Pipeline_TOKEN_COMPUTE</name>


<trans_list>

<trans id="3124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %h_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_1

]]></Node>
<StgValue><ssdm name="h_1_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload

]]></Node>
<StgValue><ssdm name="p_reload_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_reload64_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload64

]]></Node>
<StgValue><ssdm name="p_reload64_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %p_reload65_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload65

]]></Node>
<StgValue><ssdm name="p_reload65_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_reload66_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload66

]]></Node>
<StgValue><ssdm name="p_reload66_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %p_reload67_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload67

]]></Node>
<StgValue><ssdm name="p_reload67_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %p_reload68_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload68

]]></Node>
<StgValue><ssdm name="p_reload68_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %p_reload69_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload69

]]></Node>
<StgValue><ssdm name="p_reload69_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %p_reload70_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload70

]]></Node>
<StgValue><ssdm name="p_reload70_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %p_reload71_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload71

]]></Node>
<StgValue><ssdm name="p_reload71_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %p_reload72_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload72

]]></Node>
<StgValue><ssdm name="p_reload72_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %p_reload73_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload73

]]></Node>
<StgValue><ssdm name="p_reload73_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %p_reload74_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload74

]]></Node>
<StgValue><ssdm name="p_reload74_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %p_reload75_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload75

]]></Node>
<StgValue><ssdm name="p_reload75_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %p_reload76_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload76

]]></Node>
<StgValue><ssdm name="p_reload76_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %p_reload77_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload77

]]></Node>
<StgValue><ssdm name="p_reload77_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %p_reload78_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload78

]]></Node>
<StgValue><ssdm name="p_reload78_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %p_reload79_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload79

]]></Node>
<StgValue><ssdm name="p_reload79_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %p_reload80_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload80

]]></Node>
<StgValue><ssdm name="p_reload80_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %p_reload81_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload81

]]></Node>
<StgValue><ssdm name="p_reload81_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %p_reload82_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload82

]]></Node>
<StgValue><ssdm name="p_reload82_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %p_reload83_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload83

]]></Node>
<StgValue><ssdm name="p_reload83_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %p_reload84_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload84

]]></Node>
<StgValue><ssdm name="p_reload84_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %p_reload85_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload85

]]></Node>
<StgValue><ssdm name="p_reload85_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %p_reload86_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload86

]]></Node>
<StgValue><ssdm name="p_reload86_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %p_reload87_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload87

]]></Node>
<StgValue><ssdm name="p_reload87_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %p_reload88_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload88

]]></Node>
<StgValue><ssdm name="p_reload88_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %p_reload89_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload89

]]></Node>
<StgValue><ssdm name="p_reload89_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %p_reload90_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload90

]]></Node>
<StgValue><ssdm name="p_reload90_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %p_reload91_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload91

]]></Node>
<StgValue><ssdm name="p_reload91_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %p_reload92_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload92

]]></Node>
<StgValue><ssdm name="p_reload92_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %p_reload93_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload93

]]></Node>
<StgValue><ssdm name="p_reload93_read"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %p_reload94_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload94

]]></Node>
<StgValue><ssdm name="p_reload94_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %p_reload95_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload95

]]></Node>
<StgValue><ssdm name="p_reload95_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %p_reload96_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload96

]]></Node>
<StgValue><ssdm name="p_reload96_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %p_reload97_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload97

]]></Node>
<StgValue><ssdm name="p_reload97_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %p_reload98_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload98

]]></Node>
<StgValue><ssdm name="p_reload98_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %p_reload99_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload99

]]></Node>
<StgValue><ssdm name="p_reload99_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %p_reload100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload100

]]></Node>
<StgValue><ssdm name="p_reload100_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %p_reload101_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload101

]]></Node>
<StgValue><ssdm name="p_reload101_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %p_reload102_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload102

]]></Node>
<StgValue><ssdm name="p_reload102_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %p_reload103_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload103

]]></Node>
<StgValue><ssdm name="p_reload103_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %p_reload104_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload104

]]></Node>
<StgValue><ssdm name="p_reload104_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %p_reload105_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload105

]]></Node>
<StgValue><ssdm name="p_reload105_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %p_reload106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload106

]]></Node>
<StgValue><ssdm name="p_reload106_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %p_reload107_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload107

]]></Node>
<StgValue><ssdm name="p_reload107_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %p_reload108_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload108

]]></Node>
<StgValue><ssdm name="p_reload108_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %p_reload109_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload109

]]></Node>
<StgValue><ssdm name="p_reload109_read"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %p_reload110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload110

]]></Node>
<StgValue><ssdm name="p_reload110_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %p_reload111_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload111

]]></Node>
<StgValue><ssdm name="p_reload111_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %p_reload112_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload112

]]></Node>
<StgValue><ssdm name="p_reload112_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %p_reload113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload113

]]></Node>
<StgValue><ssdm name="p_reload113_read"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %p_reload114_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload114

]]></Node>
<StgValue><ssdm name="p_reload114_read"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %p_reload115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload115

]]></Node>
<StgValue><ssdm name="p_reload115_read"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %p_reload116_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload116

]]></Node>
<StgValue><ssdm name="p_reload116_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %p_reload117_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload117

]]></Node>
<StgValue><ssdm name="p_reload117_read"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %p_reload118_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload118

]]></Node>
<StgValue><ssdm name="p_reload118_read"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %p_reload119_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload119

]]></Node>
<StgValue><ssdm name="p_reload119_read"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %p_reload120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload120

]]></Node>
<StgValue><ssdm name="p_reload120_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %p_reload121_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload121

]]></Node>
<StgValue><ssdm name="p_reload121_read"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %p_reload122_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload122

]]></Node>
<StgValue><ssdm name="p_reload122_read"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %p_reload123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload123

]]></Node>
<StgValue><ssdm name="p_reload123_read"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %p_reload124_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload124

]]></Node>
<StgValue><ssdm name="p_reload124_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %p_reload125_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload125

]]></Node>
<StgValue><ssdm name="p_reload125_read"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %p_reload126_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload126

]]></Node>
<StgValue><ssdm name="p_reload126_read"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:66 %key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache

]]></Node>
<StgValue><ssdm name="key_cache_read"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:67 %zext_ln121_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %zext_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_read"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:68 %select_ln100_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln100

]]></Node>
<StgValue><ssdm name="select_ln100_read"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="23">
<![CDATA[
newFuncRoot:69 %zext_ln121_cast = zext i23 %zext_ln121_read

]]></Node>
<StgValue><ssdm name="zext_ln121_cast"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:71 %store_ln121 = store i10 0, i10 %t_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:72 %br_ln0 = br void %DOT_COMPUTE

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
DOT_COMPUTE:0 %t = load i10 %t_1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="33" op_0_bw="10">
<![CDATA[
DOT_COMPUTE:2 %zext_ln121_3 = zext i10 %t

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
DOT_COMPUTE:3 %icmp_ln121 = icmp_eq  i33 %zext_ln121_3, i33 %select_ln100_read

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
DOT_COMPUTE:4 %br_ln121 = br i1 %icmp_ln121, void %fpga_resource_hint.DOT_COMPUTE.76, void %for.inc130.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:4 %p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %t, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:5 %tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %t, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="18">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:6 %zext_ln121_5 = zext i18 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln121_5"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:7 %sub_ln121 = sub i20 %p_shl, i20 %zext_ln121_5

]]></Node>
<StgValue><ssdm name="sub_ln121"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="20">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:8 %zext_ln121_4 = zext i20 %sub_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:9 %add_ln121 = add i24 %zext_ln121_4, i24 %zext_ln121_cast

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:802 %switch_ln135 = switch i4 %h_1_read, void %arrayidx1263.case.11, i4 0, void %arrayidx1263.case.0, i4 1, void %arrayidx1263.case.1, i4 2, void %arrayidx1263.case.2, i4 3, void %arrayidx1263.case.3, i4 4, void %arrayidx1263.case.4, i4 5, void %arrayidx1263.case.5, i4 6, void %arrayidx1263.case.6, i4 7, void %arrayidx1263.case.7, i4 8, void %arrayidx1263.case.8, i4 9, void %arrayidx1263.case.9, i4 10, void %arrayidx1263.case.10

]]></Node>
<StgValue><ssdm name="switch_ln135"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.10:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.9:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.8:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.7:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.6:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.5:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.4:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.3:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.2:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.1:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.0:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.case.11:3 %br_ln135 = br void %arrayidx1263.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="246" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
DOT_COMPUTE:1 %add_ln121_2 = add i10 %t, i10 1

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:10 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %add_ln121, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="26">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:11 %zext_ln121_2 = zext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:12 %add_ln121_1 = add i64 %zext_ln121_2, i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:13 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="62">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:14 %sext_ln130 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:15 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln130

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:16 %muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:17 %muxLogicAXIMBurst_to_empty = muxlogic i64 64

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1263.exit:0 %store_ln121 = store i10 %add_ln121_2, i10 %t_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1263.exit:1 %br_ln121 = br void %DOT_COMPUTE

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="258" st_id="3" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="259" st_id="4" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="260" st_id="5" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="261" st_id="6" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="262" st_id="7" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="263" st_id="8" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="264" st_id="9" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="265" st_id="10" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="266" st_id="11" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="267" st_id="12" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:19 %muxLogicAXIMCE_to_gmem2_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:20 %gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:21 %k_val = bitcast i32 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="k_val"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:212 %muxLogicI0_to_mul = muxlogic i32 %p_reload126_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:213 %muxLogicI1_to_mul = muxlogic i32 %k_val

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:22 %muxLogicAXIMCE_to_gmem2_addr_read_1 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:23 %gmem2_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:24 %k_val_1 = bitcast i32 %gmem2_addr_read_1

]]></Node>
<StgValue><ssdm name="k_val_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:214 %mul = fmul i32 %p_reload126_read, i32 %k_val

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:221 %muxLogicI0_to_mul117_1 = muxlogic i32 %p_reload125_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_1"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:222 %muxLogicI1_to_mul117_1 = muxlogic i32 %k_val_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:25 %muxLogicAXIMCE_to_gmem2_addr_read_2 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_2"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:26 %gmem2_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_2"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:27 %k_val_2 = bitcast i32 %gmem2_addr_read_2

]]></Node>
<StgValue><ssdm name="k_val_2"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:214 %mul = fmul i32 %p_reload126_read, i32 %k_val

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:223 %mul117_1 = fmul i32 %p_reload125_read, i32 %k_val_1

]]></Node>
<StgValue><ssdm name="mul117_1"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:230 %muxLogicI0_to_mul117_2 = muxlogic i32 %p_reload124_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_2"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:231 %muxLogicI1_to_mul117_2 = muxlogic i32 %k_val_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:28 %muxLogicAXIMCE_to_gmem2_addr_read_3 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_3"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:29 %gmem2_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_3"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:30 %k_val_3 = bitcast i32 %gmem2_addr_read_3

]]></Node>
<StgValue><ssdm name="k_val_3"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:214 %mul = fmul i32 %p_reload126_read, i32 %k_val

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:215 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:216 %muxLogicI0_to_dot = muxlogic i32 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:217 %muxLogicI1_to_dot = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:223 %mul117_1 = fmul i32 %p_reload125_read, i32 %k_val_1

]]></Node>
<StgValue><ssdm name="mul117_1"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:232 %mul117_2 = fmul i32 %p_reload124_read, i32 %k_val_2

]]></Node>
<StgValue><ssdm name="mul117_2"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:239 %muxLogicI0_to_mul117_3 = muxlogic i32 %p_reload123_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_3"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:240 %muxLogicI1_to_mul117_3 = muxlogic i32 %k_val_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:31 %muxLogicAXIMCE_to_gmem2_addr_read_4 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_4"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:32 %gmem2_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_4"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:33 %k_val_4 = bitcast i32 %gmem2_addr_read_4

]]></Node>
<StgValue><ssdm name="k_val_4"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:218 %dot = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:223 %mul117_1 = fmul i32 %p_reload125_read, i32 %k_val_1

]]></Node>
<StgValue><ssdm name="mul117_1"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:224 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_1, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:232 %mul117_2 = fmul i32 %p_reload124_read, i32 %k_val_2

]]></Node>
<StgValue><ssdm name="mul117_2"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:241 %mul117_3 = fmul i32 %p_reload123_read, i32 %k_val_3

]]></Node>
<StgValue><ssdm name="mul117_3"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:248 %muxLogicI0_to_mul117_4 = muxlogic i32 %p_reload122_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_4"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:249 %muxLogicI1_to_mul117_4 = muxlogic i32 %k_val_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:34 %muxLogicAXIMCE_to_gmem2_addr_read_5 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_5"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:35 %gmem2_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_5"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:36 %k_val_5 = bitcast i32 %gmem2_addr_read_5

]]></Node>
<StgValue><ssdm name="k_val_5"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:225 %muxLogicI0_to_dot_1 = muxlogic i32 %dot

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_1"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:226 %muxLogicI1_to_dot_1 = muxlogic i32 %mul117_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_1"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:232 %mul117_2 = fmul i32 %p_reload124_read, i32 %k_val_2

]]></Node>
<StgValue><ssdm name="mul117_2"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:233 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_2, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:241 %mul117_3 = fmul i32 %p_reload123_read, i32 %k_val_3

]]></Node>
<StgValue><ssdm name="mul117_3"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:250 %mul117_4 = fmul i32 %p_reload122_read, i32 %k_val_4

]]></Node>
<StgValue><ssdm name="mul117_4"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:257 %muxLogicI0_to_mul117_5 = muxlogic i32 %p_reload121_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_5"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:258 %muxLogicI1_to_mul117_5 = muxlogic i32 %k_val_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:37 %muxLogicAXIMCE_to_gmem2_addr_read_6 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_6"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:38 %gmem2_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_6"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:39 %k_val_6 = bitcast i32 %gmem2_addr_read_6

]]></Node>
<StgValue><ssdm name="k_val_6"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:227 %dot_1 = fadd i32 %dot, i32 %mul117_1

]]></Node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:241 %mul117_3 = fmul i32 %p_reload123_read, i32 %k_val_3

]]></Node>
<StgValue><ssdm name="mul117_3"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:242 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_3, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:250 %mul117_4 = fmul i32 %p_reload122_read, i32 %k_val_4

]]></Node>
<StgValue><ssdm name="mul117_4"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:259 %mul117_5 = fmul i32 %p_reload121_read, i32 %k_val_5

]]></Node>
<StgValue><ssdm name="mul117_5"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:266 %muxLogicI0_to_mul117_6 = muxlogic i32 %p_reload120_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_6"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:267 %muxLogicI1_to_mul117_6 = muxlogic i32 %k_val_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:40 %muxLogicAXIMCE_to_gmem2_addr_read_7 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_7"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:41 %gmem2_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_7"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:42 %k_val_7 = bitcast i32 %gmem2_addr_read_7

]]></Node>
<StgValue><ssdm name="k_val_7"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:234 %muxLogicI0_to_dot_2 = muxlogic i32 %dot_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_2"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:235 %muxLogicI1_to_dot_2 = muxlogic i32 %mul117_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_2"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:250 %mul117_4 = fmul i32 %p_reload122_read, i32 %k_val_4

]]></Node>
<StgValue><ssdm name="mul117_4"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:251 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_4, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:259 %mul117_5 = fmul i32 %p_reload121_read, i32 %k_val_5

]]></Node>
<StgValue><ssdm name="mul117_5"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:268 %mul117_6 = fmul i32 %p_reload120_read, i32 %k_val_6

]]></Node>
<StgValue><ssdm name="mul117_6"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:275 %muxLogicI0_to_mul117_7 = muxlogic i32 %p_reload119_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_7"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:276 %muxLogicI1_to_mul117_7 = muxlogic i32 %k_val_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:43 %muxLogicAXIMCE_to_gmem2_addr_read_8 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_8"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:44 %gmem2_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_8"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:45 %k_val_8 = bitcast i32 %gmem2_addr_read_8

]]></Node>
<StgValue><ssdm name="k_val_8"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:236 %dot_2 = fadd i32 %dot_1, i32 %mul117_2

]]></Node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:259 %mul117_5 = fmul i32 %p_reload121_read, i32 %k_val_5

]]></Node>
<StgValue><ssdm name="mul117_5"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:260 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_5, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:268 %mul117_6 = fmul i32 %p_reload120_read, i32 %k_val_6

]]></Node>
<StgValue><ssdm name="mul117_6"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:277 %mul117_7 = fmul i32 %p_reload119_read, i32 %k_val_7

]]></Node>
<StgValue><ssdm name="mul117_7"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:284 %muxLogicI0_to_mul117_8 = muxlogic i32 %p_reload118_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_8"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:285 %muxLogicI1_to_mul117_8 = muxlogic i32 %k_val_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:46 %muxLogicAXIMCE_to_gmem2_addr_read_9 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_9"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:47 %gmem2_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_9"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:48 %k_val_9 = bitcast i32 %gmem2_addr_read_9

]]></Node>
<StgValue><ssdm name="k_val_9"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:243 %muxLogicI0_to_dot_3 = muxlogic i32 %dot_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_3"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:244 %muxLogicI1_to_dot_3 = muxlogic i32 %mul117_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_3"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:268 %mul117_6 = fmul i32 %p_reload120_read, i32 %k_val_6

]]></Node>
<StgValue><ssdm name="mul117_6"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:269 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_6, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:277 %mul117_7 = fmul i32 %p_reload119_read, i32 %k_val_7

]]></Node>
<StgValue><ssdm name="mul117_7"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:286 %mul117_8 = fmul i32 %p_reload118_read, i32 %k_val_8

]]></Node>
<StgValue><ssdm name="mul117_8"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:293 %muxLogicI0_to_mul117_9 = muxlogic i32 %p_reload117_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_9"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:294 %muxLogicI1_to_mul117_9 = muxlogic i32 %k_val_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:49 %muxLogicAXIMCE_to_gmem2_addr_read_10 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_10"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:50 %gmem2_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_10"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:51 %k_val_10 = bitcast i32 %gmem2_addr_read_10

]]></Node>
<StgValue><ssdm name="k_val_10"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:245 %dot_3 = fadd i32 %dot_2, i32 %mul117_3

]]></Node>
<StgValue><ssdm name="dot_3"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:277 %mul117_7 = fmul i32 %p_reload119_read, i32 %k_val_7

]]></Node>
<StgValue><ssdm name="mul117_7"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:278 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_7, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:286 %mul117_8 = fmul i32 %p_reload118_read, i32 %k_val_8

]]></Node>
<StgValue><ssdm name="mul117_8"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:295 %mul117_9 = fmul i32 %p_reload117_read, i32 %k_val_9

]]></Node>
<StgValue><ssdm name="mul117_9"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:302 %muxLogicI0_to_mul117_s = muxlogic i32 %p_reload116_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_s"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:303 %muxLogicI1_to_mul117_s = muxlogic i32 %k_val_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:52 %muxLogicAXIMCE_to_gmem2_addr_read_11 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_11"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:53 %gmem2_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_11"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:54 %k_val_11 = bitcast i32 %gmem2_addr_read_11

]]></Node>
<StgValue><ssdm name="k_val_11"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:252 %muxLogicI0_to_dot_4 = muxlogic i32 %dot_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_4"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:253 %muxLogicI1_to_dot_4 = muxlogic i32 %mul117_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_4"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:286 %mul117_8 = fmul i32 %p_reload118_read, i32 %k_val_8

]]></Node>
<StgValue><ssdm name="mul117_8"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:287 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_8, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:295 %mul117_9 = fmul i32 %p_reload117_read, i32 %k_val_9

]]></Node>
<StgValue><ssdm name="mul117_9"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:304 %mul117_s = fmul i32 %p_reload116_read, i32 %k_val_10

]]></Node>
<StgValue><ssdm name="mul117_s"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:311 %muxLogicI0_to_mul117_10 = muxlogic i32 %p_reload115_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_10"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:312 %muxLogicI1_to_mul117_10 = muxlogic i32 %k_val_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:55 %muxLogicAXIMCE_to_gmem2_addr_read_12 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_12"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:56 %gmem2_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_12"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:57 %k_val_12 = bitcast i32 %gmem2_addr_read_12

]]></Node>
<StgValue><ssdm name="k_val_12"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:254 %dot_4 = fadd i32 %dot_3, i32 %mul117_4

]]></Node>
<StgValue><ssdm name="dot_4"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:295 %mul117_9 = fmul i32 %p_reload117_read, i32 %k_val_9

]]></Node>
<StgValue><ssdm name="mul117_9"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:296 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_9, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:304 %mul117_s = fmul i32 %p_reload116_read, i32 %k_val_10

]]></Node>
<StgValue><ssdm name="mul117_s"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:313 %mul117_10 = fmul i32 %p_reload115_read, i32 %k_val_11

]]></Node>
<StgValue><ssdm name="mul117_10"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:320 %muxLogicI0_to_mul117_11 = muxlogic i32 %p_reload114_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_11"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:321 %muxLogicI1_to_mul117_11 = muxlogic i32 %k_val_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:58 %muxLogicAXIMCE_to_gmem2_addr_read_13 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_13"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:59 %gmem2_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_13"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:60 %k_val_13 = bitcast i32 %gmem2_addr_read_13

]]></Node>
<StgValue><ssdm name="k_val_13"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:261 %muxLogicI0_to_dot_5 = muxlogic i32 %dot_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_5"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:262 %muxLogicI1_to_dot_5 = muxlogic i32 %mul117_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_5"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:304 %mul117_s = fmul i32 %p_reload116_read, i32 %k_val_10

]]></Node>
<StgValue><ssdm name="mul117_s"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:305 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_s, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:313 %mul117_10 = fmul i32 %p_reload115_read, i32 %k_val_11

]]></Node>
<StgValue><ssdm name="mul117_10"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:322 %mul117_11 = fmul i32 %p_reload114_read, i32 %k_val_12

]]></Node>
<StgValue><ssdm name="mul117_11"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:329 %muxLogicI0_to_mul117_12 = muxlogic i32 %p_reload113_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_12"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:330 %muxLogicI1_to_mul117_12 = muxlogic i32 %k_val_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_12"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:61 %muxLogicAXIMCE_to_gmem2_addr_read_14 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_14"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:62 %gmem2_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_14"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:63 %k_val_14 = bitcast i32 %gmem2_addr_read_14

]]></Node>
<StgValue><ssdm name="k_val_14"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:263 %dot_5 = fadd i32 %dot_4, i32 %mul117_5

]]></Node>
<StgValue><ssdm name="dot_5"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:313 %mul117_10 = fmul i32 %p_reload115_read, i32 %k_val_11

]]></Node>
<StgValue><ssdm name="mul117_10"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:314 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_10, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:322 %mul117_11 = fmul i32 %p_reload114_read, i32 %k_val_12

]]></Node>
<StgValue><ssdm name="mul117_11"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:331 %mul117_12 = fmul i32 %p_reload113_read, i32 %k_val_13

]]></Node>
<StgValue><ssdm name="mul117_12"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:338 %muxLogicI0_to_mul117_13 = muxlogic i32 %p_reload112_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_13"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:339 %muxLogicI1_to_mul117_13 = muxlogic i32 %k_val_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:64 %muxLogicAXIMCE_to_gmem2_addr_read_15 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_15"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:65 %gmem2_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_15"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:66 %k_val_15 = bitcast i32 %gmem2_addr_read_15

]]></Node>
<StgValue><ssdm name="k_val_15"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:270 %muxLogicI0_to_dot_6 = muxlogic i32 %dot_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_6"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:271 %muxLogicI1_to_dot_6 = muxlogic i32 %mul117_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_6"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:322 %mul117_11 = fmul i32 %p_reload114_read, i32 %k_val_12

]]></Node>
<StgValue><ssdm name="mul117_11"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:323 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_11, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:331 %mul117_12 = fmul i32 %p_reload113_read, i32 %k_val_13

]]></Node>
<StgValue><ssdm name="mul117_12"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:340 %mul117_13 = fmul i32 %p_reload112_read, i32 %k_val_14

]]></Node>
<StgValue><ssdm name="mul117_13"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:347 %muxLogicI0_to_mul117_14 = muxlogic i32 %p_reload111_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_14"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:348 %muxLogicI1_to_mul117_14 = muxlogic i32 %k_val_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:67 %muxLogicAXIMCE_to_gmem2_addr_read_16 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_16"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:68 %gmem2_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_16"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:69 %k_val_16 = bitcast i32 %gmem2_addr_read_16

]]></Node>
<StgValue><ssdm name="k_val_16"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:272 %dot_6 = fadd i32 %dot_5, i32 %mul117_6

]]></Node>
<StgValue><ssdm name="dot_6"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:331 %mul117_12 = fmul i32 %p_reload113_read, i32 %k_val_13

]]></Node>
<StgValue><ssdm name="mul117_12"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:332 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_12, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:340 %mul117_13 = fmul i32 %p_reload112_read, i32 %k_val_14

]]></Node>
<StgValue><ssdm name="mul117_13"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:349 %mul117_14 = fmul i32 %p_reload111_read, i32 %k_val_15

]]></Node>
<StgValue><ssdm name="mul117_14"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:356 %muxLogicI0_to_mul117_15 = muxlogic i32 %p_reload110_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_15"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:357 %muxLogicI1_to_mul117_15 = muxlogic i32 %k_val_16

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="433" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:70 %muxLogicAXIMCE_to_gmem2_addr_read_17 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_17"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:71 %gmem2_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_17"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:72 %k_val_17 = bitcast i32 %gmem2_addr_read_17

]]></Node>
<StgValue><ssdm name="k_val_17"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:279 %muxLogicI0_to_dot_7 = muxlogic i32 %dot_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_7"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:280 %muxLogicI1_to_dot_7 = muxlogic i32 %mul117_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_7"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:340 %mul117_13 = fmul i32 %p_reload112_read, i32 %k_val_14

]]></Node>
<StgValue><ssdm name="mul117_13"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:341 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_13, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:349 %mul117_14 = fmul i32 %p_reload111_read, i32 %k_val_15

]]></Node>
<StgValue><ssdm name="mul117_14"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:358 %mul117_15 = fmul i32 %p_reload110_read, i32 %k_val_16

]]></Node>
<StgValue><ssdm name="mul117_15"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:365 %muxLogicI0_to_mul117_16 = muxlogic i32 %p_reload109_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_16"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:366 %muxLogicI1_to_mul117_16 = muxlogic i32 %k_val_17

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:73 %muxLogicAXIMCE_to_gmem2_addr_read_18 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_18"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:74 %gmem2_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_18"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:75 %k_val_18 = bitcast i32 %gmem2_addr_read_18

]]></Node>
<StgValue><ssdm name="k_val_18"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:281 %dot_7 = fadd i32 %dot_6, i32 %mul117_7

]]></Node>
<StgValue><ssdm name="dot_7"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:349 %mul117_14 = fmul i32 %p_reload111_read, i32 %k_val_15

]]></Node>
<StgValue><ssdm name="mul117_14"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:350 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_14, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:358 %mul117_15 = fmul i32 %p_reload110_read, i32 %k_val_16

]]></Node>
<StgValue><ssdm name="mul117_15"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:367 %mul117_16 = fmul i32 %p_reload109_read, i32 %k_val_17

]]></Node>
<StgValue><ssdm name="mul117_16"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:374 %muxLogicI0_to_mul117_17 = muxlogic i32 %p_reload108_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_17"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:375 %muxLogicI1_to_mul117_17 = muxlogic i32 %k_val_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_17"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="454" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:76 %muxLogicAXIMCE_to_gmem2_addr_read_19 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_19"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:77 %gmem2_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_19"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:78 %k_val_19 = bitcast i32 %gmem2_addr_read_19

]]></Node>
<StgValue><ssdm name="k_val_19"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:288 %muxLogicI0_to_dot_8 = muxlogic i32 %dot_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_8"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:289 %muxLogicI1_to_dot_8 = muxlogic i32 %mul117_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_8"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:358 %mul117_15 = fmul i32 %p_reload110_read, i32 %k_val_16

]]></Node>
<StgValue><ssdm name="mul117_15"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:359 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_15, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:367 %mul117_16 = fmul i32 %p_reload109_read, i32 %k_val_17

]]></Node>
<StgValue><ssdm name="mul117_16"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:376 %mul117_17 = fmul i32 %p_reload108_read, i32 %k_val_18

]]></Node>
<StgValue><ssdm name="mul117_17"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:383 %muxLogicI0_to_mul117_18 = muxlogic i32 %p_reload107_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_18"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:384 %muxLogicI1_to_mul117_18 = muxlogic i32 %k_val_19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_18"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="465" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:79 %muxLogicAXIMCE_to_gmem2_addr_read_20 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_20"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:80 %gmem2_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_20"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:81 %k_val_20 = bitcast i32 %gmem2_addr_read_20

]]></Node>
<StgValue><ssdm name="k_val_20"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:290 %dot_8 = fadd i32 %dot_7, i32 %mul117_8

]]></Node>
<StgValue><ssdm name="dot_8"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:367 %mul117_16 = fmul i32 %p_reload109_read, i32 %k_val_17

]]></Node>
<StgValue><ssdm name="mul117_16"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:368 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_16, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:376 %mul117_17 = fmul i32 %p_reload108_read, i32 %k_val_18

]]></Node>
<StgValue><ssdm name="mul117_17"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:385 %mul117_18 = fmul i32 %p_reload107_read, i32 %k_val_19

]]></Node>
<StgValue><ssdm name="mul117_18"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:392 %muxLogicI0_to_mul117_19 = muxlogic i32 %p_reload106_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_19"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:393 %muxLogicI1_to_mul117_19 = muxlogic i32 %k_val_20

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:82 %muxLogicAXIMCE_to_gmem2_addr_read_21 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_21"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:83 %gmem2_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_21"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:84 %k_val_21 = bitcast i32 %gmem2_addr_read_21

]]></Node>
<StgValue><ssdm name="k_val_21"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:297 %muxLogicI0_to_dot_9 = muxlogic i32 %dot_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_9"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:298 %muxLogicI1_to_dot_9 = muxlogic i32 %mul117_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_9"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:376 %mul117_17 = fmul i32 %p_reload108_read, i32 %k_val_18

]]></Node>
<StgValue><ssdm name="mul117_17"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:377 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_17, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:385 %mul117_18 = fmul i32 %p_reload107_read, i32 %k_val_19

]]></Node>
<StgValue><ssdm name="mul117_18"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:394 %mul117_19 = fmul i32 %p_reload106_read, i32 %k_val_20

]]></Node>
<StgValue><ssdm name="mul117_19"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:401 %muxLogicI0_to_mul117_20 = muxlogic i32 %p_reload105_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_20"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:402 %muxLogicI1_to_mul117_20 = muxlogic i32 %k_val_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_20"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:85 %muxLogicAXIMCE_to_gmem2_addr_read_22 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_22"/></StgValue>
</operation>

<operation id="487" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:86 %gmem2_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_22"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:87 %k_val_22 = bitcast i32 %gmem2_addr_read_22

]]></Node>
<StgValue><ssdm name="k_val_22"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:299 %dot_9 = fadd i32 %dot_8, i32 %mul117_9

]]></Node>
<StgValue><ssdm name="dot_9"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:385 %mul117_18 = fmul i32 %p_reload107_read, i32 %k_val_19

]]></Node>
<StgValue><ssdm name="mul117_18"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:386 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_18, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:394 %mul117_19 = fmul i32 %p_reload106_read, i32 %k_val_20

]]></Node>
<StgValue><ssdm name="mul117_19"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:403 %mul117_20 = fmul i32 %p_reload105_read, i32 %k_val_21

]]></Node>
<StgValue><ssdm name="mul117_20"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:410 %muxLogicI0_to_mul117_21 = muxlogic i32 %p_reload104_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_21"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:411 %muxLogicI1_to_mul117_21 = muxlogic i32 %k_val_22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_21"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="496" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:88 %muxLogicAXIMCE_to_gmem2_addr_read_23 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_23"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:89 %gmem2_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_23"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:90 %k_val_23 = bitcast i32 %gmem2_addr_read_23

]]></Node>
<StgValue><ssdm name="k_val_23"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:306 %muxLogicI0_to_dot_10 = muxlogic i32 %dot_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_10"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:307 %muxLogicI1_to_dot_10 = muxlogic i32 %mul117_s

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_10"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:394 %mul117_19 = fmul i32 %p_reload106_read, i32 %k_val_20

]]></Node>
<StgValue><ssdm name="mul117_19"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:395 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_19, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="503" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:403 %mul117_20 = fmul i32 %p_reload105_read, i32 %k_val_21

]]></Node>
<StgValue><ssdm name="mul117_20"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:412 %mul117_21 = fmul i32 %p_reload104_read, i32 %k_val_22

]]></Node>
<StgValue><ssdm name="mul117_21"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:419 %muxLogicI0_to_mul117_22 = muxlogic i32 %p_reload103_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_22"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:420 %muxLogicI1_to_mul117_22 = muxlogic i32 %k_val_23

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:91 %muxLogicAXIMCE_to_gmem2_addr_read_24 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_24"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:92 %gmem2_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_24"/></StgValue>
</operation>

<operation id="509" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:93 %k_val_24 = bitcast i32 %gmem2_addr_read_24

]]></Node>
<StgValue><ssdm name="k_val_24"/></StgValue>
</operation>

<operation id="510" st_id="37" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:308 %dot_10 = fadd i32 %dot_9, i32 %mul117_s

]]></Node>
<StgValue><ssdm name="dot_10"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:403 %mul117_20 = fmul i32 %p_reload105_read, i32 %k_val_21

]]></Node>
<StgValue><ssdm name="mul117_20"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:404 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_20, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:412 %mul117_21 = fmul i32 %p_reload104_read, i32 %k_val_22

]]></Node>
<StgValue><ssdm name="mul117_21"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:421 %mul117_22 = fmul i32 %p_reload103_read, i32 %k_val_23

]]></Node>
<StgValue><ssdm name="mul117_22"/></StgValue>
</operation>

<operation id="515" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:428 %muxLogicI0_to_mul117_23 = muxlogic i32 %p_reload102_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_23"/></StgValue>
</operation>

<operation id="516" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:429 %muxLogicI1_to_mul117_23 = muxlogic i32 %k_val_24

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="517" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:94 %muxLogicAXIMCE_to_gmem2_addr_read_25 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_25"/></StgValue>
</operation>

<operation id="518" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:95 %gmem2_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_25"/></StgValue>
</operation>

<operation id="519" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:96 %k_val_25 = bitcast i32 %gmem2_addr_read_25

]]></Node>
<StgValue><ssdm name="k_val_25"/></StgValue>
</operation>

<operation id="520" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:315 %muxLogicI0_to_dot_11 = muxlogic i32 %dot_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_11"/></StgValue>
</operation>

<operation id="521" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:316 %muxLogicI1_to_dot_11 = muxlogic i32 %mul117_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_11"/></StgValue>
</operation>

<operation id="522" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:412 %mul117_21 = fmul i32 %p_reload104_read, i32 %k_val_22

]]></Node>
<StgValue><ssdm name="mul117_21"/></StgValue>
</operation>

<operation id="523" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:413 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_21, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="524" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:421 %mul117_22 = fmul i32 %p_reload103_read, i32 %k_val_23

]]></Node>
<StgValue><ssdm name="mul117_22"/></StgValue>
</operation>

<operation id="525" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:430 %mul117_23 = fmul i32 %p_reload102_read, i32 %k_val_24

]]></Node>
<StgValue><ssdm name="mul117_23"/></StgValue>
</operation>

<operation id="526" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:437 %muxLogicI0_to_mul117_24 = muxlogic i32 %p_reload101_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_24"/></StgValue>
</operation>

<operation id="527" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:438 %muxLogicI1_to_mul117_24 = muxlogic i32 %k_val_25

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_24"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="528" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:97 %muxLogicAXIMCE_to_gmem2_addr_read_26 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_26"/></StgValue>
</operation>

<operation id="529" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:98 %gmem2_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_26"/></StgValue>
</operation>

<operation id="530" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:99 %k_val_26 = bitcast i32 %gmem2_addr_read_26

]]></Node>
<StgValue><ssdm name="k_val_26"/></StgValue>
</operation>

<operation id="531" st_id="39" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:317 %dot_11 = fadd i32 %dot_10, i32 %mul117_10

]]></Node>
<StgValue><ssdm name="dot_11"/></StgValue>
</operation>

<operation id="532" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:421 %mul117_22 = fmul i32 %p_reload103_read, i32 %k_val_23

]]></Node>
<StgValue><ssdm name="mul117_22"/></StgValue>
</operation>

<operation id="533" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:422 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_22, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="534" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:430 %mul117_23 = fmul i32 %p_reload102_read, i32 %k_val_24

]]></Node>
<StgValue><ssdm name="mul117_23"/></StgValue>
</operation>

<operation id="535" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:439 %mul117_24 = fmul i32 %p_reload101_read, i32 %k_val_25

]]></Node>
<StgValue><ssdm name="mul117_24"/></StgValue>
</operation>

<operation id="536" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:446 %muxLogicI0_to_mul117_25 = muxlogic i32 %p_reload100_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_25"/></StgValue>
</operation>

<operation id="537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:447 %muxLogicI1_to_mul117_25 = muxlogic i32 %k_val_26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_25"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:100 %muxLogicAXIMCE_to_gmem2_addr_read_27 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_27"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:101 %gmem2_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_27"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:102 %k_val_27 = bitcast i32 %gmem2_addr_read_27

]]></Node>
<StgValue><ssdm name="k_val_27"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:324 %muxLogicI0_to_dot_12 = muxlogic i32 %dot_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_12"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:325 %muxLogicI1_to_dot_12 = muxlogic i32 %mul117_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_12"/></StgValue>
</operation>

<operation id="543" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:430 %mul117_23 = fmul i32 %p_reload102_read, i32 %k_val_24

]]></Node>
<StgValue><ssdm name="mul117_23"/></StgValue>
</operation>

<operation id="544" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:431 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_23, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:439 %mul117_24 = fmul i32 %p_reload101_read, i32 %k_val_25

]]></Node>
<StgValue><ssdm name="mul117_24"/></StgValue>
</operation>

<operation id="546" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:448 %mul117_25 = fmul i32 %p_reload100_read, i32 %k_val_26

]]></Node>
<StgValue><ssdm name="mul117_25"/></StgValue>
</operation>

<operation id="547" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:455 %muxLogicI0_to_mul117_26 = muxlogic i32 %p_reload99_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_26"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:456 %muxLogicI1_to_mul117_26 = muxlogic i32 %k_val_27

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_26"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="549" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:103 %muxLogicAXIMCE_to_gmem2_addr_read_28 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_28"/></StgValue>
</operation>

<operation id="550" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:104 %gmem2_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_28"/></StgValue>
</operation>

<operation id="551" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:105 %k_val_28 = bitcast i32 %gmem2_addr_read_28

]]></Node>
<StgValue><ssdm name="k_val_28"/></StgValue>
</operation>

<operation id="552" st_id="41" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:326 %dot_12 = fadd i32 %dot_11, i32 %mul117_11

]]></Node>
<StgValue><ssdm name="dot_12"/></StgValue>
</operation>

<operation id="553" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:439 %mul117_24 = fmul i32 %p_reload101_read, i32 %k_val_25

]]></Node>
<StgValue><ssdm name="mul117_24"/></StgValue>
</operation>

<operation id="554" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:440 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_24, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="555" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:448 %mul117_25 = fmul i32 %p_reload100_read, i32 %k_val_26

]]></Node>
<StgValue><ssdm name="mul117_25"/></StgValue>
</operation>

<operation id="556" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:457 %mul117_26 = fmul i32 %p_reload99_read, i32 %k_val_27

]]></Node>
<StgValue><ssdm name="mul117_26"/></StgValue>
</operation>

<operation id="557" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:464 %muxLogicI0_to_mul117_27 = muxlogic i32 %p_reload98_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_27"/></StgValue>
</operation>

<operation id="558" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:465 %muxLogicI1_to_mul117_27 = muxlogic i32 %k_val_28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_27"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="559" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:106 %muxLogicAXIMCE_to_gmem2_addr_read_29 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_29"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:107 %gmem2_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_29"/></StgValue>
</operation>

<operation id="561" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:108 %k_val_29 = bitcast i32 %gmem2_addr_read_29

]]></Node>
<StgValue><ssdm name="k_val_29"/></StgValue>
</operation>

<operation id="562" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:333 %muxLogicI0_to_dot_13 = muxlogic i32 %dot_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_13"/></StgValue>
</operation>

<operation id="563" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:334 %muxLogicI1_to_dot_13 = muxlogic i32 %mul117_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_13"/></StgValue>
</operation>

<operation id="564" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:448 %mul117_25 = fmul i32 %p_reload100_read, i32 %k_val_26

]]></Node>
<StgValue><ssdm name="mul117_25"/></StgValue>
</operation>

<operation id="565" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:449 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_25, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="566" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:457 %mul117_26 = fmul i32 %p_reload99_read, i32 %k_val_27

]]></Node>
<StgValue><ssdm name="mul117_26"/></StgValue>
</operation>

<operation id="567" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:466 %mul117_27 = fmul i32 %p_reload98_read, i32 %k_val_28

]]></Node>
<StgValue><ssdm name="mul117_27"/></StgValue>
</operation>

<operation id="568" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:473 %muxLogicI0_to_mul117_28 = muxlogic i32 %p_reload97_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_28"/></StgValue>
</operation>

<operation id="569" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:474 %muxLogicI1_to_mul117_28 = muxlogic i32 %k_val_29

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_28"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="570" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:109 %muxLogicAXIMCE_to_gmem2_addr_read_30 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_30"/></StgValue>
</operation>

<operation id="571" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:110 %gmem2_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_30"/></StgValue>
</operation>

<operation id="572" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:111 %k_val_30 = bitcast i32 %gmem2_addr_read_30

]]></Node>
<StgValue><ssdm name="k_val_30"/></StgValue>
</operation>

<operation id="573" st_id="43" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:335 %dot_13 = fadd i32 %dot_12, i32 %mul117_12

]]></Node>
<StgValue><ssdm name="dot_13"/></StgValue>
</operation>

<operation id="574" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:457 %mul117_26 = fmul i32 %p_reload99_read, i32 %k_val_27

]]></Node>
<StgValue><ssdm name="mul117_26"/></StgValue>
</operation>

<operation id="575" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:458 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_26, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="576" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:466 %mul117_27 = fmul i32 %p_reload98_read, i32 %k_val_28

]]></Node>
<StgValue><ssdm name="mul117_27"/></StgValue>
</operation>

<operation id="577" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:475 %mul117_28 = fmul i32 %p_reload97_read, i32 %k_val_29

]]></Node>
<StgValue><ssdm name="mul117_28"/></StgValue>
</operation>

<operation id="578" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:482 %muxLogicI0_to_mul117_29 = muxlogic i32 %p_reload96_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_29"/></StgValue>
</operation>

<operation id="579" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:483 %muxLogicI1_to_mul117_29 = muxlogic i32 %k_val_30

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_29"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="580" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:112 %muxLogicAXIMCE_to_gmem2_addr_read_31 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_31"/></StgValue>
</operation>

<operation id="581" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:113 %gmem2_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_31"/></StgValue>
</operation>

<operation id="582" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:114 %k_val_31 = bitcast i32 %gmem2_addr_read_31

]]></Node>
<StgValue><ssdm name="k_val_31"/></StgValue>
</operation>

<operation id="583" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:342 %muxLogicI0_to_dot_14 = muxlogic i32 %dot_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_14"/></StgValue>
</operation>

<operation id="584" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:343 %muxLogicI1_to_dot_14 = muxlogic i32 %mul117_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_14"/></StgValue>
</operation>

<operation id="585" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:466 %mul117_27 = fmul i32 %p_reload98_read, i32 %k_val_28

]]></Node>
<StgValue><ssdm name="mul117_27"/></StgValue>
</operation>

<operation id="586" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:467 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_27, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="587" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:475 %mul117_28 = fmul i32 %p_reload97_read, i32 %k_val_29

]]></Node>
<StgValue><ssdm name="mul117_28"/></StgValue>
</operation>

<operation id="588" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:484 %mul117_29 = fmul i32 %p_reload96_read, i32 %k_val_30

]]></Node>
<StgValue><ssdm name="mul117_29"/></StgValue>
</operation>

<operation id="589" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:491 %muxLogicI0_to_mul117_30 = muxlogic i32 %p_reload95_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_30"/></StgValue>
</operation>

<operation id="590" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:492 %muxLogicI1_to_mul117_30 = muxlogic i32 %k_val_31

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_30"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="591" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:115 %muxLogicAXIMCE_to_gmem2_addr_read_32 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_32"/></StgValue>
</operation>

<operation id="592" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:116 %gmem2_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_32"/></StgValue>
</operation>

<operation id="593" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:117 %k_val_32 = bitcast i32 %gmem2_addr_read_32

]]></Node>
<StgValue><ssdm name="k_val_32"/></StgValue>
</operation>

<operation id="594" st_id="45" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:344 %dot_14 = fadd i32 %dot_13, i32 %mul117_13

]]></Node>
<StgValue><ssdm name="dot_14"/></StgValue>
</operation>

<operation id="595" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:475 %mul117_28 = fmul i32 %p_reload97_read, i32 %k_val_29

]]></Node>
<StgValue><ssdm name="mul117_28"/></StgValue>
</operation>

<operation id="596" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:476 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_28, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="597" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:484 %mul117_29 = fmul i32 %p_reload96_read, i32 %k_val_30

]]></Node>
<StgValue><ssdm name="mul117_29"/></StgValue>
</operation>

<operation id="598" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:493 %mul117_30 = fmul i32 %p_reload95_read, i32 %k_val_31

]]></Node>
<StgValue><ssdm name="mul117_30"/></StgValue>
</operation>

<operation id="599" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:500 %muxLogicI0_to_mul117_31 = muxlogic i32 %p_reload94_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_31"/></StgValue>
</operation>

<operation id="600" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:501 %muxLogicI1_to_mul117_31 = muxlogic i32 %k_val_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_31"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="601" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:118 %muxLogicAXIMCE_to_gmem2_addr_read_33 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_33"/></StgValue>
</operation>

<operation id="602" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:119 %gmem2_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_33"/></StgValue>
</operation>

<operation id="603" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:120 %k_val_33 = bitcast i32 %gmem2_addr_read_33

]]></Node>
<StgValue><ssdm name="k_val_33"/></StgValue>
</operation>

<operation id="604" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:351 %muxLogicI0_to_dot_15 = muxlogic i32 %dot_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_15"/></StgValue>
</operation>

<operation id="605" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:352 %muxLogicI1_to_dot_15 = muxlogic i32 %mul117_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_15"/></StgValue>
</operation>

<operation id="606" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:484 %mul117_29 = fmul i32 %p_reload96_read, i32 %k_val_30

]]></Node>
<StgValue><ssdm name="mul117_29"/></StgValue>
</operation>

<operation id="607" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:485 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_29, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="608" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:493 %mul117_30 = fmul i32 %p_reload95_read, i32 %k_val_31

]]></Node>
<StgValue><ssdm name="mul117_30"/></StgValue>
</operation>

<operation id="609" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:502 %mul117_31 = fmul i32 %p_reload94_read, i32 %k_val_32

]]></Node>
<StgValue><ssdm name="mul117_31"/></StgValue>
</operation>

<operation id="610" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:509 %muxLogicI0_to_mul117_32 = muxlogic i32 %p_reload93_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_32"/></StgValue>
</operation>

<operation id="611" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:510 %muxLogicI1_to_mul117_32 = muxlogic i32 %k_val_33

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_32"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="612" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:121 %muxLogicAXIMCE_to_gmem2_addr_read_34 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_34"/></StgValue>
</operation>

<operation id="613" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:122 %gmem2_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_34"/></StgValue>
</operation>

<operation id="614" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:123 %k_val_34 = bitcast i32 %gmem2_addr_read_34

]]></Node>
<StgValue><ssdm name="k_val_34"/></StgValue>
</operation>

<operation id="615" st_id="47" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:353 %dot_15 = fadd i32 %dot_14, i32 %mul117_14

]]></Node>
<StgValue><ssdm name="dot_15"/></StgValue>
</operation>

<operation id="616" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:493 %mul117_30 = fmul i32 %p_reload95_read, i32 %k_val_31

]]></Node>
<StgValue><ssdm name="mul117_30"/></StgValue>
</operation>

<operation id="617" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:494 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_30, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="618" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:502 %mul117_31 = fmul i32 %p_reload94_read, i32 %k_val_32

]]></Node>
<StgValue><ssdm name="mul117_31"/></StgValue>
</operation>

<operation id="619" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:511 %mul117_32 = fmul i32 %p_reload93_read, i32 %k_val_33

]]></Node>
<StgValue><ssdm name="mul117_32"/></StgValue>
</operation>

<operation id="620" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:518 %muxLogicI0_to_mul117_33 = muxlogic i32 %p_reload92_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_33"/></StgValue>
</operation>

<operation id="621" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:519 %muxLogicI1_to_mul117_33 = muxlogic i32 %k_val_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_33"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="622" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:124 %muxLogicAXIMCE_to_gmem2_addr_read_35 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_35"/></StgValue>
</operation>

<operation id="623" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:125 %gmem2_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_35"/></StgValue>
</operation>

<operation id="624" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:126 %k_val_35 = bitcast i32 %gmem2_addr_read_35

]]></Node>
<StgValue><ssdm name="k_val_35"/></StgValue>
</operation>

<operation id="625" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:360 %muxLogicI0_to_dot_16 = muxlogic i32 %dot_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_16"/></StgValue>
</operation>

<operation id="626" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:361 %muxLogicI1_to_dot_16 = muxlogic i32 %mul117_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_16"/></StgValue>
</operation>

<operation id="627" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:502 %mul117_31 = fmul i32 %p_reload94_read, i32 %k_val_32

]]></Node>
<StgValue><ssdm name="mul117_31"/></StgValue>
</operation>

<operation id="628" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:503 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_31, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="629" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:511 %mul117_32 = fmul i32 %p_reload93_read, i32 %k_val_33

]]></Node>
<StgValue><ssdm name="mul117_32"/></StgValue>
</operation>

<operation id="630" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:520 %mul117_33 = fmul i32 %p_reload92_read, i32 %k_val_34

]]></Node>
<StgValue><ssdm name="mul117_33"/></StgValue>
</operation>

<operation id="631" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:527 %muxLogicI0_to_mul117_34 = muxlogic i32 %p_reload91_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_34"/></StgValue>
</operation>

<operation id="632" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:528 %muxLogicI1_to_mul117_34 = muxlogic i32 %k_val_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_34"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="633" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:127 %muxLogicAXIMCE_to_gmem2_addr_read_36 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_36"/></StgValue>
</operation>

<operation id="634" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:128 %gmem2_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_36"/></StgValue>
</operation>

<operation id="635" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:129 %k_val_36 = bitcast i32 %gmem2_addr_read_36

]]></Node>
<StgValue><ssdm name="k_val_36"/></StgValue>
</operation>

<operation id="636" st_id="49" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:362 %dot_16 = fadd i32 %dot_15, i32 %mul117_15

]]></Node>
<StgValue><ssdm name="dot_16"/></StgValue>
</operation>

<operation id="637" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:511 %mul117_32 = fmul i32 %p_reload93_read, i32 %k_val_33

]]></Node>
<StgValue><ssdm name="mul117_32"/></StgValue>
</operation>

<operation id="638" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:512 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_32, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="639" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:520 %mul117_33 = fmul i32 %p_reload92_read, i32 %k_val_34

]]></Node>
<StgValue><ssdm name="mul117_33"/></StgValue>
</operation>

<operation id="640" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:529 %mul117_34 = fmul i32 %p_reload91_read, i32 %k_val_35

]]></Node>
<StgValue><ssdm name="mul117_34"/></StgValue>
</operation>

<operation id="641" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:536 %muxLogicI0_to_mul117_35 = muxlogic i32 %p_reload90_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_35"/></StgValue>
</operation>

<operation id="642" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:537 %muxLogicI1_to_mul117_35 = muxlogic i32 %k_val_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_35"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="643" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:130 %muxLogicAXIMCE_to_gmem2_addr_read_37 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_37"/></StgValue>
</operation>

<operation id="644" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:131 %gmem2_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_37"/></StgValue>
</operation>

<operation id="645" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:132 %k_val_37 = bitcast i32 %gmem2_addr_read_37

]]></Node>
<StgValue><ssdm name="k_val_37"/></StgValue>
</operation>

<operation id="646" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:369 %muxLogicI0_to_dot_17 = muxlogic i32 %dot_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_17"/></StgValue>
</operation>

<operation id="647" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:370 %muxLogicI1_to_dot_17 = muxlogic i32 %mul117_16

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_17"/></StgValue>
</operation>

<operation id="648" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:520 %mul117_33 = fmul i32 %p_reload92_read, i32 %k_val_34

]]></Node>
<StgValue><ssdm name="mul117_33"/></StgValue>
</operation>

<operation id="649" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:521 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_33, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="650" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:529 %mul117_34 = fmul i32 %p_reload91_read, i32 %k_val_35

]]></Node>
<StgValue><ssdm name="mul117_34"/></StgValue>
</operation>

<operation id="651" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:538 %mul117_35 = fmul i32 %p_reload90_read, i32 %k_val_36

]]></Node>
<StgValue><ssdm name="mul117_35"/></StgValue>
</operation>

<operation id="652" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:545 %muxLogicI0_to_mul117_36 = muxlogic i32 %p_reload89_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_36"/></StgValue>
</operation>

<operation id="653" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:546 %muxLogicI1_to_mul117_36 = muxlogic i32 %k_val_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_36"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="654" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:133 %muxLogicAXIMCE_to_gmem2_addr_read_38 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_38"/></StgValue>
</operation>

<operation id="655" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:134 %gmem2_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_38"/></StgValue>
</operation>

<operation id="656" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:135 %k_val_38 = bitcast i32 %gmem2_addr_read_38

]]></Node>
<StgValue><ssdm name="k_val_38"/></StgValue>
</operation>

<operation id="657" st_id="51" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:371 %dot_17 = fadd i32 %dot_16, i32 %mul117_16

]]></Node>
<StgValue><ssdm name="dot_17"/></StgValue>
</operation>

<operation id="658" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:529 %mul117_34 = fmul i32 %p_reload91_read, i32 %k_val_35

]]></Node>
<StgValue><ssdm name="mul117_34"/></StgValue>
</operation>

<operation id="659" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:530 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_34, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="660" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:538 %mul117_35 = fmul i32 %p_reload90_read, i32 %k_val_36

]]></Node>
<StgValue><ssdm name="mul117_35"/></StgValue>
</operation>

<operation id="661" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:547 %mul117_36 = fmul i32 %p_reload89_read, i32 %k_val_37

]]></Node>
<StgValue><ssdm name="mul117_36"/></StgValue>
</operation>

<operation id="662" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:554 %muxLogicI0_to_mul117_37 = muxlogic i32 %p_reload88_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_37"/></StgValue>
</operation>

<operation id="663" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:555 %muxLogicI1_to_mul117_37 = muxlogic i32 %k_val_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_37"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="664" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:136 %muxLogicAXIMCE_to_gmem2_addr_read_39 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_39"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:137 %gmem2_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_39"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:138 %k_val_39 = bitcast i32 %gmem2_addr_read_39

]]></Node>
<StgValue><ssdm name="k_val_39"/></StgValue>
</operation>

<operation id="667" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:378 %muxLogicI0_to_dot_18 = muxlogic i32 %dot_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_18"/></StgValue>
</operation>

<operation id="668" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:379 %muxLogicI1_to_dot_18 = muxlogic i32 %mul117_17

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_18"/></StgValue>
</operation>

<operation id="669" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:538 %mul117_35 = fmul i32 %p_reload90_read, i32 %k_val_36

]]></Node>
<StgValue><ssdm name="mul117_35"/></StgValue>
</operation>

<operation id="670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:539 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_35, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:547 %mul117_36 = fmul i32 %p_reload89_read, i32 %k_val_37

]]></Node>
<StgValue><ssdm name="mul117_36"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:556 %mul117_37 = fmul i32 %p_reload88_read, i32 %k_val_38

]]></Node>
<StgValue><ssdm name="mul117_37"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:563 %muxLogicI0_to_mul117_38 = muxlogic i32 %p_reload87_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_38"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:564 %muxLogicI1_to_mul117_38 = muxlogic i32 %k_val_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_38"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="675" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:139 %muxLogicAXIMCE_to_gmem2_addr_read_40 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_40"/></StgValue>
</operation>

<operation id="676" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:140 %gmem2_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_40"/></StgValue>
</operation>

<operation id="677" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:141 %k_val_40 = bitcast i32 %gmem2_addr_read_40

]]></Node>
<StgValue><ssdm name="k_val_40"/></StgValue>
</operation>

<operation id="678" st_id="53" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:380 %dot_18 = fadd i32 %dot_17, i32 %mul117_17

]]></Node>
<StgValue><ssdm name="dot_18"/></StgValue>
</operation>

<operation id="679" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:547 %mul117_36 = fmul i32 %p_reload89_read, i32 %k_val_37

]]></Node>
<StgValue><ssdm name="mul117_36"/></StgValue>
</operation>

<operation id="680" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:548 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_36, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="681" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:556 %mul117_37 = fmul i32 %p_reload88_read, i32 %k_val_38

]]></Node>
<StgValue><ssdm name="mul117_37"/></StgValue>
</operation>

<operation id="682" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:565 %mul117_38 = fmul i32 %p_reload87_read, i32 %k_val_39

]]></Node>
<StgValue><ssdm name="mul117_38"/></StgValue>
</operation>

<operation id="683" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:572 %muxLogicI0_to_mul117_39 = muxlogic i32 %p_reload86_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_39"/></StgValue>
</operation>

<operation id="684" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:573 %muxLogicI1_to_mul117_39 = muxlogic i32 %k_val_40

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_39"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="685" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:142 %muxLogicAXIMCE_to_gmem2_addr_read_41 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_41"/></StgValue>
</operation>

<operation id="686" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:143 %gmem2_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_41"/></StgValue>
</operation>

<operation id="687" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:144 %k_val_41 = bitcast i32 %gmem2_addr_read_41

]]></Node>
<StgValue><ssdm name="k_val_41"/></StgValue>
</operation>

<operation id="688" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:387 %muxLogicI0_to_dot_19 = muxlogic i32 %dot_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_19"/></StgValue>
</operation>

<operation id="689" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:388 %muxLogicI1_to_dot_19 = muxlogic i32 %mul117_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_19"/></StgValue>
</operation>

<operation id="690" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:556 %mul117_37 = fmul i32 %p_reload88_read, i32 %k_val_38

]]></Node>
<StgValue><ssdm name="mul117_37"/></StgValue>
</operation>

<operation id="691" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:557 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_37, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="692" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:565 %mul117_38 = fmul i32 %p_reload87_read, i32 %k_val_39

]]></Node>
<StgValue><ssdm name="mul117_38"/></StgValue>
</operation>

<operation id="693" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:574 %mul117_39 = fmul i32 %p_reload86_read, i32 %k_val_40

]]></Node>
<StgValue><ssdm name="mul117_39"/></StgValue>
</operation>

<operation id="694" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:581 %muxLogicI0_to_mul117_40 = muxlogic i32 %p_reload85_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_40"/></StgValue>
</operation>

<operation id="695" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:582 %muxLogicI1_to_mul117_40 = muxlogic i32 %k_val_41

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_40"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="696" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:145 %muxLogicAXIMCE_to_gmem2_addr_read_42 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_42"/></StgValue>
</operation>

<operation id="697" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:146 %gmem2_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_42"/></StgValue>
</operation>

<operation id="698" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:147 %k_val_42 = bitcast i32 %gmem2_addr_read_42

]]></Node>
<StgValue><ssdm name="k_val_42"/></StgValue>
</operation>

<operation id="699" st_id="55" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:389 %dot_19 = fadd i32 %dot_18, i32 %mul117_18

]]></Node>
<StgValue><ssdm name="dot_19"/></StgValue>
</operation>

<operation id="700" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:565 %mul117_38 = fmul i32 %p_reload87_read, i32 %k_val_39

]]></Node>
<StgValue><ssdm name="mul117_38"/></StgValue>
</operation>

<operation id="701" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:566 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_38, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="702" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:574 %mul117_39 = fmul i32 %p_reload86_read, i32 %k_val_40

]]></Node>
<StgValue><ssdm name="mul117_39"/></StgValue>
</operation>

<operation id="703" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:583 %mul117_40 = fmul i32 %p_reload85_read, i32 %k_val_41

]]></Node>
<StgValue><ssdm name="mul117_40"/></StgValue>
</operation>

<operation id="704" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:590 %muxLogicI0_to_mul117_41 = muxlogic i32 %p_reload84_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_41"/></StgValue>
</operation>

<operation id="705" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:591 %muxLogicI1_to_mul117_41 = muxlogic i32 %k_val_42

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_41"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="706" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:148 %muxLogicAXIMCE_to_gmem2_addr_read_43 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_43"/></StgValue>
</operation>

<operation id="707" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:149 %gmem2_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_43"/></StgValue>
</operation>

<operation id="708" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:150 %k_val_43 = bitcast i32 %gmem2_addr_read_43

]]></Node>
<StgValue><ssdm name="k_val_43"/></StgValue>
</operation>

<operation id="709" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:396 %muxLogicI0_to_dot_20 = muxlogic i32 %dot_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_20"/></StgValue>
</operation>

<operation id="710" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:397 %muxLogicI1_to_dot_20 = muxlogic i32 %mul117_19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_20"/></StgValue>
</operation>

<operation id="711" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:574 %mul117_39 = fmul i32 %p_reload86_read, i32 %k_val_40

]]></Node>
<StgValue><ssdm name="mul117_39"/></StgValue>
</operation>

<operation id="712" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:575 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_39, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="713" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:583 %mul117_40 = fmul i32 %p_reload85_read, i32 %k_val_41

]]></Node>
<StgValue><ssdm name="mul117_40"/></StgValue>
</operation>

<operation id="714" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:592 %mul117_41 = fmul i32 %p_reload84_read, i32 %k_val_42

]]></Node>
<StgValue><ssdm name="mul117_41"/></StgValue>
</operation>

<operation id="715" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:599 %muxLogicI0_to_mul117_42 = muxlogic i32 %p_reload83_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_42"/></StgValue>
</operation>

<operation id="716" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:600 %muxLogicI1_to_mul117_42 = muxlogic i32 %k_val_43

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_42"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="717" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:151 %muxLogicAXIMCE_to_gmem2_addr_read_44 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_44"/></StgValue>
</operation>

<operation id="718" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:152 %gmem2_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_44"/></StgValue>
</operation>

<operation id="719" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:153 %k_val_44 = bitcast i32 %gmem2_addr_read_44

]]></Node>
<StgValue><ssdm name="k_val_44"/></StgValue>
</operation>

<operation id="720" st_id="57" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:398 %dot_20 = fadd i32 %dot_19, i32 %mul117_19

]]></Node>
<StgValue><ssdm name="dot_20"/></StgValue>
</operation>

<operation id="721" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:583 %mul117_40 = fmul i32 %p_reload85_read, i32 %k_val_41

]]></Node>
<StgValue><ssdm name="mul117_40"/></StgValue>
</operation>

<operation id="722" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:584 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_40, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="723" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:592 %mul117_41 = fmul i32 %p_reload84_read, i32 %k_val_42

]]></Node>
<StgValue><ssdm name="mul117_41"/></StgValue>
</operation>

<operation id="724" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:601 %mul117_42 = fmul i32 %p_reload83_read, i32 %k_val_43

]]></Node>
<StgValue><ssdm name="mul117_42"/></StgValue>
</operation>

<operation id="725" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:608 %muxLogicI0_to_mul117_43 = muxlogic i32 %p_reload82_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_43"/></StgValue>
</operation>

<operation id="726" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:609 %muxLogicI1_to_mul117_43 = muxlogic i32 %k_val_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_43"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="727" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:154 %muxLogicAXIMCE_to_gmem2_addr_read_45 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_45"/></StgValue>
</operation>

<operation id="728" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:155 %gmem2_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_45"/></StgValue>
</operation>

<operation id="729" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:156 %k_val_45 = bitcast i32 %gmem2_addr_read_45

]]></Node>
<StgValue><ssdm name="k_val_45"/></StgValue>
</operation>

<operation id="730" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:405 %muxLogicI0_to_dot_21 = muxlogic i32 %dot_20

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_21"/></StgValue>
</operation>

<operation id="731" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:406 %muxLogicI1_to_dot_21 = muxlogic i32 %mul117_20

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_21"/></StgValue>
</operation>

<operation id="732" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:592 %mul117_41 = fmul i32 %p_reload84_read, i32 %k_val_42

]]></Node>
<StgValue><ssdm name="mul117_41"/></StgValue>
</operation>

<operation id="733" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:593 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_41, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="734" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:601 %mul117_42 = fmul i32 %p_reload83_read, i32 %k_val_43

]]></Node>
<StgValue><ssdm name="mul117_42"/></StgValue>
</operation>

<operation id="735" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:610 %mul117_43 = fmul i32 %p_reload82_read, i32 %k_val_44

]]></Node>
<StgValue><ssdm name="mul117_43"/></StgValue>
</operation>

<operation id="736" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:617 %muxLogicI0_to_mul117_44 = muxlogic i32 %p_reload81_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_44"/></StgValue>
</operation>

<operation id="737" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:618 %muxLogicI1_to_mul117_44 = muxlogic i32 %k_val_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_44"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="738" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:157 %muxLogicAXIMCE_to_gmem2_addr_read_46 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_46"/></StgValue>
</operation>

<operation id="739" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:158 %gmem2_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_46"/></StgValue>
</operation>

<operation id="740" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:159 %k_val_46 = bitcast i32 %gmem2_addr_read_46

]]></Node>
<StgValue><ssdm name="k_val_46"/></StgValue>
</operation>

<operation id="741" st_id="59" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:407 %dot_21 = fadd i32 %dot_20, i32 %mul117_20

]]></Node>
<StgValue><ssdm name="dot_21"/></StgValue>
</operation>

<operation id="742" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:601 %mul117_42 = fmul i32 %p_reload83_read, i32 %k_val_43

]]></Node>
<StgValue><ssdm name="mul117_42"/></StgValue>
</operation>

<operation id="743" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:602 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_42, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="744" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:610 %mul117_43 = fmul i32 %p_reload82_read, i32 %k_val_44

]]></Node>
<StgValue><ssdm name="mul117_43"/></StgValue>
</operation>

<operation id="745" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:619 %mul117_44 = fmul i32 %p_reload81_read, i32 %k_val_45

]]></Node>
<StgValue><ssdm name="mul117_44"/></StgValue>
</operation>

<operation id="746" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:626 %muxLogicI0_to_mul117_45 = muxlogic i32 %p_reload80_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_45"/></StgValue>
</operation>

<operation id="747" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:627 %muxLogicI1_to_mul117_45 = muxlogic i32 %k_val_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_45"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="748" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:160 %muxLogicAXIMCE_to_gmem2_addr_read_47 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_47"/></StgValue>
</operation>

<operation id="749" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:161 %gmem2_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_47"/></StgValue>
</operation>

<operation id="750" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:162 %k_val_47 = bitcast i32 %gmem2_addr_read_47

]]></Node>
<StgValue><ssdm name="k_val_47"/></StgValue>
</operation>

<operation id="751" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:414 %muxLogicI0_to_dot_22 = muxlogic i32 %dot_21

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_22"/></StgValue>
</operation>

<operation id="752" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:415 %muxLogicI1_to_dot_22 = muxlogic i32 %mul117_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_22"/></StgValue>
</operation>

<operation id="753" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:610 %mul117_43 = fmul i32 %p_reload82_read, i32 %k_val_44

]]></Node>
<StgValue><ssdm name="mul117_43"/></StgValue>
</operation>

<operation id="754" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:611 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_43, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="755" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:619 %mul117_44 = fmul i32 %p_reload81_read, i32 %k_val_45

]]></Node>
<StgValue><ssdm name="mul117_44"/></StgValue>
</operation>

<operation id="756" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:628 %mul117_45 = fmul i32 %p_reload80_read, i32 %k_val_46

]]></Node>
<StgValue><ssdm name="mul117_45"/></StgValue>
</operation>

<operation id="757" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:635 %muxLogicI0_to_mul117_46 = muxlogic i32 %p_reload79_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_46"/></StgValue>
</operation>

<operation id="758" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:636 %muxLogicI1_to_mul117_46 = muxlogic i32 %k_val_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_46"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="759" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:163 %muxLogicAXIMCE_to_gmem2_addr_read_48 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_48"/></StgValue>
</operation>

<operation id="760" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:164 %gmem2_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_48"/></StgValue>
</operation>

<operation id="761" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:165 %k_val_48 = bitcast i32 %gmem2_addr_read_48

]]></Node>
<StgValue><ssdm name="k_val_48"/></StgValue>
</operation>

<operation id="762" st_id="61" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:416 %dot_22 = fadd i32 %dot_21, i32 %mul117_21

]]></Node>
<StgValue><ssdm name="dot_22"/></StgValue>
</operation>

<operation id="763" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:619 %mul117_44 = fmul i32 %p_reload81_read, i32 %k_val_45

]]></Node>
<StgValue><ssdm name="mul117_44"/></StgValue>
</operation>

<operation id="764" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:620 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_44, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="765" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:628 %mul117_45 = fmul i32 %p_reload80_read, i32 %k_val_46

]]></Node>
<StgValue><ssdm name="mul117_45"/></StgValue>
</operation>

<operation id="766" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:637 %mul117_46 = fmul i32 %p_reload79_read, i32 %k_val_47

]]></Node>
<StgValue><ssdm name="mul117_46"/></StgValue>
</operation>

<operation id="767" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:644 %muxLogicI0_to_mul117_47 = muxlogic i32 %p_reload78_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_47"/></StgValue>
</operation>

<operation id="768" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:645 %muxLogicI1_to_mul117_47 = muxlogic i32 %k_val_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_47"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="769" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:166 %muxLogicAXIMCE_to_gmem2_addr_read_49 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_49"/></StgValue>
</operation>

<operation id="770" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:167 %gmem2_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_49"/></StgValue>
</operation>

<operation id="771" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:168 %k_val_49 = bitcast i32 %gmem2_addr_read_49

]]></Node>
<StgValue><ssdm name="k_val_49"/></StgValue>
</operation>

<operation id="772" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:423 %muxLogicI0_to_dot_23 = muxlogic i32 %dot_22

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_23"/></StgValue>
</operation>

<operation id="773" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:424 %muxLogicI1_to_dot_23 = muxlogic i32 %mul117_22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_23"/></StgValue>
</operation>

<operation id="774" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:628 %mul117_45 = fmul i32 %p_reload80_read, i32 %k_val_46

]]></Node>
<StgValue><ssdm name="mul117_45"/></StgValue>
</operation>

<operation id="775" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:629 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_45, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="776" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:637 %mul117_46 = fmul i32 %p_reload79_read, i32 %k_val_47

]]></Node>
<StgValue><ssdm name="mul117_46"/></StgValue>
</operation>

<operation id="777" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:646 %mul117_47 = fmul i32 %p_reload78_read, i32 %k_val_48

]]></Node>
<StgValue><ssdm name="mul117_47"/></StgValue>
</operation>

<operation id="778" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:653 %muxLogicI0_to_mul117_48 = muxlogic i32 %p_reload77_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_48"/></StgValue>
</operation>

<operation id="779" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:654 %muxLogicI1_to_mul117_48 = muxlogic i32 %k_val_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_48"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="780" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:169 %muxLogicAXIMCE_to_gmem2_addr_read_50 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_50"/></StgValue>
</operation>

<operation id="781" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:170 %gmem2_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_50"/></StgValue>
</operation>

<operation id="782" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:171 %k_val_50 = bitcast i32 %gmem2_addr_read_50

]]></Node>
<StgValue><ssdm name="k_val_50"/></StgValue>
</operation>

<operation id="783" st_id="63" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:425 %dot_23 = fadd i32 %dot_22, i32 %mul117_22

]]></Node>
<StgValue><ssdm name="dot_23"/></StgValue>
</operation>

<operation id="784" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:637 %mul117_46 = fmul i32 %p_reload79_read, i32 %k_val_47

]]></Node>
<StgValue><ssdm name="mul117_46"/></StgValue>
</operation>

<operation id="785" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:638 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_46, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="786" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:646 %mul117_47 = fmul i32 %p_reload78_read, i32 %k_val_48

]]></Node>
<StgValue><ssdm name="mul117_47"/></StgValue>
</operation>

<operation id="787" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:655 %mul117_48 = fmul i32 %p_reload77_read, i32 %k_val_49

]]></Node>
<StgValue><ssdm name="mul117_48"/></StgValue>
</operation>

<operation id="788" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:662 %muxLogicI0_to_mul117_49 = muxlogic i32 %p_reload76_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_49"/></StgValue>
</operation>

<operation id="789" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:663 %muxLogicI1_to_mul117_49 = muxlogic i32 %k_val_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_49"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="790" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:172 %muxLogicAXIMCE_to_gmem2_addr_read_51 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_51"/></StgValue>
</operation>

<operation id="791" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:173 %gmem2_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_51"/></StgValue>
</operation>

<operation id="792" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:174 %k_val_51 = bitcast i32 %gmem2_addr_read_51

]]></Node>
<StgValue><ssdm name="k_val_51"/></StgValue>
</operation>

<operation id="793" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:432 %muxLogicI0_to_dot_24 = muxlogic i32 %dot_23

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_24"/></StgValue>
</operation>

<operation id="794" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:433 %muxLogicI1_to_dot_24 = muxlogic i32 %mul117_23

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_24"/></StgValue>
</operation>

<operation id="795" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:646 %mul117_47 = fmul i32 %p_reload78_read, i32 %k_val_48

]]></Node>
<StgValue><ssdm name="mul117_47"/></StgValue>
</operation>

<operation id="796" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:647 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_47, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="797" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:655 %mul117_48 = fmul i32 %p_reload77_read, i32 %k_val_49

]]></Node>
<StgValue><ssdm name="mul117_48"/></StgValue>
</operation>

<operation id="798" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:664 %mul117_49 = fmul i32 %p_reload76_read, i32 %k_val_50

]]></Node>
<StgValue><ssdm name="mul117_49"/></StgValue>
</operation>

<operation id="799" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:671 %muxLogicI0_to_mul117_50 = muxlogic i32 %p_reload75_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_50"/></StgValue>
</operation>

<operation id="800" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:672 %muxLogicI1_to_mul117_50 = muxlogic i32 %k_val_51

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_50"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="801" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:175 %muxLogicAXIMCE_to_gmem2_addr_read_52 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_52"/></StgValue>
</operation>

<operation id="802" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:176 %gmem2_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_52"/></StgValue>
</operation>

<operation id="803" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:177 %k_val_52 = bitcast i32 %gmem2_addr_read_52

]]></Node>
<StgValue><ssdm name="k_val_52"/></StgValue>
</operation>

<operation id="804" st_id="65" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:434 %dot_24 = fadd i32 %dot_23, i32 %mul117_23

]]></Node>
<StgValue><ssdm name="dot_24"/></StgValue>
</operation>

<operation id="805" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:655 %mul117_48 = fmul i32 %p_reload77_read, i32 %k_val_49

]]></Node>
<StgValue><ssdm name="mul117_48"/></StgValue>
</operation>

<operation id="806" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:656 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_48, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="807" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:664 %mul117_49 = fmul i32 %p_reload76_read, i32 %k_val_50

]]></Node>
<StgValue><ssdm name="mul117_49"/></StgValue>
</operation>

<operation id="808" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:673 %mul117_50 = fmul i32 %p_reload75_read, i32 %k_val_51

]]></Node>
<StgValue><ssdm name="mul117_50"/></StgValue>
</operation>

<operation id="809" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:680 %muxLogicI0_to_mul117_51 = muxlogic i32 %p_reload74_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_51"/></StgValue>
</operation>

<operation id="810" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:681 %muxLogicI1_to_mul117_51 = muxlogic i32 %k_val_52

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_51"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="811" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:178 %muxLogicAXIMCE_to_gmem2_addr_read_53 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_53"/></StgValue>
</operation>

<operation id="812" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:179 %gmem2_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_53"/></StgValue>
</operation>

<operation id="813" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:180 %k_val_53 = bitcast i32 %gmem2_addr_read_53

]]></Node>
<StgValue><ssdm name="k_val_53"/></StgValue>
</operation>

<operation id="814" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:441 %muxLogicI0_to_dot_25 = muxlogic i32 %dot_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_25"/></StgValue>
</operation>

<operation id="815" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:442 %muxLogicI1_to_dot_25 = muxlogic i32 %mul117_24

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_25"/></StgValue>
</operation>

<operation id="816" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:664 %mul117_49 = fmul i32 %p_reload76_read, i32 %k_val_50

]]></Node>
<StgValue><ssdm name="mul117_49"/></StgValue>
</operation>

<operation id="817" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:665 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_49, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="818" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:673 %mul117_50 = fmul i32 %p_reload75_read, i32 %k_val_51

]]></Node>
<StgValue><ssdm name="mul117_50"/></StgValue>
</operation>

<operation id="819" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:682 %mul117_51 = fmul i32 %p_reload74_read, i32 %k_val_52

]]></Node>
<StgValue><ssdm name="mul117_51"/></StgValue>
</operation>

<operation id="820" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:689 %muxLogicI0_to_mul117_52 = muxlogic i32 %p_reload73_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_52"/></StgValue>
</operation>

<operation id="821" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:690 %muxLogicI1_to_mul117_52 = muxlogic i32 %k_val_53

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_52"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="822" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:181 %muxLogicAXIMCE_to_gmem2_addr_read_54 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_54"/></StgValue>
</operation>

<operation id="823" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:182 %gmem2_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_54"/></StgValue>
</operation>

<operation id="824" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:183 %k_val_54 = bitcast i32 %gmem2_addr_read_54

]]></Node>
<StgValue><ssdm name="k_val_54"/></StgValue>
</operation>

<operation id="825" st_id="67" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:443 %dot_25 = fadd i32 %dot_24, i32 %mul117_24

]]></Node>
<StgValue><ssdm name="dot_25"/></StgValue>
</operation>

<operation id="826" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:673 %mul117_50 = fmul i32 %p_reload75_read, i32 %k_val_51

]]></Node>
<StgValue><ssdm name="mul117_50"/></StgValue>
</operation>

<operation id="827" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:674 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_50, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="828" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:682 %mul117_51 = fmul i32 %p_reload74_read, i32 %k_val_52

]]></Node>
<StgValue><ssdm name="mul117_51"/></StgValue>
</operation>

<operation id="829" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:691 %mul117_52 = fmul i32 %p_reload73_read, i32 %k_val_53

]]></Node>
<StgValue><ssdm name="mul117_52"/></StgValue>
</operation>

<operation id="830" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:698 %muxLogicI0_to_mul117_53 = muxlogic i32 %p_reload72_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_53"/></StgValue>
</operation>

<operation id="831" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:699 %muxLogicI1_to_mul117_53 = muxlogic i32 %k_val_54

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_53"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="832" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:184 %muxLogicAXIMCE_to_gmem2_addr_read_55 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_55"/></StgValue>
</operation>

<operation id="833" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:185 %gmem2_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_55"/></StgValue>
</operation>

<operation id="834" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:186 %k_val_55 = bitcast i32 %gmem2_addr_read_55

]]></Node>
<StgValue><ssdm name="k_val_55"/></StgValue>
</operation>

<operation id="835" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:450 %muxLogicI0_to_dot_26 = muxlogic i32 %dot_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_26"/></StgValue>
</operation>

<operation id="836" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:451 %muxLogicI1_to_dot_26 = muxlogic i32 %mul117_25

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_26"/></StgValue>
</operation>

<operation id="837" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:682 %mul117_51 = fmul i32 %p_reload74_read, i32 %k_val_52

]]></Node>
<StgValue><ssdm name="mul117_51"/></StgValue>
</operation>

<operation id="838" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:683 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_51, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="839" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:691 %mul117_52 = fmul i32 %p_reload73_read, i32 %k_val_53

]]></Node>
<StgValue><ssdm name="mul117_52"/></StgValue>
</operation>

<operation id="840" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:700 %mul117_53 = fmul i32 %p_reload72_read, i32 %k_val_54

]]></Node>
<StgValue><ssdm name="mul117_53"/></StgValue>
</operation>

<operation id="841" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:707 %muxLogicI0_to_mul117_54 = muxlogic i32 %p_reload71_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_54"/></StgValue>
</operation>

<operation id="842" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:708 %muxLogicI1_to_mul117_54 = muxlogic i32 %k_val_55

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_54"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="843" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:187 %muxLogicAXIMCE_to_gmem2_addr_read_56 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_56"/></StgValue>
</operation>

<operation id="844" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:188 %gmem2_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_56"/></StgValue>
</operation>

<operation id="845" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:189 %k_val_56 = bitcast i32 %gmem2_addr_read_56

]]></Node>
<StgValue><ssdm name="k_val_56"/></StgValue>
</operation>

<operation id="846" st_id="69" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:452 %dot_26 = fadd i32 %dot_25, i32 %mul117_25

]]></Node>
<StgValue><ssdm name="dot_26"/></StgValue>
</operation>

<operation id="847" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:691 %mul117_52 = fmul i32 %p_reload73_read, i32 %k_val_53

]]></Node>
<StgValue><ssdm name="mul117_52"/></StgValue>
</operation>

<operation id="848" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:692 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_52, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="849" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:700 %mul117_53 = fmul i32 %p_reload72_read, i32 %k_val_54

]]></Node>
<StgValue><ssdm name="mul117_53"/></StgValue>
</operation>

<operation id="850" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:709 %mul117_54 = fmul i32 %p_reload71_read, i32 %k_val_55

]]></Node>
<StgValue><ssdm name="mul117_54"/></StgValue>
</operation>

<operation id="851" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:716 %muxLogicI0_to_mul117_55 = muxlogic i32 %p_reload70_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_55"/></StgValue>
</operation>

<operation id="852" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:717 %muxLogicI1_to_mul117_55 = muxlogic i32 %k_val_56

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_55"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="853" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:190 %muxLogicAXIMCE_to_gmem2_addr_read_57 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_57"/></StgValue>
</operation>

<operation id="854" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:191 %gmem2_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_57"/></StgValue>
</operation>

<operation id="855" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:192 %k_val_57 = bitcast i32 %gmem2_addr_read_57

]]></Node>
<StgValue><ssdm name="k_val_57"/></StgValue>
</operation>

<operation id="856" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:459 %muxLogicI0_to_dot_27 = muxlogic i32 %dot_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_27"/></StgValue>
</operation>

<operation id="857" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:460 %muxLogicI1_to_dot_27 = muxlogic i32 %mul117_26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_27"/></StgValue>
</operation>

<operation id="858" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:700 %mul117_53 = fmul i32 %p_reload72_read, i32 %k_val_54

]]></Node>
<StgValue><ssdm name="mul117_53"/></StgValue>
</operation>

<operation id="859" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:701 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_53, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="860" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:709 %mul117_54 = fmul i32 %p_reload71_read, i32 %k_val_55

]]></Node>
<StgValue><ssdm name="mul117_54"/></StgValue>
</operation>

<operation id="861" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:718 %mul117_55 = fmul i32 %p_reload70_read, i32 %k_val_56

]]></Node>
<StgValue><ssdm name="mul117_55"/></StgValue>
</operation>

<operation id="862" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:725 %muxLogicI0_to_mul117_56 = muxlogic i32 %p_reload69_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_56"/></StgValue>
</operation>

<operation id="863" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:726 %muxLogicI1_to_mul117_56 = muxlogic i32 %k_val_57

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_56"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="864" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:193 %muxLogicAXIMCE_to_gmem2_addr_read_58 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_58"/></StgValue>
</operation>

<operation id="865" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:194 %gmem2_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_58"/></StgValue>
</operation>

<operation id="866" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:195 %k_val_58 = bitcast i32 %gmem2_addr_read_58

]]></Node>
<StgValue><ssdm name="k_val_58"/></StgValue>
</operation>

<operation id="867" st_id="71" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:461 %dot_27 = fadd i32 %dot_26, i32 %mul117_26

]]></Node>
<StgValue><ssdm name="dot_27"/></StgValue>
</operation>

<operation id="868" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:709 %mul117_54 = fmul i32 %p_reload71_read, i32 %k_val_55

]]></Node>
<StgValue><ssdm name="mul117_54"/></StgValue>
</operation>

<operation id="869" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:710 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_54, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="870" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:718 %mul117_55 = fmul i32 %p_reload70_read, i32 %k_val_56

]]></Node>
<StgValue><ssdm name="mul117_55"/></StgValue>
</operation>

<operation id="871" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:727 %mul117_56 = fmul i32 %p_reload69_read, i32 %k_val_57

]]></Node>
<StgValue><ssdm name="mul117_56"/></StgValue>
</operation>

<operation id="872" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:734 %muxLogicI0_to_mul117_57 = muxlogic i32 %p_reload68_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_57"/></StgValue>
</operation>

<operation id="873" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:735 %muxLogicI1_to_mul117_57 = muxlogic i32 %k_val_58

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_57"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="874" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:196 %muxLogicAXIMCE_to_gmem2_addr_read_59 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_59"/></StgValue>
</operation>

<operation id="875" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:197 %gmem2_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_59"/></StgValue>
</operation>

<operation id="876" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:198 %k_val_59 = bitcast i32 %gmem2_addr_read_59

]]></Node>
<StgValue><ssdm name="k_val_59"/></StgValue>
</operation>

<operation id="877" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:468 %muxLogicI0_to_dot_28 = muxlogic i32 %dot_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_28"/></StgValue>
</operation>

<operation id="878" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:469 %muxLogicI1_to_dot_28 = muxlogic i32 %mul117_27

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_28"/></StgValue>
</operation>

<operation id="879" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:718 %mul117_55 = fmul i32 %p_reload70_read, i32 %k_val_56

]]></Node>
<StgValue><ssdm name="mul117_55"/></StgValue>
</operation>

<operation id="880" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:719 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_55, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="881" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:727 %mul117_56 = fmul i32 %p_reload69_read, i32 %k_val_57

]]></Node>
<StgValue><ssdm name="mul117_56"/></StgValue>
</operation>

<operation id="882" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:736 %mul117_57 = fmul i32 %p_reload68_read, i32 %k_val_58

]]></Node>
<StgValue><ssdm name="mul117_57"/></StgValue>
</operation>

<operation id="883" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:743 %muxLogicI0_to_mul117_58 = muxlogic i32 %p_reload67_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_58"/></StgValue>
</operation>

<operation id="884" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:744 %muxLogicI1_to_mul117_58 = muxlogic i32 %k_val_59

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_58"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="885" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:199 %muxLogicAXIMCE_to_gmem2_addr_read_60 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_60"/></StgValue>
</operation>

<operation id="886" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:200 %gmem2_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_60"/></StgValue>
</operation>

<operation id="887" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:201 %k_val_60 = bitcast i32 %gmem2_addr_read_60

]]></Node>
<StgValue><ssdm name="k_val_60"/></StgValue>
</operation>

<operation id="888" st_id="73" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:470 %dot_28 = fadd i32 %dot_27, i32 %mul117_27

]]></Node>
<StgValue><ssdm name="dot_28"/></StgValue>
</operation>

<operation id="889" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:727 %mul117_56 = fmul i32 %p_reload69_read, i32 %k_val_57

]]></Node>
<StgValue><ssdm name="mul117_56"/></StgValue>
</operation>

<operation id="890" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:728 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_56, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="891" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:736 %mul117_57 = fmul i32 %p_reload68_read, i32 %k_val_58

]]></Node>
<StgValue><ssdm name="mul117_57"/></StgValue>
</operation>

<operation id="892" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:745 %mul117_58 = fmul i32 %p_reload67_read, i32 %k_val_59

]]></Node>
<StgValue><ssdm name="mul117_58"/></StgValue>
</operation>

<operation id="893" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:752 %muxLogicI0_to_mul117_59 = muxlogic i32 %p_reload66_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_59"/></StgValue>
</operation>

<operation id="894" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:753 %muxLogicI1_to_mul117_59 = muxlogic i32 %k_val_60

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_59"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="895" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:202 %muxLogicAXIMCE_to_gmem2_addr_read_61 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_61"/></StgValue>
</operation>

<operation id="896" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:203 %gmem2_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_61"/></StgValue>
</operation>

<operation id="897" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:204 %k_val_61 = bitcast i32 %gmem2_addr_read_61

]]></Node>
<StgValue><ssdm name="k_val_61"/></StgValue>
</operation>

<operation id="898" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:477 %muxLogicI0_to_dot_29 = muxlogic i32 %dot_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_29"/></StgValue>
</operation>

<operation id="899" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:478 %muxLogicI1_to_dot_29 = muxlogic i32 %mul117_28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_29"/></StgValue>
</operation>

<operation id="900" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:736 %mul117_57 = fmul i32 %p_reload68_read, i32 %k_val_58

]]></Node>
<StgValue><ssdm name="mul117_57"/></StgValue>
</operation>

<operation id="901" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:737 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_57, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="902" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:745 %mul117_58 = fmul i32 %p_reload67_read, i32 %k_val_59

]]></Node>
<StgValue><ssdm name="mul117_58"/></StgValue>
</operation>

<operation id="903" st_id="74" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:754 %mul117_59 = fmul i32 %p_reload66_read, i32 %k_val_60

]]></Node>
<StgValue><ssdm name="mul117_59"/></StgValue>
</operation>

<operation id="904" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:761 %muxLogicI0_to_mul117_60 = muxlogic i32 %p_reload65_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_60"/></StgValue>
</operation>

<operation id="905" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:762 %muxLogicI1_to_mul117_60 = muxlogic i32 %k_val_61

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_60"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="906" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:205 %muxLogicAXIMCE_to_gmem2_addr_read_62 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_62"/></StgValue>
</operation>

<operation id="907" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:206 %gmem2_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_62"/></StgValue>
</operation>

<operation id="908" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:207 %k_val_62 = bitcast i32 %gmem2_addr_read_62

]]></Node>
<StgValue><ssdm name="k_val_62"/></StgValue>
</operation>

<operation id="909" st_id="75" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:479 %dot_29 = fadd i32 %dot_28, i32 %mul117_28

]]></Node>
<StgValue><ssdm name="dot_29"/></StgValue>
</operation>

<operation id="910" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:745 %mul117_58 = fmul i32 %p_reload67_read, i32 %k_val_59

]]></Node>
<StgValue><ssdm name="mul117_58"/></StgValue>
</operation>

<operation id="911" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:746 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_58, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="912" st_id="75" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:754 %mul117_59 = fmul i32 %p_reload66_read, i32 %k_val_60

]]></Node>
<StgValue><ssdm name="mul117_59"/></StgValue>
</operation>

<operation id="913" st_id="75" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:763 %mul117_60 = fmul i32 %p_reload65_read, i32 %k_val_61

]]></Node>
<StgValue><ssdm name="mul117_60"/></StgValue>
</operation>

<operation id="914" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:770 %muxLogicI0_to_mul117_61 = muxlogic i32 %p_reload64_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_61"/></StgValue>
</operation>

<operation id="915" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:771 %muxLogicI1_to_mul117_61 = muxlogic i32 %k_val_62

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_61"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="916" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:208 %muxLogicAXIMCE_to_gmem2_addr_read_63 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read_63"/></StgValue>
</operation>

<operation id="917" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:209 %gmem2_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read_63"/></StgValue>
</operation>

<operation id="918" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:210 %k_val_63 = bitcast i32 %gmem2_addr_read_63

]]></Node>
<StgValue><ssdm name="k_val_63"/></StgValue>
</operation>

<operation id="919" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:486 %muxLogicI0_to_dot_30 = muxlogic i32 %dot_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_30"/></StgValue>
</operation>

<operation id="920" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:487 %muxLogicI1_to_dot_30 = muxlogic i32 %mul117_29

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_30"/></StgValue>
</operation>

<operation id="921" st_id="76" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:754 %mul117_59 = fmul i32 %p_reload66_read, i32 %k_val_60

]]></Node>
<StgValue><ssdm name="mul117_59"/></StgValue>
</operation>

<operation id="922" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:755 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_59, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="923" st_id="76" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:763 %mul117_60 = fmul i32 %p_reload65_read, i32 %k_val_61

]]></Node>
<StgValue><ssdm name="mul117_60"/></StgValue>
</operation>

<operation id="924" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:772 %mul117_61 = fmul i32 %p_reload64_read, i32 %k_val_62

]]></Node>
<StgValue><ssdm name="mul117_61"/></StgValue>
</operation>

<operation id="925" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:779 %muxLogicI0_to_mul117_62 = muxlogic i32 %p_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul117_62"/></StgValue>
</operation>

<operation id="926" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:780 %muxLogicI1_to_mul117_62 = muxlogic i32 %k_val_63

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul117_62"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="927" st_id="77" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:488 %dot_30 = fadd i32 %dot_29, i32 %mul117_29

]]></Node>
<StgValue><ssdm name="dot_30"/></StgValue>
</operation>

<operation id="928" st_id="77" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:763 %mul117_60 = fmul i32 %p_reload65_read, i32 %k_val_61

]]></Node>
<StgValue><ssdm name="mul117_60"/></StgValue>
</operation>

<operation id="929" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:764 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_60, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="930" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:772 %mul117_61 = fmul i32 %p_reload64_read, i32 %k_val_62

]]></Node>
<StgValue><ssdm name="mul117_61"/></StgValue>
</operation>

<operation id="931" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:781 %mul117_62 = fmul i32 %p_reload_read, i32 %k_val_63

]]></Node>
<StgValue><ssdm name="mul117_62"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="932" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:495 %muxLogicI0_to_dot_31 = muxlogic i32 %dot_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_31"/></StgValue>
</operation>

<operation id="933" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:496 %muxLogicI1_to_dot_31 = muxlogic i32 %mul117_30

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_31"/></StgValue>
</operation>

<operation id="934" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:772 %mul117_61 = fmul i32 %p_reload64_read, i32 %k_val_62

]]></Node>
<StgValue><ssdm name="mul117_61"/></StgValue>
</operation>

<operation id="935" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:773 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_61, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>

<operation id="936" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:781 %mul117_62 = fmul i32 %p_reload_read, i32 %k_val_63

]]></Node>
<StgValue><ssdm name="mul117_62"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="937" st_id="79" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:497 %dot_31 = fadd i32 %dot_30, i32 %mul117_30

]]></Node>
<StgValue><ssdm name="dot_31"/></StgValue>
</operation>

<operation id="938" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:781 %mul117_62 = fmul i32 %p_reload_read, i32 %k_val_63

]]></Node>
<StgValue><ssdm name="mul117_62"/></StgValue>
</operation>

<operation id="939" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:782 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_62, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">
</state>

<state id="81" st_id="82">

<operation id="940" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:504 %muxLogicI0_to_dot_32 = muxlogic i32 %dot_31

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_32"/></StgValue>
</operation>

<operation id="941" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:505 %muxLogicI1_to_dot_32 = muxlogic i32 %mul117_31

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_32"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="942" st_id="82" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:506 %dot_32 = fadd i32 %dot_31, i32 %mul117_31

]]></Node>
<StgValue><ssdm name="dot_32"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="943" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:513 %muxLogicI0_to_dot_33 = muxlogic i32 %dot_32

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_33"/></StgValue>
</operation>

<operation id="944" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:514 %muxLogicI1_to_dot_33 = muxlogic i32 %mul117_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_33"/></StgValue>
</operation>

<operation id="1219" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0">
<![CDATA[
for.inc130.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="945" st_id="84" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:515 %dot_33 = fadd i32 %dot_32, i32 %mul117_32

]]></Node>
<StgValue><ssdm name="dot_33"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="946" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:522 %muxLogicI0_to_dot_34 = muxlogic i32 %dot_33

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_34"/></StgValue>
</operation>

<operation id="947" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:523 %muxLogicI1_to_dot_34 = muxlogic i32 %mul117_33

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_34"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="948" st_id="86" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:524 %dot_34 = fadd i32 %dot_33, i32 %mul117_33

]]></Node>
<StgValue><ssdm name="dot_34"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="949" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:531 %muxLogicI0_to_dot_35 = muxlogic i32 %dot_34

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_35"/></StgValue>
</operation>

<operation id="950" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:532 %muxLogicI1_to_dot_35 = muxlogic i32 %mul117_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_35"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="951" st_id="88" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:533 %dot_35 = fadd i32 %dot_34, i32 %mul117_34

]]></Node>
<StgValue><ssdm name="dot_35"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="952" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:540 %muxLogicI0_to_dot_36 = muxlogic i32 %dot_35

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_36"/></StgValue>
</operation>

<operation id="953" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:541 %muxLogicI1_to_dot_36 = muxlogic i32 %mul117_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_36"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="954" st_id="90" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:542 %dot_36 = fadd i32 %dot_35, i32 %mul117_35

]]></Node>
<StgValue><ssdm name="dot_36"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="955" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:549 %muxLogicI0_to_dot_37 = muxlogic i32 %dot_36

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_37"/></StgValue>
</operation>

<operation id="956" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:550 %muxLogicI1_to_dot_37 = muxlogic i32 %mul117_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_37"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="957" st_id="92" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:551 %dot_37 = fadd i32 %dot_36, i32 %mul117_36

]]></Node>
<StgValue><ssdm name="dot_37"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="958" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:558 %muxLogicI0_to_dot_38 = muxlogic i32 %dot_37

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_38"/></StgValue>
</operation>

<operation id="959" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:559 %muxLogicI1_to_dot_38 = muxlogic i32 %mul117_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_38"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="960" st_id="94" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:560 %dot_38 = fadd i32 %dot_37, i32 %mul117_37

]]></Node>
<StgValue><ssdm name="dot_38"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="961" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:567 %muxLogicI0_to_dot_39 = muxlogic i32 %dot_38

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_39"/></StgValue>
</operation>

<operation id="962" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:568 %muxLogicI1_to_dot_39 = muxlogic i32 %mul117_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_39"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="963" st_id="96" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:569 %dot_39 = fadd i32 %dot_38, i32 %mul117_38

]]></Node>
<StgValue><ssdm name="dot_39"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="964" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:576 %muxLogicI0_to_dot_40 = muxlogic i32 %dot_39

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_40"/></StgValue>
</operation>

<operation id="965" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:577 %muxLogicI1_to_dot_40 = muxlogic i32 %mul117_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_40"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="966" st_id="98" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:578 %dot_40 = fadd i32 %dot_39, i32 %mul117_39

]]></Node>
<StgValue><ssdm name="dot_40"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="967" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:585 %muxLogicI0_to_dot_41 = muxlogic i32 %dot_40

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_41"/></StgValue>
</operation>

<operation id="968" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:586 %muxLogicI1_to_dot_41 = muxlogic i32 %mul117_40

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_41"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="969" st_id="100" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:587 %dot_41 = fadd i32 %dot_40, i32 %mul117_40

]]></Node>
<StgValue><ssdm name="dot_41"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="970" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:594 %muxLogicI0_to_dot_42 = muxlogic i32 %dot_41

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_42"/></StgValue>
</operation>

<operation id="971" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:595 %muxLogicI1_to_dot_42 = muxlogic i32 %mul117_41

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_42"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="972" st_id="102" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:596 %dot_42 = fadd i32 %dot_41, i32 %mul117_41

]]></Node>
<StgValue><ssdm name="dot_42"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="973" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:603 %muxLogicI0_to_dot_43 = muxlogic i32 %dot_42

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_43"/></StgValue>
</operation>

<operation id="974" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:604 %muxLogicI1_to_dot_43 = muxlogic i32 %mul117_42

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_43"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="975" st_id="104" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:605 %dot_43 = fadd i32 %dot_42, i32 %mul117_42

]]></Node>
<StgValue><ssdm name="dot_43"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="976" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:612 %muxLogicI0_to_dot_44 = muxlogic i32 %dot_43

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_44"/></StgValue>
</operation>

<operation id="977" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:613 %muxLogicI1_to_dot_44 = muxlogic i32 %mul117_43

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_44"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="978" st_id="106" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:614 %dot_44 = fadd i32 %dot_43, i32 %mul117_43

]]></Node>
<StgValue><ssdm name="dot_44"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="979" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:621 %muxLogicI0_to_dot_45 = muxlogic i32 %dot_44

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_45"/></StgValue>
</operation>

<operation id="980" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:622 %muxLogicI1_to_dot_45 = muxlogic i32 %mul117_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_45"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="981" st_id="108" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:623 %dot_45 = fadd i32 %dot_44, i32 %mul117_44

]]></Node>
<StgValue><ssdm name="dot_45"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="982" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:630 %muxLogicI0_to_dot_46 = muxlogic i32 %dot_45

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_46"/></StgValue>
</operation>

<operation id="983" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:631 %muxLogicI1_to_dot_46 = muxlogic i32 %mul117_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_46"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="984" st_id="110" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:632 %dot_46 = fadd i32 %dot_45, i32 %mul117_45

]]></Node>
<StgValue><ssdm name="dot_46"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="985" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:639 %muxLogicI0_to_dot_47 = muxlogic i32 %dot_46

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_47"/></StgValue>
</operation>

<operation id="986" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:640 %muxLogicI1_to_dot_47 = muxlogic i32 %mul117_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_47"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="987" st_id="112" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:641 %dot_47 = fadd i32 %dot_46, i32 %mul117_46

]]></Node>
<StgValue><ssdm name="dot_47"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="988" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:648 %muxLogicI0_to_dot_48 = muxlogic i32 %dot_47

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_48"/></StgValue>
</operation>

<operation id="989" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:649 %muxLogicI1_to_dot_48 = muxlogic i32 %mul117_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_48"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="990" st_id="114" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:650 %dot_48 = fadd i32 %dot_47, i32 %mul117_47

]]></Node>
<StgValue><ssdm name="dot_48"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="991" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:657 %muxLogicI0_to_dot_49 = muxlogic i32 %dot_48

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_49"/></StgValue>
</operation>

<operation id="992" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:658 %muxLogicI1_to_dot_49 = muxlogic i32 %mul117_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_49"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="993" st_id="116" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:659 %dot_49 = fadd i32 %dot_48, i32 %mul117_48

]]></Node>
<StgValue><ssdm name="dot_49"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="994" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:666 %muxLogicI0_to_dot_50 = muxlogic i32 %dot_49

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_50"/></StgValue>
</operation>

<operation id="995" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:667 %muxLogicI1_to_dot_50 = muxlogic i32 %mul117_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_50"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="996" st_id="118" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:668 %dot_50 = fadd i32 %dot_49, i32 %mul117_49

]]></Node>
<StgValue><ssdm name="dot_50"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="997" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:675 %muxLogicI0_to_dot_51 = muxlogic i32 %dot_50

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_51"/></StgValue>
</operation>

<operation id="998" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:676 %muxLogicI1_to_dot_51 = muxlogic i32 %mul117_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_51"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="999" st_id="120" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:677 %dot_51 = fadd i32 %dot_50, i32 %mul117_50

]]></Node>
<StgValue><ssdm name="dot_51"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1000" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:684 %muxLogicI0_to_dot_52 = muxlogic i32 %dot_51

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_52"/></StgValue>
</operation>

<operation id="1001" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:685 %muxLogicI1_to_dot_52 = muxlogic i32 %mul117_51

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_52"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1002" st_id="122" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:686 %dot_52 = fadd i32 %dot_51, i32 %mul117_51

]]></Node>
<StgValue><ssdm name="dot_52"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1003" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:693 %muxLogicI0_to_dot_53 = muxlogic i32 %dot_52

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_53"/></StgValue>
</operation>

<operation id="1004" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:694 %muxLogicI1_to_dot_53 = muxlogic i32 %mul117_52

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_53"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1005" st_id="124" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:695 %dot_53 = fadd i32 %dot_52, i32 %mul117_52

]]></Node>
<StgValue><ssdm name="dot_53"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1006" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:702 %muxLogicI0_to_dot_54 = muxlogic i32 %dot_53

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_54"/></StgValue>
</operation>

<operation id="1007" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:703 %muxLogicI1_to_dot_54 = muxlogic i32 %mul117_53

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_54"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1008" st_id="126" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:704 %dot_54 = fadd i32 %dot_53, i32 %mul117_53

]]></Node>
<StgValue><ssdm name="dot_54"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1009" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:711 %muxLogicI0_to_dot_55 = muxlogic i32 %dot_54

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_55"/></StgValue>
</operation>

<operation id="1010" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:712 %muxLogicI1_to_dot_55 = muxlogic i32 %mul117_54

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_55"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1011" st_id="128" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:713 %dot_55 = fadd i32 %dot_54, i32 %mul117_54

]]></Node>
<StgValue><ssdm name="dot_55"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1012" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:720 %muxLogicI0_to_dot_56 = muxlogic i32 %dot_55

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_56"/></StgValue>
</operation>

<operation id="1013" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:721 %muxLogicI1_to_dot_56 = muxlogic i32 %mul117_55

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_56"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1014" st_id="130" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:722 %dot_56 = fadd i32 %dot_55, i32 %mul117_55

]]></Node>
<StgValue><ssdm name="dot_56"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1015" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:729 %muxLogicI0_to_dot_57 = muxlogic i32 %dot_56

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_57"/></StgValue>
</operation>

<operation id="1016" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:730 %muxLogicI1_to_dot_57 = muxlogic i32 %mul117_56

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_57"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1017" st_id="132" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:731 %dot_57 = fadd i32 %dot_56, i32 %mul117_56

]]></Node>
<StgValue><ssdm name="dot_57"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1018" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:738 %muxLogicI0_to_dot_58 = muxlogic i32 %dot_57

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_58"/></StgValue>
</operation>

<operation id="1019" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:739 %muxLogicI1_to_dot_58 = muxlogic i32 %mul117_57

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_58"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1020" st_id="134" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:740 %dot_58 = fadd i32 %dot_57, i32 %mul117_57

]]></Node>
<StgValue><ssdm name="dot_58"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1021" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:747 %muxLogicI0_to_dot_59 = muxlogic i32 %dot_58

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_59"/></StgValue>
</operation>

<operation id="1022" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:748 %muxLogicI1_to_dot_59 = muxlogic i32 %mul117_58

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_59"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1023" st_id="136" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:749 %dot_59 = fadd i32 %dot_58, i32 %mul117_58

]]></Node>
<StgValue><ssdm name="dot_59"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1024" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:756 %muxLogicI0_to_dot_60 = muxlogic i32 %dot_59

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_60"/></StgValue>
</operation>

<operation id="1025" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:757 %muxLogicI1_to_dot_60 = muxlogic i32 %mul117_59

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_60"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1026" st_id="138" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:758 %dot_60 = fadd i32 %dot_59, i32 %mul117_59

]]></Node>
<StgValue><ssdm name="dot_60"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1027" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:765 %muxLogicI0_to_dot_61 = muxlogic i32 %dot_60

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_61"/></StgValue>
</operation>

<operation id="1028" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:766 %muxLogicI1_to_dot_61 = muxlogic i32 %mul117_60

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_61"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1029" st_id="140" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:767 %dot_61 = fadd i32 %dot_60, i32 %mul117_60

]]></Node>
<StgValue><ssdm name="dot_61"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="1030" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:774 %muxLogicI0_to_dot_62 = muxlogic i32 %dot_61

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_62"/></StgValue>
</operation>

<operation id="1031" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:775 %muxLogicI1_to_dot_62 = muxlogic i32 %mul117_61

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_62"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="1032" st_id="142" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:776 %dot_62 = fadd i32 %dot_61, i32 %mul117_61

]]></Node>
<StgValue><ssdm name="dot_62"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="1033" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:783 %muxLogicI0_to_dot_63 = muxlogic i32 %dot_62

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_63"/></StgValue>
</operation>

<operation id="1034" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:784 %muxLogicI1_to_dot_63 = muxlogic i32 %mul117_62

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_63"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1035" st_id="144" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:785 %dot_63 = fadd i32 %dot_62, i32 %mul117_62

]]></Node>
<StgValue><ssdm name="dot_63"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1036" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:787 %muxLogicI0_to_mul1 = muxlogic i32 %dot_63

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul1"/></StgValue>
</operation>

<operation id="1037" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:788 %muxLogicI1_to_mul1 = muxlogic i32 0.125

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul1"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1038" st_id="146" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:789 %mul1 = fmul i32 %dot_63, i32 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1039" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:0 %zext_ln121_1 = zext i10 %t

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="1040" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1 %specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln122"/></StgValue>
</operation>

<operation id="1041" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2 %speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln123"/></StgValue>
</operation>

<operation id="1042" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:3 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="1043" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:211 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="1044" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:219 %rend441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend441"/></StgValue>
</operation>

<operation id="1045" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:220 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="1046" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:228 %rend439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend439"/></StgValue>
</operation>

<operation id="1047" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:229 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="1048" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:237 %rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend437"/></StgValue>
</operation>

<operation id="1049" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:238 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="1050" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:246 %rend435 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend435"/></StgValue>
</operation>

<operation id="1051" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:247 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="1052" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:255 %rend433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend433"/></StgValue>
</operation>

<operation id="1053" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:256 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="1054" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:264 %rend431 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend431"/></StgValue>
</operation>

<operation id="1055" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:265 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="1056" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:273 %rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend429"/></StgValue>
</operation>

<operation id="1057" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:274 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="1058" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:282 %rend427 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend427"/></StgValue>
</operation>

<operation id="1059" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:283 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="1060" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:291 %rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend425"/></StgValue>
</operation>

<operation id="1061" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:292 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="1062" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:300 %rend423 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend423"/></StgValue>
</operation>

<operation id="1063" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:301 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="1064" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:309 %rend421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend421"/></StgValue>
</operation>

<operation id="1065" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:310 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="1066" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:318 %rend419 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend419"/></StgValue>
</operation>

<operation id="1067" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:319 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="1068" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:327 %rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend417"/></StgValue>
</operation>

<operation id="1069" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:328 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="1070" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:336 %rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend415"/></StgValue>
</operation>

<operation id="1071" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:337 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="1072" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:345 %rend413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend413"/></StgValue>
</operation>

<operation id="1073" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:346 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="1074" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:354 %rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend411"/></StgValue>
</operation>

<operation id="1075" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:355 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="1076" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:363 %rend409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend409"/></StgValue>
</operation>

<operation id="1077" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:364 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="1078" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:372 %rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend407"/></StgValue>
</operation>

<operation id="1079" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:373 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="1080" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:381 %rend405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend405"/></StgValue>
</operation>

<operation id="1081" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:382 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="1082" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:390 %rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend403"/></StgValue>
</operation>

<operation id="1083" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:391 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="1084" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:399 %rend401 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend401"/></StgValue>
</operation>

<operation id="1085" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:400 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="1086" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:408 %rend399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend399"/></StgValue>
</operation>

<operation id="1087" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:409 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="1088" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:417 %rend397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend397"/></StgValue>
</operation>

<operation id="1089" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:418 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="1090" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:426 %rend395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend395"/></StgValue>
</operation>

<operation id="1091" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:427 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="1092" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:435 %rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend393"/></StgValue>
</operation>

<operation id="1093" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:436 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="1094" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:444 %rend391 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend391"/></StgValue>
</operation>

<operation id="1095" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:445 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="1096" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:453 %rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend389"/></StgValue>
</operation>

<operation id="1097" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:454 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="1098" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:462 %rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend387"/></StgValue>
</operation>

<operation id="1099" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:463 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="1100" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:471 %rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend385"/></StgValue>
</operation>

<operation id="1101" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:472 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="1102" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:480 %rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend383"/></StgValue>
</operation>

<operation id="1103" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:481 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="1104" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:489 %rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend381"/></StgValue>
</operation>

<operation id="1105" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:490 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="1106" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:498 %rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend379"/></StgValue>
</operation>

<operation id="1107" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:499 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="1108" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:507 %rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend377"/></StgValue>
</operation>

<operation id="1109" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:508 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="1110" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:516 %rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend375"/></StgValue>
</operation>

<operation id="1111" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:517 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="1112" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:525 %rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend373"/></StgValue>
</operation>

<operation id="1113" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:526 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="1114" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:534 %rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend371"/></StgValue>
</operation>

<operation id="1115" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:535 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="1116" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:543 %rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend369"/></StgValue>
</operation>

<operation id="1117" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:544 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="1118" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:552 %rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend367"/></StgValue>
</operation>

<operation id="1119" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:553 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="1120" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:561 %rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend365"/></StgValue>
</operation>

<operation id="1121" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:562 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="1122" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:570 %rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend363"/></StgValue>
</operation>

<operation id="1123" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:571 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="1124" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:579 %rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend361"/></StgValue>
</operation>

<operation id="1125" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:580 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="1126" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:588 %rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend359"/></StgValue>
</operation>

<operation id="1127" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:589 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="1128" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:597 %rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend357"/></StgValue>
</operation>

<operation id="1129" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:598 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="1130" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:606 %rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend355"/></StgValue>
</operation>

<operation id="1131" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:607 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="1132" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:615 %rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend353"/></StgValue>
</operation>

<operation id="1133" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:616 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="1134" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:624 %rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend351"/></StgValue>
</operation>

<operation id="1135" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:625 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="1136" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:633 %rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend349"/></StgValue>
</operation>

<operation id="1137" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:634 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="1138" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:642 %rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend347"/></StgValue>
</operation>

<operation id="1139" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:643 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="1140" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:651 %rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend345"/></StgValue>
</operation>

<operation id="1141" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:652 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="1142" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:660 %rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend343"/></StgValue>
</operation>

<operation id="1143" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:661 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="1144" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:669 %rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend341"/></StgValue>
</operation>

<operation id="1145" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:670 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="1146" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:678 %rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend339"/></StgValue>
</operation>

<operation id="1147" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:679 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="1148" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:687 %rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend337"/></StgValue>
</operation>

<operation id="1149" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:688 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="1150" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:696 %rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend335"/></StgValue>
</operation>

<operation id="1151" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:697 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="1152" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:705 %rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend333"/></StgValue>
</operation>

<operation id="1153" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:706 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="1154" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:714 %rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend331"/></StgValue>
</operation>

<operation id="1155" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:715 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="1156" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:723 %rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend329"/></StgValue>
</operation>

<operation id="1157" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:724 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="1158" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:732 %rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend327"/></StgValue>
</operation>

<operation id="1159" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:733 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="1160" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:741 %rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend325"/></StgValue>
</operation>

<operation id="1161" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:742 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="1162" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:750 %rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend323"/></StgValue>
</operation>

<operation id="1163" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:751 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="1164" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:759 %rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend321"/></StgValue>
</operation>

<operation id="1165" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:760 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="1166" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:768 %rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend319"/></StgValue>
</operation>

<operation id="1167" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:769 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="1168" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:777 %rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend317"/></StgValue>
</operation>

<operation id="1169" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:778 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="1170" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:786 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="1171" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:790 %att_addr = getelementptr i32 %att, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_addr"/></StgValue>
</operation>

<operation id="1172" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:791 %att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_1_addr"/></StgValue>
</operation>

<operation id="1173" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:792 %att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_2_addr"/></StgValue>
</operation>

<operation id="1174" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:793 %att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_3_addr"/></StgValue>
</operation>

<operation id="1175" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:794 %att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_4_addr"/></StgValue>
</operation>

<operation id="1176" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:795 %att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_5_addr"/></StgValue>
</operation>

<operation id="1177" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:796 %att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_6_addr"/></StgValue>
</operation>

<operation id="1178" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:797 %att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_7_addr"/></StgValue>
</operation>

<operation id="1179" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:798 %att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_8_addr"/></StgValue>
</operation>

<operation id="1180" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:799 %att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_9_addr"/></StgValue>
</operation>

<operation id="1181" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:800 %att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_10_addr"/></StgValue>
</operation>

<operation id="1182" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:801 %att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="att_11_addr"/></StgValue>
</operation>

<operation id="1183" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.10:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1184" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.10:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1185" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.10:2 %store_ln135 = store i32 %mul1, i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1186" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.9:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1187" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.9:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1188" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.9:2 %store_ln135 = store i32 %mul1, i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1189" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.8:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1190" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.8:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1191" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.8:2 %store_ln135 = store i32 %mul1, i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1192" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.7:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1193" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.7:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1194" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.7:2 %store_ln135 = store i32 %mul1, i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1195" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.6:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1196" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.6:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1197" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.6:2 %store_ln135 = store i32 %mul1, i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1198" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.5:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1199" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.5:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1200" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.5:2 %store_ln135 = store i32 %mul1, i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1201" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.4:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1202" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.4:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1203" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.4:2 %store_ln135 = store i32 %mul1, i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1204" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.3:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1205" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.3:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1206" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.3:2 %store_ln135 = store i32 %mul1, i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1207" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.2:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1208" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.2:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1209" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.2:2 %store_ln135 = store i32 %mul1, i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1210" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.1:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1211" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.1:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1212" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.1:2 %store_ln135 = store i32 %mul1, i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1213" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.0:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1214" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.0:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1215" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.0:2 %store_ln135 = store i32 %mul1, i9 %att_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1216" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1263.case.11:0 %muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln135"/></StgValue>
</operation>

<operation id="1217" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1263.case.11:1 %muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln135"/></StgValue>
</operation>

<operation id="1218" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1263.case.11:2 %store_ln135 = store i32 %mul1, i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
