{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682787175762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682787175763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 09:52:55 2023 " "Processing started: Sat Apr 29 09:52:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682787175763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787175763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycleRiscV -c singleCycleRiscV " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleRiscV -c singleCycleRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787175763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682787176094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1682787176094 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(57) " "Verilog HDL Expression warning at riscvsingle.sv(57): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(59) " "Verilog HDL Expression warning at riscvsingle.sv(59): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(61) " "Verilog HDL Expression warning at riscvsingle.sv(61): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(62) " "Verilog HDL Expression warning at riscvsingle.sv(62): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(63) " "Verilog HDL Expression warning at riscvsingle.sv(63): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(64) " "Verilog HDL Expression warning at riscvsingle.sv(64): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvsingle.sv(160) " "Verilog HDL warning at riscvsingle.sv(160): extended using \"x\" or \"z\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682787193172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 13 13 " "Found 13 design units, including 13 entities, in source file riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "3 maindec " "Found entity 3: maindec" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludec " "Found entity 4: aludec" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "7 extend " "Found entity 7: extend" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "8 flopr " "Found entity 8: flopr" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "9 flopenr " "Found entity 9: flopenr" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2 " "Found entity 10: mux2" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux3 " "Found entity 11: mux3" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "12 regfile " "Found entity 12: regfile" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""} { "Info" "ISGN_ENTITY_NAME" "13 alu " "Found entity 13: alu" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 4 4 " "Found 4 design units, including 4 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193203 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193203 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193203 ""} { "Info" "ISGN_ENTITY_NAME" "4 dmem " "Found entity 4: dmem" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682787193203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscvsingle.sv(11) " "Verilog HDL Implicit Net warning at riscvsingle.sv(11): created implicit net for \"PCSrc\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCResultSrc riscvsingle.sv(12) " "Verilog HDL Implicit Net warning at riscvsingle.sv(12): created implicit net for \"PCResultSrc\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jalr riscvsingle.sv(37) " "Verilog HDL Implicit Net warning at riscvsingle.sv(37): created implicit net for \"jalr\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCResultTarget riscvsingle.sv(119) " "Verilog HDL Implicit Net warning at riscvsingle.sv(119): created implicit net for \"PCResultTarget\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvsingle " "Elaborating entity \"riscvsingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682787193266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "riscvsingle.sv" "c" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "riscvsingle.sv" "md" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "riscvsingle.sv" "ad" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "riscvsingle.sv" "dp" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "riscvsingle.sv" "pcreg" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd4\"" {  } { { "riscvsingle.sv" "pcadd4" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "riscvsingle.sv" "pcmux" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "riscvsingle.sv" "rf" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "riscvsingle.sv" "ext" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "riscvsingle.sv" "alu" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscvsingle.sv(232) " "Verilog HDL Case Statement warning at riscvsingle.sv(232): incomplete case statement has no default case item" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult riscvsingle.sv(232) " "Verilog HDL Always Construct warning at riscvsingle.sv(232): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero riscvsingle.sv(220) " "Output port \"Zero\" at riscvsingle.sv(220) has no driver" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[0\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[1\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[2\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[3\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[4\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[5\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[6\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[7\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[8\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[9\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[10\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[11\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[12\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[13\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[14\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[15\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[16\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[17\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[18\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[19\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[20\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[21\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[22\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[23\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[24\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[25\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[26\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[27\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[28\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[29\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[30\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] riscvsingle.sv(232) " "Inferred latch for \"ALUResult\[31\]\" at riscvsingle.sv(232)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787193375 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"datapath:dp\|mux3:resultmux\"" {  } { { "riscvsingle.sv" "resultmux" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787193391 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "riscvsingle.sv" "rf" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 207 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682787193656 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682787193656 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682787193969 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[22\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[22\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[23\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[23\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[24\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[24\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[25\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[25\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[26\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[26\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[27\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[27\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[28\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[28\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[29\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[29\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[30\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[30\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[31\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[31\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682787193969 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1682787193969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[0\] " "Latch datapath:dp\|alu:alu\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787193969 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787193969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[1\] " "Latch datapath:dp\|alu:alu\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787193985 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787193985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[2\] " "Latch datapath:dp\|alu:alu\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787193985 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787193985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[3\] " "Latch datapath:dp\|alu:alu\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787193985 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787193985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[4\] " "Latch datapath:dp\|alu:alu\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194000 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[5\] " "Latch datapath:dp\|alu:alu\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194000 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[6\] " "Latch datapath:dp\|alu:alu\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194000 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[7\] " "Latch datapath:dp\|alu:alu\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194016 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[8\] " "Latch datapath:dp\|alu:alu\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[9\] " "Latch datapath:dp\|alu:alu\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[10\] " "Latch datapath:dp\|alu:alu\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[11\] " "Latch datapath:dp\|alu:alu\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[12\] " "Latch datapath:dp\|alu:alu\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[13\] " "Latch datapath:dp\|alu:alu\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[14\] " "Latch datapath:dp\|alu:alu\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[15\] " "Latch datapath:dp\|alu:alu\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[16\] " "Latch datapath:dp\|alu:alu\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[17\] " "Latch datapath:dp\|alu:alu\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[18\] " "Latch datapath:dp\|alu:alu\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[19\] " "Latch datapath:dp\|alu:alu\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[20\] " "Latch datapath:dp\|alu:alu\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[21\] " "Latch datapath:dp\|alu:alu\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682787194031 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682787194031 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682787194078 "|riscvsingle|WriteData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682787194078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682787194172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/output_files/singleCycleRiscV.map.smsg " "Generated suppressed messages file //vboxsvr/University/Architecture/arch_ex_n4_g16/q2/output_files/singleCycleRiscV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787194531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682787194656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682787194656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[0\] " "No output dependent on input pin \"ReadData\[0\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[1\] " "No output dependent on input pin \"ReadData\[1\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[2\] " "No output dependent on input pin \"ReadData\[2\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[3\] " "No output dependent on input pin \"ReadData\[3\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[4\] " "No output dependent on input pin \"ReadData\[4\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[5\] " "No output dependent on input pin \"ReadData\[5\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[6\] " "No output dependent on input pin \"ReadData\[6\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[7\] " "No output dependent on input pin \"ReadData\[7\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[8\] " "No output dependent on input pin \"ReadData\[8\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[9\] " "No output dependent on input pin \"ReadData\[9\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[10\] " "No output dependent on input pin \"ReadData\[10\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[11\] " "No output dependent on input pin \"ReadData\[11\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[12\] " "No output dependent on input pin \"ReadData\[12\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[13\] " "No output dependent on input pin \"ReadData\[13\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[14\] " "No output dependent on input pin \"ReadData\[14\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[15\] " "No output dependent on input pin \"ReadData\[15\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[16\] " "No output dependent on input pin \"ReadData\[16\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[17\] " "No output dependent on input pin \"ReadData\[17\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[18\] " "No output dependent on input pin \"ReadData\[18\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[19\] " "No output dependent on input pin \"ReadData\[19\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[20\] " "No output dependent on input pin \"ReadData\[20\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[21\] " "No output dependent on input pin \"ReadData\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[22\] " "No output dependent on input pin \"ReadData\[22\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[23\] " "No output dependent on input pin \"ReadData\[23\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[24\] " "No output dependent on input pin \"ReadData\[24\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[25\] " "No output dependent on input pin \"ReadData\[25\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[26\] " "No output dependent on input pin \"ReadData\[26\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[27\] " "No output dependent on input pin \"ReadData\[27\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[28\] " "No output dependent on input pin \"ReadData\[28\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[29\] " "No output dependent on input pin \"ReadData\[29\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[30\] " "No output dependent on input pin \"ReadData\[30\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[31\] " "No output dependent on input pin \"ReadData\[31\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682787194735 "|riscvsingle|ReadData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682787194735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682787194750 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682787194750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682787194750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682787194750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682787194781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 09:53:14 2023 " "Processing ended: Sat Apr 29 09:53:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682787194781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682787194781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682787194781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682787194781 ""}
