INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/practice5/practice5.srcs/sim_1/new/tb_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
