{
  "Top": "mmult",
  "RtlTop": "a1_mmult",
  "RtlPrefix": "a1_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -target=sds",
      "config_sdx -optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_export -ipname=mmult",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_rtl -auto_prefix=1",
      "config_rtl -reset_level=low",
      "config_rtl -prefix=a1_"
    ],
    "DirectiveTcl": [
      "set_directive_interface mmult ",
      "set_directive_resource mmult ",
      "set_directive_interface mmult ",
      "set_directive_resource mmult ",
      "set_directive_interface mmult ",
      "set_directive_resource mmult ",
      "set_directive_latency mmult -min 1"
    ],
    "DirectiveInfo": [
      "interface mmult {{bram positionBoolean0mode} {port positionBooleanTextRequiredA}} {}",
      "resource mmult {{variable positionBooleanTextRequiredA} {core RAM_1P}} {}",
      "interface mmult {{bram positionBoolean0mode} {port positionBooleanTextRequiredB}} {}",
      "resource mmult {{variable positionBooleanTextRequiredB} {core RAM_1P}} {}",
      "interface mmult {{bram positionBoolean0mode} {port positionBooleanTextRequiredC}} {}",
      "resource mmult {{variable positionBooleanTextRequiredC} {core RAM_1P}} {}",
      "latency mmult {{min 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "364674",
    "Uncertainty": "2.7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult",
    "Version": "1.0",
    "DisplayName": "Mmult",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["C:\/Xilinx\/workspace_sdx\/lab_1\/src\/mmult.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a1_mmult_Abuf.vhd",
      "impl\/vhdl\/a1_mmult_fadd_32ns_3bkb.vhd",
      "impl\/vhdl\/a1_mmult_fmul_32ns_3cud.vhd",
      "impl\/vhdl\/a1_mmult.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a1_mmult_Abuf.v",
      "impl\/verilog\/a1_mmult_fadd_32ns_3bkb.v",
      "impl\/verilog\/a1_mmult_fmul_32ns_3cud.v",
      "impl\/verilog\/a1_mmult.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/a1_mmult_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/a1_mmult_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Xilinx\/workspace_sdx\/lab_1\/Release\/_sds\/vhls\/mmult\/solution\/.autopilot\/db\/mmult.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "a1_mmult_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name a1_mmult_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "a1_mmult_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name a1_mmult_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "A": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "A",
      "mem_width": "32",
      "mem_depth": "1024",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "B": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "B",
      "mem_width": "32",
      "mem_depth": "1024",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "C": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "C",
      "mem_width": "32",
      "mem_depth": "1024",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "A_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "A_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "A_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "A_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "A_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "A_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "B_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "B_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "B_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "B_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "B_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "B_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "B_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "C_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "C_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "C_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "C_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "C_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "C_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "C_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "A": {
      "interfaceRef": "A",
      "dir": "inout"
    },
    "B": {
      "interfaceRef": "B",
      "dir": "inout"
    },
    "C": {
      "interfaceRef": "C",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mmult"},
    "Metrics": {"mmult": {
        "Latency": {
          "LatencyBest": "364674",
          "LatencyAvg": "364674",
          "LatencyWorst": "364674",
          "PipelineII": "364675",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "2112",
            "PipelineII": "",
            "PipelineDepth": "66",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "32",
            "Latency": "362560",
            "PipelineII": "",
            "PipelineDepth": "11330",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "32",
                "Latency": "11328",
                "PipelineII": "",
                "PipelineDepth": "354",
                "Loops": [{
                    "Name": "Loop 2.1.1",
                    "TripCount": "32",
                    "Latency": "352",
                    "PipelineII": "",
                    "PipelineDepth": "11"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "5",
          "FF": "607",
          "LUT": "1087"
        }
      }}
  },
  "Sdx": {
    "Target": "sds",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mmult",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-12 17:29:42 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
