I 000055 55 1747          1643981994739 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 42))
	(_version ve4)
	(_time 1643981994740 2022.02.04 14:39:54)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 42174040451410541645071b454541444744454714)
	(_coverage d)
	(_ent
		(_time 1643981994737)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_port(_int anode 0 0 36(_ent(_out))))
		(_type(_int stan 0 43(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 2 0 44(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(6))(_sens(0)(4))(_read(7)(2)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(7)(3)(5))(_sens(6)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000058 55 1257          1643982005297 keypad_controller
(_unit VHDL(keypad_controller 0 29(keypad_controller 0 42))
	(_version ve4)
	(_time 1643982005298 2022.02.04 14:40:05)
	(_source(\../src/keypad_controller.vhd\))
	(_parameters dbg tan)
	(_code 75277674752328627126642f207023737673237320)
	(_coverage d)
	(_ent
		(_time 1643982005295)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 34(_array -1((_to i 0 i 3)))))
		(_port(_int ROW 0 0 34(_ent(_in))))
		(_port(_int COLUMN 0 0 35(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int outkey 1 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(3)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027)
		(33751811)
		(50463491)
		(50528771)
		(50529026)
		(50463234)
		(33751554)
		(50528770)
		(33751555)
		(33686274)
		(50463490)
		(33751810)
		(33686019)
		(50463235)
		(33686275)
		(33686018)
		(50529027)
	)
	(_model . keypad_controller 1 -1)
)
I 000055 55 1747          1643982005321 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 42))
	(_version ve4)
	(_time 1643982005322 2022.02.04 14:40:05)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 95c6c79a95c3c783c192d0cc9292969390939290c3)
	(_coverage d)
	(_ent
		(_time 1643981994736)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_port(_int anode 0 0 36(_ent(_out))))
		(_type(_int stan 0 43(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 2 0 44(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(6))(_sens(0)(4))(_read(2)(7)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000050 55 1896          1643982005347 Prescaler
(_unit VHDL(prescaler 0 19(prescaler 0 32))
	(_version ve4)
	(_time 1643982005348 2022.02.04 14:40:05)
	(_source(\../src/Preskaler.vhd\))
	(_parameters dbg tan)
	(_code b4e7e5e1b2e3e5a3b4e0a7eee4b2e7b2b1b3b6b3b4)
	(_coverage d)
	(_ent
		(_time 1643982005344)
	)
	(_object
		(_port(_int CLK -1 0 21(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 22(_ent(_in))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CEO_7_seg -1 0 24(_ent(_out))))
		(_port(_int CEO_keypad -1 0 25(_ent(_out))))
		(_port(_int CEO -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 34(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 34(_arch(_uni))))
		(_sig(_int DIVIDER_7_seg 0 0 35(_arch(_uni))))
		(_sig(_int DIVIDER_keypad 0 0 36(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 37(_arch((i 100)))))
		(_cnst(_int divide_factor_7_seg -2 0 38(_arch((i 100000)))))
		(_cnst(_int divide_factor_keypad -2 0 39(_arch((i 100)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1))(_read(2)(6)(7)(8)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(5))(_sens(2)(6)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(4))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 4 -1)
)
I 000051 55 1830          1643982005368 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643982005369 2022.02.04 14:40:05)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code c3919196c194c4d5c6c38599c1c595c5c4c5cac5c0)
	(_coverage d)
	(_ent
		(_time 1643982005365)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_2 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(4)(10)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(7(d_15_8))(7(d_7_0))(8)(10)(11)(12)(13))(_sens(6)(9))(_read(0)(1)(3)(11)(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 2 -1)
)
I 000056 55 1503          1643982005392 in_calc_control
(_unit VHDL(in_calc_control 0 29(in_calc_control 0 42))
	(_version ve4)
	(_time 1643982005393 2022.02.04 14:40:05)
	(_source(\../src/in_calc_control.vhd\))
	(_parameters dbg tan)
	(_code d3818b818587d1c5d3d7c289d1d5d0d685d5d0d585)
	(_coverage d)
	(_ent
		(_time 1643982005389)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int sel -1 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int inkey 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int wyj 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 2 0 43(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_sig(_int jakiwyr 3 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int jakiwyr_2 3 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(6(d_7_4))(6(d_3_0))(6)(7)(8))(_sens(0)(1))(_read(2)(3)(4)(6(d_3_0))(7)(8)))))
			(line__76(_arch 1 0 76(_assignment(_alias((wyj)(zmienna)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . in_calc_control 2 -1)
)
V 000051 55 5281          1643982005412 Calculator
(_unit VHDL(calculator 0 27(calculator 0 44))
	(_version ve4)
	(_time 1643982005413 2022.02.04 14:40:05)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code f2a0a0a2f1a5f5e4f8f1e7a8f0f4f3f5f6f4a4f5f0)
	(_coverage d)
	(_ent
		(_time 1643982005409)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 50(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 52(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 53(_ent (_in((i 2))))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 4 0 56(_ent (_in))))
				(_port(_int wyj_wej 5 0 57(_ent (_out))))
				(_port(_int Q 4 0 58(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 83(_ent (_in))))
				(_port(_int CLEAR -1 0 84(_ent (_in))))
				(_port(_int CE -1 0 85(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 86(_ent (_out))))
				(_port(_int CEO_keypad -1 0 87(_ent (_out))))
				(_port(_int CEO -1 0 88(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int CLEAR -1 0 64(_ent (_in))))
				(_port(_int sel -1 0 65(_ent (_in))))
				(_port(_int CE -1 0 66(_ent (_in))))
				(_port(_int inkey 6 0 67(_ent (_in))))
				(_port(_int wyj 7 0 68(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int CLEAR -1 0 74(_ent (_in))))
				(_port(_int CE -1 0 75(_ent (_in))))
				(_port(_int ROW 8 0 76(_ent (_in))))
				(_port(_int COLUMN 8 0 77(_ent (_buffer))))
				(_port(_int outkey 9 0 78(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 93(_ent (_in))))
				(_port(_int Q 10 0 94(_ent (_in))))
				(_port(_int CE -1 0 95(_ent (_in))))
				(_port(_int SegOut 11 0 96(_ent (_out))))
				(_port(_int CLEAR -1 0 97(_ent (_in((i 2))))))
				(_port(_int anode 10 0 98(_ent (_out))))
			)
		)
	)
	(_inst U1 0 115(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((Q)(BUS2569))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_inst U2 0 128(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 138(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 148(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U7 0 158(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS2569))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 76(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 96(_array -1((_dto i 6 i 0)))))
		(_sig(_int NET1770 -1 0 104(_arch(_uni))))
		(_sig(_int NET1782 -1 0 105(_arch(_uni))))
		(_sig(_int NET1794 -1 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 107(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 12 0 107(_arch(_uni))))
		(_sig(_int BUS2569 12 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 13 0 109(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2187          1643982005423 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1643982005424 2022.02.04 14:40:05)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f2a1a7a3f5a4a2e4a2f4e0a9a5f4faf4f6f4a1f7a4)
	(_coverage d)
	(_ent
		(_time 1643982005419)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 15(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 17(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 18(_ent (_in((i 2))))))
				(_port(_int CE -1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(CE))
			((CLK)(CLK))
			((WEJSCIE)(WEJSCIE))
			((Q)(Q))
		)
		(_use(_ent . calc_logic)
			(_port
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((CLEAR)(CLEAR))
				((WYNIK)(WYNIK))
				((CE)(CE))
				((CLK)(CLK))
				((WEJSCIE)(WEJSCIE))
				((wyj_wej)(_open))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int MINUS -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int PLUS -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int CLEAR -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int WYNIK -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int WEJSCIE 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q 1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 37(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 57(_prcs(_wait_for)(_trgt(5)))))
			(simul_1(_arch 1 0 66(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 635 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643982005429 2022.02.04 14:40:05)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0251540405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . calc_logic calc_logic
				(_port
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((CLEAR)(CLEAR))
					((WYNIK)(WYNIK))
					((CE)(CE))
					((CLK)(CLK))
					((WEJSCIE)(WEJSCIE))
					((wyj_wej)(_open))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1919          1643982005448 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643982005449 2022.02.04 14:40:05)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code 1241441415444204401d004945141a141614411744)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(seven_seg_disp
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int Q 0 1 12(_ent (_in))))
				(_port(_int CE -1 1 13(_ent (_in))))
				(_port(_int SegOut 1 1 14(_ent (_out))))
				(_port(_int CLEAR -1 1 15(_ent (_in((i 2))))))
				(_port(_int anode 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp seven_seg_disp)
		(_port
			((clk)(clk))
			((Q)(Q))
			((CE)(CE))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 1 21(_arch(_uni))))
		(_sig(_int CE -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 1 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int SegOut 3 1 24(_arch(_uni))))
		(_sig(_int CLEAR -1 1 25(_arch(_uni((i 3))))))
		(_sig(_int anode 2 1 26(_arch(_uni))))
		(_cnst(_int period -2 1 28(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 45(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 54(_prcs(_wait_for)(_trgt(1)(2)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 430 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643982005456 2022.02.04 14:40:05)
	(_source(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 21727725257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . seven_seg_disp seven_seg_disp
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1917          1643982005494 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643982005495 2022.02.04 14:40:05)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code 40131643451610561341521b174648464446134516)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(in_calc_control
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int CLEAR -1 1 12(_ent (_in))))
				(_port(_int sel -1 1 13(_ent (_in))))
				(_port(_int CE -1 1 14(_ent (_in))))
				(_port(_int inkey 0 1 15(_ent (_in))))
				(_port(_int wyj 1 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 32(_comp in_calc_control)
		(_port
			((clk)(clk))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(CE))
			((inkey)(inkey))
			((wyj)(wyj))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni))))
		(_sig(_int CE -1 1 21(_arch(_uni((i 3))))))
		(_sig(_int CLEAR -1 1 22(_arch(_uni((i 3))))))
		(_sig(_int sel -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int inkey 2 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int wyj 3 1 25(_arch(_uni))))
		(_cnst(_int period -2 1 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 42(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 51(_prcs(_wait_for)(_trgt(2)(3)(4))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 437 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 87 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643982005504 2022.02.04 14:40:05)
	(_source(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 50030653550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . in_calc_control in_calc_control
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1925          1643982387674 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643982387675 2022.02.04 14:46:27)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 1c481f1b4e4b1b0a191e5a461e1a4a1a1b1a151a1f)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int dodawanie 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int odejmowanie 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 41(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__59(_arch 1 0 59(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(7(d_15_8))(7(d_7_0))(8))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 2 -1)
)
I 000050 55 1897          1643982692838 Prescaler
(_unit VHDL(prescaler 0 19(prescaler 0 32))
	(_version ve4)
	(_time 1643982692839 2022.02.04 14:51:32)
	(_source(\../src/Preskaler.vhd\))
	(_parameters dbg tan)
	(_code 30323834326761273064236a603663363537323730)
	(_coverage d)
	(_ent
		(_time 1643982005343)
	)
	(_object
		(_port(_int CLK -1 0 21(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 22(_ent(_in))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CEO_7_seg -1 0 24(_ent(_out))))
		(_port(_int CEO_keypad -1 0 25(_ent(_out))))
		(_port(_int CEO -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 34(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 34(_arch(_uni))))
		(_sig(_int DIVIDER_7_seg 0 0 35(_arch(_uni))))
		(_sig(_int DIVIDER_keypad 0 0 36(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 37(_arch((i 100)))))
		(_cnst(_int divide_factor_7_seg -2 0 38(_arch((i 100000)))))
		(_cnst(_int divide_factor_keypad -2 0 39(_arch((i 1000)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1))(_read(6)(7)(8)(2)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(5))(_sens(6)(2)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(7)(2)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(4))(_sens(8)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 4 -1)
)
I 000050 55 1898          1643982809316 Prescaler
(_unit VHDL(prescaler 0 19(prescaler 0 32))
	(_version ve4)
	(_time 1643982809317 2022.02.04 14:53:29)
	(_source(\../src/Preskaler.vhd\))
	(_parameters dbg tan)
	(_code 35336331326264223561266f653366333032373235)
	(_coverage d)
	(_ent
		(_time 1643982005343)
	)
	(_object
		(_port(_int CLK -1 0 21(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 22(_ent(_in))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CEO_7_seg -1 0 24(_ent(_out))))
		(_port(_int CEO_keypad -1 0 25(_ent(_out))))
		(_port(_int CEO -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 34(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 34(_arch(_uni))))
		(_sig(_int DIVIDER_7_seg 0 0 35(_arch(_uni))))
		(_sig(_int DIVIDER_keypad 0 0 36(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 37(_arch((i 1000)))))
		(_cnst(_int divide_factor_7_seg -2 0 38(_arch((i 100000)))))
		(_cnst(_int divide_factor_keypad -2 0 39(_arch((i 1000)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1))(_read(6)(7)(8)(2)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(5))(_sens(6)(2)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(7)(2)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(4))(_sens(8)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 4 -1)
)
I 000058 55 1257          1643982898307 keypad_controller
(_unit VHDL(keypad_controller 0 29(keypad_controller 0 42))
	(_version ve4)
	(_time 1643982898308 2022.02.04 14:54:58)
	(_source(\../src/keypad_controller.vhd\))
	(_parameters dbg tan)
	(_code cdccce989c9b90dac99edc9798c89bcbcecb9bcb98)
	(_coverage d)
	(_ent
		(_time 1643982005294)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 34(_array -1((_to i 0 i 3)))))
		(_port(_int ROW 0 0 34(_ent(_in))))
		(_port(_int COLUMN 0 0 35(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int outkey 1 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(3)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027)
		(33751811)
		(50463491)
		(50528771)
		(50529026)
		(50463234)
		(33751554)
		(50528770)
		(33751555)
		(33686274)
		(50463490)
		(33751810)
		(33686019)
		(50463235)
		(33686275)
		(33686018)
		(50529027)
	)
	(_model . keypad_controller 1 -1)
)
I 000055 55 1747          1643982898330 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 42))
	(_version ve4)
	(_time 1643982898331 2022.02.04 14:54:58)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code ececbebfbababefab8eba9b5ebebefeae9eaebe9ba)
	(_coverage d)
	(_ent
		(_time 1643981994736)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_port(_int anode 0 0 36(_ent(_out))))
		(_type(_int stan 0 43(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 2 0 44(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(6))(_sens(0)(4))(_read(2)(7)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000050 55 1898          1643982898352 Prescaler
(_unit VHDL(prescaler 0 19(prescaler 0 32))
	(_version ve4)
	(_time 1643982898353 2022.02.04 14:54:58)
	(_source(\../src/Preskaler.vhd\))
	(_parameters dbg tan)
	(_code fcfcadadadabadebfca8efa6acfaaffaf9fbfefbfc)
	(_coverage d)
	(_ent
		(_time 1643982005343)
	)
	(_object
		(_port(_int CLK -1 0 21(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 22(_ent(_in))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CEO_7_seg -1 0 24(_ent(_out))))
		(_port(_int CEO_keypad -1 0 25(_ent(_out))))
		(_port(_int CEO -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 34(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 34(_arch(_uni))))
		(_sig(_int DIVIDER_7_seg 0 0 35(_arch(_uni))))
		(_sig(_int DIVIDER_keypad 0 0 36(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 37(_arch((i 1000)))))
		(_cnst(_int divide_factor_7_seg -2 0 38(_arch((i 100000)))))
		(_cnst(_int divide_factor_keypad -2 0 39(_arch((i 1000)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1))(_read(2)(6)(7)(8)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(5))(_sens(2)(6)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(4))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 4 -1)
)
I 000051 55 1925          1643982898375 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643982898376 2022.02.04 14:54:58)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 0b0a5a0d585c0c1d0e094d51090d5d0d0c0d020d08)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int dodawanie 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int odejmowanie 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 41(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(4)(10)))))
			(line__59(_arch 1 0 59(_prcs(_simple)(_trgt(7(d_15_8))(7(d_7_0))(8)(10)(11)(12)(13)(14))(_sens(6)(9))(_read(0)(1)(3)(11)(12)(13)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 2 -1)
)
I 000056 55 1503          1643982898398 in_calc_control
(_unit VHDL(in_calc_control 0 29(in_calc_control 0 42))
	(_version ve4)
	(_time 1643982898399 2022.02.04 14:54:58)
	(_source(\../src/in_calc_control.vhd\))
	(_parameters dbg tan)
	(_code 2b2a702f2c7f293d2b2f3a71292d282e7d2d282d7d)
	(_coverage d)
	(_ent
		(_time 1643982005388)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int sel -1 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int inkey 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int wyj 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 2 0 43(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_sig(_int jakiwyr 3 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int jakiwyr_2 3 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(6(d_7_4))(6(d_3_0))(6)(7)(8))(_sens(0)(1))(_read(2)(3)(4)(6(d_3_0))(7)(8)))))
			(line__76(_arch 1 0 76(_assignment(_alias((wyj)(zmienna)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . in_calc_control 2 -1)
)
V 000051 55 5281          1643982898418 Calculator
(_unit VHDL(calculator 0 27(calculator 0 44))
	(_version ve4)
	(_time 1643982898419 2022.02.04 14:54:58)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code 3a3b6b3f6a6d3d2c30392f60383c3b3d3e3c6c3d38)
	(_coverage d)
	(_ent
		(_time 1643982005408)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 50(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 52(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 53(_ent (_in((i 2))))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 4 0 56(_ent (_in))))
				(_port(_int wyj_wej 5 0 57(_ent (_out))))
				(_port(_int Q 4 0 58(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 83(_ent (_in))))
				(_port(_int CLEAR -1 0 84(_ent (_in))))
				(_port(_int CE -1 0 85(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 86(_ent (_out))))
				(_port(_int CEO_keypad -1 0 87(_ent (_out))))
				(_port(_int CEO -1 0 88(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int CLEAR -1 0 64(_ent (_in))))
				(_port(_int sel -1 0 65(_ent (_in))))
				(_port(_int CE -1 0 66(_ent (_in))))
				(_port(_int inkey 6 0 67(_ent (_in))))
				(_port(_int wyj 7 0 68(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int CLEAR -1 0 74(_ent (_in))))
				(_port(_int CE -1 0 75(_ent (_in))))
				(_port(_int ROW 8 0 76(_ent (_in))))
				(_port(_int COLUMN 8 0 77(_ent (_buffer))))
				(_port(_int outkey 9 0 78(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 93(_ent (_in))))
				(_port(_int Q 10 0 94(_ent (_in))))
				(_port(_int CE -1 0 95(_ent (_in))))
				(_port(_int SegOut 11 0 96(_ent (_out))))
				(_port(_int CLEAR -1 0 97(_ent (_in((i 2))))))
				(_port(_int anode 10 0 98(_ent (_out))))
			)
		)
	)
	(_inst U1 0 115(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((Q)(BUS2569))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_inst U2 0 128(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 138(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 148(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U7 0 158(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS2569))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 76(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 96(_array -1((_dto i 6 i 0)))))
		(_sig(_int NET1770 -1 0 104(_arch(_uni))))
		(_sig(_int NET1782 -1 0 105(_arch(_uni))))
		(_sig(_int NET1794 -1 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 107(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 12 0 107(_arch(_uni))))
		(_sig(_int BUS2569 12 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 13 0 109(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2187          1643982898428 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1643982898429 2022.02.04 14:54:58)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4a4a1c491e1c1a5c1a4c58111d4c424c4e4c194f1c)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 15(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 17(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 18(_ent (_in((i 2))))))
				(_port(_int CE -1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(CE))
			((CLK)(CLK))
			((WEJSCIE)(WEJSCIE))
			((Q)(Q))
		)
		(_use(_ent . calc_logic)
			(_port
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((CLEAR)(CLEAR))
				((WYNIK)(WYNIK))
				((CE)(CE))
				((CLK)(CLK))
				((WEJSCIE)(WEJSCIE))
				((wyj_wej)(_open))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int MINUS -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int PLUS -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int CLEAR -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int WYNIK -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int WEJSCIE 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q 1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 37(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 57(_prcs(_wait_for)(_trgt(5)))))
			(simul_1(_arch 1 0 66(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 635 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643982898432 2022.02.04 14:54:58)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4a4a1c481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . calc_logic calc_logic
				(_port
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((CLEAR)(CLEAR))
					((WYNIK)(WYNIK))
					((CE)(CE))
					((CLK)(CLK))
					((WEJSCIE)(WEJSCIE))
					((wyj_wej)(_open))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1919          1643982898448 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643982898449 2022.02.04 14:54:58)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code 5a5a0c580e0c0a4c085548010d5c525c5e5c095f0c)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(seven_seg_disp
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int Q 0 1 12(_ent (_in))))
				(_port(_int CE -1 1 13(_ent (_in))))
				(_port(_int SegOut 1 1 14(_ent (_out))))
				(_port(_int CLEAR -1 1 15(_ent (_in((i 2))))))
				(_port(_int anode 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp seven_seg_disp)
		(_port
			((clk)(clk))
			((Q)(Q))
			((CE)(CE))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 1 21(_arch(_uni))))
		(_sig(_int CE -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 1 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int SegOut 3 1 24(_arch(_uni))))
		(_sig(_int CLEAR -1 1 25(_arch(_uni((i 3))))))
		(_sig(_int anode 2 1 26(_arch(_uni))))
		(_cnst(_int period -2 1 28(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 45(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 54(_prcs(_wait_for)(_trgt(1)(2)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 430 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643982898456 2022.02.04 14:54:58)
	(_source(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 69693f69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . seven_seg_disp seven_seg_disp
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1917          1643982898495 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643982898496 2022.02.04 14:54:58)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code 8888de8785ded89edb899ad3df8e808e8c8edb8dde)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(in_calc_control
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int CLEAR -1 1 12(_ent (_in))))
				(_port(_int sel -1 1 13(_ent (_in))))
				(_port(_int CE -1 1 14(_ent (_in))))
				(_port(_int inkey 0 1 15(_ent (_in))))
				(_port(_int wyj 1 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 32(_comp in_calc_control)
		(_port
			((clk)(clk))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(CE))
			((inkey)(inkey))
			((wyj)(wyj))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni))))
		(_sig(_int CE -1 1 21(_arch(_uni((i 3))))))
		(_sig(_int CLEAR -1 1 22(_arch(_uni((i 3))))))
		(_sig(_int sel -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int inkey 2 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int wyj 3 1 25(_arch(_uni))))
		(_cnst(_int period -2 1 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 42(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 51(_prcs(_wait_for)(_trgt(2)(3)(4))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 437 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 87 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643982898503 2022.02.04 14:54:58)
	(_source(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9898ce9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . in_calc_control in_calc_control
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 2088          1643983605847 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643983605848 2022.02.04 15:06:45)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code a8aaadffa1ffafbeada5eef2aaaefeaeafaea1aeab)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int dodawanie 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int odejmowanie 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 41(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__59(_arch 1 0 59(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(7(d_15_8))(7(d_7_0))(8))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(12))(_sens(11)(14)))))
			(line__117(_arch 3 0 117(_assignment(_trgt(13))(_sens(11)(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 4 -1)
)
I 000051 55 2099          1643983799223 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643983799224 2022.02.04 15:09:59)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 07025501015000110253415d0501510100010e0104)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int dodawanie 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int odejmowanie 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 3 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(7(d_15_8))(7(d_7_0))(8))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
			(line__118(_arch 2 0 118(_assignment(_alias((Q)(wyjscie)))(_trgt(8))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
I 000051 55 2096          1643983929698 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643983929699 2022.02.04 15:12:09)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code aca9a8fbfefbabbaa9f8eaf6aeaafaaaabaaa5aaaf)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int dodawanie 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int odejmowanie 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 3 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(7(d_15_8))(7(d_7_0)))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
			(line__118(_arch 2 0 118(_assignment(_alias((Q)(wyjscie)))(_trgt(8))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
I 000051 55 2096          1643991416711 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643991416712 2022.02.04 17:16:56)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code d3d2d581d184d4c5d6859589d1d585d5d4d5dad5d0)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int dodawanie 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int odejmowanie 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int zmienna_wej_2 3 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 3 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(7(d_15_8))(7(d_7_0)))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
			(line__120(_arch 2 0 120(_assignment(_alias((Q)(wyjscie)))(_trgt(8))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
I 000051 55 2166          1643992124366 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643992124367 2022.02.04 17:28:44)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 1b191a1c484c1c0d1f1e5d41191d4d1d1c1d121d18)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 3 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 3 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__64(_arch 1 0 64(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(7(d_15_8))(7(d_7_0)))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
			(line__124(_arch 2 0 124(_assignment(_alias((Q)(wyjscie)))(_trgt(8))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
I 000051 55 2166          1643992135218 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 35))
	(_version ve4)
	(_time 1643992135219 2022.02.04 17:28:55)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 77772776712070617372312d7571217170717e7174)
	(_coverage d)
	(_ent
		(_time 1643982005364)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_port(_int Q 0 0 30(_ent(_out))))
		(_type(_int stan 0 36(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 2 0 37(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 3 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 3 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 3 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 3 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(9))(_sens(2)(5))(_read(10)(4)))))
			(line__64(_arch 1 0 64(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(7(d_15_8))(7(d_7_0)))(_sens(9)(6))(_read(11)(12)(13)(14)(0)(1)(3)))))
			(line__124(_arch 2 0 124(_assignment(_alias((Q)(wyjscie)))(_trgt(8))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
I 000051 55 2551          1643992450776 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 36))
	(_version ve4)
	(_time 1643992450777 2022.02.04 17:34:10)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 2227752621752534262364782024742425242b2421)
	(_coverage d)
	(_ent
		(_time 1643992318126)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 30(_ent(_out))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int stan 0 37(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 3 0 38(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 4 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 4 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 4 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 4 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 4 0 46(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int pozycja 5 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(10))(_sens(2)(5))(_read(11)(4)))))
			(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(7(d_15_8))(7(d_7_0)))(_sens(10)(6))(_read(12)(13)(14)(15)(17)(0)(1)(3)))))
			(line__128(_arch 2 0 128(_assignment(_alias((Q)(wyjscie)))(_trgt(9))(_sens(16)))))
			(line__129(_arch 3 0 129(_assignment(_alias((stan_wyj)(pozycja)))(_trgt(8))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 4 -1)
)
I 000055 55 1912          1643992596051 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643992596052 2022.02.04 17:36:36)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code a3a3a4f4a5f5f1b5f7f1e6faa4a4a0a5a6a5a4a6f5)
	(_coverage d)
	(_ent
		(_time 1643992596049)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj stan_kalkulator (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 50529027)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1901          1643992635238 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643992635239 2022.02.04 17:37:15)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code b6b1e1e2b5e0e4a0e1b7f3efb1b1b5b0b3b0b1b3e0)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj stan_kalkulator (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529026 50529027)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1901          1643992648578 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643992648579 2022.02.04 17:37:28)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code c7c4c592c59195d190c6829ec0c0c4c1c2c1c0c291)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj stan_kalkulator (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529026 50529027)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000051 55 5728          1643992993237 Calculator
(_unit VHDL(calculator 0 27(calculator 0 44))
	(_version ve4)
	(_time 1643992993238 2022.02.04 17:43:13)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code 26282122217121302c28337c242027212220702124)
	(_coverage d)
	(_ent
		(_time 1643982005408)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 50(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 52(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 53(_ent (_in((i 2))))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 4 0 56(_ent (_in))))
				(_port(_int wyj_wej 5 0 57(_ent (_out))))
				(_port(_int stan_wyj 6 0 58(_ent (_out))))
				(_port(_int Q 4 0 59(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 84(_ent (_in))))
				(_port(_int CLEAR -1 0 85(_ent (_in))))
				(_port(_int CE -1 0 86(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 87(_ent (_out))))
				(_port(_int CEO_keypad -1 0 88(_ent (_out))))
				(_port(_int CEO -1 0 89(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int CLEAR -1 0 65(_ent (_in))))
				(_port(_int sel -1 0 66(_ent (_in))))
				(_port(_int CE -1 0 67(_ent (_in))))
				(_port(_int inkey 7 0 68(_ent (_in))))
				(_port(_int wyj 8 0 69(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int CLEAR -1 0 75(_ent (_in))))
				(_port(_int CE -1 0 76(_ent (_in))))
				(_port(_int ROW 9 0 77(_ent (_in))))
				(_port(_int COLUMN 9 0 78(_ent (_buffer))))
				(_port(_int outkey 10 0 79(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int Q 11 0 95(_ent (_in))))
				(_port(_int CE -1 0 96(_ent (_in))))
				(_port(_int SegOut 12 0 97(_ent (_out))))
				(_port(_int CLEAR -1 0 98(_ent (_in((i 2))))))
				(_port(_int stan_wyj 13 0 99(_ent (_in))))
				(_port(_int anode 11 0 100(_ent (_out))))
			)
		)
	)
	(_inst U1 0 118(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((stan_wyj)(BUS3124))
			((Q)(BUS3113))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_inst U2 0 132(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 142(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 152(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U5 0 162(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS3113))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((stan_wyj)(BUS3124))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 77(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET1770 -1 0 106(_arch(_uni))))
		(_sig(_int NET1782 -1 0 107(_arch(_uni))))
		(_sig(_int NET1794 -1 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 14 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 15 0 110(_arch(_uni))))
		(_sig(_int BUS3113 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 112(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3124 16 0 112(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1912          1643992995860 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643992995861 2022.02.04 17:43:15)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 58570e5b550e0a4e0c0a1d015f5f5b5e5d5e5f5d0e)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj stan_kalkulator (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 50529027)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1922          1643993188329 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643993188330 2022.02.04 17:46:28)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 2d2d7b297c7b7f3b797f68742a2a2e2b282b2a287b)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj stan_kalkulator (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 50529027)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1929          1643993517627 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643993517628 2022.02.04 17:51:57)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 7d727a7c2c2b2f6b292f38247a7a7e7b787b7a782b)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj stan_kalkulator (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1))(_read(5(d_2_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 50529027)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1873          1643993807848 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643993807849 2022.02.04 17:56:47)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 3869393d356e6a2e6f3b7d613f3f3b3e3d3e3f3d6e)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000051 55 2551          1643993941803 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 36))
	(_version ve4)
	(_time 1643993941804 2022.02.04 17:59:01)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 79292e78712e7e6f7d783f237b7f2f7f7e7f707f7a)
	(_coverage d)
	(_ent
		(_time 1643992318126)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 30(_ent(_out))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int stan 0 37(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 3 0 38(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 4 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 4 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 4 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 4 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 4 0 46(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1((_dto i 2 i 0)))))
		(_sig(_int pozycja 5 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(10))(_sens(2)(5))(_read(11)(4)))))
			(line__65(_arch 1 0 65(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(7(d_15_8))(7(d_7_0)))(_sens(10)(0)(1)(3)(6))(_read(12)(13)(14)(15)(17)))))
			(line__128(_arch 2 0 128(_assignment(_alias((Q)(wyjscie)))(_trgt(9))(_sens(16)))))
			(line__129(_arch 3 0 129(_assignment(_alias((stan_wyj)(pozycja)))(_trgt(8))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 4 -1)
)
I 000055 55 1924          1643994314035 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643994314036 2022.02.04 18:05:14)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 83d5d28d85d5d195d7d6c6da8484808586858486d5)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj seg_8_stan (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1))(_read(5(d_2_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
		(33751811 50529027)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1924          1643994488936 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643994488937 2022.02.04 18:08:08)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code aeacabf9fef8fcb8fafaebf7a9a9ada8aba8a9abf8)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj seg_8_stan (_to i 0 i 6))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1))(_read(5(d_2_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
		(33751811 50529027)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000051 55 5728          1643994847353 Calculator
(_unit VHDL(calculator 0 27(calculator 0 44))
	(_version ve4)
	(_time 1643994847354 2022.02.04 18:14:07)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code c4919291c193c3d2cecad19ec6c2c5c3c0c292c3c6)
	(_coverage d)
	(_ent
		(_time 1643982005408)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 50(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 52(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 53(_ent (_in((i 2))))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 4 0 56(_ent (_in))))
				(_port(_int wyj_wej 5 0 57(_ent (_out))))
				(_port(_int stan_wyj 6 0 58(_ent (_out))))
				(_port(_int Q 4 0 59(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 84(_ent (_in))))
				(_port(_int CLEAR -1 0 85(_ent (_in))))
				(_port(_int CE -1 0 86(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 87(_ent (_out))))
				(_port(_int CEO_keypad -1 0 88(_ent (_out))))
				(_port(_int CEO -1 0 89(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int CLEAR -1 0 65(_ent (_in))))
				(_port(_int sel -1 0 66(_ent (_in))))
				(_port(_int CE -1 0 67(_ent (_in))))
				(_port(_int inkey 7 0 68(_ent (_in))))
				(_port(_int wyj 8 0 69(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int CLEAR -1 0 75(_ent (_in))))
				(_port(_int CE -1 0 76(_ent (_in))))
				(_port(_int ROW 9 0 77(_ent (_in))))
				(_port(_int COLUMN 9 0 78(_ent (_buffer))))
				(_port(_int outkey 10 0 79(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int Q 11 0 95(_ent (_in))))
				(_port(_int CE -1 0 96(_ent (_in))))
				(_port(_int SegOut 12 0 97(_ent (_out))))
				(_port(_int CLEAR -1 0 98(_ent (_in((i 2))))))
				(_port(_int stan_wyj 13 0 99(_ent (_in))))
				(_port(_int anode 11 0 100(_ent (_out))))
			)
		)
	)
	(_inst U1 0 118(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((stan_wyj)(BUS3243))
			((Q)(BUS3251))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_inst U2 0 132(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 142(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 152(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U6 0 162(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS3251))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((stan_wyj)(BUS3243))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 77(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET1770 -1 0 106(_arch(_uni))))
		(_sig(_int NET1782 -1 0 107(_arch(_uni))))
		(_sig(_int NET1794 -1 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 14 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 15 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 111(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3243 16 0 111(_arch(_uni))))
		(_sig(_int BUS3251 14 0 112(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1873          1643995061934 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 43))
	(_version ve4)
	(_time 1643995061935 2022.02.04 18:17:41)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code f6f0f1a6f5a0a4e0a2f0b3aff1f1f5f0f3f0f1f3a0)
	(_coverage d)
	(_ent
		(_time 1643992596048)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int stan_wyj 2 0 36(_ent(_in))))
		(_port(_int anode 0 0 37(_ent(_out))))
		(_type(_int stan 0 44(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 3 0 45(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 45(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(7))(_sens(0)(4))(_read(8)(2)))))
			(line__61(_arch 1 0 61(_prcs(_simple)(_trgt(8)(3)(6))(_sens(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000055 55 1747          1643995174208 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 42))
	(_version ve4)
	(_time 1643995174209 2022.02.04 18:19:34)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 8fdbde81dcd9dd9983dfcad688888c898a89888ad9)
	(_coverage d)
	(_ent
		(_time 1643995174206)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_port(_int anode 0 0 36(_ent(_out))))
		(_type(_int stan 0 43(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 2 0 44(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(6))(_sens(0)(4))(_read(7)(2)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(7)(3)(5))(_sens(6)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000051 55 5643          1643995205418 Calculator
(_unit VHDL(calculator 0 27(calculator 0 44))
	(_version ve4)
	(_time 1643995205419 2022.02.04 18:20:05)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code 727074737125756478706728707473757674247570)
	(_coverage d)
	(_ent
		(_time 1643982005408)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 50(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 52(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 53(_ent (_in((i 2))))))
				(_port(_int CE -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 4 0 56(_ent (_in))))
				(_port(_int wyj_wej 5 0 57(_ent (_out))))
				(_port(_int stan_wyj 6 0 58(_ent (_out))))
				(_port(_int Q 4 0 59(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 84(_ent (_in))))
				(_port(_int CLEAR -1 0 85(_ent (_in))))
				(_port(_int CE -1 0 86(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 87(_ent (_out))))
				(_port(_int CEO_keypad -1 0 88(_ent (_out))))
				(_port(_int CEO -1 0 89(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int CLEAR -1 0 65(_ent (_in))))
				(_port(_int sel -1 0 66(_ent (_in))))
				(_port(_int CE -1 0 67(_ent (_in))))
				(_port(_int inkey 7 0 68(_ent (_in))))
				(_port(_int wyj 8 0 69(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int CLEAR -1 0 75(_ent (_in))))
				(_port(_int CE -1 0 76(_ent (_in))))
				(_port(_int ROW 9 0 77(_ent (_in))))
				(_port(_int COLUMN 9 0 78(_ent (_buffer))))
				(_port(_int outkey 10 0 79(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int Q 11 0 95(_ent (_in))))
				(_port(_int CE -1 0 96(_ent (_in))))
				(_port(_int SegOut 12 0 97(_ent (_out))))
				(_port(_int CLEAR -1 0 98(_ent (_in((i 2))))))
				(_port(_int anode 11 0 99(_ent (_out))))
			)
		)
	)
	(_inst U1 0 116(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((Q)(BUS3251))
		)
		(_use(_ent . calc_logic)
			(_port
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((CLEAR)(CLEAR))
				((WYNIK)(WYNIK))
				((CE)(CE))
				((CLK)(CLK))
				((WEJSCIE)(WEJSCIE))
				((wyj_wej)(wyj_wej))
				((stan_wyj)(stan_wyj))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 129(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 139(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 149(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U8 0 159(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS3251))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 77(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1((_dto i 6 i 0)))))
		(_sig(_int NET1770 -1 0 105(_arch(_uni))))
		(_sig(_int NET1782 -1 0 106(_arch(_uni))))
		(_sig(_int NET1794 -1 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 108(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 13 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 14 0 109(_arch(_uni))))
		(_sig(_int BUS3251 13 0 110(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2325          1643995396628 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 36))
	(_version ve4)
	(_time 1643995396629 2022.02.04 18:23:16)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code 65606665613262736162233f6763336362636c6366)
	(_coverage d)
	(_ent
		(_time 1643995396626)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int stan_wyj 2 0 30(_ent(_out))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int stan 0 37(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 3 0 38(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 4 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 4 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 4 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 4 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 4 0 46(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(10))(_sens(2)(5))(_read(11)(4)))))
			(line__64(_arch 1 0 64(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(7(d_15_8))(7(d_7_0))(8))(_sens(10)(0)(1)(3)(6))(_read(12)(13)(14)(15)))))
			(line__127(_arch 2 0 127(_assignment(_alias((Q)(wyjscie)))(_trgt(9))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(771)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
V 000051 55 5569          1643995511721 Calculator
(_unit VHDL(calculator 0 27(calculator 0 45))
	(_version ve4)
	(_time 1643995511722 2022.02.04 18:25:11)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code ebbbe9b8b8bcecfde1ebfeb1e9edeaecefedbdece9)
	(_coverage d)
	(_ent
		(_time 1643995511719)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 85(_ent (_in))))
				(_port(_int CLEAR -1 0 86(_ent (_in))))
				(_port(_int CE -1 0 87(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 88(_ent (_out))))
				(_port(_int CEO_keypad -1 0 89(_ent (_out))))
				(_port(_int CEO -1 0 90(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int CLEAR -1 0 66(_ent (_in))))
				(_port(_int sel -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int inkey 8 0 69(_ent (_in))))
				(_port(_int wyj 9 0 70(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 75(_ent (_in))))
				(_port(_int CLEAR -1 0 76(_ent (_in))))
				(_port(_int CE -1 0 77(_ent (_in))))
				(_port(_int ROW 10 0 78(_ent (_in))))
				(_port(_int COLUMN 10 0 79(_ent (_buffer))))
				(_port(_int outkey 11 0 80(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int Q 12 0 96(_ent (_in))))
				(_port(_int CE -1 0 97(_ent (_in))))
				(_port(_int SegOut 13 0 98(_ent (_out))))
				(_port(_int CLEAR -1 0 99(_ent (_in((i 2))))))
				(_port(_int anode 12 0 100(_ent (_out))))
			)
		)
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 52(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 53(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 54(_ent (_in((i 2))))))
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 5 0 57(_ent (_in))))
				(_port(_int wyj_wej 6 0 58(_ent (_out))))
				(_port(_int stan_wyj 7 0 59(_ent (_out))))
				(_port(_int Q 5 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 117(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 127(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 137(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U8 0 147(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS3251))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_inst U9 0 157(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((stan_wyj)(stan_wyj))
			((Q)(BUS3251))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41(_array -1((_dto i 1 i 0)))))
		(_port(_int stan_wyj 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 78(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1((_dto i 6 i 0)))))
		(_sig(_int NET1770 -1 0 106(_arch(_uni))))
		(_sig(_int NET1782 -1 0 107(_arch(_uni))))
		(_sig(_int NET1794 -1 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 109(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 14 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 15 0 110(_arch(_uni))))
		(_sig(_int BUS3251 14 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000058 55 1257          1643995592715 keypad_controller
(_unit VHDL(keypad_controller 0 29(keypad_controller 0 42))
	(_version ve4)
	(_time 1643995592716 2022.02.04 18:26:32)
	(_source(\../src/keypad_controller.vhd\))
	(_parameters dbg tan)
	(_code 5357545055050e4457004209065605555055055506)
	(_coverage d)
	(_ent
		(_time 1643982005294)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 34(_array -1((_to i 0 i 3)))))
		(_port(_int ROW 0 0 34(_ent(_in))))
		(_port(_int COLUMN 0 0 35(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int outkey 1 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(3)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027)
		(33751811)
		(50463491)
		(50528771)
		(50529026)
		(50463234)
		(33751554)
		(50528770)
		(33751555)
		(33686274)
		(50463490)
		(33751810)
		(33686019)
		(50463235)
		(33686275)
		(33686018)
		(50529027)
	)
	(_model . keypad_controller 1 -1)
)
I 000055 55 1747          1643995592743 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 42))
	(_version ve4)
	(_time 1643995592744 2022.02.04 18:26:32)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 72772473752420647e22372b757571747774757724)
	(_coverage d)
	(_ent
		(_time 1643995174205)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_port(_int anode 0 0 36(_ent(_out))))
		(_type(_int stan 0 43(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 2 0 44(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(6))(_sens(0)(4))(_read(2)(7)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
I 000050 55 1898          1643995592767 Prescaler
(_unit VHDL(prescaler 0 19(prescaler 0 32))
	(_version ve4)
	(_time 1643995592768 2022.02.04 18:26:32)
	(_source(\../src/Preskaler.vhd\))
	(_parameters dbg tan)
	(_code 8287d78d82d5d39582d691d8d284d1848785808582)
	(_coverage d)
	(_ent
		(_time 1643982005343)
	)
	(_object
		(_port(_int CLK -1 0 21(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 22(_ent(_in))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CEO_7_seg -1 0 24(_ent(_out))))
		(_port(_int CEO_keypad -1 0 25(_ent(_out))))
		(_port(_int CEO -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 34(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 34(_arch(_uni))))
		(_sig(_int DIVIDER_7_seg 0 0 35(_arch(_uni))))
		(_sig(_int DIVIDER_keypad 0 0 36(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 37(_arch((i 1000)))))
		(_cnst(_int divide_factor_7_seg -2 0 38(_arch((i 100000)))))
		(_cnst(_int divide_factor_keypad -2 0 39(_arch((i 1000)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1))(_read(2)(6)(7)(8)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(5))(_sens(2)(6)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(4))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 4 -1)
)
I 000051 55 2325          1643995592790 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 36))
	(_version ve4)
	(_time 1643995592791 2022.02.04 18:26:32)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code a1a5f7f6a1f6a6b7a5a6e7fba3a7f7a7a6a7a8a7a2)
	(_coverage d)
	(_ent
		(_time 1643995396625)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int stan_wyj 2 0 30(_ent(_out))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int stan 0 37(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 3 0 38(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 4 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 4 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 4 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 4 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 4 0 46(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(10))(_sens(2)(5))(_read(4)(11)))))
			(line__64(_arch 1 0 64(_prcs(_simple)(_trgt(7(d_15_8))(7(d_7_0))(8)(11)(12)(13)(14)(15)(16))(_sens(0)(1)(3)(6)(10))(_read(12)(13)(14)(15)))))
			(line__127(_arch 2 0 127(_assignment(_alias((Q)(wyjscie)))(_trgt(9))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(771)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
I 000056 55 1503          1643995592813 in_calc_control
(_unit VHDL(in_calc_control 0 29(in_calc_control 0 42))
	(_version ve4)
	(_time 1643995592814 2022.02.04 18:26:32)
	(_source(\../src/in_calc_control.vhd\))
	(_parameters dbg tan)
	(_code b1b5ede5e5e5b3a7b1b5a0ebb3b7b2b4e7b7b2b7e7)
	(_coverage d)
	(_ent
		(_time 1643982005388)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int sel -1 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int inkey 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int wyj 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 2 0 43(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_sig(_int jakiwyr 3 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int jakiwyr_2 3 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(6(d_7_4))(6(d_3_0))(6)(7)(8))(_sens(0)(1))(_read(2)(3)(4)(6(d_3_0))(7)(8)))))
			(line__76(_arch 1 0 76(_assignment(_alias((wyj)(zmienna)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . in_calc_control 2 -1)
)
V 000051 55 5569          1643995592836 Calculator
(_unit VHDL(calculator 0 27(calculator 0 45))
	(_version ve4)
	(_time 1643995592837 2022.02.04 18:26:32)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code d0d48682d187d7c6dad0c58ad2d6d1d7d4d686d7d2)
	(_coverage d)
	(_ent
		(_time 1643995511718)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 85(_ent (_in))))
				(_port(_int CLEAR -1 0 86(_ent (_in))))
				(_port(_int CE -1 0 87(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 88(_ent (_out))))
				(_port(_int CEO_keypad -1 0 89(_ent (_out))))
				(_port(_int CEO -1 0 90(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int CLEAR -1 0 66(_ent (_in))))
				(_port(_int sel -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int inkey 8 0 69(_ent (_in))))
				(_port(_int wyj 9 0 70(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 75(_ent (_in))))
				(_port(_int CLEAR -1 0 76(_ent (_in))))
				(_port(_int CE -1 0 77(_ent (_in))))
				(_port(_int ROW 10 0 78(_ent (_in))))
				(_port(_int COLUMN 10 0 79(_ent (_buffer))))
				(_port(_int outkey 11 0 80(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int Q 12 0 96(_ent (_in))))
				(_port(_int CE -1 0 97(_ent (_in))))
				(_port(_int SegOut 13 0 98(_ent (_out))))
				(_port(_int CLEAR -1 0 99(_ent (_in((i 2))))))
				(_port(_int anode 12 0 100(_ent (_out))))
			)
		)
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 52(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 53(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 54(_ent (_in((i 2))))))
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 5 0 57(_ent (_in))))
				(_port(_int wyj_wej 6 0 58(_ent (_out))))
				(_port(_int stan_wyj 7 0 59(_ent (_out))))
				(_port(_int Q 5 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 117(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 127(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 137(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U8 0 147(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS3251))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_inst U9 0 157(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((stan_wyj)(stan_wyj))
			((Q)(BUS3251))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41(_array -1((_dto i 1 i 0)))))
		(_port(_int stan_wyj 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 78(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1((_dto i 6 i 0)))))
		(_sig(_int NET1770 -1 0 106(_arch(_uni))))
		(_sig(_int NET1782 -1 0 107(_arch(_uni))))
		(_sig(_int NET1794 -1 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 109(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 14 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 15 0 110(_arch(_uni))))
		(_sig(_int BUS3251 14 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2212          1643995592846 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1643995592847 2022.02.04 18:26:32)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e0e5b1b2e5b6b0f6b0e6f2bbb7e6e8e6e4e6b3e5b6)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 15(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 17(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 18(_ent (_in((i 2))))))
				(_port(_int CE -1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(CE))
			((CLK)(CLK))
			((WEJSCIE)(WEJSCIE))
			((Q)(Q))
		)
		(_use(_ent . calc_logic)
			(_port
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((CLEAR)(CLEAR))
				((WYNIK)(WYNIK))
				((CE)(CE))
				((CLK)(CLK))
				((WEJSCIE)(WEJSCIE))
				((wyj_wej)(_open))
				((stan_wyj)(_open))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int MINUS -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int PLUS -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int CLEAR -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int WYNIK -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int WEJSCIE 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q 1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 37(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 57(_prcs(_wait_for)(_trgt(5)))))
			(simul_1(_arch 1 0 66(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 661 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643995592852 2022.02.04 18:26:32)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e0e5b1b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . calc_logic calc_logic
				(_port
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((CLEAR)(CLEAR))
					((WYNIK)(WYNIK))
					((CE)(CE))
					((CLK)(CLK))
					((WEJSCIE)(WEJSCIE))
					((wyj_wej)(_open))
					((stan_wyj)(_open))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1919          1643995592872 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643995592873 2022.02.04 18:26:32)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code efeabebdbcb9bff9bde0fdb4b8e9e7e9ebe9bceab9)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(seven_seg_disp
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int Q 0 1 12(_ent (_in))))
				(_port(_int CE -1 1 13(_ent (_in))))
				(_port(_int SegOut 1 1 14(_ent (_out))))
				(_port(_int CLEAR -1 1 15(_ent (_in((i 2))))))
				(_port(_int anode 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp seven_seg_disp)
		(_port
			((clk)(clk))
			((Q)(Q))
			((CE)(CE))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 1 21(_arch(_uni))))
		(_sig(_int CE -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 1 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int SegOut 3 1 24(_arch(_uni))))
		(_sig(_int CLEAR -1 1 25(_arch(_uni((i 3))))))
		(_sig(_int anode 2 1 26(_arch(_uni))))
		(_cnst(_int period -2 1 28(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 45(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 54(_prcs(_wait_for)(_trgt(1)(2)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 430 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643995592879 2022.02.04 18:26:32)
	(_source(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fffaaeafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . seven_seg_disp seven_seg_disp
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1917          1643995592918 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643995592919 2022.02.04 18:26:32)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code 1e1b4c184e484e084d1f0c45491816181a184d1b48)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(in_calc_control
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int CLEAR -1 1 12(_ent (_in))))
				(_port(_int sel -1 1 13(_ent (_in))))
				(_port(_int CE -1 1 14(_ent (_in))))
				(_port(_int inkey 0 1 15(_ent (_in))))
				(_port(_int wyj 1 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 32(_comp in_calc_control)
		(_port
			((clk)(clk))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(CE))
			((inkey)(inkey))
			((wyj)(wyj))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni))))
		(_sig(_int CE -1 1 21(_arch(_uni((i 3))))))
		(_sig(_int CLEAR -1 1 22(_arch(_uni((i 3))))))
		(_sig(_int sel -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int inkey 2 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int wyj 3 1 25(_arch(_uni))))
		(_cnst(_int period -2 1 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 42(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 51(_prcs(_wait_for)(_trgt(2)(3)(4))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 437 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 87 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643995592927 2022.02.04 18:26:32)
	(_source(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2e2b7c2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . in_calc_control in_calc_control
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000058 55 1257          1643995940134 keypad_controller
(_unit VHDL(keypad_controller 0 29(keypad_controller 0 42))
	(_version ve4)
	(_time 1643995940135 2022.02.04 18:32:20)
	(_source(\../src/keypad_controller.vhd\))
	(_parameters dbg tan)
	(_code 7170717075272c667522602b247427777277277724)
	(_coverage d)
	(_ent
		(_time 1643982005294)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 34(_array -1((_to i 0 i 3)))))
		(_port(_int ROW 0 0 34(_ent(_in))))
		(_port(_int COLUMN 0 0 35(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int outkey 1 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(3)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027)
		(33751811)
		(50463491)
		(50528771)
		(50529026)
		(50463234)
		(33751554)
		(50528770)
		(33751555)
		(33686274)
		(50463490)
		(33751810)
		(33686019)
		(50463235)
		(33686275)
		(33686018)
		(50529027)
	)
	(_model . keypad_controller 1 -1)
)
V 000055 55 1747          1643995940156 seven_seg_disp
(_unit VHDL(seven_seg_disp 0 29(seven_seg_disp 0 42))
	(_version ve4)
	(_time 1643995940157 2022.02.04 18:32:20)
	(_source(\../src/seven_seg_disp.vhd\))
	(_parameters dbg tan)
	(_code 8181d08f85d7d3978dd1c4d88686828784878684d7)
	(_coverage d)
	(_ent
		(_time 1643995174205)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Q 0 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 34(_ent(_out))))
		(_port(_int CLEAR -1 0 35(_ent(_in((i 2))))))
		(_port(_int anode 0 0 36(_ent(_out))))
		(_type(_int stan 0 43(_enum1 seg1_dod seg2_dod seg3_dod seg1_uj seg2_uj seg3_uj (_to i 0 i 5))))
		(_sig(_int stan_obecny 2 0 44(_arch(_uni))))
		(_sig(_int stan_nastepny 2 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(6))(_sens(0)(4))(_read(2)(7)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(3)(5)(7))(_sens(1)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 33751811)
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50529027 131586)
		(33686018 131586)
		(33751554 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(33686274 197122)
		(33686018 131843)
		(50463234 131843)
		(33686018 197122)
		(50529027 50463491)
		(50529027 50528771)
		(50529027 197379)
		(50529026 197379)
	)
	(_model . seven_seg_disp 2 -1)
)
V 000050 55 1898          1643995940180 Prescaler
(_unit VHDL(prescaler 0 19(prescaler 0 32))
	(_version ve4)
	(_time 1643995940181 2022.02.04 18:32:20)
	(_source(\../src/Preskaler.vhd\))
	(_parameters dbg tan)
	(_code a0a0f2f6a2f7f1b7a0f4b3faf0a6f3a6a5a7a2a7a0)
	(_coverage d)
	(_ent
		(_time 1643982005343)
	)
	(_object
		(_port(_int CLK -1 0 21(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 22(_ent(_in))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CEO_7_seg -1 0 24(_ent(_out))))
		(_port(_int CEO_keypad -1 0 25(_ent(_out))))
		(_port(_int CEO -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 34(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 34(_arch(_uni))))
		(_sig(_int DIVIDER_7_seg 0 0 35(_arch(_uni))))
		(_sig(_int DIVIDER_keypad 0 0 36(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 37(_arch((i 1000)))))
		(_cnst(_int divide_factor_7_seg -2 0 38(_arch((i 100000)))))
		(_cnst(_int divide_factor_keypad -2 0 39(_arch((i 1000)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1))(_read(2)(6)(7)(8)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(5))(_sens(2)(6)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(2)(7)))))
			(line__74(_arch 3 0 74(_assignment(_trgt(4))(_sens(2)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 4 -1)
)
V 000051 55 2302          1643995940198 calc_logic
(_unit VHDL(calc_logic 0 20(calc_logic 0 36))
	(_version ve4)
	(_time 1643995940199 2022.02.04 18:32:20)
	(_source(\../src/calc_logic.vhd\))
	(_parameters dbg tan)
	(_code b0b1e1e4b1e7b7a6b4b7f6eab2b6e6b6b7b6b9b6b3)
	(_coverage d)
	(_ent
		(_time 1643995396625)
	)
	(_object
		(_port(_int MINUS -1 0 22(_ent(_in((i 2))))))
		(_port(_int PLUS -1 0 23(_ent(_in((i 2))))))
		(_port(_int CLEAR -1 0 24(_ent(_in((i 2))))))
		(_port(_int WYNIK -1 0 25(_ent(_in((i 2))))))
		(_port(_int CE -1 0 26(_ent(_in))))
		(_port(_int CLK -1 0 27(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int WEJSCIE 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int stan_wyj 2 0 30(_ent(_out))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int stan 0 37(_enum1 poczatek dodawanie odejmowanie wynik_dodawania wynik_odejmowania (_to i 0 i 4))))
		(_sig(_int stan_obecny 3 0 38(_arch(_uni))))
		(_sig(_int stan_nastepny 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int pierwsza_licza 4 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int druga_liczba 4 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_dodawania 4 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int liczba_odejmowania 4 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int wyjscie 4 0 46(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(10))(_sens(2)(5))(_read(4)(11)))))
			(line__64(_arch 1 0 64(_prcs(_simple)(_trgt(7(d_15_8))(7(d_7_0))(8)(11)(12)(13)(14)(15)(16))(_sens(0)(1)(3)(6)(10))(_read(12)(13)(14)(15)))))
			(line__127(_arch 2 0 127(_assignment(_alias((Q)(wyjscie)))(_trgt(9))(_sens(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(771)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . calc_logic 3 -1)
)
V 000056 55 1503          1643995940222 in_calc_control
(_unit VHDL(in_calc_control 0 29(in_calc_control 0 42))
	(_version ve4)
	(_time 1643995940223 2022.02.04 18:32:20)
	(_source(\../src/in_calc_control.vhd\))
	(_parameters dbg tan)
	(_code cfce949acc9bcdd9cfcbde95cdc9ccca99c9ccc999)
	(_coverage d)
	(_ent
		(_time 1643982005388)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int CLEAR -1 0 32(_ent(_in))))
		(_port(_int sel -1 0 33(_ent(_in))))
		(_port(_int CE -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int inkey 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int wyj 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int zmienna 2 0 43(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_sig(_int jakiwyr 3 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int jakiwyr_2 3 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(6(d_7_4))(6(d_3_0))(6)(7)(8))(_sens(0)(1))(_read(2)(3)(4)(6(d_3_0))(7)(8)))))
			(line__76(_arch 1 0 76(_assignment(_alias((wyj)(zmienna)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . in_calc_control 2 -1)
)
V 000051 55 5569          1643995940239 Calculator
(_unit VHDL(calculator 0 27(calculator 0 45))
	(_version ve4)
	(_time 1643995940240 2022.02.04 18:32:20)
	(_source(\../compile/Calculator.vhd\))
	(_parameters dbg tan)
	(_code dedf8f8c8a89d9c8d4decb84dcd8dfd9dad888d9dc)
	(_coverage d)
	(_ent
		(_time 1643995511718)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CLK -1 0 85(_ent (_in))))
				(_port(_int CLEAR -1 0 86(_ent (_in))))
				(_port(_int CE -1 0 87(_ent (_in))))
				(_port(_int CEO_7_seg -1 0 88(_ent (_out))))
				(_port(_int CEO_keypad -1 0 89(_ent (_out))))
				(_port(_int CEO -1 0 90(_ent (_out))))
			)
		)
		(in_calc_control
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int CLEAR -1 0 66(_ent (_in))))
				(_port(_int sel -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int inkey 8 0 69(_ent (_in))))
				(_port(_int wyj 9 0 70(_ent (_out))))
			)
		)
		(keypad_controller
			(_object
				(_port(_int clk -1 0 75(_ent (_in))))
				(_port(_int CLEAR -1 0 76(_ent (_in))))
				(_port(_int CE -1 0 77(_ent (_in))))
				(_port(_int ROW 10 0 78(_ent (_in))))
				(_port(_int COLUMN 10 0 79(_ent (_buffer))))
				(_port(_int outkey 11 0 80(_ent (_out))))
			)
		)
		(seven_seg_disp
			(_object
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int Q 12 0 96(_ent (_in))))
				(_port(_int CE -1 0 97(_ent (_in))))
				(_port(_int SegOut 13 0 98(_ent (_out))))
				(_port(_int CLEAR -1 0 99(_ent (_in((i 2))))))
				(_port(_int anode 12 0 100(_ent (_out))))
			)
		)
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 51(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 52(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 53(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 54(_ent (_in((i 2))))))
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 5 0 57(_ent (_in))))
				(_port(_int wyj_wej 6 0 58(_ent (_out))))
				(_port(_int stan_wyj 7 0 59(_ent (_out))))
				(_port(_int Q 5 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 117(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLEAR)(CLEAR))
			((CE)(CE))
			((CEO_7_seg)(NET1782))
			((CEO_keypad)(NET1770))
			((CEO)(NET1794))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 127(_comp in_calc_control)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(NET1794))
			((inkey)(BUS2664))
			((wyj)(BUS1762))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_inst U4 0 137(_comp keypad_controller)
		(_port
			((clk)(CLK))
			((CLEAR)(CLEAR))
			((CE)(NET1770))
			((ROW)(ROW))
			((COLUMN)(COLUMN))
			((outkey)(BUS2664))
		)
		(_use(_ent . keypad_controller)
		)
	)
	(_inst U8 0 147(_comp seven_seg_disp)
		(_port
			((clk)(CLK))
			((Q)(BUS3251))
			((CE)(NET1782))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_inst U9 0 157(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(NET1794))
			((CLK)(CLK))
			((WEJSCIE)(BUS1762))
			((wyj_wej)(wyj_wej))
			((stan_wyj)(stan_wyj))
			((Q)(BUS3251))
		)
		(_use(_ent . calc_logic)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int CLEAR -1 0 31(_ent(_in))))
		(_port(_int WYNIK -1 0 32(_ent(_in))))
		(_port(_int PLUS -1 0 33(_ent(_in))))
		(_port(_int MINUS -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int anode 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36(_array -1((_dto i 6 i 0)))))
		(_port(_int SegOut 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int COLUMN 2 0 37(_ent(_out))))
		(_port(_int ROW 2 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39(_array -1((_dto i 15 i 0)))))
		(_port(_int wyj_wej 3 0 39(_ent(_out))))
		(_port(_int sel -1 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 41(_array -1((_dto i 1 i 0)))))
		(_port(_int stan_wyj 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 70(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 78(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 96(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1((_dto i 6 i 0)))))
		(_sig(_int NET1770 -1 0 106(_arch(_uni))))
		(_sig(_int NET1782 -1 0 107(_arch(_uni))))
		(_sig(_int NET1794 -1 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 109(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS1762 14 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 110(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2664 15 0 110(_arch(_uni))))
		(_sig(_int BUS3251 14 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 2212          1643995940247 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1643995940248 2022.02.04 18:32:20)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dede888d8e888ec88ed8cc8589d8d6d8dad88ddb88)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(calc_logic
			(_object
				(_port(_int MINUS -1 0 15(_ent (_in((i 2))))))
				(_port(_int PLUS -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLEAR -1 0 17(_ent (_in((i 2))))))
				(_port(_int WYNIK -1 0 18(_ent (_in((i 2))))))
				(_port(_int CE -1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in((i 2))))))
				(_port(_int WEJSCIE 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp calc_logic)
		(_port
			((MINUS)(MINUS))
			((PLUS)(PLUS))
			((CLEAR)(CLEAR))
			((WYNIK)(WYNIK))
			((CE)(CE))
			((CLK)(CLK))
			((WEJSCIE)(WEJSCIE))
			((Q)(Q))
		)
		(_use(_ent . calc_logic)
			(_port
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((CLEAR)(CLEAR))
				((WYNIK)(WYNIK))
				((CE)(CE))
				((CLK)(CLK))
				((WEJSCIE)(WEJSCIE))
				((wyj_wej)(_open))
				((stan_wyj)(_open))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int MINUS -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int PLUS -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int CE -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int CLEAR -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int WYNIK -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int WEJSCIE 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q 1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 37(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 57(_prcs(_wait_for)(_trgt(5)))))
			(simul_1(_arch 1 0 66(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 661 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643995940251 2022.02.04 18:32:20)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dede888c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . calc_logic calc_logic
				(_port
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((CLEAR)(CLEAR))
					((WYNIK)(WYNIK))
					((CE)(CE))
					((CLK)(CLK))
					((WEJSCIE)(WEJSCIE))
					((wyj_wej)(_open))
					((stan_wyj)(_open))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1919          1643995940263 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643995940264 2022.02.04 18:32:20)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code eeeeb8bcbeb8bef8bce1fcb5b9e8e6e8eae8bdebb8)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(seven_seg_disp
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int Q 0 1 12(_ent (_in))))
				(_port(_int CE -1 1 13(_ent (_in))))
				(_port(_int SegOut 1 1 14(_ent (_out))))
				(_port(_int CLEAR -1 1 15(_ent (_in((i 2))))))
				(_port(_int anode 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp seven_seg_disp)
		(_port
			((clk)(clk))
			((Q)(Q))
			((CE)(CE))
			((SegOut)(SegOut))
			((CLEAR)(CLEAR))
			((anode)(anode))
		)
		(_use(_ent . seven_seg_disp)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 1 21(_arch(_uni))))
		(_sig(_int CE -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q 2 1 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int SegOut 3 1 24(_arch(_uni))))
		(_sig(_int CLEAR -1 1 25(_arch(_uni((i 3))))))
		(_sig(_int anode 2 1 26(_arch(_uni))))
		(_cnst(_int period -2 1 28(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 45(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 54(_prcs(_wait_for)(_trgt(1)(2)(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 430 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643995940267 2022.02.04 18:32:20)
	(_source(\../src/TB_7_seg_disp/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eeeeb8bdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . seven_seg_disp seven_seg_disp
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1917          1643995940290 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 1 8))
	(_version ve4)
	(_time 1643995940291 2022.02.04 18:32:20)
	(_source(\../src/TB_calc_logic/tutorvhdl_TB.vhd\(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\)))
	(_parameters dbg tan)
	(_code 0d0d5a0a5c5b5d1b5e0c1f565a0b050b090b5e085b)
	(_coverage d)
	(_ent
		(_time 1643982005418)
	)
	(_comp
		(in_calc_control
			(_object
				(_port(_int clk -1 1 11(_ent (_in))))
				(_port(_int CLEAR -1 1 12(_ent (_in))))
				(_port(_int sel -1 1 13(_ent (_in))))
				(_port(_int CE -1 1 14(_ent (_in))))
				(_port(_int inkey 0 1 15(_ent (_in))))
				(_port(_int wyj 1 1 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 32(_comp in_calc_control)
		(_port
			((clk)(clk))
			((CLEAR)(CLEAR))
			((sel)(sel))
			((CE)(CE))
			((inkey)(inkey))
			((wyj)(wyj))
		)
		(_use(_ent . in_calc_control)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni))))
		(_sig(_int CE -1 1 21(_arch(_uni((i 3))))))
		(_sig(_int CLEAR -1 1 22(_arch(_uni((i 3))))))
		(_sig(_int sel -1 1 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int inkey 2 1 24(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int wyj 3 1 25(_arch(_uni))))
		(_cnst(_int period -2 1 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(CLOCK_CLK(_arch 0 1 42(_prcs(_wait_for)(_trgt(0)))))
			(simul_1(_arch 1 1 51(_prcs(_wait_for)(_trgt(2)(3)(4))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000042 55 437 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 87 (tutorvhdl_tb))
	(_version ve4)
	(_time 1643995940298 2022.02.04 18:32:20)
	(_source(\../src/TB_in_calc_control/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0d5a0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . in_calc_control in_calc_control
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
