module FRE_DIV (clk, rst_n, clk_div);  //得到 1 KHz 时钟
    input       clk;
    input       rst_n;
    
    output      clk_div;
    
    reg         clk_div_r;
    reg [19:0]  cnt;
    
    assign clk_div = clk_div_r;
    
    always @(posedge clk or negedge rst_n)
        begin 
            if (!rst_n)
                begin 
                    clk_div_r   <= 1'b1;
                    cnt       <= 20'd0;
                end 
            else 
                begin
                    if (cnt < 20'd24999)
                        cnt   <= cnt + 20'd1;
                    else
                        begin 
                            cnt      <= 20'd0;
                            clk_div_r  <= ~clk_div_r;
                        end 
                end 
        end 
    
endmodule