2. Description: IEEE 802.3 compliant Ethernet MAC layer chip with MII interface.  
3. Inputs:  
   - clk: 1 bit Clock signal  
   - rst_n: 1 bit Active-low reset signal  
   - rx_clk: 1 bit Receive clock (MII)  
   - rx_data: 4 bits Receive data (MII)  
   - rx_valid: 1 bit Indicate valid receive data  
   - tx_en: 1 bit Transmit enable (MII)  
   - tx_data: 4 bits Transmit data (MII)  
4. Outputs:  
   - coll: 1 bit Collision detect output  
   - tx_clk: 1 bit Transmit clock (MII)  
   - tx_data: 4 bits Transmit data (MII)  
   - tx_valid: 1 bit Indicate valid transmit data  
   - cd: 1 bit Carrier detect  
   - link: 1 bit Link status  
   - duplex: 1 bit Duplex mode indicator  
   - auto_neg_done: 1 bit Auto-negotiation complete  
5. Functionality:  
   - Implements MAC layer protocol for Ethernet communication.  
   - Supports half-duplex and full-duplex operation.  
   - Performs collision detection in half-duplex mode.  
   - Handles auto-negotiation of link parameters (speed, duplex).  
   - Manages MII/GMII interface for physical layer communication.  
   - Implements address filtering for unicast, multicast, and broadcast frames.  
   - Supports pause frame handling in half-duplex mode.  
6. Timing Requirements:  
   - Clock frequency: 125 MHz (for MII) or higher (for GMII).  
   - Asynchronous reset on rst_n (active low).  
   - Synchronization of internal operations with clk.