ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"UART_1_INT.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.UART_1_RXISR,"ax",%progbits
  19              		.align	2
  20              		.global	UART_1_RXISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	UART_1_RXISR, %function
  24              	UART_1_RXISR:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\UART_1_INT.c"
   1:Generated_Source\PSoC5/UART_1_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1_INT.c **** * File Name: UART_1INT.c
   3:Generated_Source\PSoC5/UART_1_INT.c **** * Version 2.50
   4:Generated_Source\PSoC5/UART_1_INT.c **** *
   5:Generated_Source\PSoC5/UART_1_INT.c **** * Description:
   6:Generated_Source\PSoC5/UART_1_INT.c **** *  This file provides all Interrupt Service functionality of the UART component
   7:Generated_Source\PSoC5/UART_1_INT.c **** *
   8:Generated_Source\PSoC5/UART_1_INT.c **** ********************************************************************************
   9:Generated_Source\PSoC5/UART_1_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC5/UART_1_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC5/UART_1_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC5/UART_1_INT.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC5/UART_1_INT.c **** *******************************************************************************/
  14:Generated_Source\PSoC5/UART_1_INT.c **** 
  15:Generated_Source\PSoC5/UART_1_INT.c **** #include "UART_1.h"
  16:Generated_Source\PSoC5/UART_1_INT.c **** 
  17:Generated_Source\PSoC5/UART_1_INT.c **** 
  18:Generated_Source\PSoC5/UART_1_INT.c **** 
  19:Generated_Source\PSoC5/UART_1_INT.c **** /***************************************
  20:Generated_Source\PSoC5/UART_1_INT.c **** * Custom Declarations
  21:Generated_Source\PSoC5/UART_1_INT.c **** ***************************************/
  22:Generated_Source\PSoC5/UART_1_INT.c **** /* `#START CUSTOM_DECLARATIONS` Place your declaration here */
  23:Generated_Source\PSoC5/UART_1_INT.c **** 
  24:Generated_Source\PSoC5/UART_1_INT.c **** /* `#END` */
  25:Generated_Source\PSoC5/UART_1_INT.c **** 
  26:Generated_Source\PSoC5/UART_1_INT.c **** #if (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED))
  27:Generated_Source\PSoC5/UART_1_INT.c ****     /*******************************************************************************
  28:Generated_Source\PSoC5/UART_1_INT.c ****     * Function Name: UART_1_RXISR
  29:Generated_Source\PSoC5/UART_1_INT.c ****     ********************************************************************************
  30:Generated_Source\PSoC5/UART_1_INT.c ****     *
  31:Generated_Source\PSoC5/UART_1_INT.c ****     * Summary:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 2


  32:Generated_Source\PSoC5/UART_1_INT.c ****     *  Interrupt Service Routine for RX portion of the UART
  33:Generated_Source\PSoC5/UART_1_INT.c ****     *
  34:Generated_Source\PSoC5/UART_1_INT.c ****     * Parameters:
  35:Generated_Source\PSoC5/UART_1_INT.c ****     *  None.
  36:Generated_Source\PSoC5/UART_1_INT.c ****     *
  37:Generated_Source\PSoC5/UART_1_INT.c ****     * Return:
  38:Generated_Source\PSoC5/UART_1_INT.c ****     *  None.
  39:Generated_Source\PSoC5/UART_1_INT.c ****     *
  40:Generated_Source\PSoC5/UART_1_INT.c ****     * Global Variables:
  41:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
  42:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
  43:Generated_Source\PSoC5/UART_1_INT.c ****     *     increments after each byte saved to buffer.
  44:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
  45:Generated_Source\PSoC5/UART_1_INT.c ****     *     checked to detect overflow condition.
  46:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferOverflow - software overflow flag. Set to one
  47:Generated_Source\PSoC5/UART_1_INT.c ****     *     when UART_1_rxBufferWrite index overtakes
  48:Generated_Source\PSoC5/UART_1_INT.c ****     *     UART_1_rxBufferRead index.
  49:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferLoopDetect - additional variable to detect overflow.
  50:Generated_Source\PSoC5/UART_1_INT.c ****     *     Set to one when UART_1_rxBufferWrite is equal to
  51:Generated_Source\PSoC5/UART_1_INT.c ****     *    UART_1_rxBufferRead
  52:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxAddressMode - this variable contains the Address mode,
  53:Generated_Source\PSoC5/UART_1_INT.c ****     *     selected in customizer or set by UART_SetRxAddressMode() API.
  54:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxAddressDetected - set to 1 when correct address received,
  55:Generated_Source\PSoC5/UART_1_INT.c ****     *     and analysed to store following addressed data bytes to the buffer.
  56:Generated_Source\PSoC5/UART_1_INT.c ****     *     When not correct address received, set to 0 to skip following data bytes.
  57:Generated_Source\PSoC5/UART_1_INT.c ****     *
  58:Generated_Source\PSoC5/UART_1_INT.c ****     *******************************************************************************/
  59:Generated_Source\PSoC5/UART_1_INT.c ****     CY_ISR(UART_1_RXISR)
  60:Generated_Source\PSoC5/UART_1_INT.c ****     {
  27              		.loc 1 60 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  61:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 readData;
  62:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 readStatus;
  63:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 increment_pointer = 0u;
  39              		.loc 1 63 0
  40 0006 0023     		movs	r3, #0
  41 0008 FB71     		strb	r3, [r7, #7]
  42              	.L6:
  64:Generated_Source\PSoC5/UART_1_INT.c **** 
  65:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)
  66:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 int_en;
  67:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
  68:Generated_Source\PSoC5/UART_1_INT.c **** 
  69:Generated_Source\PSoC5/UART_1_INT.c ****     #ifdef UART_1_RXISR_ENTRY_CALLBACK
  70:Generated_Source\PSoC5/UART_1_INT.c ****         UART_1_RXISR_EntryCallback();
  71:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* UART_1_RXISR_ENTRY_CALLBACK */
  72:Generated_Source\PSoC5/UART_1_INT.c **** 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 3


  73:Generated_Source\PSoC5/UART_1_INT.c ****         /* User code required at start of ISR */
  74:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#START UART_1_RXISR_START` */
  75:Generated_Source\PSoC5/UART_1_INT.c **** 
  76:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#END` */
  77:Generated_Source\PSoC5/UART_1_INT.c **** 
  78:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
  79:Generated_Source\PSoC5/UART_1_INT.c ****         int_en = EA;
  80:Generated_Source\PSoC5/UART_1_INT.c ****         CyGlobalIntEnable;
  81:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
  82:Generated_Source\PSoC5/UART_1_INT.c **** 
  83:Generated_Source\PSoC5/UART_1_INT.c ****         do
  84:Generated_Source\PSoC5/UART_1_INT.c ****         {
  85:Generated_Source\PSoC5/UART_1_INT.c ****             /* Read receiver status register */
  86:Generated_Source\PSoC5/UART_1_INT.c ****             readStatus = UART_1_RXSTATUS_REG;
  43              		.loc 1 86 0
  44 000a 2B4B     		ldr	r3, .L7
  45 000c 1B78     		ldrb	r3, [r3]
  46 000e BB71     		strb	r3, [r7, #6]
  87:Generated_Source\PSoC5/UART_1_INT.c ****             /* Copy the same status to readData variable for backward compatibility support 
  88:Generated_Source\PSoC5/UART_1_INT.c ****             *  of the user code in UART_1_RXISR_ERROR` section. 
  89:Generated_Source\PSoC5/UART_1_INT.c ****             */
  90:Generated_Source\PSoC5/UART_1_INT.c ****             readData = readStatus;
  47              		.loc 1 90 0
  48 0010 BB79     		ldrb	r3, [r7, #6]
  49 0012 7B71     		strb	r3, [r7, #5]
  91:Generated_Source\PSoC5/UART_1_INT.c **** 
  92:Generated_Source\PSoC5/UART_1_INT.c ****             if((readStatus & (UART_1_RX_STS_BREAK | 
  93:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_PAR_ERROR |
  94:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_STOP_ERROR | 
  95:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_OVERRUN)) != 0u)
  50              		.loc 1 95 0
  51 0014 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
  52 0016 03F01E03 		and	r3, r3, #30
  92:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_PAR_ERROR |
  53              		.loc 1 92 0
  54 001a 002B     		cmp	r3, #0
  55 001c 0BD0     		beq	.L2
  96:Generated_Source\PSoC5/UART_1_INT.c ****             {
  97:Generated_Source\PSoC5/UART_1_INT.c ****                 /* ERROR handling. */
  98:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_errorStatus |= readStatus & ( UART_1_RX_STS_BREAK | 
  56              		.loc 1 98 0
  57 001e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
  58 0020 03F01E03 		and	r3, r3, #30
  59 0024 DAB2     		uxtb	r2, r3
  60 0026 254B     		ldr	r3, .L7+4
  61 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  62 002a DBB2     		uxtb	r3, r3
  63 002c 1343     		orrs	r3, r3, r2
  64 002e DBB2     		uxtb	r3, r3
  65 0030 DAB2     		uxtb	r2, r3
  66 0032 224B     		ldr	r3, .L7+4
  67 0034 1A70     		strb	r2, [r3]
  68              	.L2:
  99:Generated_Source\PSoC5/UART_1_INT.c ****                                                             UART_1_RX_STS_PAR_ERROR | 
 100:Generated_Source\PSoC5/UART_1_INT.c ****                                                             UART_1_RX_STS_STOP_ERROR | 
 101:Generated_Source\PSoC5/UART_1_INT.c ****                                                             UART_1_RX_STS_OVERRUN);
 102:Generated_Source\PSoC5/UART_1_INT.c ****                 /* `#START UART_1_RXISR_ERROR` */
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 4


 103:Generated_Source\PSoC5/UART_1_INT.c **** 
 104:Generated_Source\PSoC5/UART_1_INT.c ****                 /* `#END` */
 105:Generated_Source\PSoC5/UART_1_INT.c ****                 
 106:Generated_Source\PSoC5/UART_1_INT.c ****             #ifdef UART_1_RXISR_ERROR_CALLBACK
 107:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_RXISR_ERROR_Callback();
 108:Generated_Source\PSoC5/UART_1_INT.c ****             #endif /* UART_1_RXISR_ERROR_CALLBACK */
 109:Generated_Source\PSoC5/UART_1_INT.c ****             }
 110:Generated_Source\PSoC5/UART_1_INT.c ****             
 111:Generated_Source\PSoC5/UART_1_INT.c ****             if((readStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
  69              		.loc 1 111 0
  70 0036 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
  71 0038 03F02003 		and	r3, r3, #32
  72 003c 002B     		cmp	r3, #0
  73 003e 31D0     		beq	.L3
 112:Generated_Source\PSoC5/UART_1_INT.c ****             {
 113:Generated_Source\PSoC5/UART_1_INT.c ****                 /* Read data from the RX data register */
 114:Generated_Source\PSoC5/UART_1_INT.c ****                 readData = UART_1_RXDATA_REG;
  74              		.loc 1 114 0
  75 0040 1F4B     		ldr	r3, .L7+8
  76 0042 1B78     		ldrb	r3, [r3]
  77 0044 7B71     		strb	r3, [r7, #5]
 115:Generated_Source\PSoC5/UART_1_INT.c ****             #if (UART_1_RXHW_ADDRESS_ENABLED)
 116:Generated_Source\PSoC5/UART_1_INT.c ****                 if(UART_1_rxAddressMode == (uint8)UART_1__B_UART__AM_SW_DETECT_TO_BUFFER)
 117:Generated_Source\PSoC5/UART_1_INT.c ****                 {
 118:Generated_Source\PSoC5/UART_1_INT.c ****                     if((readStatus & UART_1_RX_STS_MRKSPC) != 0u)
 119:Generated_Source\PSoC5/UART_1_INT.c ****                     {
 120:Generated_Source\PSoC5/UART_1_INT.c ****                         if ((readStatus & UART_1_RX_STS_ADDR_MATCH) != 0u)
 121:Generated_Source\PSoC5/UART_1_INT.c ****                         {
 122:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_rxAddressDetected = 1u;
 123:Generated_Source\PSoC5/UART_1_INT.c ****                         }
 124:Generated_Source\PSoC5/UART_1_INT.c ****                         else
 125:Generated_Source\PSoC5/UART_1_INT.c ****                         {
 126:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_rxAddressDetected = 0u;
 127:Generated_Source\PSoC5/UART_1_INT.c ****                         }
 128:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 129:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxAddressDetected != 0u)
 130:Generated_Source\PSoC5/UART_1_INT.c ****                     {   /* Store only addressed data */
 131:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBuffer[UART_1_rxBufferWrite] = readData;
 132:Generated_Source\PSoC5/UART_1_INT.c ****                         increment_pointer = 1u;
 133:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 134:Generated_Source\PSoC5/UART_1_INT.c ****                 }
 135:Generated_Source\PSoC5/UART_1_INT.c ****                 else /* Without software addressing */
 136:Generated_Source\PSoC5/UART_1_INT.c ****                 {
 137:Generated_Source\PSoC5/UART_1_INT.c ****                     UART_1_rxBuffer[UART_1_rxBufferWrite] = readData;
 138:Generated_Source\PSoC5/UART_1_INT.c ****                     increment_pointer = 1u;
 139:Generated_Source\PSoC5/UART_1_INT.c ****                 }
 140:Generated_Source\PSoC5/UART_1_INT.c ****             #else  /* Without addressing */
 141:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_rxBuffer[UART_1_rxBufferWrite] = readData;
  78              		.loc 1 141 0
  79 0046 1F4B     		ldr	r3, .L7+12
  80 0048 1B88     		ldrh	r3, [r3]	@ movhi
  81 004a 9BB2     		uxth	r3, r3
  82 004c 1946     		mov	r1, r3
  83 004e 1E4A     		ldr	r2, .L7+16
  84 0050 7B79     		ldrb	r3, [r7, #5]
  85 0052 5354     		strb	r3, [r2, r1]
 142:Generated_Source\PSoC5/UART_1_INT.c ****                 increment_pointer = 1u;
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 5


  86              		.loc 1 142 0
  87 0054 0123     		movs	r3, #1
  88 0056 FB71     		strb	r3, [r7, #7]
 143:Generated_Source\PSoC5/UART_1_INT.c ****             #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
 144:Generated_Source\PSoC5/UART_1_INT.c **** 
 145:Generated_Source\PSoC5/UART_1_INT.c ****                 /* Do not increment buffer pointer when skip not addressed data */
 146:Generated_Source\PSoC5/UART_1_INT.c ****                 if(increment_pointer != 0u)
  89              		.loc 1 146 0
  90 0058 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  91 005a 002B     		cmp	r3, #0
  92 005c 22D0     		beq	.L3
 147:Generated_Source\PSoC5/UART_1_INT.c ****                 {
 148:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxBufferLoopDetect != 0u)
  93              		.loc 1 148 0
  94 005e 1B4B     		ldr	r3, .L7+20
  95 0060 1B78     		ldrb	r3, [r3]
  96 0062 DBB2     		uxtb	r3, r3
  97 0064 002B     		cmp	r3, #0
  98 0066 02D0     		beq	.L4
 149:Generated_Source\PSoC5/UART_1_INT.c ****                     {   /* Set Software Buffer status Overflow */
 150:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBufferOverflow = 1u;
  99              		.loc 1 150 0
 100 0068 194B     		ldr	r3, .L7+24
 101 006a 0122     		movs	r2, #1
 102 006c 1A70     		strb	r2, [r3]
 103              	.L4:
 151:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 152:Generated_Source\PSoC5/UART_1_INT.c ****                     /* Set next pointer. */
 153:Generated_Source\PSoC5/UART_1_INT.c ****                     UART_1_rxBufferWrite++;
 104              		.loc 1 153 0
 105 006e 154B     		ldr	r3, .L7+12
 106 0070 1B88     		ldrh	r3, [r3]	@ movhi
 107 0072 9BB2     		uxth	r3, r3
 108 0074 0133     		adds	r3, r3, #1
 109 0076 9AB2     		uxth	r2, r3
 110 0078 124B     		ldr	r3, .L7+12
 111 007a 1A80     		strh	r2, [r3]	@ movhi
 154:Generated_Source\PSoC5/UART_1_INT.c **** 
 155:Generated_Source\PSoC5/UART_1_INT.c ****                     /* Check pointer for a loop condition */
 156:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxBufferWrite >= UART_1_RX_BUFFER_SIZE)
 112              		.loc 1 156 0
 113 007c 114B     		ldr	r3, .L7+12
 114 007e 1B88     		ldrh	r3, [r3]	@ movhi
 115 0080 9BB2     		uxth	r3, r3
 116 0082 B3F5806F 		cmp	r3, #1024
 117 0086 02D3     		bcc	.L5
 157:Generated_Source\PSoC5/UART_1_INT.c ****                     {
 158:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBufferWrite = 0u;
 118              		.loc 1 158 0
 119 0088 0E4B     		ldr	r3, .L7+12
 120 008a 0022     		movs	r2, #0
 121 008c 1A80     		strh	r2, [r3]	@ movhi
 122              	.L5:
 159:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 160:Generated_Source\PSoC5/UART_1_INT.c **** 
 161:Generated_Source\PSoC5/UART_1_INT.c ****                     /* Detect pre-overload condition and set flag */
 162:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxBufferWrite == UART_1_rxBufferRead)
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 6


 123              		.loc 1 162 0
 124 008e 0D4B     		ldr	r3, .L7+12
 125 0090 1B88     		ldrh	r3, [r3]	@ movhi
 126 0092 9AB2     		uxth	r2, r3
 127 0094 0F4B     		ldr	r3, .L7+28
 128 0096 1B88     		ldrh	r3, [r3]	@ movhi
 129 0098 9BB2     		uxth	r3, r3
 130 009a 9A42     		cmp	r2, r3
 131 009c 02D1     		bne	.L3
 163:Generated_Source\PSoC5/UART_1_INT.c ****                     {
 164:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBufferLoopDetect = 1u;
 132              		.loc 1 164 0
 133 009e 0B4B     		ldr	r3, .L7+20
 134 00a0 0122     		movs	r2, #1
 135 00a2 1A70     		strb	r2, [r3]
 136              	.L3:
 165:Generated_Source\PSoC5/UART_1_INT.c ****                         /* When Hardware Flow Control selected */
 166:Generated_Source\PSoC5/UART_1_INT.c ****                         #if (UART_1_FLOW_CONTROL != 0u)
 167:Generated_Source\PSoC5/UART_1_INT.c ****                             /* Disable RX interrupt mask, it is enabled when user read data from th
 168:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RXSTATUS_MASK_REG  &= (uint8)~UART_1_RX_STS_FIFO_NOTEMPTY;
 169:Generated_Source\PSoC5/UART_1_INT.c ****                             CyIntClearPending(UART_1_RX_VECT_NUM);
 170:Generated_Source\PSoC5/UART_1_INT.c ****                             break; /* Break the reading of the FIFO loop, leave the data there for 
 171:Generated_Source\PSoC5/UART_1_INT.c ****                         #endif /* (UART_1_FLOW_CONTROL != 0u) */
 172:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 173:Generated_Source\PSoC5/UART_1_INT.c ****                 }
 174:Generated_Source\PSoC5/UART_1_INT.c ****             }
 175:Generated_Source\PSoC5/UART_1_INT.c ****         }while((readStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u);
 137              		.loc 1 175 0
 138 00a4 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 139 00a6 03F02003 		and	r3, r3, #32
 140 00aa 002B     		cmp	r3, #0
 141 00ac ADD1     		bne	.L6
 176:Generated_Source\PSoC5/UART_1_INT.c **** 
 177:Generated_Source\PSoC5/UART_1_INT.c ****         /* User code required at end of ISR (Optional) */
 178:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#START UART_1_RXISR_END` */
 179:Generated_Source\PSoC5/UART_1_INT.c **** 
 180:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#END` */
 181:Generated_Source\PSoC5/UART_1_INT.c **** 
 182:Generated_Source\PSoC5/UART_1_INT.c ****     #ifdef UART_1_RXISR_EXIT_CALLBACK
 183:Generated_Source\PSoC5/UART_1_INT.c ****         UART_1_RXISR_ExitCallback();
 184:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* UART_1_RXISR_EXIT_CALLBACK */
 185:Generated_Source\PSoC5/UART_1_INT.c **** 
 186:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)
 187:Generated_Source\PSoC5/UART_1_INT.c ****         EA = int_en;
 188:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
 189:Generated_Source\PSoC5/UART_1_INT.c ****     }
 142              		.loc 1 189 0
 143 00ae 0C37     		adds	r7, r7, #12
 144              		.cfi_def_cfa_offset 4
 145 00b0 BD46     		mov	sp, r7
 146              		.cfi_def_cfa_register 13
 147              		@ sp needed
 148 00b2 5DF8047B 		ldr	r7, [sp], #4
 149              		.cfi_restore 7
 150              		.cfi_def_cfa_offset 0
 151 00b6 7047     		bx	lr
 152              	.L8:
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 7


 153              		.align	2
 154              	.L7:
 155 00b8 6B650040 		.word	1073767787
 156 00bc 00000000 		.word	UART_1_errorStatus
 157 00c0 4B650040 		.word	1073767755
 158 00c4 00000000 		.word	UART_1_rxBufferWrite
 159 00c8 00000000 		.word	UART_1_rxBuffer
 160 00cc 00000000 		.word	UART_1_rxBufferLoopDetect
 161 00d0 00000000 		.word	UART_1_rxBufferOverflow
 162 00d4 00000000 		.word	UART_1_rxBufferRead
 163              		.cfi_endproc
 164              	.LFE0:
 165              		.size	UART_1_RXISR, .-UART_1_RXISR
 166              		.text
 167              	.Letext0:
 168              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 169              		.file 3 "Generated_Source\\PSoC5\\UART_1.h"
 170              		.section	.debug_info,"",%progbits
 171              	.Ldebug_info0:
 172 0000 50010000 		.4byte	0x150
 173 0004 0400     		.2byte	0x4
 174 0006 00000000 		.4byte	.Ldebug_abbrev0
 175 000a 04       		.byte	0x4
 176 000b 01       		.uleb128 0x1
 177 000c 39010000 		.4byte	.LASF25
 178 0010 01       		.byte	0x1
 179 0011 C7010000 		.4byte	.LASF26
 180 0015 63000000 		.4byte	.LASF27
 181 0019 00000000 		.4byte	.Ldebug_ranges0+0
 182 001d 00000000 		.4byte	0
 183 0021 00000000 		.4byte	.Ldebug_line0
 184 0025 02       		.uleb128 0x2
 185 0026 01       		.byte	0x1
 186 0027 06       		.byte	0x6
 187 0028 1D020000 		.4byte	.LASF0
 188 002c 02       		.uleb128 0x2
 189 002d 01       		.byte	0x1
 190 002e 08       		.byte	0x8
 191 002f 0D010000 		.4byte	.LASF1
 192 0033 02       		.uleb128 0x2
 193 0034 02       		.byte	0x2
 194 0035 05       		.byte	0x5
 195 0036 67020000 		.4byte	.LASF2
 196 003a 02       		.uleb128 0x2
 197 003b 02       		.byte	0x2
 198 003c 07       		.byte	0x7
 199 003d 0A020000 		.4byte	.LASF3
 200 0041 02       		.uleb128 0x2
 201 0042 04       		.byte	0x4
 202 0043 05       		.byte	0x5
 203 0044 30010000 		.4byte	.LASF4
 204 0048 02       		.uleb128 0x2
 205 0049 04       		.byte	0x4
 206 004a 07       		.byte	0x7
 207 004b E4000000 		.4byte	.LASF5
 208 004f 02       		.uleb128 0x2
 209 0050 08       		.byte	0x8
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 8


 210 0051 05       		.byte	0x5
 211 0052 00000000 		.4byte	.LASF6
 212 0056 02       		.uleb128 0x2
 213 0057 08       		.byte	0x8
 214 0058 07       		.byte	0x7
 215 0059 F6000000 		.4byte	.LASF7
 216 005d 03       		.uleb128 0x3
 217 005e 04       		.byte	0x4
 218 005f 05       		.byte	0x5
 219 0060 696E7400 		.ascii	"int\000"
 220 0064 02       		.uleb128 0x2
 221 0065 04       		.byte	0x4
 222 0066 07       		.byte	0x7
 223 0067 0E000000 		.4byte	.LASF8
 224 006b 04       		.uleb128 0x4
 225 006c DE000000 		.4byte	.LASF9
 226 0070 02       		.byte	0x2
 227 0071 9201     		.2byte	0x192
 228 0073 2C000000 		.4byte	0x2c
 229 0077 04       		.uleb128 0x4
 230 0078 71020000 		.4byte	.LASF10
 231 007c 02       		.byte	0x2
 232 007d 9301     		.2byte	0x193
 233 007f 3A000000 		.4byte	0x3a
 234 0083 02       		.uleb128 0x2
 235 0084 04       		.byte	0x4
 236 0085 04       		.byte	0x4
 237 0086 4E020000 		.4byte	.LASF11
 238 008a 02       		.uleb128 0x2
 239 008b 08       		.byte	0x8
 240 008c 04       		.byte	0x4
 241 008d 03020000 		.4byte	.LASF12
 242 0091 02       		.uleb128 0x2
 243 0092 01       		.byte	0x1
 244 0093 08       		.byte	0x8
 245 0094 2B010000 		.4byte	.LASF13
 246 0098 04       		.uleb128 0x4
 247 0099 78020000 		.4byte	.LASF14
 248 009d 02       		.byte	0x2
 249 009e 3C02     		.2byte	0x23c
 250 00a0 A4000000 		.4byte	0xa4
 251 00a4 05       		.uleb128 0x5
 252 00a5 6B000000 		.4byte	0x6b
 253 00a9 05       		.uleb128 0x5
 254 00aa 77000000 		.4byte	0x77
 255 00ae 02       		.uleb128 0x2
 256 00af 04       		.byte	0x4
 257 00b0 07       		.byte	0x7
 258 00b1 86020000 		.4byte	.LASF15
 259 00b5 06       		.uleb128 0x6
 260 00b6 56000000 		.4byte	.LASF28
 261 00ba 01       		.byte	0x1
 262 00bb 3B       		.byte	0x3b
 263 00bc 00000000 		.4byte	.LFB0
 264 00c0 D8000000 		.4byte	.LFE0-.LFB0
 265 00c4 01       		.uleb128 0x1
 266 00c5 9C       		.byte	0x9c
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 9


 267 00c6 F5000000 		.4byte	0xf5
 268 00ca 07       		.uleb128 0x7
 269 00cb 7D020000 		.4byte	.LASF16
 270 00cf 01       		.byte	0x1
 271 00d0 3D       		.byte	0x3d
 272 00d1 6B000000 		.4byte	0x6b
 273 00d5 02       		.uleb128 0x2
 274 00d6 91       		.byte	0x91
 275 00d7 75       		.sleb128 -11
 276 00d8 07       		.uleb128 0x7
 277 00d9 43020000 		.4byte	.LASF17
 278 00dd 01       		.byte	0x1
 279 00de 3E       		.byte	0x3e
 280 00df 6B000000 		.4byte	0x6b
 281 00e3 02       		.uleb128 0x2
 282 00e4 91       		.byte	0x91
 283 00e5 76       		.sleb128 -10
 284 00e6 07       		.uleb128 0x7
 285 00e7 2F000000 		.4byte	.LASF18
 286 00eb 01       		.byte	0x1
 287 00ec 3F       		.byte	0x3f
 288 00ed 6B000000 		.4byte	0x6b
 289 00f1 02       		.uleb128 0x2
 290 00f2 91       		.byte	0x91
 291 00f3 77       		.sleb128 -9
 292 00f4 00       		.byte	0
 293 00f5 08       		.uleb128 0x8
 294 00f6 54020000 		.4byte	.LASF19
 295 00fa 03       		.byte	0x3
 296 00fb 3D01     		.2byte	0x13d
 297 00fd 6B000000 		.4byte	0x6b
 298 0101 09       		.uleb128 0x9
 299 0102 6B000000 		.4byte	0x6b
 300 0106 12010000 		.4byte	0x112
 301 010a 0A       		.uleb128 0xa
 302 010b AE000000 		.4byte	0xae
 303 010f FF03     		.2byte	0x3ff
 304 0111 00       		.byte	0
 305 0112 08       		.uleb128 0x8
 306 0113 1B010000 		.4byte	.LASF20
 307 0117 03       		.byte	0x3
 308 0118 3E01     		.2byte	0x13e
 309 011a 1E010000 		.4byte	0x11e
 310 011e 05       		.uleb128 0x5
 311 011f 01010000 		.4byte	0x101
 312 0123 08       		.uleb128 0x8
 313 0124 1B000000 		.4byte	.LASF21
 314 0128 03       		.byte	0x3
 315 0129 3F01     		.2byte	0x13f
 316 012b A9000000 		.4byte	0xa9
 317 012f 08       		.uleb128 0x8
 318 0130 41000000 		.4byte	.LASF22
 319 0134 03       		.byte	0x3
 320 0135 4001     		.2byte	0x140
 321 0137 A9000000 		.4byte	0xa9
 322 013b 08       		.uleb128 0x8
 323 013c 29020000 		.4byte	.LASF23
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 10


 324 0140 03       		.byte	0x3
 325 0141 4101     		.2byte	0x141
 326 0143 A4000000 		.4byte	0xa4
 327 0147 08       		.uleb128 0x8
 328 0148 EB010000 		.4byte	.LASF24
 329 014c 03       		.byte	0x3
 330 014d 4201     		.2byte	0x142
 331 014f A4000000 		.4byte	0xa4
 332 0153 00       		.byte	0
 333              		.section	.debug_abbrev,"",%progbits
 334              	.Ldebug_abbrev0:
 335 0000 01       		.uleb128 0x1
 336 0001 11       		.uleb128 0x11
 337 0002 01       		.byte	0x1
 338 0003 25       		.uleb128 0x25
 339 0004 0E       		.uleb128 0xe
 340 0005 13       		.uleb128 0x13
 341 0006 0B       		.uleb128 0xb
 342 0007 03       		.uleb128 0x3
 343 0008 0E       		.uleb128 0xe
 344 0009 1B       		.uleb128 0x1b
 345 000a 0E       		.uleb128 0xe
 346 000b 55       		.uleb128 0x55
 347 000c 17       		.uleb128 0x17
 348 000d 11       		.uleb128 0x11
 349 000e 01       		.uleb128 0x1
 350 000f 10       		.uleb128 0x10
 351 0010 17       		.uleb128 0x17
 352 0011 00       		.byte	0
 353 0012 00       		.byte	0
 354 0013 02       		.uleb128 0x2
 355 0014 24       		.uleb128 0x24
 356 0015 00       		.byte	0
 357 0016 0B       		.uleb128 0xb
 358 0017 0B       		.uleb128 0xb
 359 0018 3E       		.uleb128 0x3e
 360 0019 0B       		.uleb128 0xb
 361 001a 03       		.uleb128 0x3
 362 001b 0E       		.uleb128 0xe
 363 001c 00       		.byte	0
 364 001d 00       		.byte	0
 365 001e 03       		.uleb128 0x3
 366 001f 24       		.uleb128 0x24
 367 0020 00       		.byte	0
 368 0021 0B       		.uleb128 0xb
 369 0022 0B       		.uleb128 0xb
 370 0023 3E       		.uleb128 0x3e
 371 0024 0B       		.uleb128 0xb
 372 0025 03       		.uleb128 0x3
 373 0026 08       		.uleb128 0x8
 374 0027 00       		.byte	0
 375 0028 00       		.byte	0
 376 0029 04       		.uleb128 0x4
 377 002a 16       		.uleb128 0x16
 378 002b 00       		.byte	0
 379 002c 03       		.uleb128 0x3
 380 002d 0E       		.uleb128 0xe
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 11


 381 002e 3A       		.uleb128 0x3a
 382 002f 0B       		.uleb128 0xb
 383 0030 3B       		.uleb128 0x3b
 384 0031 05       		.uleb128 0x5
 385 0032 49       		.uleb128 0x49
 386 0033 13       		.uleb128 0x13
 387 0034 00       		.byte	0
 388 0035 00       		.byte	0
 389 0036 05       		.uleb128 0x5
 390 0037 35       		.uleb128 0x35
 391 0038 00       		.byte	0
 392 0039 49       		.uleb128 0x49
 393 003a 13       		.uleb128 0x13
 394 003b 00       		.byte	0
 395 003c 00       		.byte	0
 396 003d 06       		.uleb128 0x6
 397 003e 2E       		.uleb128 0x2e
 398 003f 01       		.byte	0x1
 399 0040 3F       		.uleb128 0x3f
 400 0041 19       		.uleb128 0x19
 401 0042 03       		.uleb128 0x3
 402 0043 0E       		.uleb128 0xe
 403 0044 3A       		.uleb128 0x3a
 404 0045 0B       		.uleb128 0xb
 405 0046 3B       		.uleb128 0x3b
 406 0047 0B       		.uleb128 0xb
 407 0048 27       		.uleb128 0x27
 408 0049 19       		.uleb128 0x19
 409 004a 11       		.uleb128 0x11
 410 004b 01       		.uleb128 0x1
 411 004c 12       		.uleb128 0x12
 412 004d 06       		.uleb128 0x6
 413 004e 40       		.uleb128 0x40
 414 004f 18       		.uleb128 0x18
 415 0050 9742     		.uleb128 0x2117
 416 0052 19       		.uleb128 0x19
 417 0053 01       		.uleb128 0x1
 418 0054 13       		.uleb128 0x13
 419 0055 00       		.byte	0
 420 0056 00       		.byte	0
 421 0057 07       		.uleb128 0x7
 422 0058 34       		.uleb128 0x34
 423 0059 00       		.byte	0
 424 005a 03       		.uleb128 0x3
 425 005b 0E       		.uleb128 0xe
 426 005c 3A       		.uleb128 0x3a
 427 005d 0B       		.uleb128 0xb
 428 005e 3B       		.uleb128 0x3b
 429 005f 0B       		.uleb128 0xb
 430 0060 49       		.uleb128 0x49
 431 0061 13       		.uleb128 0x13
 432 0062 02       		.uleb128 0x2
 433 0063 18       		.uleb128 0x18
 434 0064 00       		.byte	0
 435 0065 00       		.byte	0
 436 0066 08       		.uleb128 0x8
 437 0067 34       		.uleb128 0x34
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 12


 438 0068 00       		.byte	0
 439 0069 03       		.uleb128 0x3
 440 006a 0E       		.uleb128 0xe
 441 006b 3A       		.uleb128 0x3a
 442 006c 0B       		.uleb128 0xb
 443 006d 3B       		.uleb128 0x3b
 444 006e 05       		.uleb128 0x5
 445 006f 49       		.uleb128 0x49
 446 0070 13       		.uleb128 0x13
 447 0071 3F       		.uleb128 0x3f
 448 0072 19       		.uleb128 0x19
 449 0073 3C       		.uleb128 0x3c
 450 0074 19       		.uleb128 0x19
 451 0075 00       		.byte	0
 452 0076 00       		.byte	0
 453 0077 09       		.uleb128 0x9
 454 0078 01       		.uleb128 0x1
 455 0079 01       		.byte	0x1
 456 007a 49       		.uleb128 0x49
 457 007b 13       		.uleb128 0x13
 458 007c 01       		.uleb128 0x1
 459 007d 13       		.uleb128 0x13
 460 007e 00       		.byte	0
 461 007f 00       		.byte	0
 462 0080 0A       		.uleb128 0xa
 463 0081 21       		.uleb128 0x21
 464 0082 00       		.byte	0
 465 0083 49       		.uleb128 0x49
 466 0084 13       		.uleb128 0x13
 467 0085 2F       		.uleb128 0x2f
 468 0086 05       		.uleb128 0x5
 469 0087 00       		.byte	0
 470 0088 00       		.byte	0
 471 0089 00       		.byte	0
 472              		.section	.debug_aranges,"",%progbits
 473 0000 1C000000 		.4byte	0x1c
 474 0004 0200     		.2byte	0x2
 475 0006 00000000 		.4byte	.Ldebug_info0
 476 000a 04       		.byte	0x4
 477 000b 00       		.byte	0
 478 000c 0000     		.2byte	0
 479 000e 0000     		.2byte	0
 480 0010 00000000 		.4byte	.LFB0
 481 0014 D8000000 		.4byte	.LFE0-.LFB0
 482 0018 00000000 		.4byte	0
 483 001c 00000000 		.4byte	0
 484              		.section	.debug_ranges,"",%progbits
 485              	.Ldebug_ranges0:
 486 0000 00000000 		.4byte	.LFB0
 487 0004 D8000000 		.4byte	.LFE0
 488 0008 00000000 		.4byte	0
 489 000c 00000000 		.4byte	0
 490              		.section	.debug_line,"",%progbits
 491              	.Ldebug_line0:
 492 0000 86000000 		.section	.debug_str,"MS",%progbits,1
 492      02005300 
 492      00000201 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 13


 492      FB0E0D00 
 492      01010101 
 493              	.LASF6:
 494 0000 6C6F6E67 		.ascii	"long long int\000"
 494      206C6F6E 
 494      6720696E 
 494      7400
 495              	.LASF8:
 496 000e 756E7369 		.ascii	"unsigned int\000"
 496      676E6564 
 496      20696E74 
 496      00
 497              	.LASF21:
 498 001b 55415254 		.ascii	"UART_1_rxBufferRead\000"
 498      5F315F72 
 498      78427566 
 498      66657252 
 498      65616400 
 499              	.LASF18:
 500 002f 696E6372 		.ascii	"increment_pointer\000"
 500      656D656E 
 500      745F706F 
 500      696E7465 
 500      7200
 501              	.LASF22:
 502 0041 55415254 		.ascii	"UART_1_rxBufferWrite\000"
 502      5F315F72 
 502      78427566 
 502      66657257 
 502      72697465 
 503              	.LASF28:
 504 0056 55415254 		.ascii	"UART_1_RXISR\000"
 504      5F315F52 
 504      58495352 
 504      00
 505              	.LASF27:
 506 0063 433A5C55 		.ascii	"C:\\Users\\shevi\\Documents\\GitHub\\FYP_PSOCCreato"
 506      73657273 
 506      5C736865 
 506      76695C44 
 506      6F63756D 
 507 0091 725F466F 		.ascii	"r_Follower\\FYP_New_Test\\CORTEX_CY8C5588_PSoC_Crea"
 507      6C6C6F77 
 507      65725C46 
 507      59505F4E 
 507      65775F54 
 508 00c2 746F725F 		.ascii	"tor_GCC\\FreeRTOS_Demo.cydsn\000"
 508      4743435C 
 508      46726565 
 508      52544F53 
 508      5F44656D 
 509              	.LASF9:
 510 00de 75696E74 		.ascii	"uint8\000"
 510      3800
 511              	.LASF5:
 512 00e4 6C6F6E67 		.ascii	"long unsigned int\000"
 512      20756E73 
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 14


 512      69676E65 
 512      6420696E 
 512      7400
 513              	.LASF7:
 514 00f6 6C6F6E67 		.ascii	"long long unsigned int\000"
 514      206C6F6E 
 514      6720756E 
 514      7369676E 
 514      65642069 
 515              	.LASF1:
 516 010d 756E7369 		.ascii	"unsigned char\000"
 516      676E6564 
 516      20636861 
 516      7200
 517              	.LASF20:
 518 011b 55415254 		.ascii	"UART_1_rxBuffer\000"
 518      5F315F72 
 518      78427566 
 518      66657200 
 519              	.LASF13:
 520 012b 63686172 		.ascii	"char\000"
 520      00
 521              	.LASF4:
 522 0130 6C6F6E67 		.ascii	"long int\000"
 522      20696E74 
 522      00
 523              	.LASF25:
 524 0139 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 524      4320342E 
 524      392E3320 
 524      32303135 
 524      30333033 
 525 016c 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 525      20726576 
 525      6973696F 
 525      6E203232 
 525      31323230 
 526 019f 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 526      66756E63 
 526      74696F6E 
 526      2D736563 
 526      74696F6E 
 527              	.LASF26:
 528 01c7 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1_INT.c\000"
 528      72617465 
 528      645F536F 
 528      75726365 
 528      5C50536F 
 529              	.LASF24:
 530 01eb 55415254 		.ascii	"UART_1_rxBufferOverflow\000"
 530      5F315F72 
 530      78427566 
 530      6665724F 
 530      76657266 
 531              	.LASF12:
 532 0203 646F7562 		.ascii	"double\000"
 532      6C6500
ARM GAS  C:\Users\shevi\AppData\Local\Temp\ccr2vxOi.s 			page 15


 533              	.LASF3:
 534 020a 73686F72 		.ascii	"short unsigned int\000"
 534      7420756E 
 534      7369676E 
 534      65642069 
 534      6E7400
 535              	.LASF0:
 536 021d 7369676E 		.ascii	"signed char\000"
 536      65642063 
 536      68617200 
 537              	.LASF23:
 538 0229 55415254 		.ascii	"UART_1_rxBufferLoopDetect\000"
 538      5F315F72 
 538      78427566 
 538      6665724C 
 538      6F6F7044 
 539              	.LASF17:
 540 0243 72656164 		.ascii	"readStatus\000"
 540      53746174 
 540      757300
 541              	.LASF11:
 542 024e 666C6F61 		.ascii	"float\000"
 542      7400
 543              	.LASF19:
 544 0254 55415254 		.ascii	"UART_1_errorStatus\000"
 544      5F315F65 
 544      72726F72 
 544      53746174 
 544      757300
 545              	.LASF2:
 546 0267 73686F72 		.ascii	"short int\000"
 546      7420696E 
 546      7400
 547              	.LASF10:
 548 0271 75696E74 		.ascii	"uint16\000"
 548      313600
 549              	.LASF14:
 550 0278 72656738 		.ascii	"reg8\000"
 550      00
 551              	.LASF16:
 552 027d 72656164 		.ascii	"readData\000"
 552      44617461 
 552      00
 553              	.LASF15:
 554 0286 73697A65 		.ascii	"sizetype\000"
 554      74797065 
 554      00
 555              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
