#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 10:03:36 2024
# Process ID: 256403
# Current directory: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_rtl_4_0_synth_1
# Command line: vivado -log finn_design_Thresholding_rtl_4_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_Thresholding_rtl_4_0.tcl
# Log file: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_rtl_4_0_synth_1/finn_design_Thresholding_rtl_4_0.vds
# Journal file: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_rtl_4_0_synth_1/vivado.jou
# Running On        :Titan-I7
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-8700K CPU @ 3.70GHz
# CPU Frequency     :3700.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :67352 MB
# Swap memory       :32767 MB
# Total Virtual     :100120 MB
# Available Virtual :82188 MB
#-----------------------------------------------------------
source finn_design_Thresholding_rtl_4_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1416.570 ; gain = 0.023 ; free physical = 38574 ; free virtual = 79687
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_0_rjie33l0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_1_0_8otggfz7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_1_1_vnr1l_ww'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_u6onkpjo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_2_0_yzbmql18'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_2_1_jnp0m9s2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_0_omz_6c91'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_1_uiunvh86'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_2_sx6uffs2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_3_tu1jerp8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_3d7clfw2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_4_csvz1vgo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_0_stk8ixk_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_5_m4p52ftv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_0_u8xh134b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_0_9k7gg131'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_1_d_1akv5m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_2_gzvdfaei'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_3_ihmxelha'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_4_p7mlh5ga'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_0_zs8t69q7/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_7_bxo7mi0c'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_65iqk4rh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_8_f9kiaohv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_9_8r_9t71i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_7nge6cj3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_10_gcsu0r62'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_11_3edzik0p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c96bu0nx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_12_n21zi69l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_1_zqeudctg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_13_mt5hx8y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_3nqrorw8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_14_ynlzcxis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_1_k3w_t2pk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_15_bmb0v3xw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_1_zd74_llz/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_16_2mcpe2iw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xje365x9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_17_kwhaj0o1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_18_7ehuq1rj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_mupu1zh1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_19_5fofgipu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_20_nmcw0c80'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_u47t6mmp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_21_aslwksf4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_2_oeq4dach'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_22_18b9ngzx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_ypljhfo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_23_6u3txwix'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_2_khjrmccp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_24_mm3xu4l1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_2_9xlmtjbx/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_25_31c_7vuw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_8epm36d_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_26_p31wvwuz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_27_2zxrss02'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_f3a4lv6q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_28_kuq3kuy4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_29_n_b3twrg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_qtjzgucz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_30_c0yk6fll'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_3_0ba2zerz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_31_r06i4x1j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_dumg7z42'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_32_7nq1bku9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_3_dxydf12m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_33_ubcmt18_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_3_rfk8vg3j/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_34_p5zve864'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_iy_r484m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_35_nsrbaxnm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_36_jkvvkmi3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_zslepy95'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_37_tg0ox1xu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_38_dy3b60yu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_v2m7cmuq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_39_pz3ob1y8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_4_ynhrbura'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_40_0w3woewg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_17__1pwo4xz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_41_hpicpvt9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_4__9z1675w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_42_efgem2re'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_4_lkq9dkom/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_43_ysmsfznn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_6os_0hj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_44_egzsh17s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/phu/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top finn_design_Thresholding_rtl_4_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 256675
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.512 ; gain = 303.777 ; free physical = 35749 ; free virtual = 76865
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'N' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:55]
WARNING: [Synth 8-9661] initial value of parameter 'K' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:56]
WARNING: [Synth 8-9661] initial value of parameter 'C' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:57]
WARNING: [Synth 8-9661] initial value of parameter 'PE' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:58]
WARNING: [Synth 8-9661] initial value of parameter 'N' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:42]
WARNING: [Synth 8-9661] initial value of parameter 'WI' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:43]
WARNING: [Synth 8-9661] initial value of parameter 'WT' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'USE_AXILITE' is omitted [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:55]
INFO: [Synth 8-6157] synthesizing module 'finn_design_Thresholding_rtl_4_0' [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/synth/finn_design_Thresholding_rtl_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_rtl_4_axi_wrapper' [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4/Thresholding_rtl_4_axi_wrapper.v:35]
	Parameter N bound to: 8 - type: integer 
	Parameter WI bound to: 20 - type: integer 
	Parameter WT bound to: 20 - type: integer 
	Parameter C bound to: 64 - type: integer 
	Parameter PE bound to: 1 - type: integer 
	Parameter SIGNED bound to: 1 - type: integer 
	Parameter FPARG bound to: 0 - type: integer 
	Parameter BIAS bound to: 0 - type: integer 
	Parameter THRESHOLDS_PATH bound to: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_ - type: string 
	Parameter USE_AXILITE bound to: 0 - type: integer 
	Parameter DEPTH_TRIGGER_URAM bound to: 0 - type: integer 
	Parameter DEPTH_TRIGGER_BRAM bound to: 0 - type: integer 
	Parameter DEEP_PIPELINE bound to: 1 - type: integer 
	Parameter O_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'thresholding_axi' [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:41]
	Parameter N bound to: 8 - type: integer 
	Parameter WI bound to: 20 - type: integer 
	Parameter WT bound to: 20 - type: integer 
	Parameter C bound to: 64 - type: integer 
	Parameter PE bound to: 1 - type: integer 
	Parameter SIGNED bound to: 1 - type: integer 
	Parameter FPARG bound to: 0 - type: integer 
	Parameter BIAS bound to: 0 - type: integer 
	Parameter THRESHOLDS_PATH bound to: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_ - type: string 
	Parameter USE_AXILITE bound to: 0 - type: integer 
	Parameter DEPTH_TRIGGER_URAM bound to: 0 - type: integer 
	Parameter DEPTH_TRIGGER_BRAM bound to: 0 - type: integer 
	Parameter DEEP_PIPELINE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'thresholding' [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:54]
	Parameter N bound to: 8 - type: integer 
	Parameter K bound to: 20 - type: integer 
	Parameter C bound to: 64 - type: integer 
	Parameter PE bound to: 1 - type: integer 
	Parameter SIGNED bound to: 1 - type: integer 
	Parameter FPARG bound to: 0 - type: integer 
	Parameter BIAS bound to: 0 - type: integer 
	Parameter THRESHOLDS_PATH bound to: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_ - type: string 
	Parameter USE_CONFIG bound to: 0 - type: integer 
	Parameter DEPTH_TRIGGER_URAM bound to: 0 - type: integer 
	Parameter DEPTH_TRIGGER_BRAM bound to: 0 - type: integer 
	Parameter DEEP_PIPELINE bound to: 1 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_0.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_1.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_2.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_3.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_4.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_5.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_6.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
INFO: [Synth 8-3876] $readmem data file '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp//code_gen_ipgen_Thresholding_rtl_4__9z1675w/Thresholding_rtl_4_threshs_0_7.dat' is read successfully [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:228]
WARNING: [Synth 8-11581] system task call 'stop' not supported [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:346]
INFO: [Synth 8-6155] done synthesizing module 'thresholding' (0#1) [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'thresholding_axi' (0#1) [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_rtl_4_axi_wrapper' (0#1) [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4/Thresholding_rtl_4_axi_wrapper.v:35]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_Thresholding_rtl_4_0' (0#1) [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/synth/finn_design_Thresholding_rtl_4_0.v:53]
WARNING: [Synth 8-3848] Net s_axilite_AWREADY in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:75]
WARNING: [Synth 8-3848] Net s_axilite_WREADY in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:79]
WARNING: [Synth 8-3848] Net s_axilite_BVALID in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:83]
WARNING: [Synth 8-3848] Net s_axilite_BRESP in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:85]
WARNING: [Synth 8-3848] Net s_axilite_ARREADY in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:89]
WARNING: [Synth 8-3848] Net s_axilite_RVALID in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:92]
WARNING: [Synth 8-3848] Net s_axilite_RDATA in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:94]
WARNING: [Synth 8-3848] Net s_axilite_RRESP in module/entity thresholding_axi does not have driver. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv:95]
WARNING: [Synth 8-7129] Port cfg_en in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_we in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_a[13] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_a[12] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_a[11] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_a[10] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_a[9] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_a[8] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[19] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[18] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[17] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[16] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[15] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[14] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[13] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[12] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[11] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[10] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[9] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[8] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[7] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[6] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[5] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[4] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[3] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[2] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[1] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_d[0] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWREADY in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WREADY in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_BVALID in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_BRESP[1] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_BRESP[0] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_ARREADY in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RVALID in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[31] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[30] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[29] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[28] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[27] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[26] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[25] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[24] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[23] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[22] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[21] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[20] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[19] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[18] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[17] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[16] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[15] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[14] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[13] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[12] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[11] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[10] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[9] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[8] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[7] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[6] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[5] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[4] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[3] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[2] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[1] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RDATA[0] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RRESP[1] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_RRESP[0] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWVALID in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[15] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[14] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[13] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[12] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[11] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[10] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[9] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[8] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[7] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[6] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[5] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[4] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[3] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[2] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[1] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_AWADDR[0] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WVALID in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[31] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[30] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[29] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[28] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[27] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[26] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[25] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[24] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[23] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[22] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[21] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[20] in module thresholding_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axilite_WDATA[19] in module thresholding_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2872.480 ; gain = 397.746 ; free physical = 34656 ; free virtual = 75773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2875.449 ; gain = 400.715 ; free physical = 34610 ; free virtual = 75727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2875.449 ; gain = 400.715 ; free physical = 34610 ; free virtual = 75727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.449 ; gain = 0.000 ; free physical = 34462 ; free virtual = 75579
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.051 ; gain = 0.000 ; free physical = 33994 ; free virtual = 75111
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.863 ; gain = 19.812 ; free physical = 33988 ; free virtual = 75105
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.863 ; gain = 537.129 ; free physical = 33225 ; free virtual = 74343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3019.867 ; gain = 545.133 ; free physical = 33224 ; free virtual = 74343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3019.867 ; gain = 545.133 ; free physical = 33224 ; free virtual = 74342
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'genStages[7].genPE[0].Pf_reg[ptr]' and it is trimmed from '14' to '8' bits. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:303]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3019.867 ; gain = 545.133 ; free physical = 33123 ; free virtual = 74243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 24    
	               14 Bit    Registers := 15    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---ROMs : 
	                    ROMs := 8     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/impl/genStages[7].genPE[0].P_reg[ptr]' and it is trimmed from '14' to '8' bits. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:263]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]' and it is trimmed from '14' to '8' bits. [/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv:303]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3019.867 ; gain = 545.133 ; free physical = 33011 ; free virtual = 74131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------+-----------------------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                                | Depth x Width | Implemented As | 
+---------------------------------+-----------------------------------------------------------+---------------+----------------+
|finn_design_Thresholding_rtl_4_0 | sel                                                       | 64x20         | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel | 128x20        | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel | 256x20        | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel | 512x20        | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel | 1024x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel | 2048x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel | 4096x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel | 8192x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | sel                                                       | 64x20         | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel | 128x20        | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel | 256x20        | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel | 512x20        | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel | 1024x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel | 2048x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel | 4096x20       | Block RAM      | 
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel | 8192x20       | Block RAM      | 
+---------------------------------+-----------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.984 ; gain = 1001.250 ; free physical = 31167 ; free virtual = 72286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3476.984 ; gain = 1002.250 ; free physical = 31162 ; free virtual = 72281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3487.008 ; gain = 1012.273 ; free physical = 31138 ; free virtual = 72257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30572 ; free virtual = 71692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30572 ; free virtual = 71692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30608 ; free virtual = 71728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30608 ; free virtual = 71728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30608 ; free virtual = 71728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30608 ; free virtual = 71728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|finn_design_Thresholding_rtl_4_0 | inst/core/impl/genStages[7].genPE[0].Pf_reg[ptr][7] | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+---------------------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | blkStreamOutput.ADat_reg[17][0] | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    18|
|2     |LUT1     |     3|
|3     |LUT2     |    11|
|4     |LUT3     |     4|
|5     |LUT4     |   164|
|6     |LUT5     |     8|
|7     |LUT6     |     2|
|8     |RAMB18E2 |     6|
|14    |RAMB36E2 |     9|
|23    |SRL16E   |     7|
|24    |SRLC32E  |     8|
|25    |FDRE     |   463|
|26    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 30608 ; free virtual = 71728
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3510.820 ; gain = 899.672 ; free physical = 31000 ; free virtual = 72120
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3510.820 ; gain = 1036.086 ; free physical = 31000 ; free virtual = 72120
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3510.820 ; gain = 0.000 ; free physical = 31342 ; free virtual = 72462
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/core/impl/genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/core/impl/genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sel has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3510.820 ; gain = 0.000 ; free physical = 31319 ; free virtual = 72439
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bdfb4ec6
INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3510.820 ; gain = 2090.281 ; free physical = 31313 ; free virtual = 72433
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2618.339; main = 2444.916; forked = 373.040
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4384.387; main = 3493.148; forked = 1104.688
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.156 ; gain = 0.000 ; free physical = 31319 ; free virtual = 72439
INFO: [Common 17-1381] The checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_rtl_4_0_synth_1/finn_design_Thresholding_rtl_4_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file finn_design_Thresholding_rtl_4_0_utilization_synth.rpt -pb finn_design_Thresholding_rtl_4_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 10:04:21 2024...
