$date
	Sun Oct 23 09:21:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#729608
b10011 !
1"
#729610
b10011 &
b10011 %
1$
#729611
0"
#729614
b111010 &
b111010 %
#729618
b11101 &
b11101 %
#729622
b1011000 &
b1011000 %
#729626
b101100 &
b101100 %
#729630
b10110 &
b10110 %
#729634
b1011 &
b1011 %
#729638
b100010 &
b100010 %
#729642
b10001 &
b10001 %
#729646
b110100 &
b110100 %
#729650
b11010 &
b11010 %
#729654
b1101 &
b1101 %
#729658
b101000 &
b101000 %
#729662
b10100 &
b10100 %
#729666
b1010 &
b1010 %
#729670
b101 &
b101 %
#729674
b10000 &
b10000 %
#729678
b1000 &
b1000 %
#729682
b100 &
b100 %
#729686
b10 &
b10 %
#729690
b1 &
b1 %
1#
#729694
b0 &
0#
b0 %
0$
#1737750
b1100 &
b1100 %
1$
b1100 !
1"
#1737751
0"
#1737754
b110 &
b110 %
#1737758
b11 &
b11 %
#1737762
b1010 &
b1010 %
#1737766
b101 &
b101 %
#1737770
b10000 &
b10000 %
#1737774
b1000 &
b1000 %
#1737778
b100 &
b100 %
#1737782
b10 &
b10 %
#1737786
b1 &
b1 %
1#
#1737790
b0 &
0#
b0 %
0$
#2808437
b10 !
1"
#2808438
b10 &
b10 %
1$
#2808439
0"
#2808442
b1 &
b1 %
1#
#2808446
b0 &
0#
b0 %
0$
#4500012
