{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607344487827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607344487837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 20:34:47 2020 " "Processing started: Mon Dec 07 20:34:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607344487837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607344487837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TR5_FMC_HDMI -c TR5_FMC_HDMI " "Command: quartus_sta TR5_FMC_HDMI -c TR5_FMC_HDMI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607344487837 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607344487929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607344488922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607344488922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344488984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344488984 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dhp1 " "Entity dcfifo_dhp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607344491178 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1607344491178 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607344491227 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607344491243 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_FMC_HDMI.SDC " "Reading SDC File: 'TR5_FMC_HDMI.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607344491261 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607344491264 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607344491264 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607344491264 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344491264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1607344491265 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344491370 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607344491370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344491430 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607344491440 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607344491498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607344492088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607344492088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.013 " "Worst-case setup slack is -0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 HDMI_TX_PCLK  " "   -0.013              -0.013 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 HDMI_RX_PCLK  " "    1.224               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.889               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.889               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.288               0.000 OSC_50_B8D  " "   10.288               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.058               0.000 altera_reserved_tck  " "   13.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344492100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.116               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 OSC_50_B8D  " "    0.139               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 HDMI_RX_PCLK  " "    0.153               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 HDMI_TX_PCLK  " "    0.302               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344492214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.143 " "Worst-case recovery slack is 13.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.143               0.000 OSC_50_B8D  " "   13.143               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.686               0.000 altera_reserved_tck  " "   15.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344492237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.309 " "Worst-case removal slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 OSC_50_B8D  " "    0.309               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344492260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.598               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.701               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.828               0.000 HDMI_RX_PCLK  " "    2.828               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.441               0.000 OSC_50_B8D  " "    9.441               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.040               0.000 altera_reserved_tck  " "   16.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344492270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344492270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.113 ns " "Worst Case Available Settling Time: 18.113 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344492327 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344492327 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607344492335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607344492454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607344495024 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344495512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607344495512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344495512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.131 " "Worst-case setup slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 HDMI_TX_PCLK  " "    0.131               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 HDMI_RX_PCLK  " "    1.389               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.065               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.065               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.026               0.000 OSC_50_B8D  " "   11.026               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.236               0.000 altera_reserved_tck  " "   13.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344495813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 OSC_50_B8D  " "    0.184               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 HDMI_RX_PCLK  " "    0.207               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 HDMI_TX_PCLK  " "    0.253               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344495915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.672 " "Worst-case recovery slack is 13.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.672               0.000 OSC_50_B8D  " "   13.672               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.669               0.000 altera_reserved_tck  " "   15.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344495942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.396 " "Worst-case removal slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 OSC_50_B8D  " "    0.396               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 altera_reserved_tck  " "    0.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344495967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.582               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.696               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.773               0.000 HDMI_RX_PCLK  " "    2.773               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.388               0.000 OSC_50_B8D  " "    9.388               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.145               0.000 altera_reserved_tck  " "   16.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344495976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344495976 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.141 ns " "Worst Case Available Settling Time: 18.141 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344496030 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344496030 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607344496043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607344496247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607344498460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344498970 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607344498970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344498970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.511 " "Worst-case setup slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 HDMI_TX_PCLK  " "    0.511               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.688               0.000 HDMI_RX_PCLK  " "    1.688               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.195               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.195               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.604               0.000 OSC_50_B8D  " "   13.604               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.589               0.000 altera_reserved_tck  " "   14.589               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344499134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.061 " "Worst-case hold slack is 0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 altera_reserved_tck  " "    0.061               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.071               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 HDMI_TX_PCLK  " "    0.079               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 OSC_50_B8D  " "    0.085               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 HDMI_RX_PCLK  " "    0.095               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344499259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.341 " "Worst-case recovery slack is 15.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.341               0.000 OSC_50_B8D  " "   15.341               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.328               0.000 altera_reserved_tck  " "   16.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344499289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.218 " "Worst-case removal slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 OSC_50_B8D  " "    0.218               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 altera_reserved_tck  " "    0.373               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344499348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.594               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.518               0.000 HDMI_RX_PCLK  " "    2.518               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.756               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.756               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 OSC_50_B8D  " "    9.132               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.942               0.000 altera_reserved_tck  " "   15.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344499359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344499359 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.816 ns " "Worst Case Available Settling Time: 18.816 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344499412 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344499412 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607344499420 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607344499937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607344499937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344499937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.598 " "Worst-case setup slack is 0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 HDMI_TX_PCLK  " "    0.598               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 HDMI_RX_PCLK  " "    1.703               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.356               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.356               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.027               0.000 OSC_50_B8D  " "   14.027               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.727               0.000 altera_reserved_tck  " "   14.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344500052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 HDMI_TX_PCLK  " "    0.028               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 altera_reserved_tck  " "    0.054               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.073               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 OSC_50_B8D  " "    0.134               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 HDMI_RX_PCLK  " "    0.143               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344500160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.627 " "Worst-case recovery slack is 15.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.627               0.000 OSC_50_B8D  " "   15.627               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.380               0.000 altera_reserved_tck  " "   16.380               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344500198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.255 " "Worst-case removal slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 OSC_50_B8D  " "    0.255               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344500224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.620               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.620               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.519               0.000 HDMI_RX_PCLK  " "    2.519               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.772               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.133               0.000 OSC_50_B8D  " "    9.133               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.947               0.000 altera_reserved_tck  " "   15.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607344500247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607344500247 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.920 ns " "Worst Case Available Settling Time: 18.920 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607344500301 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607344500301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607344501663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607344501663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5663 " "Peak virtual memory: 5663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607344501830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 20:35:01 2020 " "Processing ended: Mon Dec 07 20:35:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607344501830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607344501830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607344501830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607344501830 ""}
