{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0986,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09957,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0013991,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00250876,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000995507,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00250876,
	"finish__design__instance__count__class:buffer": 12,
	"finish__design__instance__area__class:buffer": 14.896,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 18.354,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 8.778,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.064,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 134,
	"finish__design__instance__area__class:multi_input_combinational_cell": 190.19,
	"finish__design__instance__count": 225,
	"finish__design__instance__area": 399.532,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.407211,
	"finish__clock__skew__setup": 0.000703826,
	"finish__clock__skew__hold": 0.000703826,
	"finish__timing__drv__max_slew_limit": 0.723889,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.758913,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0003365,
	"finish__power__switching__total": 0.000111651,
	"finish__power__leakage__total": 8.37713e-06,
	"finish__power__total": 0.000456529,
	"finish__design__io": 25,
	"finish__design__die__area": 1372.33,
	"finish__design__core__area": 1168.27,
	"finish__design__instance__count": 273,
	"finish__design__instance__area": 412.3,
	"finish__design__instance__count__stdcell": 273,
	"finish__design__instance__area__stdcell": 412.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.352914,
	"finish__design__instance__utilization__stdcell": 0.352914,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4392,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4392,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}