

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_uart.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 UART hardware.  
<a href="#details">More...</a></p>

<p><a href="lm3s__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc48adee237d287ab71e3fbaca4bf593"></a><!-- doxytag: member="lm3s_uart.h::UART_O_DR" ref="adc48adee237d287ab71e3fbaca4bf593" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593">UART_O_DR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dbed257c378b616843052cb564efd4b"></a><!-- doxytag: member="lm3s_uart.h::UART_O_RSR" ref="a1dbed257c378b616843052cb564efd4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a1dbed257c378b616843052cb564efd4b">UART_O_RSR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0338f9839573e68a0db212248f4767c4"></a><!-- doxytag: member="lm3s_uart.h::UART_O_ECR" ref="a0338f9839573e68a0db212248f4767c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a0338f9839573e68a0db212248f4767c4">UART_O_ECR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f8d2f587631f6c70eb27ce916732643"></a><!-- doxytag: member="lm3s_uart.h::UART_O_FR" ref="a6f8d2f587631f6c70eb27ce916732643" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643">UART_O_FR</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ac18f78e0d57a357fc3fec5379af002"></a><!-- doxytag: member="lm3s_uart.h::UART_O_ILPR" ref="a6ac18f78e0d57a357fc3fec5379af002" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6ac18f78e0d57a357fc3fec5379af002">UART_O_ILPR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e135cdae92f70b7c3b414ffcd092ff4"></a><!-- doxytag: member="lm3s_uart.h::UART_O_IBRD" ref="a8e135cdae92f70b7c3b414ffcd092ff4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a8e135cdae92f70b7c3b414ffcd092ff4">UART_O_IBRD</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeaea40410b7f3d18460764b9fe39f99"></a><!-- doxytag: member="lm3s_uart.h::UART_O_FBRD" ref="afeaea40410b7f3d18460764b9fe39f99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#afeaea40410b7f3d18460764b9fe39f99">UART_O_FBRD</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf8355fa17141880c6e0c6274620ed95"></a><!-- doxytag: member="lm3s_uart.h::UART_O_LCRH" ref="abf8355fa17141880c6e0c6274620ed95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abf8355fa17141880c6e0c6274620ed95">UART_O_LCRH</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ae1a404013c3493b05a2f59d6e7f1b4"></a><!-- doxytag: member="lm3s_uart.h::UART_O_CTL" ref="a9ae1a404013c3493b05a2f59d6e7f1b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a9ae1a404013c3493b05a2f59d6e7f1b4">UART_O_CTL</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c6a01cfe4b688511ad9dbb84ad8da74"></a><!-- doxytag: member="lm3s_uart.h::UART_O_IFLS" ref="a1c6a01cfe4b688511ad9dbb84ad8da74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a1c6a01cfe4b688511ad9dbb84ad8da74">UART_O_IFLS</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25a4128a90464dc71d5cf03c2e2e1428"></a><!-- doxytag: member="lm3s_uart.h::UART_O_IM" ref="a25a4128a90464dc71d5cf03c2e2e1428" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a25a4128a90464dc71d5cf03c2e2e1428">UART_O_IM</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5161a53c6423bbea69a8b4a8093af860"></a><!-- doxytag: member="lm3s_uart.h::UART_O_RIS" ref="a5161a53c6423bbea69a8b4a8093af860" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a5161a53c6423bbea69a8b4a8093af860">UART_O_RIS</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a844d9766dfffbeba2785ec6122203c"></a><!-- doxytag: member="lm3s_uart.h::UART_O_MIS" ref="a6a844d9766dfffbeba2785ec6122203c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6a844d9766dfffbeba2785ec6122203c">UART_O_MIS</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06bc44dcb01536832a757b06cb490f1f"></a><!-- doxytag: member="lm3s_uart.h::UART_O_ICR" ref="a06bc44dcb01536832a757b06cb490f1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a06bc44dcb01536832a757b06cb490f1f">UART_O_ICR</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a989062ca6a98452e73a26f9ccb456e"></a><!-- doxytag: member="lm3s_uart.h::UART_O_DMACTL" ref="a3a989062ca6a98452e73a26f9ccb456e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3a989062ca6a98452e73a26f9ccb456e">UART_O_DMACTL</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37799d18b77ae239026c515774d5e005"></a><!-- doxytag: member="lm3s_uart.h::UART_O_LCTL" ref="a37799d18b77ae239026c515774d5e005" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a37799d18b77ae239026c515774d5e005">UART_O_LCTL</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23dedde27cbd255e38cb4f3d35499abe"></a><!-- doxytag: member="lm3s_uart.h::UART_O_LSS" ref="a23dedde27cbd255e38cb4f3d35499abe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a23dedde27cbd255e38cb4f3d35499abe">UART_O_LSS</a>&#160;&#160;&#160;0x00000094</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c9650c5c31bf40307fb4e434f9c6480"></a><!-- doxytag: member="lm3s_uart.h::UART_O_LTIM" ref="a8c9650c5c31bf40307fb4e434f9c6480" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a8c9650c5c31bf40307fb4e434f9c6480">UART_O_LTIM</a>&#160;&#160;&#160;0x00000098</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the UART register offsets. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addc33d9ca903b5498498845fedcc2406"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_OE" ref="addc33d9ca903b5498498845fedcc2406" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#addc33d9ca903b5498498845fedcc2406">UART_DR_OE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8abd67385293e64f5736e5faddc68909"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_BE" ref="a8abd67385293e64f5736e5faddc68909" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a8abd67385293e64f5736e5faddc68909">UART_DR_BE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ce57f5f6c7670322e73a4156223a03c"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_PE" ref="a3ce57f5f6c7670322e73a4156223a03c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3ce57f5f6c7670322e73a4156223a03c">UART_DR_PE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a759524d95ccfeb42ae6973ef1e727e92"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_FE" ref="a759524d95ccfeb42ae6973ef1e727e92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a759524d95ccfeb42ae6973ef1e727e92">UART_DR_FE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22aaf05ea69d127eaf6691a66bdbc5ee"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_DATA_M" ref="a22aaf05ea69d127eaf6691a66bdbc5ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee">UART_DR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1238f002497a06f1f8b9647e02d905f8"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_DATA_S" ref="a1238f002497a06f1f8b9647e02d905f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a1238f002497a06f1f8b9647e02d905f8">UART_DR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d66e764b50faba0d5327e912b6d85a3"></a><!-- doxytag: member="lm3s_uart.h::UART_RSR_OE" ref="a7d66e764b50faba0d5327e912b6d85a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7d66e764b50faba0d5327e912b6d85a3">UART_RSR_OE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RSR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59aa21bf1e8bbec3739106f17e956188"></a><!-- doxytag: member="lm3s_uart.h::UART_RSR_BE" ref="a59aa21bf1e8bbec3739106f17e956188" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a59aa21bf1e8bbec3739106f17e956188">UART_RSR_BE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RSR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae017de851d1d1433b4b968b74ed4446b"></a><!-- doxytag: member="lm3s_uart.h::UART_RSR_PE" ref="ae017de851d1d1433b4b968b74ed4446b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae017de851d1d1433b4b968b74ed4446b">UART_RSR_PE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RSR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9663ec3a20819ba90fc7c8e6a3c17cf"></a><!-- doxytag: member="lm3s_uart.h::UART_RSR_FE" ref="ad9663ec3a20819ba90fc7c8e6a3c17cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf">UART_RSR_FE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RSR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e2fd728c428647e0dd5e4d89b45f28c"></a><!-- doxytag: member="lm3s_uart.h::UART_ECR_DATA_M" ref="a0e2fd728c428647e0dd5e4d89b45f28c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a0e2fd728c428647e0dd5e4d89b45f28c">UART_ECR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ECR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15305879106cb8097452efa867da3361"></a><!-- doxytag: member="lm3s_uart.h::UART_ECR_DATA_S" ref="a15305879106cb8097452efa867da3361" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a15305879106cb8097452efa867da3361">UART_ECR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ECR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb20835dd6fb79b8271e10227e0dc4e8"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_RI" ref="adb20835dd6fb79b8271e10227e0dc4e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#adb20835dd6fb79b8271e10227e0dc4e8">UART_FR_RI</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08ea2055746abf83b7336ae08dd1c92d"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_TXFE" ref="a08ea2055746abf83b7336ae08dd1c92d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a08ea2055746abf83b7336ae08dd1c92d">UART_FR_TXFE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a842ff6a0449123ede0b5b93425ce902c"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_RXFF" ref="a842ff6a0449123ede0b5b93425ce902c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a842ff6a0449123ede0b5b93425ce902c">UART_FR_RXFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f6a08ae8a3005e737005cbd607081b1"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_TXFF" ref="a2f6a08ae8a3005e737005cbd607081b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2f6a08ae8a3005e737005cbd607081b1">UART_FR_TXFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ba067e6425a6c5b5aca79874c549364"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_RXFE" ref="a9ba067e6425a6c5b5aca79874c549364" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a9ba067e6425a6c5b5aca79874c549364">UART_FR_RXFE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39a3e9403d1914dba75ca838fdc73364"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_BUSY" ref="a39a3e9403d1914dba75ca838fdc73364" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a39a3e9403d1914dba75ca838fdc73364">UART_FR_BUSY</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24c4b36cb706e0ea9670ead42b7f3e32"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_DCD" ref="a24c4b36cb706e0ea9670ead42b7f3e32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a24c4b36cb706e0ea9670ead42b7f3e32">UART_FR_DCD</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4614bcc7c742e39235c90ad6003611fd"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_DSR" ref="a4614bcc7c742e39235c90ad6003611fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4614bcc7c742e39235c90ad6003611fd">UART_FR_DSR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f708d80e15117726f4faf915fc8c349"></a><!-- doxytag: member="lm3s_uart.h::UART_FR_CTS" ref="a3f708d80e15117726f4faf915fc8c349" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3f708d80e15117726f4faf915fc8c349">UART_FR_CTS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b31bca37f095f00620628f598a53e7b"></a><!-- doxytag: member="lm3s_uart.h::UART_ILPR_ILPDVSR_M" ref="a7b31bca37f095f00620628f598a53e7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7b31bca37f095f00620628f598a53e7b">UART_ILPR_ILPDVSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ILPR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a366b9600de152cf525a34e1a53af0116"></a><!-- doxytag: member="lm3s_uart.h::UART_ILPR_ILPDVSR_S" ref="a366b9600de152cf525a34e1a53af0116" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a366b9600de152cf525a34e1a53af0116">UART_ILPR_ILPDVSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ILPR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ace3260bf95c7829602c4912aa6eda9"></a><!-- doxytag: member="lm3s_uart.h::UART_IBRD_DIVINT_M" ref="a5ace3260bf95c7829602c4912aa6eda9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a5ace3260bf95c7829602c4912aa6eda9">UART_IBRD_DIVINT_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IBRD register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae448b4ac43adabad43d706c24ff963cc"></a><!-- doxytag: member="lm3s_uart.h::UART_IBRD_DIVINT_S" ref="ae448b4ac43adabad43d706c24ff963cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae448b4ac43adabad43d706c24ff963cc">UART_IBRD_DIVINT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IBRD register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8c12af23a427c4e085543c1f06a6cb"></a><!-- doxytag: member="lm3s_uart.h::UART_FBRD_DIVFRAC_M" ref="ada8c12af23a427c4e085543c1f06a6cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ada8c12af23a427c4e085543c1f06a6cb">UART_FBRD_DIVFRAC_M</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FBRD register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7084e060e2194b060761767eacfdf7ca"></a><!-- doxytag: member="lm3s_uart.h::UART_FBRD_DIVFRAC_S" ref="a7084e060e2194b060761767eacfdf7ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7084e060e2194b060761767eacfdf7ca">UART_FBRD_DIVFRAC_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FBRD register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44c6291aea20dfcb8d75fc9d47c1ee10"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_SPS" ref="a44c6291aea20dfcb8d75fc9d47c1ee10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10">UART_LCRH_SPS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56360a8705e6e82d4937a20972b82d69"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_WLEN_M" ref="a56360a8705e6e82d4937a20972b82d69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a56360a8705e6e82d4937a20972b82d69">UART_LCRH_WLEN_M</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b26de9efce73ee468f7060ef685bf85"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_WLEN_5" ref="a2b26de9efce73ee468f7060ef685bf85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2b26de9efce73ee468f7060ef685bf85">UART_LCRH_WLEN_5</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6458da85c7d1c15e3f1b6a70893ab906"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_WLEN_6" ref="a6458da85c7d1c15e3f1b6a70893ab906" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6458da85c7d1c15e3f1b6a70893ab906">UART_LCRH_WLEN_6</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c312edc8c30df376cbb7a702d799c12"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_WLEN_7" ref="a3c312edc8c30df376cbb7a702d799c12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3c312edc8c30df376cbb7a702d799c12">UART_LCRH_WLEN_7</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0e27af519dfbffe6d6a50942bdf30f7"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_WLEN_8" ref="ae0e27af519dfbffe6d6a50942bdf30f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae0e27af519dfbffe6d6a50942bdf30f7">UART_LCRH_WLEN_8</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac63fc7bdadb98a24125de76e1468510e"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_FEN" ref="ac63fc7bdadb98a24125de76e1468510e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ac63fc7bdadb98a24125de76e1468510e">UART_LCRH_FEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aa637fc03bb39a175932d19c48e2e5b"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_STP2" ref="a3aa637fc03bb39a175932d19c48e2e5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3aa637fc03bb39a175932d19c48e2e5b">UART_LCRH_STP2</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff1a8a6c54483dbf84d1902397d47b7b"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_EPS" ref="aff1a8a6c54483dbf84d1902397d47b7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aff1a8a6c54483dbf84d1902397d47b7b">UART_LCRH_EPS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1d5a9b375d10c260bf2e7b85bcbfe0b"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_PEN" ref="af1d5a9b375d10c260bf2e7b85bcbfe0b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b">UART_LCRH_PEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80da31de1b31f9d4cd25906e43a9a919"></a><!-- doxytag: member="lm3s_uart.h::UART_LCRH_BRK" ref="a80da31de1b31f9d4cd25906e43a9a919" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a80da31de1b31f9d4cd25906e43a9a919">UART_LCRH_BRK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25c8b58bfb4a36de3f897c2863888856"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_CTSEN" ref="a25c8b58bfb4a36de3f897c2863888856" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a25c8b58bfb4a36de3f897c2863888856">UART_CTL_CTSEN</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75a515e952135c324c71b86c1c39991c"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_RTSEN" ref="a75a515e952135c324c71b86c1c39991c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a75a515e952135c324c71b86c1c39991c">UART_CTL_RTSEN</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfa4cdce464b8d60caafc85a577cc2d4"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_RTS" ref="abfa4cdce464b8d60caafc85a577cc2d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abfa4cdce464b8d60caafc85a577cc2d4">UART_CTL_RTS</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64e1cffe33d4ea911bf3f32bf6baf584"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_DTR" ref="a64e1cffe33d4ea911bf3f32bf6baf584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a64e1cffe33d4ea911bf3f32bf6baf584">UART_CTL_DTR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d522022557e403572e518db25b3cf5c"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_RXE" ref="a4d522022557e403572e518db25b3cf5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4d522022557e403572e518db25b3cf5c">UART_CTL_RXE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac81859db681e3918f88e0f7aea596a06"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_TXE" ref="ac81859db681e3918f88e0f7aea596a06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ac81859db681e3918f88e0f7aea596a06">UART_CTL_TXE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6ac64f4d5b8d6377bfd1d3799813710"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_LBE" ref="ad6ac64f4d5b8d6377bfd1d3799813710" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710">UART_CTL_LBE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe830fab8bf36f567e24c9b09f8660df"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_LIN" ref="afe830fab8bf36f567e24c9b09f8660df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#afe830fab8bf36f567e24c9b09f8660df">UART_CTL_LIN</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e25d885a9f3a9afed6cae6cbda20273"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_HSE" ref="a0e25d885a9f3a9afed6cae6cbda20273" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a0e25d885a9f3a9afed6cae6cbda20273">UART_CTL_HSE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ba876fdc237d15d664750dc8035264"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_EOT" ref="a94ba876fdc237d15d664750dc8035264" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a94ba876fdc237d15d664750dc8035264">UART_CTL_EOT</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1df1c7e40e3fb26b09e99f3a15105f6"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_SMART" ref="ad1df1c7e40e3fb26b09e99f3a15105f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ad1df1c7e40e3fb26b09e99f3a15105f6">UART_CTL_SMART</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabde3e1386574ce4f971c731fe5cd478"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_SIRLP" ref="aabde3e1386574ce4f971c731fe5cd478" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aabde3e1386574ce4f971c731fe5cd478">UART_CTL_SIRLP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b9bcd2c0a0180f3a61c1aa0afa36697"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_SIREN" ref="a5b9bcd2c0a0180f3a61c1aa0afa36697" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a5b9bcd2c0a0180f3a61c1aa0afa36697">UART_CTL_SIREN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d170d515d0d3082a4a4720c2a8c4fde"></a><!-- doxytag: member="lm3s_uart.h::UART_CTL_UARTEN" ref="a3d170d515d0d3082a4a4720c2a8c4fde" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde">UART_CTL_UARTEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab59634e01aae08d0f8e4dfc07d3e4f2a"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX_M" ref="ab59634e01aae08d0f8e4dfc07d3e4f2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab59634e01aae08d0f8e4dfc07d3e4f2a">UART_IFLS_RX_M</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4900202b2ff31ed0a12b5742dbc24bf"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX1_8" ref="ab4900202b2ff31ed0a12b5742dbc24bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab4900202b2ff31ed0a12b5742dbc24bf">UART_IFLS_RX1_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e52819e38918fe902ea64e3c3eaaa24"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX2_8" ref="a6e52819e38918fe902ea64e3c3eaaa24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6e52819e38918fe902ea64e3c3eaaa24">UART_IFLS_RX2_8</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1daffda1d572d2e0ab26a61e1a7586a6"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX4_8" ref="a1daffda1d572d2e0ab26a61e1a7586a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a1daffda1d572d2e0ab26a61e1a7586a6">UART_IFLS_RX4_8</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb827d5cbe37db0d49df5c2a1ff10c52"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX6_8" ref="abb827d5cbe37db0d49df5c2a1ff10c52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abb827d5cbe37db0d49df5c2a1ff10c52">UART_IFLS_RX6_8</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a130ca29814118526aed223296348e951"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX7_8" ref="a130ca29814118526aed223296348e951" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a130ca29814118526aed223296348e951">UART_IFLS_RX7_8</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34d7f62cc93dc2490604bcf4e6afcb1f"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX_M" ref="a34d7f62cc93dc2490604bcf4e6afcb1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a34d7f62cc93dc2490604bcf4e6afcb1f">UART_IFLS_TX_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5b9a2117068af5a87a9897487100b18"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX1_8" ref="af5b9a2117068af5a87a9897487100b18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#af5b9a2117068af5a87a9897487100b18">UART_IFLS_TX1_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a047badc38e4a7f3cd80fd8f8d652080f"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX2_8" ref="a047badc38e4a7f3cd80fd8f8d652080f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a047badc38e4a7f3cd80fd8f8d652080f">UART_IFLS_TX2_8</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac74dc6ca9e964467043b0a884e2cc497"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX4_8" ref="ac74dc6ca9e964467043b0a884e2cc497" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ac74dc6ca9e964467043b0a884e2cc497">UART_IFLS_TX4_8</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a436bb4f6fc96c00ab01eedb2e70cf271"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX6_8" ref="a436bb4f6fc96c00ab01eedb2e70cf271" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a436bb4f6fc96c00ab01eedb2e70cf271">UART_IFLS_TX6_8</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29245e96e6204fa081642971ee65e103"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX7_8" ref="a29245e96e6204fa081642971ee65e103" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a29245e96e6204fa081642971ee65e103">UART_IFLS_TX7_8</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b11e7cfa01c185335cb158f34db2ba3"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_LME5IM" ref="a3b11e7cfa01c185335cb158f34db2ba3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3b11e7cfa01c185335cb158f34db2ba3">UART_IM_LME5IM</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abde8ea82682a67057ad6541d737c9451"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_LME1IM" ref="abde8ea82682a67057ad6541d737c9451" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abde8ea82682a67057ad6541d737c9451">UART_IM_LME1IM</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedf14b595013f396376ba168660967f2"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_LMSBIM" ref="aedf14b595013f396376ba168660967f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aedf14b595013f396376ba168660967f2">UART_IM_LMSBIM</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31eb54dcaa6a8b8f0cfa9b2546ecf90a"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_OEIM" ref="a31eb54dcaa6a8b8f0cfa9b2546ecf90a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a31eb54dcaa6a8b8f0cfa9b2546ecf90a">UART_IM_OEIM</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46f192668edb0a97e140d59d561f8018"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_BEIM" ref="a46f192668edb0a97e140d59d561f8018" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a46f192668edb0a97e140d59d561f8018">UART_IM_BEIM</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82fb24baaca8bb73091c345efce113ba"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_PEIM" ref="a82fb24baaca8bb73091c345efce113ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a82fb24baaca8bb73091c345efce113ba">UART_IM_PEIM</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1bc63532f94fa71e77b820c211642e9"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_FEIM" ref="aa1bc63532f94fa71e77b820c211642e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa1bc63532f94fa71e77b820c211642e9">UART_IM_FEIM</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a527c259858bfb707366288c0469c38e2"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_RTIM" ref="a527c259858bfb707366288c0469c38e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a527c259858bfb707366288c0469c38e2">UART_IM_RTIM</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a390d47a4075123384c44717159d4bd"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_TXIM" ref="a2a390d47a4075123384c44717159d4bd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2a390d47a4075123384c44717159d4bd">UART_IM_TXIM</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abad98dd5a214f571cb0dca49383fed17"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_RXIM" ref="abad98dd5a214f571cb0dca49383fed17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abad98dd5a214f571cb0dca49383fed17">UART_IM_RXIM</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ef308e1cff2b3ddd6ae4c2bb0c85bc1"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_DSRMIM" ref="a9ef308e1cff2b3ddd6ae4c2bb0c85bc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a9ef308e1cff2b3ddd6ae4c2bb0c85bc1">UART_IM_DSRMIM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd8110726b914743273dd0328813e87c"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_DCDMIM" ref="afd8110726b914743273dd0328813e87c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#afd8110726b914743273dd0328813e87c">UART_IM_DCDMIM</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6074fe2122c83eea06b72ba0e201cf3"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_CTSMIM" ref="aa6074fe2122c83eea06b72ba0e201cf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa6074fe2122c83eea06b72ba0e201cf3">UART_IM_CTSMIM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace4a07ed63028cd83d76716aa6e9b094"></a><!-- doxytag: member="lm3s_uart.h::UART_IM_RIMIM" ref="ace4a07ed63028cd83d76716aa6e9b094" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ace4a07ed63028cd83d76716aa6e9b094">UART_IM_RIMIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64a58819a113b0fcc80f83c2c2ae4ea0"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_LME5RIS" ref="a64a58819a113b0fcc80f83c2c2ae4ea0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a64a58819a113b0fcc80f83c2c2ae4ea0">UART_RIS_LME5RIS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a032d9efd9f87b55110a4879e570b92a2"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_LME1RIS" ref="a032d9efd9f87b55110a4879e570b92a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a032d9efd9f87b55110a4879e570b92a2">UART_RIS_LME1RIS</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5625cfb56a0867268fb1ab1e1dcbb76"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_LMSBRIS" ref="af5625cfb56a0867268fb1ab1e1dcbb76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#af5625cfb56a0867268fb1ab1e1dcbb76">UART_RIS_LMSBRIS</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11d8e1b1aba3ace167d233a5d09b7fca"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_OERIS" ref="a11d8e1b1aba3ace167d233a5d09b7fca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca">UART_RIS_OERIS</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a303312aa60ec145d3c5d780a75a05f40"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_BERIS" ref="a303312aa60ec145d3c5d780a75a05f40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a303312aa60ec145d3c5d780a75a05f40">UART_RIS_BERIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2246a028ff7429bcddfdc9735a9a7481"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_PERIS" ref="a2246a028ff7429bcddfdc9735a9a7481" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2246a028ff7429bcddfdc9735a9a7481">UART_RIS_PERIS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe6a00b730c17b146b148fdc5013a786"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_FERIS" ref="afe6a00b730c17b146b148fdc5013a786" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#afe6a00b730c17b146b148fdc5013a786">UART_RIS_FERIS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b0800b96f3dba1a382944049fe752de"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_RTRIS" ref="a6b0800b96f3dba1a382944049fe752de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6b0800b96f3dba1a382944049fe752de">UART_RIS_RTRIS</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a015712c3da86b67df5d3476b916c7d5a"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_TXRIS" ref="a015712c3da86b67df5d3476b916c7d5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a015712c3da86b67df5d3476b916c7d5a">UART_RIS_TXRIS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5316f24cbc5dfe26fdb08fb554d36e4c"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_RXRIS" ref="a5316f24cbc5dfe26fdb08fb554d36e4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c">UART_RIS_RXRIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1e640710c7bb7d547ba1fbc01e9dfa4"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_DSRRIS" ref="af1e640710c7bb7d547ba1fbc01e9dfa4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#af1e640710c7bb7d547ba1fbc01e9dfa4">UART_RIS_DSRRIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ed9ab1103bebad89bdfd97367d3c40f"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_DCDRIS" ref="a0ed9ab1103bebad89bdfd97367d3c40f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a0ed9ab1103bebad89bdfd97367d3c40f">UART_RIS_DCDRIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae69f897d7b1b83d511226c5220a69e6e"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_CTSRIS" ref="ae69f897d7b1b83d511226c5220a69e6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae69f897d7b1b83d511226c5220a69e6e">UART_RIS_CTSRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83b28652a3ba759e94aba7c23c99b8fd"></a><!-- doxytag: member="lm3s_uart.h::UART_RIS_RIRIS" ref="a83b28652a3ba759e94aba7c23c99b8fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a83b28652a3ba759e94aba7c23c99b8fd">UART_RIS_RIRIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bed18b6b1c5ae271c2e7020a3310e31"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_LME5MIS" ref="a7bed18b6b1c5ae271c2e7020a3310e31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7bed18b6b1c5ae271c2e7020a3310e31">UART_MIS_LME5MIS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89becfe5167ac48d9833ee7b5e8f7a17"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_LME1MIS" ref="a89becfe5167ac48d9833ee7b5e8f7a17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a89becfe5167ac48d9833ee7b5e8f7a17">UART_MIS_LME1MIS</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05ae109553f426a7e05073394f39361f"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_LMSBMIS" ref="a05ae109553f426a7e05073394f39361f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a05ae109553f426a7e05073394f39361f">UART_MIS_LMSBMIS</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedbd4da61074ef1d9dca18fab28e759a"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_OEMIS" ref="aedbd4da61074ef1d9dca18fab28e759a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aedbd4da61074ef1d9dca18fab28e759a">UART_MIS_OEMIS</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa556f30b086326cae5664fcd21828f89"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_BEMIS" ref="aa556f30b086326cae5664fcd21828f89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa556f30b086326cae5664fcd21828f89">UART_MIS_BEMIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a673bd27ed474a3a027a064f7e085c3"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_PEMIS" ref="a7a673bd27ed474a3a027a064f7e085c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7a673bd27ed474a3a027a064f7e085c3">UART_MIS_PEMIS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78e27e0733dcfe5b63508668d8f16003"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_FEMIS" ref="a78e27e0733dcfe5b63508668d8f16003" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a78e27e0733dcfe5b63508668d8f16003">UART_MIS_FEMIS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a204c9da24bd07516220e8d42604e0fbc"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_RTMIS" ref="a204c9da24bd07516220e8d42604e0fbc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a204c9da24bd07516220e8d42604e0fbc">UART_MIS_RTMIS</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60d34063d4ba4c39b7068b4211a5fb65"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_TXMIS" ref="a60d34063d4ba4c39b7068b4211a5fb65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a60d34063d4ba4c39b7068b4211a5fb65">UART_MIS_TXMIS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51ffb88d9f19dcc1852cdd09cae56a49"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_RXMIS" ref="a51ffb88d9f19dcc1852cdd09cae56a49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49">UART_MIS_RXMIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa329f8b2662870a49fb94ddb364ddf2e"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_DSRMIS" ref="aa329f8b2662870a49fb94ddb364ddf2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa329f8b2662870a49fb94ddb364ddf2e">UART_MIS_DSRMIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cf7eb28c6d168a4062d25ee32ada391"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_DCDMIS" ref="a5cf7eb28c6d168a4062d25ee32ada391" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a5cf7eb28c6d168a4062d25ee32ada391">UART_MIS_DCDMIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e08cdd4220d37ffaf4fbc8ca6fe007a"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_CTSMIS" ref="a0e08cdd4220d37ffaf4fbc8ca6fe007a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a0e08cdd4220d37ffaf4fbc8ca6fe007a">UART_MIS_CTSMIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeeb9ee047b8b0086ecbe987e6fe34fe"></a><!-- doxytag: member="lm3s_uart.h::UART_MIS_RIMIS" ref="abeeb9ee047b8b0086ecbe987e6fe34fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abeeb9ee047b8b0086ecbe987e6fe34fe">UART_MIS_RIMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2764984b545e301b9bd9d930e50fe89b"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_LME5MIC" ref="a2764984b545e301b9bd9d930e50fe89b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2764984b545e301b9bd9d930e50fe89b">UART_ICR_LME5MIC</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80acb2d705db562d1dd5afe24f1ec1f6"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_LME1MIC" ref="a80acb2d705db562d1dd5afe24f1ec1f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a80acb2d705db562d1dd5afe24f1ec1f6">UART_ICR_LME1MIC</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca7e5e933eea245bd42ae79e30970f77"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_LMSBMIC" ref="aca7e5e933eea245bd42ae79e30970f77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aca7e5e933eea245bd42ae79e30970f77">UART_ICR_LMSBMIC</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2702ef112b66762428860496a17d5ac7"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_OEIC" ref="a2702ef112b66762428860496a17d5ac7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2702ef112b66762428860496a17d5ac7">UART_ICR_OEIC</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7871455810b637d6dabd49f93e9f938"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_BEIC" ref="aa7871455810b637d6dabd49f93e9f938" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa7871455810b637d6dabd49f93e9f938">UART_ICR_BEIC</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cab3fec193ca085929fb647fb172a51"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_PEIC" ref="a6cab3fec193ca085929fb647fb172a51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6cab3fec193ca085929fb647fb172a51">UART_ICR_PEIC</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfd4c00cc220a03cf93ea650992ac74c"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_FEIC" ref="acfd4c00cc220a03cf93ea650992ac74c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#acfd4c00cc220a03cf93ea650992ac74c">UART_ICR_FEIC</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65814d8aaa727ed2aa9405f9e4dbed93"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_RTIC" ref="a65814d8aaa727ed2aa9405f9e4dbed93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93">UART_ICR_RTIC</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3da8a34e068343959956f8bb62be16b"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_TXIC" ref="ab3da8a34e068343959956f8bb62be16b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab3da8a34e068343959956f8bb62be16b">UART_ICR_TXIC</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55a9e3dbecd089ab7e2859a62a1227ed"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_RXIC" ref="a55a9e3dbecd089ab7e2859a62a1227ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed">UART_ICR_RXIC</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae76269b9ed0f6aac0954d6143f483b08"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_DSRMIC" ref="ae76269b9ed0f6aac0954d6143f483b08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae76269b9ed0f6aac0954d6143f483b08">UART_ICR_DSRMIC</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ee0eb1ca1a80356fa594512941fa192"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_DCDMIC" ref="a4ee0eb1ca1a80356fa594512941fa192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4ee0eb1ca1a80356fa594512941fa192">UART_ICR_DCDMIC</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a19b6e05f231db89b0bcb70b63f812c"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_CTSMIC" ref="a1a19b6e05f231db89b0bcb70b63f812c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a1a19b6e05f231db89b0bcb70b63f812c">UART_ICR_CTSMIC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a871ce693d830152fbe1f5e78bff0f490"></a><!-- doxytag: member="lm3s_uart.h::UART_ICR_RIMIC" ref="a871ce693d830152fbe1f5e78bff0f490" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a871ce693d830152fbe1f5e78bff0f490">UART_ICR_RIMIC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1fd3871951b17e306c5e616f0c131a0"></a><!-- doxytag: member="lm3s_uart.h::UART_DMACTL_DMAERR" ref="ab1fd3871951b17e306c5e616f0c131a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab1fd3871951b17e306c5e616f0c131a0">UART_DMACTL_DMAERR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DMACTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a237d4a08c2819e668fb7d7fb5ad308cd"></a><!-- doxytag: member="lm3s_uart.h::UART_DMACTL_TXDMAE" ref="a237d4a08c2819e668fb7d7fb5ad308cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a237d4a08c2819e668fb7d7fb5ad308cd">UART_DMACTL_TXDMAE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DMACTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad01fa53a8abced4fbc821b3c34289d1a"></a><!-- doxytag: member="lm3s_uart.h::UART_DMACTL_RXDMAE" ref="ad01fa53a8abced4fbc821b3c34289d1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ad01fa53a8abced4fbc821b3c34289d1a">UART_DMACTL_RXDMAE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DMACTL register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6413fd8407229734f3222fcf3916e573"></a><!-- doxytag: member="lm3s_uart.h::UART_LCTL_BLEN_M" ref="a6413fd8407229734f3222fcf3916e573" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6413fd8407229734f3222fcf3916e573">UART_LCTL_BLEN_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79a1ceca660d027fe4743a290816c0f8"></a><!-- doxytag: member="lm3s_uart.h::UART_LCTL_BLEN_13T" ref="a79a1ceca660d027fe4743a290816c0f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a79a1ceca660d027fe4743a290816c0f8">UART_LCTL_BLEN_13T</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bf662defab18af97f5973c232ec08f8"></a><!-- doxytag: member="lm3s_uart.h::UART_LCTL_BLEN_14T" ref="a4bf662defab18af97f5973c232ec08f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4bf662defab18af97f5973c232ec08f8">UART_LCTL_BLEN_14T</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8da29741fc4d2fbf008b38ea94287a9"></a><!-- doxytag: member="lm3s_uart.h::UART_LCTL_BLEN_15T" ref="ad8da29741fc4d2fbf008b38ea94287a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ad8da29741fc4d2fbf008b38ea94287a9">UART_LCTL_BLEN_15T</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab30fd25f25590abb6c2cb1e1fc56cca9"></a><!-- doxytag: member="lm3s_uart.h::UART_LCTL_BLEN_16T" ref="ab30fd25f25590abb6c2cb1e1fc56cca9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab30fd25f25590abb6c2cb1e1fc56cca9">UART_LCTL_BLEN_16T</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae23b5e9084af31d3c231a4adf4b5a0ff"></a><!-- doxytag: member="lm3s_uart.h::UART_LCTL_MASTER" ref="ae23b5e9084af31d3c231a4adf4b5a0ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae23b5e9084af31d3c231a4adf4b5a0ff">UART_LCTL_MASTER</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCTL register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff5369decbaf5714735d18b0a2562255"></a><!-- doxytag: member="lm3s_uart.h::UART_LSS_TSS_M" ref="aff5369decbaf5714735d18b0a2562255" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aff5369decbaf5714735d18b0a2562255">UART_LSS_TSS_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LSS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64c16f48dd14d80c494e350023e17715"></a><!-- doxytag: member="lm3s_uart.h::UART_LSS_TSS_S" ref="a64c16f48dd14d80c494e350023e17715" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a64c16f48dd14d80c494e350023e17715">UART_LSS_TSS_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LSS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a960b189b3edd509f1ca782b8f59351bc"></a><!-- doxytag: member="lm3s_uart.h::UART_LTIM_TIMER_M" ref="a960b189b3edd509f1ca782b8f59351bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a960b189b3edd509f1ca782b8f59351bc">UART_LTIM_TIMER_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LTIM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fd1ea7e0611e31e2cb7d27d7fd9916f"></a><!-- doxytag: member="lm3s_uart.h::UART_LTIM_TIMER_S" ref="a2fd1ea7e0611e31e2cb7d27d7fd9916f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a2fd1ea7e0611e31e2cb7d27d7fd9916f">UART_LTIM_TIMER_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LTIM register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa333bf2aa08b4dc2a90432644c6be905">UART_O_LCR_H</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#aa333bf2aa08b4dc2a90432644c6be905"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aafbe380e0b6e75445fee7ce7eb350011">UART_O_PeriphID4</a>&#160;&#160;&#160;0x00000FD0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#aafbe380e0b6e75445fee7ce7eb350011"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae20887991a8820b67a5cba99f4147fc3">UART_O_PeriphID5</a>&#160;&#160;&#160;0x00000FD4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#ae20887991a8820b67a5cba99f4147fc3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a8358289bcd1f55988223b462ff64a19e">UART_O_PeriphID6</a>&#160;&#160;&#160;0x00000FD8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a8358289bcd1f55988223b462ff64a19e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a9fe60b96facfde27e0922e3072c9d981">UART_O_PeriphID7</a>&#160;&#160;&#160;0x00000FDC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a9fe60b96facfde27e0922e3072c9d981"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3fc9ebb27700b35bfdcf6a800e2739e6">UART_O_PeriphID0</a>&#160;&#160;&#160;0x00000FE0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a3fc9ebb27700b35bfdcf6a800e2739e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3dbbd120aaa92be8f23317a82914a26e">UART_O_PeriphID1</a>&#160;&#160;&#160;0x00000FE4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a3dbbd120aaa92be8f23317a82914a26e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aba7b32e262fea5422dd76ce582938aea">UART_O_PeriphID2</a>&#160;&#160;&#160;0x00000FE8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#aba7b32e262fea5422dd76ce582938aea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a82528ab76afaa740e0f5c93f7d66d8b0">UART_O_PeriphID3</a>&#160;&#160;&#160;0x00000FEC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a82528ab76afaa740e0f5c93f7d66d8b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a93e9700d451d24e664020ed8501b70f5">UART_O_PCellID0</a>&#160;&#160;&#160;0x00000FF0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a93e9700d451d24e664020ed8501b70f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abaaef125f68466dbb9438ddfcfc8b480">UART_O_PCellID1</a>&#160;&#160;&#160;0x00000FF4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#abaaef125f68466dbb9438ddfcfc8b480"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a945671b4b4b8fde93b9fb5e84954e070">UART_O_PCellID2</a>&#160;&#160;&#160;0x00000FF8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a945671b4b4b8fde93b9fb5e84954e070"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#add2c6849ede24bcfd5614a76e8b79963">UART_O_PCellID3</a>&#160;&#160;&#160;0x00000FFC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#add2c6849ede24bcfd5614a76e8b79963"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e9ca2dfc3ca7f53c6c217784c0f298a"></a><!-- doxytag: member="lm3s_uart.h::UART_DR_DATA_MASK" ref="a6e9ca2dfc3ca7f53c6c217784c0f298a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6e9ca2dfc3ca7f53c6c217784c0f298a">UART_DR_DATA_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_DR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a6e79239e1221cd672339eabd85fbeb"></a><!-- doxytag: member="lm3s_uart.h::UART_IBRD_DIVINT_MASK" ref="a4a6e79239e1221cd672339eabd85fbeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4a6e79239e1221cd672339eabd85fbeb">UART_IBRD_DIVINT_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_IBRD register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7db532b3da99317735c4856bff5ed475"></a><!-- doxytag: member="lm3s_uart.h::UART_FBRD_DIVFRAC_MASK" ref="a7db532b3da99317735c4856bff5ed475" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7db532b3da99317735c4856bff5ed475">UART_FBRD_DIVFRAC_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_FBRD register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b3e2b7bc02efdcb911470b558519aab"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_SPS" ref="a7b3e2b7bc02efdcb911470b558519aab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7b3e2b7bc02efdcb911470b558519aab">UART_LCR_H_SPS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7ecbd25033230af83580df5a0ed93d6"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_WLEN" ref="ac7ecbd25033230af83580df5a0ed93d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ac7ecbd25033230af83580df5a0ed93d6">UART_LCR_H_WLEN</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e4bc67d4b8b66efd0749676445abef9"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_WLEN_5" ref="a6e4bc67d4b8b66efd0749676445abef9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6e4bc67d4b8b66efd0749676445abef9">UART_LCR_H_WLEN_5</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac93e8d4cfa97161dc1dc293a72300122"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_WLEN_6" ref="ac93e8d4cfa97161dc1dc293a72300122" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ac93e8d4cfa97161dc1dc293a72300122">UART_LCR_H_WLEN_6</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff48731ba094383882123791a8b9f584"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_WLEN_7" ref="aff48731ba094383882123791a8b9f584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aff48731ba094383882123791a8b9f584">UART_LCR_H_WLEN_7</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25f7daf6bbff024edde0269cfdd3d98a"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_WLEN_8" ref="a25f7daf6bbff024edde0269cfdd3d98a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a25f7daf6bbff024edde0269cfdd3d98a">UART_LCR_H_WLEN_8</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff8f7dca325d2a73e7388beaeb5330b9"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_FEN" ref="aff8f7dca325d2a73e7388beaeb5330b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aff8f7dca325d2a73e7388beaeb5330b9">UART_LCR_H_FEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d116f76c41462835417e91d3ad73a25"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_STP2" ref="a3d116f76c41462835417e91d3ad73a25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a3d116f76c41462835417e91d3ad73a25">UART_LCR_H_STP2</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac800e85926b0878ee9fe77f2f215ee88"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_EPS" ref="ac800e85926b0878ee9fe77f2f215ee88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ac800e85926b0878ee9fe77f2f215ee88">UART_LCR_H_EPS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a993877e4ba56c972992559e51ca4b144"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_PEN" ref="a993877e4ba56c972992559e51ca4b144" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a993877e4ba56c972992559e51ca4b144">UART_LCR_H_PEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9ec990ab2e34825d1c0dfbc3089d67e"></a><!-- doxytag: member="lm3s_uart.h::UART_LCR_H_BRK" ref="aa9ec990ab2e34825d1c0dfbc3089d67e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa9ec990ab2e34825d1c0dfbc3089d67e">UART_LCR_H_BRK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_LCR_H register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7974f6f402b58d4f4f2770ad02e53eb8"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_RX_MASK" ref="a7974f6f402b58d4f4f2770ad02e53eb8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7974f6f402b58d4f4f2770ad02e53eb8">UART_IFLS_RX_MASK</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c7587f7eddf5fab1e2d90d67b813b56"></a><!-- doxytag: member="lm3s_uart.h::UART_IFLS_TX_MASK" ref="a7c7587f7eddf5fab1e2d90d67b813b56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a7c7587f7eddf5fab1e2d90d67b813b56">UART_IFLS_TX_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_IFLS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a715b75fa16be387666e841790fcd1fdb"></a><!-- doxytag: member="lm3s_uart.h::UART_RSR_ANY" ref="a715b75fa16be387666e841790fcd1fdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a715b75fa16be387666e841790fcd1fdb">UART_RSR_ANY</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the UART_O_ICR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace3ad775468d879e84dd05a26801979c"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_CTL" ref="ace3ad775468d879e84dd05a26801979c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ace3ad775468d879e84dd05a26801979c">UART_RV_CTL</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28c40e90494e6e1ca49bde804f334672"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PCellID1" ref="a28c40e90494e6e1ca49bde804f334672" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a28c40e90494e6e1ca49bde804f334672">UART_RV_PCellID1</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d029b999dc4cd9d848fe7e7c48e2d3b"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PCellID3" ref="a8d029b999dc4cd9d848fe7e7c48e2d3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a8d029b999dc4cd9d848fe7e7c48e2d3b">UART_RV_PCellID3</a>&#160;&#160;&#160;0x000000B1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69567dc497bbd06991e96b7f65e6c2f2"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_FR" ref="a69567dc497bbd06991e96b7f65e6c2f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a69567dc497bbd06991e96b7f65e6c2f2">UART_RV_FR</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa96f957e5ddc18b464193705565cda03"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID2" ref="aa96f957e5ddc18b464193705565cda03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa96f957e5ddc18b464193705565cda03">UART_RV_PeriphID2</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77ff75bdb9481449153a221e90ab34f6"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_IFLS" ref="a77ff75bdb9481449153a221e90ab34f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a77ff75bdb9481449153a221e90ab34f6">UART_RV_IFLS</a>&#160;&#160;&#160;0x00000012</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2630396e702cfdbf0939ce62e6a1e7c"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID0" ref="af2630396e702cfdbf0939ce62e6a1e7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#af2630396e702cfdbf0939ce62e6a1e7c">UART_RV_PeriphID0</a>&#160;&#160;&#160;0x00000011</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6784827b334abd767ab27c0f91e1a017"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PCellID0" ref="a6784827b334abd767ab27c0f91e1a017" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a6784827b334abd767ab27c0f91e1a017">UART_RV_PCellID0</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe9e9f4594badaba6d4c7449ce478458"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PCellID2" ref="abe9e9f4594badaba6d4c7449ce478458" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abe9e9f4594badaba6d4c7449ce478458">UART_RV_PCellID2</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fb412f1bf04ebf0f69931c664848d45"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID3" ref="a1fb412f1bf04ebf0f69931c664848d45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a1fb412f1bf04ebf0f69931c664848d45">UART_RV_PeriphID3</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09e0da8c7a9d9bcc87127308acc1ee4d"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID4" ref="a09e0da8c7a9d9bcc87127308acc1ee4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a09e0da8c7a9d9bcc87127308acc1ee4d">UART_RV_PeriphID4</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab56ca2c17bbbabf40c189a5d0e6ac6ec"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_LCR_H" ref="ab56ca2c17bbbabf40c189a5d0e6ac6ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab56ca2c17bbbabf40c189a5d0e6ac6ec">UART_RV_LCR_H</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8338abfae83ed957f3df50254a5aee6"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID6" ref="ad8338abfae83ed957f3df50254a5aee6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ad8338abfae83ed957f3df50254a5aee6">UART_RV_PeriphID6</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ea07363017fac2db9e789e0dc099cb5"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_DR" ref="a8ea07363017fac2db9e789e0dc099cb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a8ea07363017fac2db9e789e0dc099cb5">UART_RV_DR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4486eb064bb51d3bbf9fc9f5b2b5fb09"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_RSR" ref="a4486eb064bb51d3bbf9fc9f5b2b5fb09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4486eb064bb51d3bbf9fc9f5b2b5fb09">UART_RV_RSR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e3c339d7ddc60e8b8f745091da8cf2d"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_ECR" ref="a4e3c339d7ddc60e8b8f745091da8cf2d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a4e3c339d7ddc60e8b8f745091da8cf2d">UART_RV_ECR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a249006d8c6b8e4ff7fcef3985ae7f5df"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID5" ref="a249006d8c6b8e4ff7fcef3985ae7f5df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a249006d8c6b8e4ff7fcef3985ae7f5df">UART_RV_PeriphID5</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0c1d7f64300370f1a9aac50852d2f63"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_RIS" ref="ab0c1d7f64300370f1a9aac50852d2f63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab0c1d7f64300370f1a9aac50852d2f63">UART_RV_RIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a727708569f33bf5573833a9816fab472"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_FBRD" ref="a727708569f33bf5573833a9816fab472" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a727708569f33bf5573833a9816fab472">UART_RV_FBRD</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc32e859efbe35c5a15701caa7d49581"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_IM" ref="abc32e859efbe35c5a15701caa7d49581" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#abc32e859efbe35c5a15701caa7d49581">UART_RV_IM</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a455120179676f6499e7fdd0e4aec90a1"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_MIS" ref="a455120179676f6499e7fdd0e4aec90a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#a455120179676f6499e7fdd0e4aec90a1">UART_RV_MIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5710a763e7f8d8ddcf0f7a1c61bbbc1"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_ICR" ref="af5710a763e7f8d8ddcf0f7a1c61bbbc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#af5710a763e7f8d8ddcf0f7a1c61bbbc1">UART_RV_ICR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae29e260f5305f79e1dbcca63b197aefa"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID1" ref="ae29e260f5305f79e1dbcca63b197aefa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ae29e260f5305f79e1dbcca63b197aefa">UART_RV_PeriphID1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1faf6f73365fe6e4123f518f04f85b6"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_PeriphID7" ref="ab1faf6f73365fe6e4123f518f04f85b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#ab1faf6f73365fe6e4123f518f04f85b6">UART_RV_PeriphID7</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa402b138502d7f1a253fac3151998140"></a><!-- doxytag: member="lm3s_uart.h::UART_RV_IBRD" ref="aa402b138502d7f1a253fac3151998140" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__uart_8h.html#aa402b138502d7f1a253fac3151998140">UART_RV_IBRD</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the Reset Values for UART Registers. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 UART hardware. </p>

<p>Definition in file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="aa333bf2aa08b4dc2a90432644c6be905"></a><!-- doxytag: member="lm3s_uart.h::UART_O_LCR_H" ref="aa333bf2aa08b4dc2a90432644c6be905" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_LCR_H&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00360">360</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93e9700d451d24e664020ed8501b70f5"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PCellID0" ref="a93e9700d451d24e664020ed8501b70f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PCellID0&#160;&#160;&#160;0x00000FF0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00369">369</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="abaaef125f68466dbb9438ddfcfc8b480"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PCellID1" ref="abaaef125f68466dbb9438ddfcfc8b480" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PCellID1&#160;&#160;&#160;0x00000FF4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00370">370</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a945671b4b4b8fde93b9fb5e84954e070"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PCellID2" ref="a945671b4b4b8fde93b9fb5e84954e070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PCellID2&#160;&#160;&#160;0x00000FF8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00371">371</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="add2c6849ede24bcfd5614a76e8b79963"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PCellID3" ref="add2c6849ede24bcfd5614a76e8b79963" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PCellID3&#160;&#160;&#160;0x00000FFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00372">372</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3fc9ebb27700b35bfdcf6a800e2739e6"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID0" ref="a3fc9ebb27700b35bfdcf6a800e2739e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID0&#160;&#160;&#160;0x00000FE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00365">365</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3dbbd120aaa92be8f23317a82914a26e"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID1" ref="a3dbbd120aaa92be8f23317a82914a26e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID1&#160;&#160;&#160;0x00000FE4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00366">366</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba7b32e262fea5422dd76ce582938aea"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID2" ref="aba7b32e262fea5422dd76ce582938aea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID2&#160;&#160;&#160;0x00000FE8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00367">367</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82528ab76afaa740e0f5c93f7d66d8b0"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID3" ref="a82528ab76afaa740e0f5c93f7d66d8b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID3&#160;&#160;&#160;0x00000FEC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00368">368</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafbe380e0b6e75445fee7ce7eb350011"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID4" ref="aafbe380e0b6e75445fee7ce7eb350011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID4&#160;&#160;&#160;0x00000FD0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00361">361</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae20887991a8820b67a5cba99f4147fc3"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID5" ref="ae20887991a8820b67a5cba99f4147fc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID5&#160;&#160;&#160;0x00000FD4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00362">362</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8358289bcd1f55988223b462ff64a19e"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID6" ref="a8358289bcd1f55988223b462ff64a19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID6&#160;&#160;&#160;0x00000FD8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00363">363</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fe60b96facfde27e0922e3072c9d981"></a><!-- doxytag: member="lm3s_uart.h::UART_O_PeriphID7" ref="a9fe60b96facfde27e0922e3072c9d981" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_O_PeriphID7&#160;&#160;&#160;0x00000FDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the UART register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__uart_8h_source.html#l00364">364</a> of file <a class="el" href="lm3s__uart_8h_source.html">lm3s_uart.h</a>.</p>

</div>
</div>
</div>


