OpenROAD e036ecfaca4bc0efe88a54085efcf0f562c48a6b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0163] /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/cts/cts.lib line 23, default_fanout_load is 0.0.
[INFO ODB-0222] Reading LEF file: /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/results/placement/iiitb_r2_4bit_bm.def
[INFO ODB-0128] Design: iiitb_r2_4bit_bm
[INFO ODB-0130]     Created 21 pins.
[INFO ODB-0131]     Created 226 components and 1243 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 798 connections.
[INFO ODB-0133]     Created 141 nets and 445 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/results/placement/iiitb_r2_4bit_bm.def
###############################################################################
# Created by write_sdc
# Tue Aug 30 08:31:32 2022
###############################################################################
current_design iiitb_r2_4bit_bm
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {load}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[7]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {P[7]}]
set_load -pin_load 0.0334 [get_ports {P[6]}]
set_load -pin_load 0.0334 [get_ports {P[5]}]
set_load -pin_load 0.0334 [get_ports {P[4]}]
set_load -pin_load 0.0334 [get_ports {P[3]}]
set_load -pin_load 0.0334 [get_ports {P[2]}]
set_load -pin_load 0.0334 [get_ports {P[1]}]
set_load -pin_load 0.0334 [get_ports {P[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {load}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 10.0000 [current_design]
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           48          
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 137808.
[INFO CTS-0047]     Number of keys in characterization LUT: 1760.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 24 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 24.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(9005, 28500), (32925, 61140)].
[INFO CTS-0024]  Normalized sink region: [(0.692692, 2.19231), (2.53269, 4.70308)].
[INFO CTS-0025]     Width:  1.8400.
[INFO CTS-0026]     Height: 2.5108.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 1.8400 X 1.2554
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 137808 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 24.
[INFO CTS-0036]  Average source sink dist: 14049.58 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 65.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement        203.7 u
average displacement        0.9 u
max displacement           13.6 u
original HPWL            3066.7 u
legalized HPWL           3357.2 u
delta HPWL                    9 %

[INFO DPL-0020] Mirrored 50 instances
[INFO DPL-0021] HPWL before            3357.2 u
[INFO DPL-0022] HPWL after             3249.3 u
[INFO DPL-0023] HPWL delta               -3.2 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 24.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.28 ^ _198_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.32    0.60 v _198_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           Count[1] (net)
                  0.08    0.00    0.61 v _170_/A (sky130_fd_sc_hd__nand2_1)
                  0.05    0.07    0.68 ^ _170_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _033_ (net)
                  0.05    0.00    0.68 ^ _172_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.04    0.05    0.73 v _172_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _014_ (net)
                  0.04    0.00    0.73 v _198_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _198_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.56   clock uncertainty
                         -0.03    0.53   clock reconvergence pessimism
                         -0.05    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _197_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _197_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.28 ^ _197_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.33    0.61 v _197_/Q (sky130_fd_sc_hd__dfxtp_1)
     6    0.02                           Count[0] (net)
                  0.09    0.00    0.61 v _167_/B (sky130_fd_sc_hd__nand2_1)
                  0.05    0.08    0.69 ^ _167_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _031_ (net)
                  0.05    0.00    0.69 ^ _169_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.04    0.05    0.74 v _169_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _013_ (net)
                  0.04    0.00    0.74 v _197_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _197_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.56   clock uncertainty
                         -0.03    0.53   clock reconvergence pessimism
                         -0.05    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: _189_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _188_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.12    0.28 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.28 ^ _189_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.35    0.63 ^ _189_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           Q_temp[0] (net)
                  0.14    0.00    0.63 ^ _158_/A2 (sky130_fd_sc_hd__o311a_1)
                  0.05    0.17    0.80 ^ _158_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _008_ (net)
                  0.05    0.00    0.80 ^ _188_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _188_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.56   clock uncertainty
                         -0.02    0.54   clock reconvergence pessimism
                         -0.03    0.51   library hold time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _179_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _179_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.28 ^ _179_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.36    0.64 ^ _179_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           A[3] (net)
                  0.14    0.00    0.64 ^ _156_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.06    0.16    0.79 ^ _156_/X (sky130_fd_sc_hd__o211a_1)
     2    0.01                           _003_ (net)
                  0.06    0.00    0.79 ^ _179_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _179_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.56   clock uncertainty
                         -0.03    0.53   clock reconvergence pessimism
                         -0.03    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _179_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _187_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.28 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.28 ^ _179_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.36    0.64 ^ _179_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           A[3] (net)
                  0.14    0.00    0.64 ^ _156_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.06    0.16    0.79 ^ _156_/X (sky130_fd_sc_hd__o211a_1)
     2    0.01                           _003_ (net)
                  0.06    0.00    0.79 ^ _187_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _187_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.56   clock uncertainty
                         -0.03    0.53   clock reconvergence pessimism
                         -0.03    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _180_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: P[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _180_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.35    0.66 ^ _180_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.01                           net11 (net)
                  0.09    0.00    0.66 ^ output11/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    0.89 ^ output11/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           P[0] (net)
                  0.17    0.00    0.89 ^ P[0] (out)
                                  0.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: P[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _185_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.35    0.66 ^ _185_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.01                           net16 (net)
                  0.08    0.00    0.66 ^ output16/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.22    0.88 ^ output16/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           P[5] (net)
                  0.17    0.00    0.88 ^ P[5] (out)
                                  0.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: _182_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: P[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _182_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.34    0.65 ^ _182_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.01                           net13 (net)
                  0.07    0.00    0.65 ^ output13/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.22    0.87 ^ output13/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           P[2] (net)
                  0.17    0.00    0.87 ^ P[2] (out)
                                  0.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: _184_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: P[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _184_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.33    0.64 ^ _184_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net15 (net)
                  0.06    0.00    0.64 ^ output15/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.21    0.85 ^ output15/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           P[4] (net)
                  0.17    0.00    0.85 ^ P[4] (out)
                                  0.85   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: _187_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: P[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _187_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.32    0.63 ^ _187_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net18 (net)
                  0.05    0.00    0.63 ^ output18/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.21    0.84 ^ output18/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           P[7] (net)
                  0.17    0.00    0.84 ^ P[7] (out)
                                  0.84   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  6.91   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _180_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: P[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.17 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.31 ^ _180_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.35    0.66 ^ _180_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.01                           net11 (net)
                  0.09    0.00    0.66 ^ output11/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    0.89 ^ output11/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           P[0] (net)
                  0.17    0.00    0.89 ^ P[0] (out)
                                  0.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.86

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.25
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_198_/CLK ^
   0.31
_183_/CLK ^
   0.28     -0.02       0.02

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-04   7.17e-06   2.03e-10   1.12e-04  46.6%
Combinational          7.77e-05   5.06e-05   6.00e-10   1.28e-04  53.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.82e-04   5.78e-05   8.03e-10   2.40e-04 100.0%
                          76.0%      24.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1531 u^2 38% utilization.
area_report_end
