# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter.srcs/sources_1/imports/ECE2700/Lab5/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/DFF.v" \
"../../../../counter.srcs/sources_1/imports/ECE2700/Lab5/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/JKFF.v" \
"../../../../counter.srcs/sources_1/new/counter.v" \
"../../../../counter.srcs/sources_1/imports/ECE2700/Lab5/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/dlatch.v" \
"../../../../counter.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
