{
  "nodes":
  [
    {
      "type":"interface"
      , "id":19
      , "name":"a"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_worst/if_loop_3.cpp"
            , "line":21
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"256"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"if_loop_3"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":20
      , "name":"b"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_worst/if_loop_3.cpp"
            , "line":21
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"256"
          , "Address width":"32"
          , "Address Space":"4"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"if_loop_3"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":21
      , "name":"n"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_worst/if_loop_3.cpp"
            , "line":21
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Width":"32 bits"
          , "Component":"if_loop_3"
        }
      ]
    }
  ]
  , "links":
  [
  ]
}
