Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: uart_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_control"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : uart_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\dram.v" into library work
Parsing module <dram>.
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_Writer.v" into library work
Parsing module <Data_Writer>.
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_retrieve.v" into library work
Parsing module <Data_retrieve>.
Analyzing Verilog file "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_control.v" into library work
Parsing module <uart_control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_control>.

Elaborating module <Data_Writer>.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_Writer.v" Line 42: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <uart_rx>.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_rx.v" Line 72: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_rx.v" Line 83: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_rx.v" Line 94: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_rx.v" Line 112: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <dram>.
WARNING:HDLCompiler:1499 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\dram.v" Line 39: Empty module <dram> remains a black box.
WARNING:HDLCompiler:189 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_control.v" Line 32: Size mismatch in connection of port <addra>. Formal port size is 18-bit while actual signal size is 16-bit.

Elaborating module <Data_retrieve>.
WARNING:HDLCompiler:91 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_retrieve.v" Line 33: Signal <STATE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_retrieve.v" Line 41: Signal <Addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_retrieve.v" Line 41: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_retrieve.v" Line 42: Signal <Addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_tx.v" Line 55: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_tx.v" Line 73: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_tx.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_tx.v" Line 103: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <clk_div>.

Elaborating module <IBUFG>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=100.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 126: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 128: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 129: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 130: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 131: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 132: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 133: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 134: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 135: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 136: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 137: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 149: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 150: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 156: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 158: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 159: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v" Line 160: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_control>.
    Related source file is "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_control.v".
        RX_MODE = 2'b00
        IDLE = 2'b01
        TX_MODE = 2'b10
    Found 2-bit register for signal <STATE>.
    Found 16-bit register for signal <mux_out>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_control> synthesized.

Synthesizing Unit <Data_Writer>.
    Related source file is "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_Writer.v".
        IDLE = 2'b00
        STORING = 2'b01
        DONE = 2'b10
    Found 1-bit register for signal <fin>.
    Found 1-bit register for signal <Wen>.
    Found 1-bit register for signal <flag>.
    Found 2-bit register for signal <STATE>.
    Found 8-bit register for signal <Dout>.
    Found 16-bit register for signal <Addr>.
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <Addr[15]_GND_2_o_add_8_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Data_Writer> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_rx.v".
        c_CLKS_PER_BIT = 87
        s_IDLE = 3'b000
        s_RX_START_BIT = 3'b001
        s_RX_DATA_BITS = 3'b010
        s_RX_STOP_BIT = 3'b011
        s_CLEANUP = 3'b100
    Found 1-bit register for signal <r_Rx_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <r_Rx_DV>.
    Found 8-bit register for signal <r_Clock_Count>.
    Found 1-bit register for signal <r_Rx_Byte<7>>.
    Found 1-bit register for signal <r_Rx_Byte<6>>.
    Found 1-bit register for signal <r_Rx_Byte<5>>.
    Found 1-bit register for signal <r_Rx_Byte<4>>.
    Found 1-bit register for signal <r_Rx_Byte<3>>.
    Found 1-bit register for signal <r_Rx_Byte<2>>.
    Found 1-bit register for signal <r_Rx_Byte<1>>.
    Found 1-bit register for signal <r_Rx_Byte<0>>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 1-bit register for signal <r_Rx_Data_R>.
    Found finite state machine <FSM_2> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_3_o_add_15_OUT> created at line 94.
    Found 8-bit adder for signal <r_Clock_Count[7]_GND_3_o_add_23_OUT> created at line 112.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_3_o_LessThan_15_o> created at line 92
    Found 8-bit comparator greater for signal <r_Clock_Count[7]_GND_3_o_LessThan_23_o> created at line 110
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <Data_retrieve>.
    Related source file is "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\Data_retrieve.v".
        IDLE = 0
        TRANSMITTING = 1
WARNING:Xst:647 - Input <Start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tx_tick> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <Addr[15]_GND_5_o_add_0_OUT> created at line 41.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Wen>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 Latch(s).
Unit <Data_retrieve> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\uart_tx.v".
        s_IDLE = 3'b000
        s_TX_START_BIT = 3'b001
        s_TX_DATA_BITS = 3'b010
        s_TX_STOP_BIT = 3'b011
        s_CLEANUP = 3'b100
        CLKS_PER_BIT = 87
    Found 1-bit register for signal <r_Tx_Done>.
    Found 1-bit register for signal <o_Tx_Serial>.
    Found 8-bit register for signal <r_Clock_Count>.
    Found 1-bit register for signal <r_Tx_Active>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_Tx_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found finite state machine <FSM_3> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clock (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_25_o_add_12_OUT> created at line 83.
    Found 8-bit adder for signal <r_Clock_Count[7]_GND_25_o_add_19_OUT> created at line 103.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_Tx_Data[7]_Mux_8_o> created at line 69.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_23_o_LessThan_12_o> created at line 81
    Found 8-bit comparator greater for signal <r_Clock_Count[7]_GND_25_o_LessThan_19_o> created at line 101
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\ipcore_dir\clk_div.v".
    Summary:
	no macro.
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 2
# Registers                                            : 25
 1-bit register                                        : 17
 16-bit register                                       : 2
 3-bit register                                        : 2
 8-bit register                                        : 4
# Latches                                              : 18
 1-bit latch                                           : 18
# Comparators                                          : 4
 3-bit comparator greater                              : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <dram.ngc>.
WARNING:Xst:1814 - Core <dram.ngc> does not contain any logic.
WARNING:Xst:1426 - The value init of the FF/Latch fin hinder the constant cleaning in the block retriever.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 2
# Registers                                            : 87
 Flip-Flops                                            : 87
# Comparators                                          : 4
 3-bit comparator greater                              : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch fin hinder the constant cleaning in the block Data_retrieve.
   You should achieve better results by setting this init to 1.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <reciever/FSM_2> on signal <r_SM_Main[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <writer/FSM_1> on signal <STATE[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <transmitter/FSM_3> on signal <r_SM_Main[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    Wen in unit <Data_retrieve>


Optimizing unit <uart_control> ...

Optimizing unit <uart_rx> ...

Optimizing unit <Data_retrieve> ...

Optimizing unit <Data_Writer> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:2677 - Node <transmitter/r_Tx_Done> of sequential type is unconnected in block <uart_control>.
WARNING:Xst:1293 - FF/Latch <transmitter/r_Clock_Count_7> has a constant value of 0 in block <uart_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reciever/r_SM_Main_FSM_FFd1> in Unit <uart_control> is equivalent to the following FF/Latch, which will be removed : <reciever/r_Rx_DV> 

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<7>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<6>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<5>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<4>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<3>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<2>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<1>> driven by black box <dram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <dram_data<0>> driven by black box <dram>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_control, actual ratio is 0.

Final Macro Processing ...

Processing Unit <uart_control> :
	Found 2-bit shift register for signal <reciever/r_Rx_Data>.
Unit <uart_control> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 211
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 30
#      LUT2                        : 8
#      LUT3                        : 24
#      LUT4                        : 27
#      LUT5                        : 15
#      LUT6                        : 36
#      MUXCY                       : 30
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 111
#      FD                          : 20
#      FDE                         : 73
#      LD                          : 17
#      LDE                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 12
# Others                           : 2
#      dram                        : 1
#      MMCM_ADV                    : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             111  out of  54576     0%  
 Number of Slice LUTs:                  147  out of  27288     0%  
    Number used as Logic:               146  out of  27288     0%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    160
   Number with an unused Flip Flop:      49  out of    160    30%  
   Number with an unused LUT:            13  out of    160     8%  
   Number of fully used LUT-FF pairs:    98  out of    160    61%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    218     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
in_Clock                           | MMCM_ADV:CLKOUT0       | 94    |
retriever/Wen                      | NONE(retriever/Addr_15)| 17    |
retriever/Wen_G(retriever/Wen_G:O) | NONE(*)(retriever/Wen) | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.655ns (Maximum Frequency: 376.719MHz)
   Minimum input arrival time before clock: 2.374ns
   Maximum output required time after clock: 3.685ns
   Maximum combinational path delay: 3.187ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'in_Clock'
  Clock period: 0.559ns (frequency: 1788.621MHz)
  Total number of paths / destination ports: 2160 / 157
-------------------------------------------------------------------------
Delay:               5.591ns (Levels of Logic = 3)
  Source:            writer/Addr_9 (FF)
  Destination:       writer/Addr_15 (FF)
  Source Clock:      in_Clock rising 0.1X
  Destination Clock: in_Clock rising 0.1X

  Data Path: writer/Addr_9 to writer/Addr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.048  writer/Addr_9 (writer/Addr_9)
     LUT6:I0->O            1   0.203   0.944  writer/Addr[15]_GND_2_o_equal_5_o<15>1 (writer/Addr[15]_GND_2_o_equal_5_o<15>)
     LUT6:I0->O           21   0.203   1.218  writer/Addr[15]_GND_2_o_equal_5_o<15>3 (writer/Addr[15]_GND_2_o_equal_5_o)
     LUT6:I4->O           16   0.203   1.004  writer/_n0115_inv1 (writer/_n0115_inv)
     FDE:CE                    0.322          writer/Addr_0
    ----------------------------------------
    Total                      5.591ns (1.378ns logic, 4.213ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'retriever/Wen'
  Clock period: 2.655ns (frequency: 376.719MHz)
  Total number of paths / destination ports: 153 / 18
-------------------------------------------------------------------------
Delay:               2.655ns (Levels of Logic = 1)
  Source:            retriever/Addr_11 (LATCH)
  Destination:       retriever/fin (LATCH)
  Source Clock:      retriever/Wen falling
  Destination Clock: retriever/Wen falling

  Data Path: retriever/Addr_11 to retriever/fin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   1.015  retriever/Addr_11 (retriever/Addr_11)
     LUT6:I0->O            2   0.203   0.616  retriever/Addr[15]_PWR_6_o_equal_2_o<15>1 (retriever/Addr[15]_PWR_6_o_equal_2_o<15>)
     LDE:GE                    0.322          retriever/fin
    ----------------------------------------
    Total                      2.655ns (1.023ns logic, 1.632ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'retriever/Wen_G'
  Clock period: 2.433ns (frequency: 411.100MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.433ns (Levels of Logic = 1)
  Source:            retriever/Wen (LATCH)
  Destination:       retriever/Wen (LATCH)
  Source Clock:      retriever/Wen_G falling
  Destination Clock: retriever/Wen_G falling

  Data Path: retriever/Wen to retriever/Wen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.498   1.113  retriever/Wen (retriever/Wen)
     INV:I->O              1   0.206   0.579  retriever/Wen_D_INV_0 (retriever/Wen_D)
     LD:D                      0.037          retriever/Wen
    ----------------------------------------
    Total                      2.433ns (0.741ns logic, 1.692ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in_Clock'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              2.374ns (Levels of Logic = 2)
  Source:            retrieve_image (PAD)
  Destination:       STATE_FSM_FFd1 (FF)
  Destination Clock: in_Clock rising 0.1X

  Data Path: retrieve_image to STATE_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  retrieve_image_IBUF (retrieve_image_IBUF)
     LUT3:I0->O            1   0.205   0.000  STATE_FSM_FFd1-In1 (STATE_FSM_FFd1-In)
     FD:D                      0.102          STATE_FSM_FFd1
    ----------------------------------------
    Total                      2.374ns (1.529ns logic, 0.845ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'in_Clock'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            writer/fin (FF)
  Destination:       write_done (PAD)
  Source Clock:      in_Clock rising 0.1X

  Data Path: writer/fin to write_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  writer/fin (writer/fin)
     OBUF:I->O                 2.571          write_done_OBUF (write_done)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'retriever/Wen'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            retriever/fin (LATCH)
  Destination:       retrieve_done (PAD)
  Source Clock:      retriever/Wen falling

  Data Path: retriever/fin to retrieve_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.498   0.616  retriever/fin (retriever/fin)
     OBUF:I->O                 2.571          retrieve_done_OBUF (retrieve_done)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               3.187ns (Levels of Logic = 1)
  Source:            data_ram:douta<7> (PAD)
  Destination:       dram_data<7> (PAD)

  Data Path: data_ram:douta<7> to dram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dram:douta<7>          2   0.000   0.616  data_ram (dram_data_7_OBUF)
     OBUF:I->O                 2.571          dram_data_7_OBUF (dram_data<7>)
    ----------------------------------------
    Total                      3.187ns (2.571ns logic, 0.616ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock in_Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_Clock       |    5.591|         |         |         |
retriever/Wen  |         |    1.489|         |         |
retriever/Wen_G|         |    2.967|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock retriever/Wen
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
retriever/Wen  |         |         |    2.655|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock retriever/Wen_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
retriever/Wen_G|         |         |    2.433|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.25 secs
 
--> 

Total memory usage is 301808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    2 (   0 filtered)

