`timescale 1ns / 1ps
module clockDivider (
    input  wire clk200M_in,   // è¾“å…¥æ—¶é’Ÿä¿¡å·
    input  wire rst_n,
    output reg clk470k_out,  // è¾“å‡ºåˆ†é¢‘åçš„ä¿¡å·
    output reg clk10M_out    // è¾“å‡ºåˆ†é¢‘åçš„ä¿¡å·
);

  reg [7:0] counter_1 = 8'd0;
  reg [7:0] counter_2 = 8'd0;

  always @(posedge clk200M_in or negedge rst_n) begin
    if (!rst_n) begin
      clk470k_out = 1'd0;
      clk10M_out  = 1'd0;
    end else begin

      if (counter_1 == 8'd212) begin  //è®¡æ•°å™¨åˆ°13åˆ‡æ¢çŠ¶æ??
        counter_1 <= 8'd0;
        clk470k_out = ~clk470k_out;
      end else begin
        counter_1 <= counter_1 + 1'd1;  // è®¡æ•°å™¨åŠ 1
      end

      if (counter_2 == 8'd9) begin  //è®¡æ•°å™¨åˆ°13åˆ‡æ¢çŠ¶æ??
        counter_2 <=8'd0;
        clk10M_out = ~clk10M_out;
      end else begin
        counter_2 <= counter_2 + 1'd1;  // è®¡æ•°å™¨åŠ 1
      end
    end
  end


endmodule
