
UJIMotorsport.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dd4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007f5c  08007f5c  00017f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f78  08007f78  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007f78  08007f78  00017f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f80  08007f80  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f80  08007f80  00017f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f84  08007f84  00017f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007f88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          000008d8  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000968  20000968  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c6ce  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cd0  00000000  00000000  0003c78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011d8  00000000  00000000  00040460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001070  00000000  00000000  00041638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025384  00000000  00000000  000426a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000169ed  00000000  00000000  00067a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da100  00000000  00000000  0007e419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00158519  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004bf4  00000000  00000000  0015856c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007f44 	.word	0x08007f44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007f44 	.word	0x08007f44

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <initializeLEDS>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */

void initializeLEDS(DAC_HandleTypeDef *hdac){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	// disable audio dac
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2110      	movs	r1, #16
 80004cc:	4808      	ldr	r0, [pc, #32]	; (80004f0 <initializeLEDS+0x30>)
 80004ce:	f001 fdc5 	bl	800205c <HAL_GPIO_WritePin>


	// initialize steering wheel leds output
	HAL_DAC_Start(hdac, LED_DAC);
 80004d2:	2100      	movs	r1, #0
 80004d4:	6878      	ldr	r0, [r7, #4]
 80004d6:	f001 fb5e 	bl	8001b96 <HAL_DAC_Start>
	HAL_DAC_SetValue(hdac, LED_DAC,DAC_ALIGN_12B_R,0);
 80004da:	2300      	movs	r3, #0
 80004dc:	2200      	movs	r2, #0
 80004de:	2100      	movs	r1, #0
 80004e0:	6878      	ldr	r0, [r7, #4]
 80004e2:	f001 fbaa 	bl	8001c3a <HAL_DAC_SetValue>
}
 80004e6:	bf00      	nop
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40020c00 	.word	0x40020c00

080004f4 <setLEDS>:
  *         the configuration information for the specified DAC.
  * @param  n_led The number of leds to turn on (0-10).
  * @retval None
  */

void setLEDS(DAC_HandleTypeDef *hdac, uint32_t n_led){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
	if (n_led > 10){
		assert_param(n_led);
	}

	uint32_t output = n_led * (4000/10) + 90;
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000504:	fb02 f303 	mul.w	r3, r2, r3
 8000508:	335a      	adds	r3, #90	; 0x5a
 800050a:	60fb      	str	r3, [r7, #12]
	HAL_DAC_SetValue(hdac, LED_DAC, DAC_ALIGN_12B_R, output);
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	2200      	movs	r2, #0
 8000510:	2100      	movs	r1, #0
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	f001 fb91 	bl	8001c3a <HAL_DAC_SetValue>
}
 8000518:	bf00      	nop
 800051a:	3710      	adds	r7, #16
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000526:	f000 fe0f 	bl	8001148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052a:	f000 f83b 	bl	80005a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052e:	f000 fa13 	bl	8000958 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000532:	f000 f951 	bl	80007d8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000536:	f007 f8f3 	bl	8007720 <MX_USB_HOST_Init>
  MX_DAC_Init();
 800053a:	f000 f923 	bl	8000784 <MX_DAC_Init>
  MX_ADC1_Init();
 800053e:	f000 f89b 	bl	8000678 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000542:	f000 f8eb 	bl	800071c <MX_CAN1_Init>
  MX_SPI2_Init();
 8000546:	f000 f97d 	bl	8000844 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 800054a:	f000 f9b1 	bl	80008b0 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800054e:	f000 f9d9 	bl	8000904 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  initializeLEDS(&hdac);
 8000552:	4811      	ldr	r0, [pc, #68]	; (8000598 <main+0x78>)
 8000554:	f7ff ffb4 	bl	80004c0 <initializeLEDS>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t i = 0;
 8000558:	2300      	movs	r3, #0
 800055a:	607b      	str	r3, [r7, #4]
  while (1)
  {

	  setLEDS(&hdac,i);
 800055c:	6879      	ldr	r1, [r7, #4]
 800055e:	480e      	ldr	r0, [pc, #56]	; (8000598 <main+0x78>)
 8000560:	f7ff ffc8 	bl	80004f4 <setLEDS>

	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000568:	480c      	ldr	r0, [pc, #48]	; (800059c <main+0x7c>)
 800056a:	f001 fd90 	bl	800208e <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800056e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000572:	f000 fe5b 	bl	800122c <HAL_Delay>
	  i=(i+1)%11;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	1c59      	adds	r1, r3, #1
 800057a:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <main+0x80>)
 800057c:	fba3 2301 	umull	r2, r3, r3, r1
 8000580:	08da      	lsrs	r2, r3, #3
 8000582:	4613      	mov	r3, r2
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	4413      	add	r3, r2
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	4413      	add	r3, r2
 800058c:	1acb      	subs	r3, r1, r3
 800058e:	607b      	str	r3, [r7, #4]
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000590:	f007 f8ec 	bl	800776c <MX_USB_HOST_Process>
	  setLEDS(&hdac,i);
 8000594:	e7e2      	b.n	800055c <main+0x3c>
 8000596:	bf00      	nop
 8000598:	200001a0 	.word	0x200001a0
 800059c:	40020c00 	.word	0x40020c00
 80005a0:	ba2e8ba3 	.word	0xba2e8ba3

080005a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b094      	sub	sp, #80	; 0x50
 80005a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005aa:	f107 0320 	add.w	r3, r7, #32
 80005ae:	2230      	movs	r2, #48	; 0x30
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f007 fbf6 	bl	8007da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	2300      	movs	r3, #0
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	4b28      	ldr	r3, [pc, #160]	; (8000670 <SystemClock_Config+0xcc>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d0:	4a27      	ldr	r2, [pc, #156]	; (8000670 <SystemClock_Config+0xcc>)
 80005d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d6:	6413      	str	r3, [r2, #64]	; 0x40
 80005d8:	4b25      	ldr	r3, [pc, #148]	; (8000670 <SystemClock_Config+0xcc>)
 80005da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	4b22      	ldr	r3, [pc, #136]	; (8000674 <SystemClock_Config+0xd0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a21      	ldr	r2, [pc, #132]	; (8000674 <SystemClock_Config+0xd0>)
 80005ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <SystemClock_Config+0xd0>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005fc:	607b      	str	r3, [r7, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000604:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000608:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000612:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000614:	2308      	movs	r3, #8
 8000616:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000618:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800061c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800061e:	2302      	movs	r3, #2
 8000620:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000622:	2307      	movs	r3, #7
 8000624:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000626:	f107 0320 	add.w	r3, r7, #32
 800062a:	4618      	mov	r0, r3
 800062c:	f003 faba 	bl	8003ba4 <HAL_RCC_OscConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000636:	f000 fa8d 	bl	8000b54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063a:	230f      	movs	r3, #15
 800063c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063e:	2302      	movs	r3, #2
 8000640:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000646:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800064a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800064c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000650:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000652:	f107 030c 	add.w	r3, r7, #12
 8000656:	2105      	movs	r1, #5
 8000658:	4618      	mov	r0, r3
 800065a:	f003 fd1b 	bl	8004094 <HAL_RCC_ClockConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000664:	f000 fa76 	bl	8000b54 <Error_Handler>
  }
}
 8000668:	bf00      	nop
 800066a:	3750      	adds	r7, #80	; 0x50
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40023800 	.word	0x40023800
 8000674:	40007000 	.word	0x40007000

08000678 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800067e:	463b      	mov	r3, r7
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800068a:	4b21      	ldr	r3, [pc, #132]	; (8000710 <MX_ADC1_Init+0x98>)
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <MX_ADC1_Init+0x9c>)
 800068e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000690:	4b1f      	ldr	r3, [pc, #124]	; (8000710 <MX_ADC1_Init+0x98>)
 8000692:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000696:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000698:	4b1d      	ldr	r3, [pc, #116]	; (8000710 <MX_ADC1_Init+0x98>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800069e:	4b1c      	ldr	r3, [pc, #112]	; (8000710 <MX_ADC1_Init+0x98>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006a4:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <MX_ADC1_Init+0x98>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006aa:	4b19      	ldr	r3, [pc, #100]	; (8000710 <MX_ADC1_Init+0x98>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006b2:	4b17      	ldr	r3, [pc, #92]	; (8000710 <MX_ADC1_Init+0x98>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006b8:	4b15      	ldr	r3, [pc, #84]	; (8000710 <MX_ADC1_Init+0x98>)
 80006ba:	4a17      	ldr	r2, [pc, #92]	; (8000718 <MX_ADC1_Init+0xa0>)
 80006bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006be:	4b14      	ldr	r3, [pc, #80]	; (8000710 <MX_ADC1_Init+0x98>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <MX_ADC1_Init+0x98>)
 80006c6:	2201      	movs	r2, #1
 80006c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <MX_ADC1_Init+0x98>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006d2:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <MX_ADC1_Init+0x98>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006d8:	480d      	ldr	r0, [pc, #52]	; (8000710 <MX_ADC1_Init+0x98>)
 80006da:	f000 fdcb 	bl	8001274 <HAL_ADC_Init>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006e4:	f000 fa36 	bl	8000b54 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006e8:	2301      	movs	r3, #1
 80006ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006ec:	2301      	movs	r3, #1
 80006ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f4:	463b      	mov	r3, r7
 80006f6:	4619      	mov	r1, r3
 80006f8:	4805      	ldr	r0, [pc, #20]	; (8000710 <MX_ADC1_Init+0x98>)
 80006fa:	f000 fdff 	bl	80012fc <HAL_ADC_ConfigChannel>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000704:	f000 fa26 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000158 	.word	0x20000158
 8000714:	40012000 	.word	0x40012000
 8000718:	0f000001 	.word	0x0f000001

0800071c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000720:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_CAN1_Init+0x60>)
 8000722:	4a17      	ldr	r2, [pc, #92]	; (8000780 <MX_CAN1_Init+0x64>)
 8000724:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <MX_CAN1_Init+0x60>)
 8000728:	2210      	movs	r2, #16
 800072a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800072c:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_CAN1_Init+0x60>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000732:	4b12      	ldr	r3, [pc, #72]	; (800077c <MX_CAN1_Init+0x60>)
 8000734:	2200      	movs	r2, #0
 8000736:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000738:	4b10      	ldr	r3, [pc, #64]	; (800077c <MX_CAN1_Init+0x60>)
 800073a:	2200      	movs	r2, #0
 800073c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_CAN1_Init+0x60>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000744:	4b0d      	ldr	r3, [pc, #52]	; (800077c <MX_CAN1_Init+0x60>)
 8000746:	2200      	movs	r2, #0
 8000748:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_CAN1_Init+0x60>)
 800074c:	2200      	movs	r2, #0
 800074e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000750:	4b0a      	ldr	r3, [pc, #40]	; (800077c <MX_CAN1_Init+0x60>)
 8000752:	2200      	movs	r2, #0
 8000754:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000756:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_CAN1_Init+0x60>)
 8000758:	2200      	movs	r2, #0
 800075a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800075c:	4b07      	ldr	r3, [pc, #28]	; (800077c <MX_CAN1_Init+0x60>)
 800075e:	2200      	movs	r2, #0
 8000760:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000762:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_CAN1_Init+0x60>)
 8000764:	2200      	movs	r2, #0
 8000766:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_CAN1_Init+0x60>)
 800076a:	f000 ffe5 	bl	8001738 <HAL_CAN_Init>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000774:	f000 f9ee 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000250 	.word	0x20000250
 8000780:	40006400 	.word	0x40006400

08000784 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800078a:	463b      	mov	r3, r7
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_DAC_Init+0x4c>)
 8000794:	4a0f      	ldr	r2, [pc, #60]	; (80007d4 <MX_DAC_Init+0x50>)
 8000796:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000798:	480d      	ldr	r0, [pc, #52]	; (80007d0 <MX_DAC_Init+0x4c>)
 800079a:	f001 f9da 	bl	8001b52 <HAL_DAC_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007a4:	f000 f9d6 	bl	8000b54 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007a8:	2300      	movs	r3, #0
 80007aa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007b0:	463b      	mov	r3, r7
 80007b2:	2200      	movs	r2, #0
 80007b4:	4619      	mov	r1, r3
 80007b6:	4806      	ldr	r0, [pc, #24]	; (80007d0 <MX_DAC_Init+0x4c>)
 80007b8:	f001 fa64 	bl	8001c84 <HAL_DAC_ConfigChannel>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007c2:	f000 f9c7 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200001a0 	.word	0x200001a0
 80007d4:	40007400 	.word	0x40007400

080007d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007dc:	4b17      	ldr	r3, [pc, #92]	; (800083c <MX_SPI1_Init+0x64>)
 80007de:	4a18      	ldr	r2, [pc, #96]	; (8000840 <MX_SPI1_Init+0x68>)
 80007e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007e2:	4b16      	ldr	r3, [pc, #88]	; (800083c <MX_SPI1_Init+0x64>)
 80007e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ea:	4b14      	ldr	r3, [pc, #80]	; (800083c <MX_SPI1_Init+0x64>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007f0:	4b12      	ldr	r3, [pc, #72]	; (800083c <MX_SPI1_Init+0x64>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f6:	4b11      	ldr	r3, [pc, #68]	; (800083c <MX_SPI1_Init+0x64>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <MX_SPI1_Init+0x64>)
 80007fe:	2200      	movs	r2, #0
 8000800:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000802:	4b0e      	ldr	r3, [pc, #56]	; (800083c <MX_SPI1_Init+0x64>)
 8000804:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000808:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <MX_SPI1_Init+0x64>)
 800080c:	2200      	movs	r2, #0
 800080e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000810:	4b0a      	ldr	r3, [pc, #40]	; (800083c <MX_SPI1_Init+0x64>)
 8000812:	2200      	movs	r2, #0
 8000814:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <MX_SPI1_Init+0x64>)
 8000818:	2200      	movs	r2, #0
 800081a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800081c:	4b07      	ldr	r3, [pc, #28]	; (800083c <MX_SPI1_Init+0x64>)
 800081e:	2200      	movs	r2, #0
 8000820:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <MX_SPI1_Init+0x64>)
 8000824:	220a      	movs	r2, #10
 8000826:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000828:	4804      	ldr	r0, [pc, #16]	; (800083c <MX_SPI1_Init+0x64>)
 800082a:	f003 fe2f 	bl	800448c <HAL_SPI_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000834:	f000 f98e 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200001f8 	.word	0x200001f8
 8000840:	40013000 	.word	0x40013000

08000844 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000848:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_SPI2_Init+0x64>)
 800084a:	4a18      	ldr	r2, [pc, #96]	; (80008ac <MX_SPI2_Init+0x68>)
 800084c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800084e:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000850:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000854:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000856:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_SPI2_Init+0x64>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000868:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_SPI2_Init+0x64>)
 800086a:	2200      	movs	r2, #0
 800086c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000870:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000874:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000878:	2200      	movs	r2, #0
 800087a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800087c:	4b0a      	ldr	r3, [pc, #40]	; (80008a8 <MX_SPI2_Init+0x64>)
 800087e:	2200      	movs	r2, #0
 8000880:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000882:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000884:	2200      	movs	r2, #0
 8000886:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000888:	4b07      	ldr	r3, [pc, #28]	; (80008a8 <MX_SPI2_Init+0x64>)
 800088a:	2200      	movs	r2, #0
 800088c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000890:	220a      	movs	r2, #10
 8000892:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000894:	4804      	ldr	r0, [pc, #16]	; (80008a8 <MX_SPI2_Init+0x64>)
 8000896:	f003 fdf9 	bl	800448c <HAL_SPI_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80008a0:	f000 f958 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	200000bc 	.word	0x200000bc
 80008ac:	40003800 	.word	0x40003800

080008b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008b4:	4b11      	ldr	r3, [pc, #68]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008b6:	4a12      	ldr	r2, [pc, #72]	; (8000900 <MX_USART3_UART_Init+0x50>)
 80008b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b08      	ldr	r3, [pc, #32]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e0:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008e6:	4805      	ldr	r0, [pc, #20]	; (80008fc <MX_USART3_UART_Init+0x4c>)
 80008e8:	f003 fe59 	bl	800459e <HAL_UART_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80008f2:	f000 f92f 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000114 	.word	0x20000114
 8000900:	40004800 	.word	0x40004800

08000904 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000908:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	; (8000954 <MX_USART6_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 8000910:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000914:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_USART6_UART_Init+0x4c>)
 800093c:	f003 fe2f 	bl	800459e <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000946:	f000 f905 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200001b4 	.word	0x200001b4
 8000954:	40011400 	.word	0x40011400

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08c      	sub	sp, #48	; 0x30
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	61bb      	str	r3, [r7, #24]
 8000972:	4b72      	ldr	r3, [pc, #456]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a71      	ldr	r2, [pc, #452]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000978:	f043 0310 	orr.w	r3, r3, #16
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b6f      	ldr	r3, [pc, #444]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0310 	and.w	r3, r3, #16
 8000986:	61bb      	str	r3, [r7, #24]
 8000988:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	4b6b      	ldr	r3, [pc, #428]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a6a      	ldr	r2, [pc, #424]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000994:	f043 0304 	orr.w	r3, r3, #4
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b68      	ldr	r3, [pc, #416]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0304 	and.w	r3, r3, #4
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	4b64      	ldr	r3, [pc, #400]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a63      	ldr	r2, [pc, #396]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b61      	ldr	r3, [pc, #388]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	4b5d      	ldr	r3, [pc, #372]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a5c      	ldr	r2, [pc, #368]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b5a      	ldr	r3, [pc, #360]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	4b56      	ldr	r3, [pc, #344]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a55      	ldr	r2, [pc, #340]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b53      	ldr	r3, [pc, #332]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b4f      	ldr	r3, [pc, #316]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000a04:	f043 0308 	orr.w	r3, r3, #8
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b4c      	ldr	r3, [pc, #304]	; (8000b3c <MX_GPIO_Init+0x1e4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0308 	and.w	r3, r3, #8
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2108      	movs	r1, #8
 8000a1a:	4849      	ldr	r0, [pc, #292]	; (8000b40 <MX_GPIO_Init+0x1e8>)
 8000a1c:	f001 fb1e 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a20:	2201      	movs	r2, #1
 8000a22:	2101      	movs	r1, #1
 8000a24:	4847      	ldr	r0, [pc, #284]	; (8000b44 <MX_GPIO_Init+0x1ec>)
 8000a26:	f001 fb19 	bl	800205c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_11|LD4_Pin|LD3_Pin
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f64f 4110 	movw	r1, #64528	; 0xfc10
 8000a30:	4845      	ldr	r0, [pc, #276]	; (8000b48 <MX_GPIO_Init+0x1f0>)
 8000a32:	f001 fb13 	bl	800205c <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a36:	2308      	movs	r3, #8
 8000a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	483c      	ldr	r0, [pc, #240]	; (8000b40 <MX_GPIO_Init+0x1e8>)
 8000a4e:	f001 f969 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a52:	2301      	movs	r3, #1
 8000a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a56:	2301      	movs	r3, #1
 8000a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	4619      	mov	r1, r3
 8000a68:	4836      	ldr	r0, [pc, #216]	; (8000b44 <MX_GPIO_Init+0x1ec>)
 8000a6a:	f001 f95b 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a6e:	2308      	movs	r3, #8
 8000a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a7e:	2305      	movs	r3, #5
 8000a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	482e      	ldr	r0, [pc, #184]	; (8000b44 <MX_GPIO_Init+0x1ec>)
 8000a8a:	f001 f94b 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a92:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a9c:	f107 031c 	add.w	r3, r7, #28
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	482a      	ldr	r0, [pc, #168]	; (8000b4c <MX_GPIO_Init+0x1f4>)
 8000aa4:	f001 f93e 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000aa8:	2304      	movs	r3, #4
 8000aaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aac:	2300      	movs	r3, #0
 8000aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4825      	ldr	r0, [pc, #148]	; (8000b50 <MX_GPIO_Init+0x1f8>)
 8000abc:	f001 f932 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ac0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ad2:	2305      	movs	r3, #5
 8000ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 031c 	add.w	r3, r7, #28
 8000ada:	4619      	mov	r1, r3
 8000adc:	481c      	ldr	r0, [pc, #112]	; (8000b50 <MX_GPIO_Init+0x1f8>)
 8000ade:	f001 f921 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 LD4_Pin LD3_Pin
                           LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|LD4_Pin|LD3_Pin
 8000ae2:	f64f 4310 	movw	r3, #64528	; 0xfc10
 8000ae6:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	2300      	movs	r3, #0
 8000af2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af4:	f107 031c 	add.w	r3, r7, #28
 8000af8:	4619      	mov	r1, r3
 8000afa:	4813      	ldr	r0, [pc, #76]	; (8000b48 <MX_GPIO_Init+0x1f0>)
 8000afc:	f001 f912 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b00:	2320      	movs	r3, #32
 8000b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 031c 	add.w	r3, r7, #28
 8000b10:	4619      	mov	r1, r3
 8000b12:	480d      	ldr	r0, [pc, #52]	; (8000b48 <MX_GPIO_Init+0x1f0>)
 8000b14:	f001 f906 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b1c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4804      	ldr	r0, [pc, #16]	; (8000b40 <MX_GPIO_Init+0x1e8>)
 8000b2e:	f001 f8f9 	bl	8001d24 <HAL_GPIO_Init>

}
 8000b32:	bf00      	nop
 8000b34:	3730      	adds	r7, #48	; 0x30
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40020800 	.word	0x40020800
 8000b48:	40020c00 	.word	0x40020c00
 8000b4c:	40020000 	.word	0x40020000
 8000b50:	40020400 	.word	0x40020400

08000b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b58:	b672      	cpsid	i
}
 8000b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <Error_Handler+0x8>
	...

08000b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <HAL_MspInit+0x4c>)
 8000b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6e:	4a0f      	ldr	r2, [pc, #60]	; (8000bac <HAL_MspInit+0x4c>)
 8000b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b74:	6453      	str	r3, [r2, #68]	; 0x44
 8000b76:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <HAL_MspInit+0x4c>)
 8000b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	603b      	str	r3, [r7, #0]
 8000b86:	4b09      	ldr	r3, [pc, #36]	; (8000bac <HAL_MspInit+0x4c>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8a:	4a08      	ldr	r2, [pc, #32]	; (8000bac <HAL_MspInit+0x4c>)
 8000b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b90:	6413      	str	r3, [r2, #64]	; 0x40
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <HAL_MspInit+0x4c>)
 8000b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b9e:	2007      	movs	r0, #7
 8000ba0:	f000 ff96 	bl	8001ad0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40023800 	.word	0x40023800

08000bb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08c      	sub	sp, #48	; 0x30
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 031c 	add.w	r3, r7, #28
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a31      	ldr	r2, [pc, #196]	; (8000c94 <HAL_ADC_MspInit+0xe4>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d15b      	bne.n	8000c8a <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61bb      	str	r3, [r7, #24]
 8000bd6:	4b30      	ldr	r3, [pc, #192]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bda:	4a2f      	ldr	r2, [pc, #188]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be0:	6453      	str	r3, [r2, #68]	; 0x44
 8000be2:	4b2d      	ldr	r3, [pc, #180]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bea:	61bb      	str	r3, [r7, #24]
 8000bec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
 8000bf2:	4b29      	ldr	r3, [pc, #164]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a28      	ldr	r2, [pc, #160]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000bf8:	f043 0304 	orr.w	r3, r3, #4
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	4b26      	ldr	r3, [pc, #152]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	4b22      	ldr	r3, [pc, #136]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a21      	ldr	r2, [pc, #132]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	4a1a      	ldr	r2, [pc, #104]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c30:	f043 0302 	orr.w	r3, r3, #2
 8000c34:	6313      	str	r3, [r2, #48]	; 0x30
 8000c36:	4b18      	ldr	r3, [pc, #96]	; (8000c98 <HAL_ADC_MspInit+0xe8>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	f003 0302 	and.w	r3, r3, #2
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000c42:	2332      	movs	r3, #50	; 0x32
 8000c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c46:	2303      	movs	r3, #3
 8000c48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4e:	f107 031c 	add.w	r3, r7, #28
 8000c52:	4619      	mov	r1, r3
 8000c54:	4811      	ldr	r0, [pc, #68]	; (8000c9c <HAL_ADC_MspInit+0xec>)
 8000c56:	f001 f865 	bl	8001d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c5a:	230e      	movs	r3, #14
 8000c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	480c      	ldr	r0, [pc, #48]	; (8000ca0 <HAL_ADC_MspInit+0xf0>)
 8000c6e:	f001 f859 	bl	8001d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c72:	2303      	movs	r3, #3
 8000c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c76:	2303      	movs	r3, #3
 8000c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	4619      	mov	r1, r3
 8000c84:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <HAL_ADC_MspInit+0xf4>)
 8000c86:	f001 f84d 	bl	8001d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c8a:	bf00      	nop
 8000c8c:	3730      	adds	r7, #48	; 0x30
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40012000 	.word	0x40012000
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	40020800 	.word	0x40020800
 8000ca0:	40020000 	.word	0x40020000
 8000ca4:	40020400 	.word	0x40020400

08000ca8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	; 0x28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a19      	ldr	r2, [pc, #100]	; (8000d2c <HAL_CAN_MspInit+0x84>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d12b      	bne.n	8000d22 <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <HAL_CAN_MspInit+0x88>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd2:	4a17      	ldr	r2, [pc, #92]	; (8000d30 <HAL_CAN_MspInit+0x88>)
 8000cd4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cda:	4b15      	ldr	r3, [pc, #84]	; (8000d30 <HAL_CAN_MspInit+0x88>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <HAL_CAN_MspInit+0x88>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a10      	ldr	r2, [pc, #64]	; (8000d30 <HAL_CAN_MspInit+0x88>)
 8000cf0:	f043 0308 	orr.w	r3, r3, #8
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b0e      	ldr	r3, [pc, #56]	; (8000d30 <HAL_CAN_MspInit+0x88>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f003 0308 	and.w	r3, r3, #8
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d02:	2303      	movs	r3, #3
 8000d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d12:	2309      	movs	r3, #9
 8000d14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d16:	f107 0314 	add.w	r3, r7, #20
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4805      	ldr	r0, [pc, #20]	; (8000d34 <HAL_CAN_MspInit+0x8c>)
 8000d1e:	f001 f801 	bl	8001d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000d22:	bf00      	nop
 8000d24:	3728      	adds	r7, #40	; 0x28
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40006400 	.word	0x40006400
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40020c00 	.word	0x40020c00

08000d38 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	; 0x28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a17      	ldr	r2, [pc, #92]	; (8000db4 <HAL_DAC_MspInit+0x7c>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d127      	bne.n	8000daa <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <HAL_DAC_MspInit+0x80>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d62:	4a15      	ldr	r2, [pc, #84]	; (8000db8 <HAL_DAC_MspInit+0x80>)
 8000d64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000d68:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6a:	4b13      	ldr	r3, [pc, #76]	; (8000db8 <HAL_DAC_MspInit+0x80>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <HAL_DAC_MspInit+0x80>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a0e      	ldr	r2, [pc, #56]	; (8000db8 <HAL_DAC_MspInit+0x80>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <HAL_DAC_MspInit+0x80>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d92:	2310      	movs	r3, #16
 8000d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d96:	2303      	movs	r3, #3
 8000d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <HAL_DAC_MspInit+0x84>)
 8000da6:	f000 ffbd 	bl	8001d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000daa:	bf00      	nop
 8000dac:	3728      	adds	r7, #40	; 0x28
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40007400 	.word	0x40007400
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	40020000 	.word	0x40020000

08000dc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08c      	sub	sp, #48	; 0x30
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 031c 	add.w	r3, r7, #28
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a32      	ldr	r2, [pc, #200]	; (8000ea8 <HAL_SPI_MspInit+0xe8>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d12c      	bne.n	8000e3c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	61bb      	str	r3, [r7, #24]
 8000de6:	4b31      	ldr	r3, [pc, #196]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dea:	4a30      	ldr	r2, [pc, #192]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000dec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000df0:	6453      	str	r3, [r2, #68]	; 0x44
 8000df2:	4b2e      	ldr	r3, [pc, #184]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dfa:	61bb      	str	r3, [r7, #24]
 8000dfc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
 8000e02:	4b2a      	ldr	r3, [pc, #168]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a29      	ldr	r2, [pc, #164]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b27      	ldr	r3, [pc, #156]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
 8000e18:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e1a:	23e0      	movs	r3, #224	; 0xe0
 8000e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e26:	2300      	movs	r3, #0
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e2a:	2305      	movs	r3, #5
 8000e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2e:	f107 031c 	add.w	r3, r7, #28
 8000e32:	4619      	mov	r1, r3
 8000e34:	481e      	ldr	r0, [pc, #120]	; (8000eb0 <HAL_SPI_MspInit+0xf0>)
 8000e36:	f000 ff75 	bl	8001d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e3a:	e031      	b.n	8000ea0 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a1c      	ldr	r2, [pc, #112]	; (8000eb4 <HAL_SPI_MspInit+0xf4>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d12c      	bne.n	8000ea0 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	4b18      	ldr	r3, [pc, #96]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	4a17      	ldr	r2, [pc, #92]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e54:	6413      	str	r3, [r2, #64]	; 0x40
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	4a10      	ldr	r2, [pc, #64]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	6313      	str	r3, [r2, #48]	; 0x30
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <HAL_SPI_MspInit+0xec>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CAN_SCK_Pin|CAN_MISO_Pin|CAN_MOSI_Pin;
 8000e7e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e90:	2305      	movs	r3, #5
 8000e92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4807      	ldr	r0, [pc, #28]	; (8000eb8 <HAL_SPI_MspInit+0xf8>)
 8000e9c:	f000 ff42 	bl	8001d24 <HAL_GPIO_Init>
}
 8000ea0:	bf00      	nop
 8000ea2:	3730      	adds	r7, #48	; 0x30
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40013000 	.word	0x40013000
 8000eac:	40023800 	.word	0x40023800
 8000eb0:	40020000 	.word	0x40020000
 8000eb4:	40003800 	.word	0x40003800
 8000eb8:	40020400 	.word	0x40020400

08000ebc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08c      	sub	sp, #48	; 0x30
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 031c 	add.w	r3, r7, #28
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a42      	ldr	r2, [pc, #264]	; (8000fe4 <HAL_UART_MspInit+0x128>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d14c      	bne.n	8000f78 <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61bb      	str	r3, [r7, #24]
 8000ee2:	4b41      	ldr	r3, [pc, #260]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	4a40      	ldr	r2, [pc, #256]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000ee8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eec:	6413      	str	r3, [r2, #64]	; 0x40
 8000eee:	4b3e      	ldr	r3, [pc, #248]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ef6:	61bb      	str	r3, [r7, #24]
 8000ef8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
 8000efe:	4b3a      	ldr	r3, [pc, #232]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a39      	ldr	r2, [pc, #228]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b37      	ldr	r3, [pc, #220]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
 8000f1a:	4b33      	ldr	r3, [pc, #204]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a32      	ldr	r2, [pc, #200]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f20:	f043 0308 	orr.w	r3, r3, #8
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0308 	and.w	r3, r3, #8
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f40:	2303      	movs	r3, #3
 8000f42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f44:	2307      	movs	r3, #7
 8000f46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	f107 031c 	add.w	r3, r7, #28
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4827      	ldr	r0, [pc, #156]	; (8000fec <HAL_UART_MspInit+0x130>)
 8000f50:	f000 fee8 	bl	8001d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f62:	2303      	movs	r3, #3
 8000f64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f66:	2307      	movs	r3, #7
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	481f      	ldr	r0, [pc, #124]	; (8000ff0 <HAL_UART_MspInit+0x134>)
 8000f72:	f000 fed7 	bl	8001d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000f76:	e030      	b.n	8000fda <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART6)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a1d      	ldr	r2, [pc, #116]	; (8000ff4 <HAL_UART_MspInit+0x138>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d12b      	bne.n	8000fda <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8a:	4a17      	ldr	r2, [pc, #92]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f8c:	f043 0320 	orr.w	r3, r3, #32
 8000f90:	6453      	str	r3, [r2, #68]	; 0x44
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f96:	f003 0320 	and.w	r3, r3, #32
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	4a10      	ldr	r2, [pc, #64]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000fa8:	f043 0304 	orr.w	r3, r3, #4
 8000fac:	6313      	str	r3, [r2, #48]	; 0x30
 8000fae:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <HAL_UART_MspInit+0x12c>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fba:	23c0      	movs	r3, #192	; 0xc0
 8000fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000fca:	2308      	movs	r3, #8
 8000fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4808      	ldr	r0, [pc, #32]	; (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000fd6:	f000 fea5 	bl	8001d24 <HAL_GPIO_Init>
}
 8000fda:	bf00      	nop
 8000fdc:	3730      	adds	r7, #48	; 0x30
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40004800 	.word	0x40004800
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40020400 	.word	0x40020400
 8000ff0:	40020c00 	.word	0x40020c00
 8000ff4:	40011400 	.word	0x40011400
 8000ff8:	40020800 	.word	0x40020800

08000ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001000:	e7fe      	b.n	8001000 <NMI_Handler+0x4>

08001002 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001006:	e7fe      	b.n	8001006 <HardFault_Handler+0x4>

08001008 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800100c:	e7fe      	b.n	800100c <MemManage_Handler+0x4>

0800100e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800100e:	b480      	push	{r7}
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001012:	e7fe      	b.n	8001012 <BusFault_Handler+0x4>

08001014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001018:	e7fe      	b.n	8001018 <UsageFault_Handler+0x4>

0800101a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001048:	f000 f8d0 	bl	80011ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}

08001050 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <OTG_FS_IRQHandler+0x10>)
 8001056:	f001 fa9f 	bl	8002598 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000654 	.word	0x20000654

08001064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800106c:	4a14      	ldr	r2, [pc, #80]	; (80010c0 <_sbrk+0x5c>)
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <_sbrk+0x60>)
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001078:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d102      	bne.n	8001086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <_sbrk+0x64>)
 8001082:	4a12      	ldr	r2, [pc, #72]	; (80010cc <_sbrk+0x68>)
 8001084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001086:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	429a      	cmp	r2, r3
 8001092:	d207      	bcs.n	80010a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001094:	f006 fe4c 	bl	8007d30 <__errno>
 8001098:	4603      	mov	r3, r0
 800109a:	220c      	movs	r2, #12
 800109c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010a2:	e009      	b.n	80010b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a4:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <_sbrk+0x64>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010aa:	4b07      	ldr	r3, [pc, #28]	; (80010c8 <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	4a05      	ldr	r2, [pc, #20]	; (80010c8 <_sbrk+0x64>)
 80010b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b6:	68fb      	ldr	r3, [r7, #12]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20020000 	.word	0x20020000
 80010c4:	00000400 	.word	0x00000400
 80010c8:	200000ac 	.word	0x200000ac
 80010cc:	20000968 	.word	0x20000968

080010d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <SystemInit+0x20>)
 80010d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010da:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <SystemInit+0x20>)
 80010dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800112c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010f8:	480d      	ldr	r0, [pc, #52]	; (8001130 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010fa:	490e      	ldr	r1, [pc, #56]	; (8001134 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010fc:	4a0e      	ldr	r2, [pc, #56]	; (8001138 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001100:	e002      	b.n	8001108 <LoopCopyDataInit>

08001102 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001102:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001104:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001106:	3304      	adds	r3, #4

08001108 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001108:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800110c:	d3f9      	bcc.n	8001102 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800110e:	4a0b      	ldr	r2, [pc, #44]	; (800113c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001110:	4c0b      	ldr	r4, [pc, #44]	; (8001140 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001114:	e001      	b.n	800111a <LoopFillZerobss>

08001116 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001116:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001118:	3204      	adds	r2, #4

0800111a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800111c:	d3fb      	bcc.n	8001116 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800111e:	f7ff ffd7 	bl	80010d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001122:	f006 fe0b 	bl	8007d3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001126:	f7ff f9fb 	bl	8000520 <main>
  bx  lr    
 800112a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800112c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001134:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001138:	08007f88 	.word	0x08007f88
  ldr r2, =_sbss
 800113c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001140:	20000968 	.word	0x20000968

08001144 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001144:	e7fe      	b.n	8001144 <ADC_IRQHandler>
	...

08001148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800114c:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <HAL_Init+0x40>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a0d      	ldr	r2, [pc, #52]	; (8001188 <HAL_Init+0x40>)
 8001152:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001156:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <HAL_Init+0x40>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <HAL_Init+0x40>)
 800115e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001162:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001164:	4b08      	ldr	r3, [pc, #32]	; (8001188 <HAL_Init+0x40>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a07      	ldr	r2, [pc, #28]	; (8001188 <HAL_Init+0x40>)
 800116a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800116e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001170:	2003      	movs	r0, #3
 8001172:	f000 fcad 	bl	8001ad0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001176:	2000      	movs	r0, #0
 8001178:	f000 f808 	bl	800118c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800117c:	f7ff fcf0 	bl	8000b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023c00 	.word	0x40023c00

0800118c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001194:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_InitTick+0x54>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <HAL_InitTick+0x58>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	4619      	mov	r1, r3
 800119e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011aa:	4618      	mov	r0, r3
 80011ac:	f000 fcc5 	bl	8001b3a <HAL_SYSTICK_Config>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e00e      	b.n	80011d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d80a      	bhi.n	80011d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c0:	2200      	movs	r2, #0
 80011c2:	6879      	ldr	r1, [r7, #4]
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011c8:	f000 fc8d 	bl	8001ae6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011cc:	4a06      	ldr	r2, [pc, #24]	; (80011e8 <HAL_InitTick+0x5c>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d2:	2300      	movs	r3, #0
 80011d4:	e000      	b.n	80011d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000000 	.word	0x20000000
 80011e4:	20000008 	.word	0x20000008
 80011e8:	20000004 	.word	0x20000004

080011ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <HAL_IncTick+0x20>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <HAL_IncTick+0x24>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4413      	add	r3, r2
 80011fc:	4a04      	ldr	r2, [pc, #16]	; (8001210 <HAL_IncTick+0x24>)
 80011fe:	6013      	str	r3, [r2, #0]
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000008 	.word	0x20000008
 8001210:	20000278 	.word	0x20000278

08001214 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  return uwTick;
 8001218:	4b03      	ldr	r3, [pc, #12]	; (8001228 <HAL_GetTick+0x14>)
 800121a:	681b      	ldr	r3, [r3, #0]
}
 800121c:	4618      	mov	r0, r3
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	20000278 	.word	0x20000278

0800122c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001234:	f7ff ffee 	bl	8001214 <HAL_GetTick>
 8001238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001244:	d005      	beq.n	8001252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001246:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <HAL_Delay+0x44>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	4413      	add	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001252:	bf00      	nop
 8001254:	f7ff ffde 	bl	8001214 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	429a      	cmp	r2, r3
 8001262:	d8f7      	bhi.n	8001254 <HAL_Delay+0x28>
  {
  }
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000008 	.word	0x20000008

08001274 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800127c:	2300      	movs	r3, #0
 800127e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e033      	b.n	80012f2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	2b00      	cmp	r3, #0
 8001290:	d109      	bne.n	80012a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff fc8c 	bl	8000bb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012aa:	f003 0310 	and.w	r3, r3, #16
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d118      	bne.n	80012e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012ba:	f023 0302 	bic.w	r3, r3, #2
 80012be:	f043 0202 	orr.w	r2, r3, #2
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f93a 	bl	8001540 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f023 0303 	bic.w	r3, r3, #3
 80012da:	f043 0201 	orr.w	r2, r3, #1
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	641a      	str	r2, [r3, #64]	; 0x40
 80012e2:	e001      	b.n	80012e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001310:	2b01      	cmp	r3, #1
 8001312:	d101      	bne.n	8001318 <HAL_ADC_ConfigChannel+0x1c>
 8001314:	2302      	movs	r3, #2
 8001316:	e105      	b.n	8001524 <HAL_ADC_ConfigChannel+0x228>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b09      	cmp	r3, #9
 8001326:	d925      	bls.n	8001374 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	68d9      	ldr	r1, [r3, #12]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	b29b      	uxth	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	4613      	mov	r3, r2
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	4413      	add	r3, r2
 800133c:	3b1e      	subs	r3, #30
 800133e:	2207      	movs	r2, #7
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	43da      	mvns	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	400a      	ands	r2, r1
 800134c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68d9      	ldr	r1, [r3, #12]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	b29b      	uxth	r3, r3
 800135e:	4618      	mov	r0, r3
 8001360:	4603      	mov	r3, r0
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4403      	add	r3, r0
 8001366:	3b1e      	subs	r3, #30
 8001368:	409a      	lsls	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	430a      	orrs	r2, r1
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	e022      	b.n	80013ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6919      	ldr	r1, [r3, #16]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	b29b      	uxth	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	4613      	mov	r3, r2
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4413      	add	r3, r2
 8001388:	2207      	movs	r2, #7
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	400a      	ands	r2, r1
 8001396:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6919      	ldr	r1, [r3, #16]
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	689a      	ldr	r2, [r3, #8]
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	4618      	mov	r0, r3
 80013aa:	4603      	mov	r3, r0
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4403      	add	r3, r0
 80013b0:	409a      	lsls	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	430a      	orrs	r2, r1
 80013b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b06      	cmp	r3, #6
 80013c0:	d824      	bhi.n	800140c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	4613      	mov	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	3b05      	subs	r3, #5
 80013d4:	221f      	movs	r2, #31
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43da      	mvns	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	400a      	ands	r2, r1
 80013e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	4618      	mov	r0, r3
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	3b05      	subs	r3, #5
 80013fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	430a      	orrs	r2, r1
 8001408:	635a      	str	r2, [r3, #52]	; 0x34
 800140a:	e04c      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b0c      	cmp	r3, #12
 8001412:	d824      	bhi.n	800145e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685a      	ldr	r2, [r3, #4]
 800141e:	4613      	mov	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4413      	add	r3, r2
 8001424:	3b23      	subs	r3, #35	; 0x23
 8001426:	221f      	movs	r2, #31
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	43da      	mvns	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	400a      	ands	r2, r1
 8001434:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b29b      	uxth	r3, r3
 8001442:	4618      	mov	r0, r3
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	4613      	mov	r3, r2
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	3b23      	subs	r3, #35	; 0x23
 8001450:	fa00 f203 	lsl.w	r2, r0, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	430a      	orrs	r2, r1
 800145a:	631a      	str	r2, [r3, #48]	; 0x30
 800145c:	e023      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	3b41      	subs	r3, #65	; 0x41
 8001470:	221f      	movs	r2, #31
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43da      	mvns	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	400a      	ands	r2, r1
 800147e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	b29b      	uxth	r3, r3
 800148c:	4618      	mov	r0, r3
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685a      	ldr	r2, [r3, #4]
 8001492:	4613      	mov	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	3b41      	subs	r3, #65	; 0x41
 800149a:	fa00 f203 	lsl.w	r2, r0, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	430a      	orrs	r2, r1
 80014a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014a6:	4b22      	ldr	r3, [pc, #136]	; (8001530 <HAL_ADC_ConfigChannel+0x234>)
 80014a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a21      	ldr	r2, [pc, #132]	; (8001534 <HAL_ADC_ConfigChannel+0x238>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d109      	bne.n	80014c8 <HAL_ADC_ConfigChannel+0x1cc>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b12      	cmp	r3, #18
 80014ba:	d105      	bne.n	80014c8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a19      	ldr	r2, [pc, #100]	; (8001534 <HAL_ADC_ConfigChannel+0x238>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d123      	bne.n	800151a <HAL_ADC_ConfigChannel+0x21e>
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b10      	cmp	r3, #16
 80014d8:	d003      	beq.n	80014e2 <HAL_ADC_ConfigChannel+0x1e6>
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b11      	cmp	r3, #17
 80014e0:	d11b      	bne.n	800151a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2b10      	cmp	r3, #16
 80014f4:	d111      	bne.n	800151a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80014f6:	4b10      	ldr	r3, [pc, #64]	; (8001538 <HAL_ADC_ConfigChannel+0x23c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a10      	ldr	r2, [pc, #64]	; (800153c <HAL_ADC_ConfigChannel+0x240>)
 80014fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001500:	0c9a      	lsrs	r2, r3, #18
 8001502:	4613      	mov	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4413      	add	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800150c:	e002      	b.n	8001514 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	3b01      	subs	r3, #1
 8001512:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1f9      	bne.n	800150e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40012300 	.word	0x40012300
 8001534:	40012000 	.word	0x40012000
 8001538:	20000000 	.word	0x20000000
 800153c:	431bde83 	.word	0x431bde83

08001540 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001548:	4b79      	ldr	r3, [pc, #484]	; (8001730 <ADC_Init+0x1f0>)
 800154a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	431a      	orrs	r2, r3
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6859      	ldr	r1, [r3, #4]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	021a      	lsls	r2, r3, #8
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	430a      	orrs	r2, r1
 8001588:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001598:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6859      	ldr	r1, [r3, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689a      	ldr	r2, [r3, #8]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	430a      	orrs	r2, r1
 80015aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	689a      	ldr	r2, [r3, #8]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6899      	ldr	r1, [r3, #8]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	68da      	ldr	r2, [r3, #12]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	430a      	orrs	r2, r1
 80015cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d2:	4a58      	ldr	r2, [pc, #352]	; (8001734 <ADC_Init+0x1f4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d022      	beq.n	800161e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	689a      	ldr	r2, [r3, #8]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6899      	ldr	r1, [r3, #8]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	689a      	ldr	r2, [r3, #8]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6899      	ldr	r1, [r3, #8]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	430a      	orrs	r2, r1
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	e00f      	b.n	800163e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	689a      	ldr	r2, [r3, #8]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800162c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800163c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	689a      	ldr	r2, [r3, #8]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f022 0202 	bic.w	r2, r2, #2
 800164c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	6899      	ldr	r1, [r3, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	7e1b      	ldrb	r3, [r3, #24]
 8001658:	005a      	lsls	r2, r3, #1
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	430a      	orrs	r2, r1
 8001660:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01b      	beq.n	80016a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800167a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800168a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	6859      	ldr	r1, [r3, #4]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001696:	3b01      	subs	r3, #1
 8001698:	035a      	lsls	r2, r3, #13
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	e007      	b.n	80016b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	051a      	lsls	r2, r3, #20
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80016e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6899      	ldr	r1, [r3, #8]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80016f6:	025a      	lsls	r2, r3, #9
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689a      	ldr	r2, [r3, #8]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800170e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6899      	ldr	r1, [r3, #8]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	029a      	lsls	r2, r3, #10
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	609a      	str	r2, [r3, #8]
}
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	40012300 	.word	0x40012300
 8001734:	0f000001 	.word	0x0f000001

08001738 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e0ed      	b.n	8001926 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff faa6 	bl	8000ca8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f042 0201 	orr.w	r2, r2, #1
 800176a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800176c:	f7ff fd52 	bl	8001214 <HAL_GetTick>
 8001770:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001772:	e012      	b.n	800179a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001774:	f7ff fd4e 	bl	8001214 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b0a      	cmp	r3, #10
 8001780:	d90b      	bls.n	800179a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001786:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2205      	movs	r2, #5
 8001792:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e0c5      	b.n	8001926 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0e5      	beq.n	8001774 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0202 	bic.w	r2, r2, #2
 80017b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017b8:	f7ff fd2c 	bl	8001214 <HAL_GetTick>
 80017bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017be:	e012      	b.n	80017e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017c0:	f7ff fd28 	bl	8001214 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b0a      	cmp	r3, #10
 80017cc:	d90b      	bls.n	80017e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2205      	movs	r2, #5
 80017de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e09f      	b.n	8001926 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1e5      	bne.n	80017c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	7e1b      	ldrb	r3, [r3, #24]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d108      	bne.n	800180e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	e007      	b.n	800181e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800181c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7e5b      	ldrb	r3, [r3, #25]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d108      	bne.n	8001838 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	e007      	b.n	8001848 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001846:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	7e9b      	ldrb	r3, [r3, #26]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d108      	bne.n	8001862 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f042 0220 	orr.w	r2, r2, #32
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	e007      	b.n	8001872 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f022 0220 	bic.w	r2, r2, #32
 8001870:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	7edb      	ldrb	r3, [r3, #27]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d108      	bne.n	800188c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f022 0210 	bic.w	r2, r2, #16
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	e007      	b.n	800189c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f042 0210 	orr.w	r2, r2, #16
 800189a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	7f1b      	ldrb	r3, [r3, #28]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d108      	bne.n	80018b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f042 0208 	orr.w	r2, r2, #8
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	e007      	b.n	80018c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f022 0208 	bic.w	r2, r2, #8
 80018c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	7f5b      	ldrb	r3, [r3, #29]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d108      	bne.n	80018e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f042 0204 	orr.w	r2, r2, #4
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	e007      	b.n	80018f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 0204 	bic.w	r2, r2, #4
 80018ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	431a      	orrs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	ea42 0103 	orr.w	r1, r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	1e5a      	subs	r2, r3, #1
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	430a      	orrs	r2, r1
 8001914:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2201      	movs	r2, #1
 8001920:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800194c:	4013      	ands	r3, r2
 800194e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001958:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800195c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001962:	4a04      	ldr	r2, [pc, #16]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	60d3      	str	r3, [r2, #12]
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800197c:	4b04      	ldr	r3, [pc, #16]	; (8001990 <__NVIC_GetPriorityGrouping+0x18>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	0a1b      	lsrs	r3, r3, #8
 8001982:	f003 0307 	and.w	r3, r3, #7
}
 8001986:	4618      	mov	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	db0b      	blt.n	80019be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	f003 021f 	and.w	r2, r3, #31
 80019ac:	4907      	ldr	r1, [pc, #28]	; (80019cc <__NVIC_EnableIRQ+0x38>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	095b      	lsrs	r3, r3, #5
 80019b4:	2001      	movs	r0, #1
 80019b6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000e100 	.word	0xe000e100

080019d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	6039      	str	r1, [r7, #0]
 80019da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	db0a      	blt.n	80019fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	490c      	ldr	r1, [pc, #48]	; (8001a1c <__NVIC_SetPriority+0x4c>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	0112      	lsls	r2, r2, #4
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	440b      	add	r3, r1
 80019f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f8:	e00a      	b.n	8001a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4908      	ldr	r1, [pc, #32]	; (8001a20 <__NVIC_SetPriority+0x50>)
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	3b04      	subs	r3, #4
 8001a08:	0112      	lsls	r2, r2, #4
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	761a      	strb	r2, [r3, #24]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000e100 	.word	0xe000e100
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f1c3 0307 	rsb	r3, r3, #7
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	bf28      	it	cs
 8001a42:	2304      	movcs	r3, #4
 8001a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	3304      	adds	r3, #4
 8001a4a:	2b06      	cmp	r3, #6
 8001a4c:	d902      	bls.n	8001a54 <NVIC_EncodePriority+0x30>
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3b03      	subs	r3, #3
 8001a52:	e000      	b.n	8001a56 <NVIC_EncodePriority+0x32>
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43da      	mvns	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	401a      	ands	r2, r3
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a6c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	43d9      	mvns	r1, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	4313      	orrs	r3, r2
         );
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3724      	adds	r7, #36	; 0x24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
	...

08001a8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a9c:	d301      	bcc.n	8001aa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e00f      	b.n	8001ac2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aa2:	4a0a      	ldr	r2, [pc, #40]	; (8001acc <SysTick_Config+0x40>)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aaa:	210f      	movs	r1, #15
 8001aac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ab0:	f7ff ff8e 	bl	80019d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <SysTick_Config+0x40>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <SysTick_Config+0x40>)
 8001abc:	2207      	movs	r2, #7
 8001abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	e000e010 	.word	0xe000e010

08001ad0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff ff29 	bl	8001930 <__NVIC_SetPriorityGrouping>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b086      	sub	sp, #24
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4603      	mov	r3, r0
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
 8001af2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001af8:	f7ff ff3e 	bl	8001978 <__NVIC_GetPriorityGrouping>
 8001afc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	68b9      	ldr	r1, [r7, #8]
 8001b02:	6978      	ldr	r0, [r7, #20]
 8001b04:	f7ff ff8e 	bl	8001a24 <NVIC_EncodePriority>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b0e:	4611      	mov	r1, r2
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff5d 	bl	80019d0 <__NVIC_SetPriority>
}
 8001b16:	bf00      	nop
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	4603      	mov	r3, r0
 8001b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff31 	bl	8001994 <__NVIC_EnableIRQ>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff ffa2 	bl	8001a8c <SysTick_Config>
 8001b48:	4603      	mov	r3, r0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e014      	b.n	8001b8e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	791b      	ldrb	r3, [r3, #4]
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d105      	bne.n	8001b7a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff f8df 	bl	8000d38 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	795b      	ldrb	r3, [r3, #5]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d101      	bne.n	8001bac <HAL_DAC_Start+0x16>
 8001ba8:	2302      	movs	r3, #2
 8001baa:	e040      	b.n	8001c2e <HAL_DAC_Start+0x98>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6819      	ldr	r1, [r3, #0]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	f003 0310 	and.w	r3, r3, #16
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10f      	bne.n	8001bf6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001be0:	2b3c      	cmp	r3, #60	; 0x3c
 8001be2:	d11d      	bne.n	8001c20 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f042 0201 	orr.w	r2, r2, #1
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	e014      	b.n	8001c20 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	f003 0310 	and.w	r3, r3, #16
 8001c06:	213c      	movs	r1, #60	; 0x3c
 8001c08:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d107      	bne.n	8001c20 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0202 	orr.w	r2, r2, #2
 8001c1e:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b087      	sub	sp, #28
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	60f8      	str	r0, [r7, #12]
 8001c42:	60b9      	str	r1, [r7, #8]
 8001c44:	607a      	str	r2, [r7, #4]
 8001c46:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d105      	bne.n	8001c64 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3308      	adds	r3, #8
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	e004      	b.n	8001c6e <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	3314      	adds	r3, #20
 8001c6c:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	461a      	mov	r2, r3
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	371c      	adds	r7, #28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b087      	sub	sp, #28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	795b      	ldrb	r3, [r3, #5]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d101      	bne.n	8001c9c <HAL_DAC_ConfigChannel+0x18>
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e03c      	b.n	8001d16 <HAL_DAC_ConfigChannel+0x92>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f003 0310 	and.w	r3, r3, #16
 8001cb6:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f003 0310 	and.w	r3, r3, #16
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6819      	ldr	r1, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f003 0310 	and.w	r3, r3, #16
 8001cf8:	22c0      	movs	r2, #192	; 0xc0
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43da      	mvns	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	400a      	ands	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	371c      	adds	r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b089      	sub	sp, #36	; 0x24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
 8001d3e:	e16b      	b.n	8002018 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d40:	2201      	movs	r2, #1
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	4013      	ands	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	f040 815a 	bne.w	8002012 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d005      	beq.n	8001d76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d130      	bne.n	8001dd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	2203      	movs	r2, #3
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	68da      	ldr	r2, [r3, #12]
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dac:	2201      	movs	r2, #1
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	091b      	lsrs	r3, r3, #4
 8001dc2:	f003 0201 	and.w	r2, r3, #1
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 0303 	and.w	r3, r3, #3
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	d017      	beq.n	8001e14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	2203      	movs	r2, #3
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d123      	bne.n	8001e68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	08da      	lsrs	r2, r3, #3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3208      	adds	r2, #8
 8001e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	220f      	movs	r2, #15
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	691a      	ldr	r2, [r3, #16]
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	08da      	lsrs	r2, r3, #3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	3208      	adds	r2, #8
 8001e62:	69b9      	ldr	r1, [r7, #24]
 8001e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	2203      	movs	r2, #3
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0203 	and.w	r2, r3, #3
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 80b4 	beq.w	8002012 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	4b60      	ldr	r3, [pc, #384]	; (8002030 <HAL_GPIO_Init+0x30c>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb2:	4a5f      	ldr	r2, [pc, #380]	; (8002030 <HAL_GPIO_Init+0x30c>)
 8001eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eba:	4b5d      	ldr	r3, [pc, #372]	; (8002030 <HAL_GPIO_Init+0x30c>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ec6:	4a5b      	ldr	r2, [pc, #364]	; (8002034 <HAL_GPIO_Init+0x310>)
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	089b      	lsrs	r3, r3, #2
 8001ecc:	3302      	adds	r3, #2
 8001ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	f003 0303 	and.w	r3, r3, #3
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	220f      	movs	r2, #15
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a52      	ldr	r2, [pc, #328]	; (8002038 <HAL_GPIO_Init+0x314>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d02b      	beq.n	8001f4a <HAL_GPIO_Init+0x226>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a51      	ldr	r2, [pc, #324]	; (800203c <HAL_GPIO_Init+0x318>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d025      	beq.n	8001f46 <HAL_GPIO_Init+0x222>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a50      	ldr	r2, [pc, #320]	; (8002040 <HAL_GPIO_Init+0x31c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d01f      	beq.n	8001f42 <HAL_GPIO_Init+0x21e>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a4f      	ldr	r2, [pc, #316]	; (8002044 <HAL_GPIO_Init+0x320>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d019      	beq.n	8001f3e <HAL_GPIO_Init+0x21a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4e      	ldr	r2, [pc, #312]	; (8002048 <HAL_GPIO_Init+0x324>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d013      	beq.n	8001f3a <HAL_GPIO_Init+0x216>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4d      	ldr	r2, [pc, #308]	; (800204c <HAL_GPIO_Init+0x328>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d00d      	beq.n	8001f36 <HAL_GPIO_Init+0x212>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a4c      	ldr	r2, [pc, #304]	; (8002050 <HAL_GPIO_Init+0x32c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d007      	beq.n	8001f32 <HAL_GPIO_Init+0x20e>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4b      	ldr	r2, [pc, #300]	; (8002054 <HAL_GPIO_Init+0x330>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d101      	bne.n	8001f2e <HAL_GPIO_Init+0x20a>
 8001f2a:	2307      	movs	r3, #7
 8001f2c:	e00e      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f2e:	2308      	movs	r3, #8
 8001f30:	e00c      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f32:	2306      	movs	r3, #6
 8001f34:	e00a      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f36:	2305      	movs	r3, #5
 8001f38:	e008      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e004      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e002      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <HAL_GPIO_Init+0x228>
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	69fa      	ldr	r2, [r7, #28]
 8001f4e:	f002 0203 	and.w	r2, r2, #3
 8001f52:	0092      	lsls	r2, r2, #2
 8001f54:	4093      	lsls	r3, r2
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f5c:	4935      	ldr	r1, [pc, #212]	; (8002034 <HAL_GPIO_Init+0x310>)
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	3302      	adds	r3, #2
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f6a:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f8e:	4a32      	ldr	r2, [pc, #200]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f94:	4b30      	ldr	r3, [pc, #192]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fb8:	4a27      	ldr	r2, [pc, #156]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fbe:	4b26      	ldr	r3, [pc, #152]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fe2:	4a1d      	ldr	r2, [pc, #116]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	4313      	orrs	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800200c:	4a12      	ldr	r2, [pc, #72]	; (8002058 <HAL_GPIO_Init+0x334>)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	3301      	adds	r3, #1
 8002016:	61fb      	str	r3, [r7, #28]
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	2b0f      	cmp	r3, #15
 800201c:	f67f ae90 	bls.w	8001d40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	3724      	adds	r7, #36	; 0x24
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800
 8002034:	40013800 	.word	0x40013800
 8002038:	40020000 	.word	0x40020000
 800203c:	40020400 	.word	0x40020400
 8002040:	40020800 	.word	0x40020800
 8002044:	40020c00 	.word	0x40020c00
 8002048:	40021000 	.word	0x40021000
 800204c:	40021400 	.word	0x40021400
 8002050:	40021800 	.word	0x40021800
 8002054:	40021c00 	.word	0x40021c00
 8002058:	40013c00 	.word	0x40013c00

0800205c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	807b      	strh	r3, [r7, #2]
 8002068:	4613      	mov	r3, r2
 800206a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800206c:	787b      	ldrb	r3, [r7, #1]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002072:	887a      	ldrh	r2, [r7, #2]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002078:	e003      	b.n	8002082 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800207a:	887b      	ldrh	r3, [r7, #2]
 800207c:	041a      	lsls	r2, r3, #16
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	619a      	str	r2, [r3, #24]
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020a0:	887a      	ldrh	r2, [r7, #2]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4013      	ands	r3, r2
 80020a6:	041a      	lsls	r2, r3, #16
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	43d9      	mvns	r1, r3
 80020ac:	887b      	ldrh	r3, [r7, #2]
 80020ae:	400b      	ands	r3, r1
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	619a      	str	r2, [r3, #24]
}
 80020b6:	bf00      	nop
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80020c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020c4:	b08f      	sub	sp, #60	; 0x3c
 80020c6:	af0a      	add	r7, sp, #40	; 0x28
 80020c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e054      	b.n	800217e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d106      	bne.n	80020f4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f005 fb74 	bl	80077dc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2203      	movs	r2, #3
 80020f8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002104:	2b00      	cmp	r3, #0
 8002106:	d102      	bne.n	800210e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f002 fcca 	bl	8004aac <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	603b      	str	r3, [r7, #0]
 800211e:	687e      	ldr	r6, [r7, #4]
 8002120:	466d      	mov	r5, sp
 8002122:	f106 0410 	add.w	r4, r6, #16
 8002126:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002128:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800212a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800212c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800212e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002132:	e885 0003 	stmia.w	r5, {r0, r1}
 8002136:	1d33      	adds	r3, r6, #4
 8002138:	cb0e      	ldmia	r3, {r1, r2, r3}
 800213a:	6838      	ldr	r0, [r7, #0]
 800213c:	f002 fc44 	bl	80049c8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2101      	movs	r1, #1
 8002146:	4618      	mov	r0, r3
 8002148:	f002 fcc1 	bl	8004ace <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	603b      	str	r3, [r7, #0]
 8002152:	687e      	ldr	r6, [r7, #4]
 8002154:	466d      	mov	r5, sp
 8002156:	f106 0410 	add.w	r4, r6, #16
 800215a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800215c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800215e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002160:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002162:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002166:	e885 0003 	stmia.w	r5, {r0, r1}
 800216a:	1d33      	adds	r3, r6, #4
 800216c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800216e:	6838      	ldr	r0, [r7, #0]
 8002170:	f002 fe28 	bl	8004dc4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002186 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002186:	b590      	push	{r4, r7, lr}
 8002188:	b089      	sub	sp, #36	; 0x24
 800218a:	af04      	add	r7, sp, #16
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	4608      	mov	r0, r1
 8002190:	4611      	mov	r1, r2
 8002192:	461a      	mov	r2, r3
 8002194:	4603      	mov	r3, r0
 8002196:	70fb      	strb	r3, [r7, #3]
 8002198:	460b      	mov	r3, r1
 800219a:	70bb      	strb	r3, [r7, #2]
 800219c:	4613      	mov	r3, r2
 800219e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_HCD_HC_Init+0x28>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e076      	b.n	800229c <HAL_HCD_HC_Init+0x116>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	212c      	movs	r1, #44	; 0x2c
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	333d      	adds	r3, #61	; 0x3d
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80021c8:	78fb      	ldrb	r3, [r7, #3]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	212c      	movs	r1, #44	; 0x2c
 80021ce:	fb01 f303 	mul.w	r3, r1, r3
 80021d2:	4413      	add	r3, r2
 80021d4:	3338      	adds	r3, #56	; 0x38
 80021d6:	787a      	ldrb	r2, [r7, #1]
 80021d8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80021da:	78fb      	ldrb	r3, [r7, #3]
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	212c      	movs	r1, #44	; 0x2c
 80021e0:	fb01 f303 	mul.w	r3, r1, r3
 80021e4:	4413      	add	r3, r2
 80021e6:	3340      	adds	r3, #64	; 0x40
 80021e8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80021ea:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80021ec:	78fb      	ldrb	r3, [r7, #3]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	212c      	movs	r1, #44	; 0x2c
 80021f2:	fb01 f303 	mul.w	r3, r1, r3
 80021f6:	4413      	add	r3, r2
 80021f8:	3339      	adds	r3, #57	; 0x39
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80021fe:	78fb      	ldrb	r3, [r7, #3]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	212c      	movs	r1, #44	; 0x2c
 8002204:	fb01 f303 	mul.w	r3, r1, r3
 8002208:	4413      	add	r3, r2
 800220a:	333f      	adds	r3, #63	; 0x3f
 800220c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002210:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	78ba      	ldrb	r2, [r7, #2]
 8002216:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800221a:	b2d0      	uxtb	r0, r2
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	212c      	movs	r1, #44	; 0x2c
 8002220:	fb01 f303 	mul.w	r3, r1, r3
 8002224:	4413      	add	r3, r2
 8002226:	333a      	adds	r3, #58	; 0x3a
 8002228:	4602      	mov	r2, r0
 800222a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800222c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002230:	2b00      	cmp	r3, #0
 8002232:	da09      	bge.n	8002248 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002234:	78fb      	ldrb	r3, [r7, #3]
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	212c      	movs	r1, #44	; 0x2c
 800223a:	fb01 f303 	mul.w	r3, r1, r3
 800223e:	4413      	add	r3, r2
 8002240:	333b      	adds	r3, #59	; 0x3b
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	e008      	b.n	800225a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002248:	78fb      	ldrb	r3, [r7, #3]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	212c      	movs	r1, #44	; 0x2c
 800224e:	fb01 f303 	mul.w	r3, r1, r3
 8002252:	4413      	add	r3, r2
 8002254:	333b      	adds	r3, #59	; 0x3b
 8002256:	2200      	movs	r2, #0
 8002258:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800225a:	78fb      	ldrb	r3, [r7, #3]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	212c      	movs	r1, #44	; 0x2c
 8002260:	fb01 f303 	mul.w	r3, r1, r3
 8002264:	4413      	add	r3, r2
 8002266:	333c      	adds	r3, #60	; 0x3c
 8002268:	f897 2020 	ldrb.w	r2, [r7, #32]
 800226c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6818      	ldr	r0, [r3, #0]
 8002272:	787c      	ldrb	r4, [r7, #1]
 8002274:	78ba      	ldrb	r2, [r7, #2]
 8002276:	78f9      	ldrb	r1, [r7, #3]
 8002278:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800227a:	9302      	str	r3, [sp, #8]
 800227c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002280:	9301      	str	r3, [sp, #4]
 8002282:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	4623      	mov	r3, r4
 800228a:	f002 ff15 	bl	80050b8 <USB_HC_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd90      	pop	{r4, r7, pc}

080022a4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	460b      	mov	r3, r1
 80022ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80022b0:	2300      	movs	r3, #0
 80022b2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <HAL_HCD_HC_Halt+0x1e>
 80022be:	2302      	movs	r3, #2
 80022c0:	e00f      	b.n	80022e2 <HAL_HCD_HC_Halt+0x3e>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	78fa      	ldrb	r2, [r7, #3]
 80022d0:	4611      	mov	r1, r2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f003 f951 	bl	800557a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
	...

080022ec <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	4608      	mov	r0, r1
 80022f6:	4611      	mov	r1, r2
 80022f8:	461a      	mov	r2, r3
 80022fa:	4603      	mov	r3, r0
 80022fc:	70fb      	strb	r3, [r7, #3]
 80022fe:	460b      	mov	r3, r1
 8002300:	70bb      	strb	r3, [r7, #2]
 8002302:	4613      	mov	r3, r2
 8002304:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	212c      	movs	r1, #44	; 0x2c
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	333b      	adds	r3, #59	; 0x3b
 8002314:	78ba      	ldrb	r2, [r7, #2]
 8002316:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	212c      	movs	r1, #44	; 0x2c
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	4413      	add	r3, r2
 8002324:	333f      	adds	r3, #63	; 0x3f
 8002326:	787a      	ldrb	r2, [r7, #1]
 8002328:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800232a:	7c3b      	ldrb	r3, [r7, #16]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d112      	bne.n	8002356 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002330:	78fb      	ldrb	r3, [r7, #3]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	212c      	movs	r1, #44	; 0x2c
 8002336:	fb01 f303 	mul.w	r3, r1, r3
 800233a:	4413      	add	r3, r2
 800233c:	3342      	adds	r3, #66	; 0x42
 800233e:	2203      	movs	r2, #3
 8002340:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002342:	78fb      	ldrb	r3, [r7, #3]
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	212c      	movs	r1, #44	; 0x2c
 8002348:	fb01 f303 	mul.w	r3, r1, r3
 800234c:	4413      	add	r3, r2
 800234e:	333d      	adds	r3, #61	; 0x3d
 8002350:	7f3a      	ldrb	r2, [r7, #28]
 8002352:	701a      	strb	r2, [r3, #0]
 8002354:	e008      	b.n	8002368 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002356:	78fb      	ldrb	r3, [r7, #3]
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	212c      	movs	r1, #44	; 0x2c
 800235c:	fb01 f303 	mul.w	r3, r1, r3
 8002360:	4413      	add	r3, r2
 8002362:	3342      	adds	r3, #66	; 0x42
 8002364:	2202      	movs	r2, #2
 8002366:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002368:	787b      	ldrb	r3, [r7, #1]
 800236a:	2b03      	cmp	r3, #3
 800236c:	f200 80c6 	bhi.w	80024fc <HAL_HCD_HC_SubmitRequest+0x210>
 8002370:	a201      	add	r2, pc, #4	; (adr r2, 8002378 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002376:	bf00      	nop
 8002378:	08002389 	.word	0x08002389
 800237c:	080024e9 	.word	0x080024e9
 8002380:	080023ed 	.word	0x080023ed
 8002384:	0800246b 	.word	0x0800246b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002388:	7c3b      	ldrb	r3, [r7, #16]
 800238a:	2b01      	cmp	r3, #1
 800238c:	f040 80b8 	bne.w	8002500 <HAL_HCD_HC_SubmitRequest+0x214>
 8002390:	78bb      	ldrb	r3, [r7, #2]
 8002392:	2b00      	cmp	r3, #0
 8002394:	f040 80b4 	bne.w	8002500 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002398:	8b3b      	ldrh	r3, [r7, #24]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d108      	bne.n	80023b0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800239e:	78fb      	ldrb	r3, [r7, #3]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	3355      	adds	r3, #85	; 0x55
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023b0:	78fb      	ldrb	r3, [r7, #3]
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	212c      	movs	r1, #44	; 0x2c
 80023b6:	fb01 f303 	mul.w	r3, r1, r3
 80023ba:	4413      	add	r3, r2
 80023bc:	3355      	adds	r3, #85	; 0x55
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d109      	bne.n	80023d8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023c4:	78fb      	ldrb	r3, [r7, #3]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	212c      	movs	r1, #44	; 0x2c
 80023ca:	fb01 f303 	mul.w	r3, r1, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	3342      	adds	r3, #66	; 0x42
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80023d6:	e093      	b.n	8002500 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023d8:	78fb      	ldrb	r3, [r7, #3]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	212c      	movs	r1, #44	; 0x2c
 80023de:	fb01 f303 	mul.w	r3, r1, r3
 80023e2:	4413      	add	r3, r2
 80023e4:	3342      	adds	r3, #66	; 0x42
 80023e6:	2202      	movs	r2, #2
 80023e8:	701a      	strb	r2, [r3, #0]
      break;
 80023ea:	e089      	b.n	8002500 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80023ec:	78bb      	ldrb	r3, [r7, #2]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d11d      	bne.n	800242e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023f2:	78fb      	ldrb	r3, [r7, #3]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	212c      	movs	r1, #44	; 0x2c
 80023f8:	fb01 f303 	mul.w	r3, r1, r3
 80023fc:	4413      	add	r3, r2
 80023fe:	3355      	adds	r3, #85	; 0x55
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002406:	78fb      	ldrb	r3, [r7, #3]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	212c      	movs	r1, #44	; 0x2c
 800240c:	fb01 f303 	mul.w	r3, r1, r3
 8002410:	4413      	add	r3, r2
 8002412:	3342      	adds	r3, #66	; 0x42
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002418:	e073      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	212c      	movs	r1, #44	; 0x2c
 8002420:	fb01 f303 	mul.w	r3, r1, r3
 8002424:	4413      	add	r3, r2
 8002426:	3342      	adds	r3, #66	; 0x42
 8002428:	2202      	movs	r2, #2
 800242a:	701a      	strb	r2, [r3, #0]
      break;
 800242c:	e069      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800242e:	78fb      	ldrb	r3, [r7, #3]
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	212c      	movs	r1, #44	; 0x2c
 8002434:	fb01 f303 	mul.w	r3, r1, r3
 8002438:	4413      	add	r3, r2
 800243a:	3354      	adds	r3, #84	; 0x54
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d109      	bne.n	8002456 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002442:	78fb      	ldrb	r3, [r7, #3]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	212c      	movs	r1, #44	; 0x2c
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	4413      	add	r3, r2
 800244e:	3342      	adds	r3, #66	; 0x42
 8002450:	2200      	movs	r2, #0
 8002452:	701a      	strb	r2, [r3, #0]
      break;
 8002454:	e055      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	212c      	movs	r1, #44	; 0x2c
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	4413      	add	r3, r2
 8002462:	3342      	adds	r3, #66	; 0x42
 8002464:	2202      	movs	r2, #2
 8002466:	701a      	strb	r2, [r3, #0]
      break;
 8002468:	e04b      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800246a:	78bb      	ldrb	r3, [r7, #2]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d11d      	bne.n	80024ac <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	212c      	movs	r1, #44	; 0x2c
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	4413      	add	r3, r2
 800247c:	3355      	adds	r3, #85	; 0x55
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d109      	bne.n	8002498 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002484:	78fb      	ldrb	r3, [r7, #3]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	212c      	movs	r1, #44	; 0x2c
 800248a:	fb01 f303 	mul.w	r3, r1, r3
 800248e:	4413      	add	r3, r2
 8002490:	3342      	adds	r3, #66	; 0x42
 8002492:	2200      	movs	r2, #0
 8002494:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002496:	e034      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002498:	78fb      	ldrb	r3, [r7, #3]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	212c      	movs	r1, #44	; 0x2c
 800249e:	fb01 f303 	mul.w	r3, r1, r3
 80024a2:	4413      	add	r3, r2
 80024a4:	3342      	adds	r3, #66	; 0x42
 80024a6:	2202      	movs	r2, #2
 80024a8:	701a      	strb	r2, [r3, #0]
      break;
 80024aa:	e02a      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80024ac:	78fb      	ldrb	r3, [r7, #3]
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	212c      	movs	r1, #44	; 0x2c
 80024b2:	fb01 f303 	mul.w	r3, r1, r3
 80024b6:	4413      	add	r3, r2
 80024b8:	3354      	adds	r3, #84	; 0x54
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d109      	bne.n	80024d4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024c0:	78fb      	ldrb	r3, [r7, #3]
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	212c      	movs	r1, #44	; 0x2c
 80024c6:	fb01 f303 	mul.w	r3, r1, r3
 80024ca:	4413      	add	r3, r2
 80024cc:	3342      	adds	r3, #66	; 0x42
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
      break;
 80024d2:	e016      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024d4:	78fb      	ldrb	r3, [r7, #3]
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	212c      	movs	r1, #44	; 0x2c
 80024da:	fb01 f303 	mul.w	r3, r1, r3
 80024de:	4413      	add	r3, r2
 80024e0:	3342      	adds	r3, #66	; 0x42
 80024e2:	2202      	movs	r2, #2
 80024e4:	701a      	strb	r2, [r3, #0]
      break;
 80024e6:	e00c      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024e8:	78fb      	ldrb	r3, [r7, #3]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	212c      	movs	r1, #44	; 0x2c
 80024ee:	fb01 f303 	mul.w	r3, r1, r3
 80024f2:	4413      	add	r3, r2
 80024f4:	3342      	adds	r3, #66	; 0x42
 80024f6:	2200      	movs	r2, #0
 80024f8:	701a      	strb	r2, [r3, #0]
      break;
 80024fa:	e002      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80024fc:	bf00      	nop
 80024fe:	e000      	b.n	8002502 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002500:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002502:	78fb      	ldrb	r3, [r7, #3]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	212c      	movs	r1, #44	; 0x2c
 8002508:	fb01 f303 	mul.w	r3, r1, r3
 800250c:	4413      	add	r3, r2
 800250e:	3344      	adds	r3, #68	; 0x44
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002514:	78fb      	ldrb	r3, [r7, #3]
 8002516:	8b3a      	ldrh	r2, [r7, #24]
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	202c      	movs	r0, #44	; 0x2c
 800251c:	fb00 f303 	mul.w	r3, r0, r3
 8002520:	440b      	add	r3, r1
 8002522:	334c      	adds	r3, #76	; 0x4c
 8002524:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002526:	78fb      	ldrb	r3, [r7, #3]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	212c      	movs	r1, #44	; 0x2c
 800252c:	fb01 f303 	mul.w	r3, r1, r3
 8002530:	4413      	add	r3, r2
 8002532:	3360      	adds	r3, #96	; 0x60
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002538:	78fb      	ldrb	r3, [r7, #3]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	212c      	movs	r1, #44	; 0x2c
 800253e:	fb01 f303 	mul.w	r3, r1, r3
 8002542:	4413      	add	r3, r2
 8002544:	3350      	adds	r3, #80	; 0x50
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800254a:	78fb      	ldrb	r3, [r7, #3]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	212c      	movs	r1, #44	; 0x2c
 8002550:	fb01 f303 	mul.w	r3, r1, r3
 8002554:	4413      	add	r3, r2
 8002556:	3339      	adds	r3, #57	; 0x39
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	212c      	movs	r1, #44	; 0x2c
 8002562:	fb01 f303 	mul.w	r3, r1, r3
 8002566:	4413      	add	r3, r2
 8002568:	3361      	adds	r3, #97	; 0x61
 800256a:	2200      	movs	r2, #0
 800256c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6818      	ldr	r0, [r3, #0]
 8002572:	78fb      	ldrb	r3, [r7, #3]
 8002574:	222c      	movs	r2, #44	; 0x2c
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	3338      	adds	r3, #56	; 0x38
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	18d1      	adds	r1, r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	461a      	mov	r2, r3
 8002588:	f002 fea4 	bl	80052d4 <USB_HC_StartXfer>
 800258c:	4603      	mov	r3, r0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop

08002598 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f002 fbc7 	bl	8004d42 <USB_GetMode>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	f040 80f6 	bne.w	80027a8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f002 fbab 	bl	8004d1c <USB_ReadInterrupts>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 80ec 	beq.w	80027a6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f002 fba2 	bl	8004d1c <USB_ReadInterrupts>
 80025d8:	4603      	mov	r3, r0
 80025da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025e2:	d104      	bne.n	80025ee <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80025ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f002 fb92 	bl	8004d1c <USB_ReadInterrupts>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002602:	d104      	bne.n	800260e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800260c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f002 fb82 	bl	8004d1c <USB_ReadInterrupts>
 8002618:	4603      	mov	r3, r0
 800261a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800261e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002622:	d104      	bne.n	800262e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800262c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f002 fb72 	bl	8004d1c <USB_ReadInterrupts>
 8002638:	4603      	mov	r3, r0
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b02      	cmp	r3, #2
 8002640:	d103      	bne.n	800264a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2202      	movs	r2, #2
 8002648:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f002 fb64 	bl	8004d1c <USB_ReadInterrupts>
 8002654:	4603      	mov	r3, r0
 8002656:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800265a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800265e:	d11c      	bne.n	800269a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002668:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10f      	bne.n	800269a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800267a:	2110      	movs	r1, #16
 800267c:	6938      	ldr	r0, [r7, #16]
 800267e:	f002 fa73 	bl	8004b68 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002682:	6938      	ldr	r0, [r7, #16]
 8002684:	f002 fa94 	bl	8004bb0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2101      	movs	r1, #1
 800268e:	4618      	mov	r0, r3
 8002690:	f002 fc4c 	bl	8004f2c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f005 f91f 	bl	80078d8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f002 fb3c 	bl	8004d1c <USB_ReadInterrupts>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026ae:	d102      	bne.n	80026b6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f001 fa03 	bl	8003abc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f002 fb2e 	bl	8004d1c <USB_ReadInterrupts>
 80026c0:	4603      	mov	r3, r0
 80026c2:	f003 0308 	and.w	r3, r3, #8
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	d106      	bne.n	80026d8 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f005 f8e8 	bl	80078a0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2208      	movs	r2, #8
 80026d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f002 fb1d 	bl	8004d1c <USB_ReadInterrupts>
 80026e2:	4603      	mov	r3, r0
 80026e4:	f003 0310 	and.w	r3, r3, #16
 80026e8:	2b10      	cmp	r3, #16
 80026ea:	d101      	bne.n	80026f0 <HAL_HCD_IRQHandler+0x158>
 80026ec:	2301      	movs	r3, #1
 80026ee:	e000      	b.n	80026f2 <HAL_HCD_IRQHandler+0x15a>
 80026f0:	2300      	movs	r3, #0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d012      	beq.n	800271c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	699a      	ldr	r2, [r3, #24]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0210 	bic.w	r2, r2, #16
 8002704:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f001 f906 	bl	8003918 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	699a      	ldr	r2, [r3, #24]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f042 0210 	orr.w	r2, r2, #16
 800271a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f002 fafb 	bl	8004d1c <USB_ReadInterrupts>
 8002726:	4603      	mov	r3, r0
 8002728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002730:	d13a      	bne.n	80027a8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f002 ff0e 	bl	8005558 <USB_HC_ReadInterrupt>
 800273c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
 8002742:	e025      	b.n	8002790 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	fa22 f303 	lsr.w	r3, r2, r3
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d018      	beq.n	800278a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	015a      	lsls	r2, r3, #5
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4413      	add	r3, r2
 8002760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800276a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800276e:	d106      	bne.n	800277e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	b2db      	uxtb	r3, r3
 8002774:	4619      	mov	r1, r3
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f8ab 	bl	80028d2 <HCD_HC_IN_IRQHandler>
 800277c:	e005      	b.n	800278a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	4619      	mov	r1, r3
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 fcc6 	bl	8003116 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	3301      	adds	r3, #1
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	429a      	cmp	r2, r3
 8002798:	d3d4      	bcc.n	8002744 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027a2:	615a      	str	r2, [r3, #20]
 80027a4:	e000      	b.n	80027a8 <HAL_HCD_IRQHandler+0x210>
      return;
 80027a6:	bf00      	nop
    }
  }
}
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_HCD_Start+0x16>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e013      	b.n	80027ec <HAL_HCD_Start+0x3e>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2101      	movs	r1, #1
 80027d2:	4618      	mov	r0, r3
 80027d4:	f002 fc0e 	bl	8004ff4 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4618      	mov	r0, r3
 80027de:	f002 f954 	bl	8004a8a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <HAL_HCD_Stop+0x16>
 8002806:	2302      	movs	r3, #2
 8002808:	e00d      	b.n	8002826 <HAL_HCD_Stop+0x32>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f003 f808 	bl	800582c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b082      	sub	sp, #8
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f002 fbb0 	bl	8004fa0 <USB_ResetPort>
 8002840:	4603      	mov	r3, r0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
 8002852:	460b      	mov	r3, r1
 8002854:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002856:	78fb      	ldrb	r3, [r7, #3]
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	212c      	movs	r1, #44	; 0x2c
 800285c:	fb01 f303 	mul.w	r3, r1, r3
 8002860:	4413      	add	r3, r2
 8002862:	3360      	adds	r3, #96	; 0x60
 8002864:	781b      	ldrb	r3, [r3, #0]
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	460b      	mov	r3, r1
 800287c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800287e:	78fb      	ldrb	r3, [r7, #3]
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	212c      	movs	r1, #44	; 0x2c
 8002884:	fb01 f303 	mul.w	r3, r1, r3
 8002888:	4413      	add	r3, r2
 800288a:	3350      	adds	r3, #80	; 0x50
 800288c:	681b      	ldr	r3, [r3, #0]
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f002 fbf4 	bl	8005094 <USB_GetCurrentFrame>
 80028ac:	4603      	mov	r3, r0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b082      	sub	sp, #8
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f002 fbcf 	bl	8005066 <USB_GetHostSpeed>
 80028c8:	4603      	mov	r3, r0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b086      	sub	sp, #24
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	460b      	mov	r3, r1
 80028dc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80028e8:	78fb      	ldrb	r3, [r7, #3]
 80028ea:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	015a      	lsls	r2, r3, #5
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4413      	add	r3, r2
 80028f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 0304 	and.w	r3, r3, #4
 80028fe:	2b04      	cmp	r3, #4
 8002900:	d119      	bne.n	8002936 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4413      	add	r3, r2
 800290a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800290e:	461a      	mov	r2, r3
 8002910:	2304      	movs	r3, #4
 8002912:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	015a      	lsls	r2, r3, #5
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4413      	add	r3, r2
 800291c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	0151      	lsls	r1, r2, #5
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	440a      	add	r2, r1
 800292a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800292e:	f043 0302 	orr.w	r3, r3, #2
 8002932:	60d3      	str	r3, [r2, #12]
 8002934:	e101      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	015a      	lsls	r2, r3, #5
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	4413      	add	r3, r2
 800293e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800294c:	d12b      	bne.n	80029a6 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	4413      	add	r3, r2
 8002956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295a:	461a      	mov	r2, r3
 800295c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002960:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	212c      	movs	r1, #44	; 0x2c
 8002968:	fb01 f303 	mul.w	r3, r1, r3
 800296c:	4413      	add	r3, r2
 800296e:	3361      	adds	r3, #97	; 0x61
 8002970:	2207      	movs	r2, #7
 8002972:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	015a      	lsls	r2, r3, #5
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4413      	add	r3, r2
 800297c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	0151      	lsls	r1, r2, #5
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	440a      	add	r2, r1
 800298a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800298e:	f043 0302 	orr.w	r3, r3, #2
 8002992:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	4611      	mov	r1, r2
 800299e:	4618      	mov	r0, r3
 80029a0:	f002 fdeb 	bl	800557a <USB_HC_Halt>
 80029a4:	e0c9      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	015a      	lsls	r2, r3, #5
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	4413      	add	r3, r2
 80029ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 0320 	and.w	r3, r3, #32
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	d109      	bne.n	80029d0 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	015a      	lsls	r2, r3, #5
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4413      	add	r3, r2
 80029c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029c8:	461a      	mov	r2, r3
 80029ca:	2320      	movs	r3, #32
 80029cc:	6093      	str	r3, [r2, #8]
 80029ce:	e0b4      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	015a      	lsls	r2, r3, #5
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	4413      	add	r3, r2
 80029d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b08      	cmp	r3, #8
 80029e4:	d133      	bne.n	8002a4e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	015a      	lsls	r2, r3, #5
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	0151      	lsls	r1, r2, #5
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	440a      	add	r2, r1
 80029fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a00:	f043 0302 	orr.w	r3, r3, #2
 8002a04:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	212c      	movs	r1, #44	; 0x2c
 8002a0c:	fb01 f303 	mul.w	r3, r1, r3
 8002a10:	4413      	add	r3, r2
 8002a12:	3361      	adds	r3, #97	; 0x61
 8002a14:	2205      	movs	r2, #5
 8002a16:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	015a      	lsls	r2, r3, #5
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4413      	add	r3, r2
 8002a20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a24:	461a      	mov	r2, r3
 8002a26:	2310      	movs	r3, #16
 8002a28:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	015a      	lsls	r2, r3, #5
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	4413      	add	r3, r2
 8002a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a36:	461a      	mov	r2, r3
 8002a38:	2308      	movs	r3, #8
 8002a3a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	4611      	mov	r1, r2
 8002a46:	4618      	mov	r0, r3
 8002a48:	f002 fd97 	bl	800557a <USB_HC_Halt>
 8002a4c:	e075      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	015a      	lsls	r2, r3, #5
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4413      	add	r3, r2
 8002a56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a64:	d134      	bne.n	8002ad0 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	015a      	lsls	r2, r3, #5
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	0151      	lsls	r1, r2, #5
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	440a      	add	r2, r1
 8002a7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a80:	f043 0302 	orr.w	r3, r3, #2
 8002a84:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	212c      	movs	r1, #44	; 0x2c
 8002a8c:	fb01 f303 	mul.w	r3, r1, r3
 8002a90:	4413      	add	r3, r2
 8002a92:	3361      	adds	r3, #97	; 0x61
 8002a94:	2208      	movs	r2, #8
 8002a96:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	015a      	lsls	r2, r3, #5
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	2310      	movs	r3, #16
 8002aa8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	015a      	lsls	r2, r3, #5
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002abc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f002 fd56 	bl	800557a <USB_HC_Halt>
 8002ace:	e034      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	015a      	lsls	r2, r3, #5
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae2:	2b80      	cmp	r3, #128	; 0x80
 8002ae4:	d129      	bne.n	8002b3a <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	4413      	add	r3, r2
 8002aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	0151      	lsls	r1, r2, #5
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	440a      	add	r2, r1
 8002afc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b00:	f043 0302 	orr.w	r3, r3, #2
 8002b04:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	212c      	movs	r1, #44	; 0x2c
 8002b0c:	fb01 f303 	mul.w	r3, r1, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	3361      	adds	r3, #97	; 0x61
 8002b14:	2206      	movs	r2, #6
 8002b16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	4611      	mov	r1, r2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f002 fd29 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	015a      	lsls	r2, r3, #5
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b34:	461a      	mov	r2, r3
 8002b36:	2380      	movs	r3, #128	; 0x80
 8002b38:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	015a      	lsls	r2, r3, #5
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	4413      	add	r3, r2
 8002b42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b50:	d122      	bne.n	8002b98 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	015a      	lsls	r2, r3, #5
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4413      	add	r3, r2
 8002b5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	68fa      	ldr	r2, [r7, #12]
 8002b62:	0151      	lsls	r1, r2, #5
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	440a      	add	r2, r1
 8002b68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b6c:	f043 0302 	orr.w	r3, r3, #2
 8002b70:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f002 fcfc 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b8e:	461a      	mov	r2, r3
 8002b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b94:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002b96:	e2ba      	b.n	800310e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	f040 811b 	bne.w	8002de6 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d019      	beq.n	8002bec <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	212c      	movs	r1, #44	; 0x2c
 8002bbe:	fb01 f303 	mul.w	r3, r1, r3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	3348      	adds	r3, #72	; 0x48
 8002bc6:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	0159      	lsls	r1, r3, #5
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	440b      	add	r3, r1
 8002bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002bda:	1ad2      	subs	r2, r2, r3
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	202c      	movs	r0, #44	; 0x2c
 8002be2:	fb00 f303 	mul.w	r3, r0, r3
 8002be6:	440b      	add	r3, r1
 8002be8:	3350      	adds	r3, #80	; 0x50
 8002bea:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	212c      	movs	r1, #44	; 0x2c
 8002bf2:	fb01 f303 	mul.w	r3, r1, r3
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3361      	adds	r3, #97	; 0x61
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	212c      	movs	r1, #44	; 0x2c
 8002c04:	fb01 f303 	mul.w	r3, r1, r3
 8002c08:	4413      	add	r3, r2
 8002c0a:	335c      	adds	r3, #92	; 0x5c
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	015a      	lsls	r2, r3, #5
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	2301      	movs	r3, #1
 8002c20:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	212c      	movs	r1, #44	; 0x2c
 8002c28:	fb01 f303 	mul.w	r3, r1, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	333f      	adds	r3, #63	; 0x3f
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	212c      	movs	r1, #44	; 0x2c
 8002c3c:	fb01 f303 	mul.w	r3, r1, r3
 8002c40:	4413      	add	r3, r2
 8002c42:	333f      	adds	r3, #63	; 0x3f
 8002c44:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d121      	bne.n	8002c8e <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	4413      	add	r3, r2
 8002c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	0151      	lsls	r1, r2, #5
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	440a      	add	r2, r1
 8002c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c64:	f043 0302 	orr.w	r3, r3, #2
 8002c68:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	b2d2      	uxtb	r2, r2
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f002 fc80 	bl	800557a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	015a      	lsls	r2, r3, #5
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c86:	461a      	mov	r2, r3
 8002c88:	2310      	movs	r3, #16
 8002c8a:	6093      	str	r3, [r2, #8]
 8002c8c:	e066      	b.n	8002d5c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	212c      	movs	r1, #44	; 0x2c
 8002c94:	fb01 f303 	mul.w	r3, r1, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	333f      	adds	r3, #63	; 0x3f
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b03      	cmp	r3, #3
 8002ca0:	d127      	bne.n	8002cf2 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	015a      	lsls	r2, r3, #5
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	4413      	add	r3, r2
 8002caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	0151      	lsls	r1, r2, #5
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	440a      	add	r2, r1
 8002cb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cbc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002cc0:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	212c      	movs	r1, #44	; 0x2c
 8002cc8:	fb01 f303 	mul.w	r3, r1, r3
 8002ccc:	4413      	add	r3, r2
 8002cce:	3360      	adds	r3, #96	; 0x60
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	b2d9      	uxtb	r1, r3
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	202c      	movs	r0, #44	; 0x2c
 8002cde:	fb00 f303 	mul.w	r3, r0, r3
 8002ce2:	4413      	add	r3, r2
 8002ce4:	3360      	adds	r3, #96	; 0x60
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f004 fe02 	bl	80078f4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002cf0:	e034      	b.n	8002d5c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	212c      	movs	r1, #44	; 0x2c
 8002cf8:	fb01 f303 	mul.w	r3, r1, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	333f      	adds	r3, #63	; 0x3f
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d12a      	bne.n	8002d5c <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	212c      	movs	r1, #44	; 0x2c
 8002d0c:	fb01 f303 	mul.w	r3, r1, r3
 8002d10:	4413      	add	r3, r2
 8002d12:	3360      	adds	r3, #96	; 0x60
 8002d14:	2201      	movs	r2, #1
 8002d16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	212c      	movs	r1, #44	; 0x2c
 8002d1e:	fb01 f303 	mul.w	r3, r1, r3
 8002d22:	4413      	add	r3, r2
 8002d24:	3354      	adds	r3, #84	; 0x54
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	f083 0301 	eor.w	r3, r3, #1
 8002d2c:	b2d8      	uxtb	r0, r3
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	212c      	movs	r1, #44	; 0x2c
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	3354      	adds	r3, #84	; 0x54
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	b2d9      	uxtb	r1, r3
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	202c      	movs	r0, #44	; 0x2c
 8002d4a:	fb00 f303 	mul.w	r3, r0, r3
 8002d4e:	4413      	add	r3, r2
 8002d50:	3360      	adds	r3, #96	; 0x60
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f004 fdcc 	bl	80078f4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d12b      	bne.n	8002dbc <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	212c      	movs	r1, #44	; 0x2c
 8002d6a:	fb01 f303 	mul.w	r3, r1, r3
 8002d6e:	4413      	add	r3, r2
 8002d70:	3348      	adds	r3, #72	; 0x48
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6879      	ldr	r1, [r7, #4]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	202c      	movs	r0, #44	; 0x2c
 8002d7a:	fb00 f202 	mul.w	r2, r0, r2
 8002d7e:	440a      	add	r2, r1
 8002d80:	3240      	adds	r2, #64	; 0x40
 8002d82:	8812      	ldrh	r2, [r2, #0]
 8002d84:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 81be 	beq.w	800310e <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	212c      	movs	r1, #44	; 0x2c
 8002d98:	fb01 f303 	mul.w	r3, r1, r3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3354      	adds	r3, #84	; 0x54
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	f083 0301 	eor.w	r3, r3, #1
 8002da6:	b2d8      	uxtb	r0, r3
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	212c      	movs	r1, #44	; 0x2c
 8002dae:	fb01 f303 	mul.w	r3, r1, r3
 8002db2:	4413      	add	r3, r2
 8002db4:	3354      	adds	r3, #84	; 0x54
 8002db6:	4602      	mov	r2, r0
 8002db8:	701a      	strb	r2, [r3, #0]
}
 8002dba:	e1a8      	b.n	800310e <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	212c      	movs	r1, #44	; 0x2c
 8002dc2:	fb01 f303 	mul.w	r3, r1, r3
 8002dc6:	4413      	add	r3, r2
 8002dc8:	3354      	adds	r3, #84	; 0x54
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	f083 0301 	eor.w	r3, r3, #1
 8002dd0:	b2d8      	uxtb	r0, r3
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	212c      	movs	r1, #44	; 0x2c
 8002dd8:	fb01 f303 	mul.w	r3, r1, r3
 8002ddc:	4413      	add	r3, r2
 8002dde:	3354      	adds	r3, #84	; 0x54
 8002de0:	4602      	mov	r2, r0
 8002de2:	701a      	strb	r2, [r3, #0]
}
 8002de4:	e193      	b.n	800310e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	015a      	lsls	r2, r3, #5
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4413      	add	r3, r2
 8002dee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	f040 8106 	bne.w	800300a <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4413      	add	r3, r2
 8002e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	0151      	lsls	r1, r2, #5
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	440a      	add	r2, r1
 8002e14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e18:	f023 0302 	bic.w	r3, r3, #2
 8002e1c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	212c      	movs	r1, #44	; 0x2c
 8002e24:	fb01 f303 	mul.w	r3, r1, r3
 8002e28:	4413      	add	r3, r2
 8002e2a:	3361      	adds	r3, #97	; 0x61
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d109      	bne.n	8002e46 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	212c      	movs	r1, #44	; 0x2c
 8002e38:	fb01 f303 	mul.w	r3, r1, r3
 8002e3c:	4413      	add	r3, r2
 8002e3e:	3360      	adds	r3, #96	; 0x60
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
 8002e44:	e0c9      	b.n	8002fda <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	212c      	movs	r1, #44	; 0x2c
 8002e4c:	fb01 f303 	mul.w	r3, r1, r3
 8002e50:	4413      	add	r3, r2
 8002e52:	3361      	adds	r3, #97	; 0x61
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	2b05      	cmp	r3, #5
 8002e58:	d109      	bne.n	8002e6e <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	212c      	movs	r1, #44	; 0x2c
 8002e60:	fb01 f303 	mul.w	r3, r1, r3
 8002e64:	4413      	add	r3, r2
 8002e66:	3360      	adds	r3, #96	; 0x60
 8002e68:	2205      	movs	r2, #5
 8002e6a:	701a      	strb	r2, [r3, #0]
 8002e6c:	e0b5      	b.n	8002fda <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	212c      	movs	r1, #44	; 0x2c
 8002e74:	fb01 f303 	mul.w	r3, r1, r3
 8002e78:	4413      	add	r3, r2
 8002e7a:	3361      	adds	r3, #97	; 0x61
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b06      	cmp	r3, #6
 8002e80:	d009      	beq.n	8002e96 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	212c      	movs	r1, #44	; 0x2c
 8002e88:	fb01 f303 	mul.w	r3, r1, r3
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3361      	adds	r3, #97	; 0x61
 8002e90:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d150      	bne.n	8002f38 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	212c      	movs	r1, #44	; 0x2c
 8002e9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ea0:	4413      	add	r3, r2
 8002ea2:	335c      	adds	r3, #92	; 0x5c
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	1c5a      	adds	r2, r3, #1
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	202c      	movs	r0, #44	; 0x2c
 8002eae:	fb00 f303 	mul.w	r3, r0, r3
 8002eb2:	440b      	add	r3, r1
 8002eb4:	335c      	adds	r3, #92	; 0x5c
 8002eb6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	212c      	movs	r1, #44	; 0x2c
 8002ebe:	fb01 f303 	mul.w	r3, r1, r3
 8002ec2:	4413      	add	r3, r2
 8002ec4:	335c      	adds	r3, #92	; 0x5c
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d912      	bls.n	8002ef2 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	212c      	movs	r1, #44	; 0x2c
 8002ed2:	fb01 f303 	mul.w	r3, r1, r3
 8002ed6:	4413      	add	r3, r2
 8002ed8:	335c      	adds	r3, #92	; 0x5c
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	212c      	movs	r1, #44	; 0x2c
 8002ee4:	fb01 f303 	mul.w	r3, r1, r3
 8002ee8:	4413      	add	r3, r2
 8002eea:	3360      	adds	r3, #96	; 0x60
 8002eec:	2204      	movs	r2, #4
 8002eee:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002ef0:	e073      	b.n	8002fda <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	212c      	movs	r1, #44	; 0x2c
 8002ef8:	fb01 f303 	mul.w	r3, r1, r3
 8002efc:	4413      	add	r3, r2
 8002efe:	3360      	adds	r3, #96	; 0x60
 8002f00:	2202      	movs	r2, #2
 8002f02:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	015a      	lsls	r2, r3, #5
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002f1a:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f22:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	015a      	lsls	r2, r3, #5
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f30:	461a      	mov	r2, r3
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002f36:	e050      	b.n	8002fda <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	212c      	movs	r1, #44	; 0x2c
 8002f3e:	fb01 f303 	mul.w	r3, r1, r3
 8002f42:	4413      	add	r3, r2
 8002f44:	3361      	adds	r3, #97	; 0x61
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d122      	bne.n	8002f92 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	212c      	movs	r1, #44	; 0x2c
 8002f52:	fb01 f303 	mul.w	r3, r1, r3
 8002f56:	4413      	add	r3, r2
 8002f58:	3360      	adds	r3, #96	; 0x60
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	015a      	lsls	r2, r3, #5
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	4413      	add	r3, r2
 8002f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002f74:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f7c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	015a      	lsls	r2, r3, #5
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	4413      	add	r3, r2
 8002f86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	e023      	b.n	8002fda <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	212c      	movs	r1, #44	; 0x2c
 8002f98:	fb01 f303 	mul.w	r3, r1, r3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	3361      	adds	r3, #97	; 0x61
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b07      	cmp	r3, #7
 8002fa4:	d119      	bne.n	8002fda <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	212c      	movs	r1, #44	; 0x2c
 8002fac:	fb01 f303 	mul.w	r3, r1, r3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	335c      	adds	r3, #92	; 0x5c
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	202c      	movs	r0, #44	; 0x2c
 8002fbe:	fb00 f303 	mul.w	r3, r0, r3
 8002fc2:	440b      	add	r3, r1
 8002fc4:	335c      	adds	r3, #92	; 0x5c
 8002fc6:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	212c      	movs	r1, #44	; 0x2c
 8002fce:	fb01 f303 	mul.w	r3, r1, r3
 8002fd2:	4413      	add	r3, r2
 8002fd4:	3360      	adds	r3, #96	; 0x60
 8002fd6:	2204      	movs	r2, #4
 8002fd8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	015a      	lsls	r2, r3, #5
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	2302      	movs	r3, #2
 8002fea:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	b2d9      	uxtb	r1, r3
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	202c      	movs	r0, #44	; 0x2c
 8002ff6:	fb00 f303 	mul.w	r3, r0, r3
 8002ffa:	4413      	add	r3, r2
 8002ffc:	3360      	adds	r3, #96	; 0x60
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	461a      	mov	r2, r3
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f004 fc76 	bl	80078f4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003008:	e081      	b.n	800310e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	015a      	lsls	r2, r3, #5
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4413      	add	r3, r2
 8003012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f003 0310 	and.w	r3, r3, #16
 800301c:	2b10      	cmp	r3, #16
 800301e:	d176      	bne.n	800310e <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	212c      	movs	r1, #44	; 0x2c
 8003026:	fb01 f303 	mul.w	r3, r1, r3
 800302a:	4413      	add	r3, r2
 800302c:	333f      	adds	r3, #63	; 0x3f
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b03      	cmp	r3, #3
 8003032:	d121      	bne.n	8003078 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	212c      	movs	r1, #44	; 0x2c
 800303a:	fb01 f303 	mul.w	r3, r1, r3
 800303e:	4413      	add	r3, r2
 8003040:	335c      	adds	r3, #92	; 0x5c
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	015a      	lsls	r2, r3, #5
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4413      	add	r3, r2
 800304e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	0151      	lsls	r1, r2, #5
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	440a      	add	r2, r1
 800305c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	4611      	mov	r1, r2
 8003070:	4618      	mov	r0, r3
 8003072:	f002 fa82 	bl	800557a <USB_HC_Halt>
 8003076:	e041      	b.n	80030fc <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	212c      	movs	r1, #44	; 0x2c
 800307e:	fb01 f303 	mul.w	r3, r1, r3
 8003082:	4413      	add	r3, r2
 8003084:	333f      	adds	r3, #63	; 0x3f
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d009      	beq.n	80030a0 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	212c      	movs	r1, #44	; 0x2c
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	333f      	adds	r3, #63	; 0x3f
 800309a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800309c:	2b02      	cmp	r3, #2
 800309e:	d12d      	bne.n	80030fc <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	212c      	movs	r1, #44	; 0x2c
 80030a6:	fb01 f303 	mul.w	r3, r1, r3
 80030aa:	4413      	add	r3, r2
 80030ac:	335c      	adds	r3, #92	; 0x5c
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d120      	bne.n	80030fc <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	212c      	movs	r1, #44	; 0x2c
 80030c0:	fb01 f303 	mul.w	r3, r1, r3
 80030c4:	4413      	add	r3, r2
 80030c6:	3361      	adds	r3, #97	; 0x61
 80030c8:	2203      	movs	r2, #3
 80030ca:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	015a      	lsls	r2, r3, #5
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	4413      	add	r3, r2
 80030d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	0151      	lsls	r1, r2, #5
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	440a      	add	r2, r1
 80030e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80030e6:	f043 0302 	orr.w	r3, r3, #2
 80030ea:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f002 fa3f 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	015a      	lsls	r2, r3, #5
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4413      	add	r3, r2
 8003104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003108:	461a      	mov	r2, r3
 800310a:	2310      	movs	r3, #16
 800310c:	6093      	str	r3, [r2, #8]
}
 800310e:	bf00      	nop
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b088      	sub	sp, #32
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
 800311e:	460b      	mov	r3, r1
 8003120:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800312c:	78fb      	ldrb	r3, [r7, #3]
 800312e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	4413      	add	r3, r2
 8003138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0304 	and.w	r3, r3, #4
 8003142:	2b04      	cmp	r3, #4
 8003144:	d119      	bne.n	800317a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	015a      	lsls	r2, r3, #5
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	4413      	add	r3, r2
 800314e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003152:	461a      	mov	r2, r3
 8003154:	2304      	movs	r3, #4
 8003156:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	015a      	lsls	r2, r3, #5
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	4413      	add	r3, r2
 8003160:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	0151      	lsls	r1, r2, #5
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	440a      	add	r2, r1
 800316e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003172:	f043 0302 	orr.w	r3, r3, #2
 8003176:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003178:	e3ca      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	015a      	lsls	r2, r3, #5
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	4413      	add	r3, r2
 8003182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 0320 	and.w	r3, r3, #32
 800318c:	2b20      	cmp	r3, #32
 800318e:	d13e      	bne.n	800320e <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	015a      	lsls	r2, r3, #5
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	4413      	add	r3, r2
 8003198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800319c:	461a      	mov	r2, r3
 800319e:	2320      	movs	r3, #32
 80031a0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	212c      	movs	r1, #44	; 0x2c
 80031a8:	fb01 f303 	mul.w	r3, r1, r3
 80031ac:	4413      	add	r3, r2
 80031ae:	333d      	adds	r3, #61	; 0x3d
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	f040 83ac 	bne.w	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	212c      	movs	r1, #44	; 0x2c
 80031be:	fb01 f303 	mul.w	r3, r1, r3
 80031c2:	4413      	add	r3, r2
 80031c4:	333d      	adds	r3, #61	; 0x3d
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	212c      	movs	r1, #44	; 0x2c
 80031d0:	fb01 f303 	mul.w	r3, r1, r3
 80031d4:	4413      	add	r3, r2
 80031d6:	3360      	adds	r3, #96	; 0x60
 80031d8:	2202      	movs	r2, #2
 80031da:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	0151      	lsls	r1, r2, #5
 80031ee:	69ba      	ldr	r2, [r7, #24]
 80031f0:	440a      	add	r2, r1
 80031f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031f6:	f043 0302 	orr.w	r3, r3, #2
 80031fa:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	4611      	mov	r1, r2
 8003206:	4618      	mov	r0, r3
 8003208:	f002 f9b7 	bl	800557a <USB_HC_Halt>
}
 800320c:	e380      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	015a      	lsls	r2, r3, #5
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	4413      	add	r3, r2
 8003216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003220:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003224:	d122      	bne.n	800326c <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	015a      	lsls	r2, r3, #5
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	4413      	add	r3, r2
 800322e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	0151      	lsls	r1, r2, #5
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	440a      	add	r2, r1
 800323c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003240:	f043 0302 	orr.w	r3, r3, #2
 8003244:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	4611      	mov	r1, r2
 8003250:	4618      	mov	r0, r3
 8003252:	f002 f992 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	015a      	lsls	r2, r3, #5
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	4413      	add	r3, r2
 800325e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003262:	461a      	mov	r2, r3
 8003264:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003268:	6093      	str	r3, [r2, #8]
}
 800326a:	e351      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	015a      	lsls	r2, r3, #5
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	4413      	add	r3, r2
 8003274:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b01      	cmp	r3, #1
 8003280:	d150      	bne.n	8003324 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	212c      	movs	r1, #44	; 0x2c
 8003288:	fb01 f303 	mul.w	r3, r1, r3
 800328c:	4413      	add	r3, r2
 800328e:	335c      	adds	r3, #92	; 0x5c
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	015a      	lsls	r2, r3, #5
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	4413      	add	r3, r2
 800329c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a6:	2b40      	cmp	r3, #64	; 0x40
 80032a8:	d111      	bne.n	80032ce <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	212c      	movs	r1, #44	; 0x2c
 80032b0:	fb01 f303 	mul.w	r3, r1, r3
 80032b4:	4413      	add	r3, r2
 80032b6:	333d      	adds	r3, #61	; 0x3d
 80032b8:	2201      	movs	r2, #1
 80032ba:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	015a      	lsls	r2, r3, #5
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	4413      	add	r3, r2
 80032c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032c8:	461a      	mov	r2, r3
 80032ca:	2340      	movs	r3, #64	; 0x40
 80032cc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	015a      	lsls	r2, r3, #5
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	4413      	add	r3, r2
 80032d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	0151      	lsls	r1, r2, #5
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	440a      	add	r2, r1
 80032e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	b2d2      	uxtb	r2, r2
 80032f6:	4611      	mov	r1, r2
 80032f8:	4618      	mov	r0, r3
 80032fa:	f002 f93e 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	015a      	lsls	r2, r3, #5
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	4413      	add	r3, r2
 8003306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800330a:	461a      	mov	r2, r3
 800330c:	2301      	movs	r3, #1
 800330e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	212c      	movs	r1, #44	; 0x2c
 8003316:	fb01 f303 	mul.w	r3, r1, r3
 800331a:	4413      	add	r3, r2
 800331c:	3361      	adds	r3, #97	; 0x61
 800331e:	2201      	movs	r2, #1
 8003320:	701a      	strb	r2, [r3, #0]
}
 8003322:	e2f5      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	015a      	lsls	r2, r3, #5
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	4413      	add	r3, r2
 800332c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003336:	2b40      	cmp	r3, #64	; 0x40
 8003338:	d13c      	bne.n	80033b4 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	212c      	movs	r1, #44	; 0x2c
 8003340:	fb01 f303 	mul.w	r3, r1, r3
 8003344:	4413      	add	r3, r2
 8003346:	3361      	adds	r3, #97	; 0x61
 8003348:	2204      	movs	r2, #4
 800334a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	212c      	movs	r1, #44	; 0x2c
 8003352:	fb01 f303 	mul.w	r3, r1, r3
 8003356:	4413      	add	r3, r2
 8003358:	333d      	adds	r3, #61	; 0x3d
 800335a:	2201      	movs	r2, #1
 800335c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	212c      	movs	r1, #44	; 0x2c
 8003364:	fb01 f303 	mul.w	r3, r1, r3
 8003368:	4413      	add	r3, r2
 800336a:	335c      	adds	r3, #92	; 0x5c
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	015a      	lsls	r2, r3, #5
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	4413      	add	r3, r2
 8003378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	0151      	lsls	r1, r2, #5
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	440a      	add	r2, r1
 8003386:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800338a:	f043 0302 	orr.w	r3, r3, #2
 800338e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	b2d2      	uxtb	r2, r2
 8003398:	4611      	mov	r1, r2
 800339a:	4618      	mov	r0, r3
 800339c:	f002 f8ed 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	015a      	lsls	r2, r3, #5
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	4413      	add	r3, r2
 80033a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033ac:	461a      	mov	r2, r3
 80033ae:	2340      	movs	r3, #64	; 0x40
 80033b0:	6093      	str	r3, [r2, #8]
}
 80033b2:	e2ad      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	d12a      	bne.n	8003420 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	015a      	lsls	r2, r3, #5
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	4413      	add	r3, r2
 80033d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d6:	461a      	mov	r2, r3
 80033d8:	2308      	movs	r3, #8
 80033da:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	015a      	lsls	r2, r3, #5
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	4413      	add	r3, r2
 80033e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	0151      	lsls	r1, r2, #5
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	440a      	add	r2, r1
 80033f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033f6:	f043 0302 	orr.w	r3, r3, #2
 80033fa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	4611      	mov	r1, r2
 8003406:	4618      	mov	r0, r3
 8003408:	f002 f8b7 	bl	800557a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	212c      	movs	r1, #44	; 0x2c
 8003412:	fb01 f303 	mul.w	r3, r1, r3
 8003416:	4413      	add	r3, r2
 8003418:	3361      	adds	r3, #97	; 0x61
 800341a:	2205      	movs	r2, #5
 800341c:	701a      	strb	r2, [r3, #0]
}
 800341e:	e277      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	015a      	lsls	r2, r3, #5
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	4413      	add	r3, r2
 8003428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 0310 	and.w	r3, r3, #16
 8003432:	2b10      	cmp	r3, #16
 8003434:	d150      	bne.n	80034d8 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	212c      	movs	r1, #44	; 0x2c
 800343c:	fb01 f303 	mul.w	r3, r1, r3
 8003440:	4413      	add	r3, r2
 8003442:	335c      	adds	r3, #92	; 0x5c
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	212c      	movs	r1, #44	; 0x2c
 800344e:	fb01 f303 	mul.w	r3, r1, r3
 8003452:	4413      	add	r3, r2
 8003454:	3361      	adds	r3, #97	; 0x61
 8003456:	2203      	movs	r2, #3
 8003458:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	212c      	movs	r1, #44	; 0x2c
 8003460:	fb01 f303 	mul.w	r3, r1, r3
 8003464:	4413      	add	r3, r2
 8003466:	333d      	adds	r3, #61	; 0x3d
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d112      	bne.n	8003494 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	212c      	movs	r1, #44	; 0x2c
 8003474:	fb01 f303 	mul.w	r3, r1, r3
 8003478:	4413      	add	r3, r2
 800347a:	333c      	adds	r3, #60	; 0x3c
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d108      	bne.n	8003494 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	212c      	movs	r1, #44	; 0x2c
 8003488:	fb01 f303 	mul.w	r3, r1, r3
 800348c:	4413      	add	r3, r2
 800348e:	333d      	adds	r3, #61	; 0x3d
 8003490:	2201      	movs	r2, #1
 8003492:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	015a      	lsls	r2, r3, #5
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	4413      	add	r3, r2
 800349c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	0151      	lsls	r1, r2, #5
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	440a      	add	r2, r1
 80034aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034ae:	f043 0302 	orr.w	r3, r3, #2
 80034b2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	4611      	mov	r1, r2
 80034be:	4618      	mov	r0, r3
 80034c0:	f002 f85b 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d0:	461a      	mov	r2, r3
 80034d2:	2310      	movs	r3, #16
 80034d4:	6093      	str	r3, [r2, #8]
}
 80034d6:	e21b      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	015a      	lsls	r2, r3, #5
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	4413      	add	r3, r2
 80034e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ea:	2b80      	cmp	r3, #128	; 0x80
 80034ec:	d174      	bne.n	80035d8 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d121      	bne.n	800353a <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	212c      	movs	r1, #44	; 0x2c
 80034fc:	fb01 f303 	mul.w	r3, r1, r3
 8003500:	4413      	add	r3, r2
 8003502:	3361      	adds	r3, #97	; 0x61
 8003504:	2206      	movs	r2, #6
 8003506:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	015a      	lsls	r2, r3, #5
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	4413      	add	r3, r2
 8003510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	0151      	lsls	r1, r2, #5
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	440a      	add	r2, r1
 800351e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003522:	f043 0302 	orr.w	r3, r3, #2
 8003526:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f002 f821 	bl	800557a <USB_HC_Halt>
 8003538:	e044      	b.n	80035c4 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	212c      	movs	r1, #44	; 0x2c
 8003540:	fb01 f303 	mul.w	r3, r1, r3
 8003544:	4413      	add	r3, r2
 8003546:	335c      	adds	r3, #92	; 0x5c
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	202c      	movs	r0, #44	; 0x2c
 8003552:	fb00 f303 	mul.w	r3, r0, r3
 8003556:	440b      	add	r3, r1
 8003558:	335c      	adds	r3, #92	; 0x5c
 800355a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	212c      	movs	r1, #44	; 0x2c
 8003562:	fb01 f303 	mul.w	r3, r1, r3
 8003566:	4413      	add	r3, r2
 8003568:	335c      	adds	r3, #92	; 0x5c
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b02      	cmp	r3, #2
 800356e:	d920      	bls.n	80035b2 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	212c      	movs	r1, #44	; 0x2c
 8003576:	fb01 f303 	mul.w	r3, r1, r3
 800357a:	4413      	add	r3, r2
 800357c:	335c      	adds	r3, #92	; 0x5c
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	212c      	movs	r1, #44	; 0x2c
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	4413      	add	r3, r2
 800358e:	3360      	adds	r3, #96	; 0x60
 8003590:	2204      	movs	r2, #4
 8003592:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	b2d9      	uxtb	r1, r3
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	202c      	movs	r0, #44	; 0x2c
 800359e:	fb00 f303 	mul.w	r3, r0, r3
 80035a2:	4413      	add	r3, r2
 80035a4:	3360      	adds	r3, #96	; 0x60
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f004 f9a2 	bl	80078f4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80035b0:	e008      	b.n	80035c4 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	212c      	movs	r1, #44	; 0x2c
 80035b8:	fb01 f303 	mul.w	r3, r1, r3
 80035bc:	4413      	add	r3, r2
 80035be:	3360      	adds	r3, #96	; 0x60
 80035c0:	2202      	movs	r2, #2
 80035c2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	015a      	lsls	r2, r3, #5
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	4413      	add	r3, r2
 80035cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035d0:	461a      	mov	r2, r3
 80035d2:	2380      	movs	r3, #128	; 0x80
 80035d4:	6093      	str	r3, [r2, #8]
}
 80035d6:	e19b      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	015a      	lsls	r2, r3, #5
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	4413      	add	r3, r2
 80035e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ee:	d134      	bne.n	800365a <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	015a      	lsls	r2, r3, #5
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	4413      	add	r3, r2
 80035f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	0151      	lsls	r1, r2, #5
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	440a      	add	r2, r1
 8003606:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800360a:	f043 0302 	orr.w	r3, r3, #2
 800360e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	4611      	mov	r1, r2
 800361a:	4618      	mov	r0, r3
 800361c:	f001 ffad 	bl	800557a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	015a      	lsls	r2, r3, #5
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	4413      	add	r3, r2
 8003628:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800362c:	461a      	mov	r2, r3
 800362e:	2310      	movs	r3, #16
 8003630:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	015a      	lsls	r2, r3, #5
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	4413      	add	r3, r2
 800363a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800363e:	461a      	mov	r2, r3
 8003640:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003644:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	212c      	movs	r1, #44	; 0x2c
 800364c:	fb01 f303 	mul.w	r3, r1, r3
 8003650:	4413      	add	r3, r2
 8003652:	3361      	adds	r3, #97	; 0x61
 8003654:	2208      	movs	r2, #8
 8003656:	701a      	strb	r2, [r3, #0]
}
 8003658:	e15a      	b.n	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	015a      	lsls	r2, r3, #5
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	4413      	add	r3, r2
 8003662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b02      	cmp	r3, #2
 800366e:	f040 814f 	bne.w	8003910 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	015a      	lsls	r2, r3, #5
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	4413      	add	r3, r2
 800367a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	0151      	lsls	r1, r2, #5
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	440a      	add	r2, r1
 8003688:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800368c:	f023 0302 	bic.w	r3, r3, #2
 8003690:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	212c      	movs	r1, #44	; 0x2c
 8003698:	fb01 f303 	mul.w	r3, r1, r3
 800369c:	4413      	add	r3, r2
 800369e:	3361      	adds	r3, #97	; 0x61
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d17d      	bne.n	80037a2 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	212c      	movs	r1, #44	; 0x2c
 80036ac:	fb01 f303 	mul.w	r3, r1, r3
 80036b0:	4413      	add	r3, r2
 80036b2:	3360      	adds	r3, #96	; 0x60
 80036b4:	2201      	movs	r2, #1
 80036b6:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	212c      	movs	r1, #44	; 0x2c
 80036be:	fb01 f303 	mul.w	r3, r1, r3
 80036c2:	4413      	add	r3, r2
 80036c4:	333f      	adds	r3, #63	; 0x3f
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d00a      	beq.n	80036e2 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	212c      	movs	r1, #44	; 0x2c
 80036d2:	fb01 f303 	mul.w	r3, r1, r3
 80036d6:	4413      	add	r3, r2
 80036d8:	333f      	adds	r3, #63	; 0x3f
 80036da:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80036dc:	2b03      	cmp	r3, #3
 80036de:	f040 8100 	bne.w	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d113      	bne.n	8003712 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	212c      	movs	r1, #44	; 0x2c
 80036f0:	fb01 f303 	mul.w	r3, r1, r3
 80036f4:	4413      	add	r3, r2
 80036f6:	3355      	adds	r3, #85	; 0x55
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	f083 0301 	eor.w	r3, r3, #1
 80036fe:	b2d8      	uxtb	r0, r3
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	212c      	movs	r1, #44	; 0x2c
 8003706:	fb01 f303 	mul.w	r3, r1, r3
 800370a:	4413      	add	r3, r2
 800370c:	3355      	adds	r3, #85	; 0x55
 800370e:	4602      	mov	r2, r0
 8003710:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	2b01      	cmp	r3, #1
 8003718:	f040 80e3 	bne.w	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	212c      	movs	r1, #44	; 0x2c
 8003722:	fb01 f303 	mul.w	r3, r1, r3
 8003726:	4413      	add	r3, r2
 8003728:	334c      	adds	r3, #76	; 0x4c
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80d8 	beq.w	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	212c      	movs	r1, #44	; 0x2c
 8003738:	fb01 f303 	mul.w	r3, r1, r3
 800373c:	4413      	add	r3, r2
 800373e:	334c      	adds	r3, #76	; 0x4c
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	202c      	movs	r0, #44	; 0x2c
 8003748:	fb00 f202 	mul.w	r2, r0, r2
 800374c:	440a      	add	r2, r1
 800374e:	3240      	adds	r2, #64	; 0x40
 8003750:	8812      	ldrh	r2, [r2, #0]
 8003752:	4413      	add	r3, r2
 8003754:	3b01      	subs	r3, #1
 8003756:	6879      	ldr	r1, [r7, #4]
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	202c      	movs	r0, #44	; 0x2c
 800375c:	fb00 f202 	mul.w	r2, r0, r2
 8003760:	440a      	add	r2, r1
 8003762:	3240      	adds	r2, #64	; 0x40
 8003764:	8812      	ldrh	r2, [r2, #0]
 8003766:	fbb3 f3f2 	udiv	r3, r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b00      	cmp	r3, #0
 8003774:	f000 80b5 	beq.w	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	212c      	movs	r1, #44	; 0x2c
 800377e:	fb01 f303 	mul.w	r3, r1, r3
 8003782:	4413      	add	r3, r2
 8003784:	3355      	adds	r3, #85	; 0x55
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	f083 0301 	eor.w	r3, r3, #1
 800378c:	b2d8      	uxtb	r0, r3
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	212c      	movs	r1, #44	; 0x2c
 8003794:	fb01 f303 	mul.w	r3, r1, r3
 8003798:	4413      	add	r3, r2
 800379a:	3355      	adds	r3, #85	; 0x55
 800379c:	4602      	mov	r2, r0
 800379e:	701a      	strb	r2, [r3, #0]
 80037a0:	e09f      	b.n	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	212c      	movs	r1, #44	; 0x2c
 80037a8:	fb01 f303 	mul.w	r3, r1, r3
 80037ac:	4413      	add	r3, r2
 80037ae:	3361      	adds	r3, #97	; 0x61
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	d109      	bne.n	80037ca <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	212c      	movs	r1, #44	; 0x2c
 80037bc:	fb01 f303 	mul.w	r3, r1, r3
 80037c0:	4413      	add	r3, r2
 80037c2:	3360      	adds	r3, #96	; 0x60
 80037c4:	2202      	movs	r2, #2
 80037c6:	701a      	strb	r2, [r3, #0]
 80037c8:	e08b      	b.n	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	212c      	movs	r1, #44	; 0x2c
 80037d0:	fb01 f303 	mul.w	r3, r1, r3
 80037d4:	4413      	add	r3, r2
 80037d6:	3361      	adds	r3, #97	; 0x61
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d109      	bne.n	80037f2 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	212c      	movs	r1, #44	; 0x2c
 80037e4:	fb01 f303 	mul.w	r3, r1, r3
 80037e8:	4413      	add	r3, r2
 80037ea:	3360      	adds	r3, #96	; 0x60
 80037ec:	2202      	movs	r2, #2
 80037ee:	701a      	strb	r2, [r3, #0]
 80037f0:	e077      	b.n	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	212c      	movs	r1, #44	; 0x2c
 80037f8:	fb01 f303 	mul.w	r3, r1, r3
 80037fc:	4413      	add	r3, r2
 80037fe:	3361      	adds	r3, #97	; 0x61
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	2b05      	cmp	r3, #5
 8003804:	d109      	bne.n	800381a <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	212c      	movs	r1, #44	; 0x2c
 800380c:	fb01 f303 	mul.w	r3, r1, r3
 8003810:	4413      	add	r3, r2
 8003812:	3360      	adds	r3, #96	; 0x60
 8003814:	2205      	movs	r2, #5
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	e063      	b.n	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	212c      	movs	r1, #44	; 0x2c
 8003820:	fb01 f303 	mul.w	r3, r1, r3
 8003824:	4413      	add	r3, r2
 8003826:	3361      	adds	r3, #97	; 0x61
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	2b06      	cmp	r3, #6
 800382c:	d009      	beq.n	8003842 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	212c      	movs	r1, #44	; 0x2c
 8003834:	fb01 f303 	mul.w	r3, r1, r3
 8003838:	4413      	add	r3, r2
 800383a:	3361      	adds	r3, #97	; 0x61
 800383c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800383e:	2b08      	cmp	r3, #8
 8003840:	d14f      	bne.n	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	212c      	movs	r1, #44	; 0x2c
 8003848:	fb01 f303 	mul.w	r3, r1, r3
 800384c:	4413      	add	r3, r2
 800384e:	335c      	adds	r3, #92	; 0x5c
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	1c5a      	adds	r2, r3, #1
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	202c      	movs	r0, #44	; 0x2c
 800385a:	fb00 f303 	mul.w	r3, r0, r3
 800385e:	440b      	add	r3, r1
 8003860:	335c      	adds	r3, #92	; 0x5c
 8003862:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	212c      	movs	r1, #44	; 0x2c
 800386a:	fb01 f303 	mul.w	r3, r1, r3
 800386e:	4413      	add	r3, r2
 8003870:	335c      	adds	r3, #92	; 0x5c
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d912      	bls.n	800389e <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	212c      	movs	r1, #44	; 0x2c
 800387e:	fb01 f303 	mul.w	r3, r1, r3
 8003882:	4413      	add	r3, r2
 8003884:	335c      	adds	r3, #92	; 0x5c
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	212c      	movs	r1, #44	; 0x2c
 8003890:	fb01 f303 	mul.w	r3, r1, r3
 8003894:	4413      	add	r3, r2
 8003896:	3360      	adds	r3, #96	; 0x60
 8003898:	2204      	movs	r2, #4
 800389a:	701a      	strb	r2, [r3, #0]
 800389c:	e021      	b.n	80038e2 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	212c      	movs	r1, #44	; 0x2c
 80038a4:	fb01 f303 	mul.w	r3, r1, r3
 80038a8:	4413      	add	r3, r2
 80038aa:	3360      	adds	r3, #96	; 0x60
 80038ac:	2202      	movs	r2, #2
 80038ae:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	015a      	lsls	r2, r3, #5
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	4413      	add	r3, r2
 80038b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80038c6:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80038ce:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	015a      	lsls	r2, r3, #5
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	4413      	add	r3, r2
 80038d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038dc:	461a      	mov	r2, r3
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	015a      	lsls	r2, r3, #5
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	4413      	add	r3, r2
 80038ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ee:	461a      	mov	r2, r3
 80038f0:	2302      	movs	r3, #2
 80038f2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	b2d9      	uxtb	r1, r3
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	202c      	movs	r0, #44	; 0x2c
 80038fe:	fb00 f303 	mul.w	r3, r0, r3
 8003902:	4413      	add	r3, r2
 8003904:	3360      	adds	r3, #96	; 0x60
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	461a      	mov	r2, r3
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f003 fff2 	bl	80078f4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003910:	bf00      	nop
 8003912:	3720      	adds	r7, #32
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08a      	sub	sp, #40	; 0x28
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	f003 030f 	and.w	r3, r3, #15
 8003938:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	0c5b      	lsrs	r3, r3, #17
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	091b      	lsrs	r3, r3, #4
 8003948:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800394c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	2b02      	cmp	r3, #2
 8003952:	d004      	beq.n	800395e <HCD_RXQLVL_IRQHandler+0x46>
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	2b05      	cmp	r3, #5
 8003958:	f000 80a9 	beq.w	8003aae <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800395c:	e0aa      	b.n	8003ab4 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 80a6 	beq.w	8003ab2 <HCD_RXQLVL_IRQHandler+0x19a>
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	212c      	movs	r1, #44	; 0x2c
 800396c:	fb01 f303 	mul.w	r3, r1, r3
 8003970:	4413      	add	r3, r2
 8003972:	3344      	adds	r3, #68	; 0x44
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 809b 	beq.w	8003ab2 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	212c      	movs	r1, #44	; 0x2c
 8003982:	fb01 f303 	mul.w	r3, r1, r3
 8003986:	4413      	add	r3, r2
 8003988:	3350      	adds	r3, #80	; 0x50
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	441a      	add	r2, r3
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	202c      	movs	r0, #44	; 0x2c
 8003996:	fb00 f303 	mul.w	r3, r0, r3
 800399a:	440b      	add	r3, r1
 800399c:	334c      	adds	r3, #76	; 0x4c
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d87a      	bhi.n	8003a9a <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6818      	ldr	r0, [r3, #0]
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	212c      	movs	r1, #44	; 0x2c
 80039ae:	fb01 f303 	mul.w	r3, r1, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	3344      	adds	r3, #68	; 0x44
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	b292      	uxth	r2, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	f001 f955 	bl	8004c6c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	212c      	movs	r1, #44	; 0x2c
 80039c8:	fb01 f303 	mul.w	r3, r1, r3
 80039cc:	4413      	add	r3, r2
 80039ce:	3344      	adds	r3, #68	; 0x44
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	441a      	add	r2, r3
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	202c      	movs	r0, #44	; 0x2c
 80039dc:	fb00 f303 	mul.w	r3, r0, r3
 80039e0:	440b      	add	r3, r1
 80039e2:	3344      	adds	r3, #68	; 0x44
 80039e4:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	212c      	movs	r1, #44	; 0x2c
 80039ec:	fb01 f303 	mul.w	r3, r1, r3
 80039f0:	4413      	add	r3, r2
 80039f2:	3350      	adds	r3, #80	; 0x50
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	441a      	add	r2, r3
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	202c      	movs	r0, #44	; 0x2c
 8003a00:	fb00 f303 	mul.w	r3, r0, r3
 8003a04:	440b      	add	r3, r1
 8003a06:	3350      	adds	r3, #80	; 0x50
 8003a08:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	015a      	lsls	r2, r3, #5
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	4413      	add	r3, r2
 8003a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	0cdb      	lsrs	r3, r3, #19
 8003a1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a1e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	212c      	movs	r1, #44	; 0x2c
 8003a26:	fb01 f303 	mul.w	r3, r1, r3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	3340      	adds	r3, #64	; 0x40
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	461a      	mov	r2, r3
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d13c      	bne.n	8003ab2 <HCD_RXQLVL_IRQHandler+0x19a>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d039      	beq.n	8003ab2 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	015a      	lsls	r2, r3, #5
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	4413      	add	r3, r2
 8003a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a54:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a5c:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	015a      	lsls	r2, r3, #5
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	4413      	add	r3, r2
 8003a66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	212c      	movs	r1, #44	; 0x2c
 8003a76:	fb01 f303 	mul.w	r3, r1, r3
 8003a7a:	4413      	add	r3, r2
 8003a7c:	3354      	adds	r3, #84	; 0x54
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	f083 0301 	eor.w	r3, r3, #1
 8003a84:	b2d8      	uxtb	r0, r3
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	212c      	movs	r1, #44	; 0x2c
 8003a8c:	fb01 f303 	mul.w	r3, r1, r3
 8003a90:	4413      	add	r3, r2
 8003a92:	3354      	adds	r3, #84	; 0x54
 8003a94:	4602      	mov	r2, r0
 8003a96:	701a      	strb	r2, [r3, #0]
      break;
 8003a98:	e00b      	b.n	8003ab2 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	212c      	movs	r1, #44	; 0x2c
 8003aa0:	fb01 f303 	mul.w	r3, r1, r3
 8003aa4:	4413      	add	r3, r2
 8003aa6:	3360      	adds	r3, #96	; 0x60
 8003aa8:	2204      	movs	r2, #4
 8003aaa:	701a      	strb	r2, [r3, #0]
      break;
 8003aac:	e001      	b.n	8003ab2 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003aae:	bf00      	nop
 8003ab0:	e000      	b.n	8003ab4 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003ab2:	bf00      	nop
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	3728      	adds	r7, #40	; 0x28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003ae8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d10b      	bne.n	8003b0c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d102      	bne.n	8003b04 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f003 fedc 	bl	80078bc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f043 0302 	orr.w	r3, r3, #2
 8003b0a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f003 0308 	and.w	r3, r3, #8
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d132      	bne.n	8003b7c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f043 0308 	orr.w	r3, r3, #8
 8003b1c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d126      	bne.n	8003b76 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d113      	bne.n	8003b58 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003b36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b3a:	d106      	bne.n	8003b4a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2102      	movs	r1, #2
 8003b42:	4618      	mov	r0, r3
 8003b44:	f001 f9f2 	bl	8004f2c <USB_InitFSLSPClkSel>
 8003b48:	e011      	b.n	8003b6e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2101      	movs	r1, #1
 8003b50:	4618      	mov	r0, r3
 8003b52:	f001 f9eb 	bl	8004f2c <USB_InitFSLSPClkSel>
 8003b56:	e00a      	b.n	8003b6e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d106      	bne.n	8003b6e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b66:	461a      	mov	r2, r3
 8003b68:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003b6c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f003 fece 	bl	8007910 <HAL_HCD_PortEnabled_Callback>
 8003b74:	e002      	b.n	8003b7c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f003 fed8 	bl	800792c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f003 0320 	and.w	r3, r3, #32
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d103      	bne.n	8003b8e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f043 0320 	orr.w	r3, r3, #32
 8003b8c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003b94:	461a      	mov	r2, r3
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	6013      	str	r3, [r2, #0]
}
 8003b9a:	bf00      	nop
 8003b9c:	3718      	adds	r7, #24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e264      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d075      	beq.n	8003cae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bc2:	4ba3      	ldr	r3, [pc, #652]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d00c      	beq.n	8003be8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bce:	4ba0      	ldr	r3, [pc, #640]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d112      	bne.n	8003c00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bda:	4b9d      	ldr	r3, [pc, #628]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003be2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003be6:	d10b      	bne.n	8003c00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be8:	4b99      	ldr	r3, [pc, #612]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d05b      	beq.n	8003cac <HAL_RCC_OscConfig+0x108>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d157      	bne.n	8003cac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e23f      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c08:	d106      	bne.n	8003c18 <HAL_RCC_OscConfig+0x74>
 8003c0a:	4b91      	ldr	r3, [pc, #580]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a90      	ldr	r2, [pc, #576]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e01d      	b.n	8003c54 <HAL_RCC_OscConfig+0xb0>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCC_OscConfig+0x98>
 8003c22:	4b8b      	ldr	r3, [pc, #556]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a8a      	ldr	r2, [pc, #552]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	4b88      	ldr	r3, [pc, #544]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a87      	ldr	r2, [pc, #540]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e00b      	b.n	8003c54 <HAL_RCC_OscConfig+0xb0>
 8003c3c:	4b84      	ldr	r3, [pc, #528]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a83      	ldr	r2, [pc, #524]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b81      	ldr	r3, [pc, #516]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a80      	ldr	r2, [pc, #512]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d013      	beq.n	8003c84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c5c:	f7fd fada 	bl	8001214 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c64:	f7fd fad6 	bl	8001214 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b64      	cmp	r3, #100	; 0x64
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e204      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c76:	4b76      	ldr	r3, [pc, #472]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0xc0>
 8003c82:	e014      	b.n	8003cae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c84:	f7fd fac6 	bl	8001214 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c8c:	f7fd fac2 	bl	8001214 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b64      	cmp	r3, #100	; 0x64
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e1f0      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c9e:	4b6c      	ldr	r3, [pc, #432]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f0      	bne.n	8003c8c <HAL_RCC_OscConfig+0xe8>
 8003caa:	e000      	b.n	8003cae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d063      	beq.n	8003d82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cba:	4b65      	ldr	r3, [pc, #404]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 030c 	and.w	r3, r3, #12
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00b      	beq.n	8003cde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cc6:	4b62      	ldr	r3, [pc, #392]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d11c      	bne.n	8003d0c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cd2:	4b5f      	ldr	r3, [pc, #380]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d116      	bne.n	8003d0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	4b5c      	ldr	r3, [pc, #368]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x152>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d001      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e1c4      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf6:	4b56      	ldr	r3, [pc, #344]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	4952      	ldr	r1, [pc, #328]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0a:	e03a      	b.n	8003d82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d020      	beq.n	8003d56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d14:	4b4f      	ldr	r3, [pc, #316]	; (8003e54 <HAL_RCC_OscConfig+0x2b0>)
 8003d16:	2201      	movs	r2, #1
 8003d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1a:	f7fd fa7b 	bl	8001214 <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d22:	f7fd fa77 	bl	8001214 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e1a5      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d34:	4b46      	ldr	r3, [pc, #280]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0f0      	beq.n	8003d22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d40:	4b43      	ldr	r3, [pc, #268]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	4940      	ldr	r1, [pc, #256]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	600b      	str	r3, [r1, #0]
 8003d54:	e015      	b.n	8003d82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d56:	4b3f      	ldr	r3, [pc, #252]	; (8003e54 <HAL_RCC_OscConfig+0x2b0>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5c:	f7fd fa5a 	bl	8001214 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d64:	f7fd fa56 	bl	8001214 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e184      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d76:	4b36      	ldr	r3, [pc, #216]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1f0      	bne.n	8003d64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0308 	and.w	r3, r3, #8
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d030      	beq.n	8003df0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d016      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d96:	4b30      	ldr	r3, [pc, #192]	; (8003e58 <HAL_RCC_OscConfig+0x2b4>)
 8003d98:	2201      	movs	r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d9c:	f7fd fa3a 	bl	8001214 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003da4:	f7fd fa36 	bl	8001214 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e164      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003db6:	4b26      	ldr	r3, [pc, #152]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003db8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0f0      	beq.n	8003da4 <HAL_RCC_OscConfig+0x200>
 8003dc2:	e015      	b.n	8003df0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dc4:	4b24      	ldr	r3, [pc, #144]	; (8003e58 <HAL_RCC_OscConfig+0x2b4>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dca:	f7fd fa23 	bl	8001214 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dd2:	f7fd fa1f 	bl	8001214 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e14d      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003de4:	4b1a      	ldr	r3, [pc, #104]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003de6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f0      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80a0 	beq.w	8003f3e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e02:	4b13      	ldr	r3, [pc, #76]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10f      	bne.n	8003e2e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	4a0e      	ldr	r2, [pc, #56]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e1e:	4b0c      	ldr	r3, [pc, #48]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e2e:	4b0b      	ldr	r3, [pc, #44]	; (8003e5c <HAL_RCC_OscConfig+0x2b8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d121      	bne.n	8003e7e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e3a:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <HAL_RCC_OscConfig+0x2b8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a07      	ldr	r2, [pc, #28]	; (8003e5c <HAL_RCC_OscConfig+0x2b8>)
 8003e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e46:	f7fd f9e5 	bl	8001214 <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4c:	e011      	b.n	8003e72 <HAL_RCC_OscConfig+0x2ce>
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800
 8003e54:	42470000 	.word	0x42470000
 8003e58:	42470e80 	.word	0x42470e80
 8003e5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e60:	f7fd f9d8 	bl	8001214 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e106      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e72:	4b85      	ldr	r3, [pc, #532]	; (8004088 <HAL_RCC_OscConfig+0x4e4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0f0      	beq.n	8003e60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d106      	bne.n	8003e94 <HAL_RCC_OscConfig+0x2f0>
 8003e86:	4b81      	ldr	r3, [pc, #516]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8a:	4a80      	ldr	r2, [pc, #512]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	6713      	str	r3, [r2, #112]	; 0x70
 8003e92:	e01c      	b.n	8003ece <HAL_RCC_OscConfig+0x32a>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	2b05      	cmp	r3, #5
 8003e9a:	d10c      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x312>
 8003e9c:	4b7b      	ldr	r3, [pc, #492]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ea0:	4a7a      	ldr	r2, [pc, #488]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ea2:	f043 0304 	orr.w	r3, r3, #4
 8003ea6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ea8:	4b78      	ldr	r3, [pc, #480]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eac:	4a77      	ldr	r2, [pc, #476]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6713      	str	r3, [r2, #112]	; 0x70
 8003eb4:	e00b      	b.n	8003ece <HAL_RCC_OscConfig+0x32a>
 8003eb6:	4b75      	ldr	r3, [pc, #468]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eba:	4a74      	ldr	r2, [pc, #464]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ebc:	f023 0301 	bic.w	r3, r3, #1
 8003ec0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec2:	4b72      	ldr	r3, [pc, #456]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec6:	4a71      	ldr	r2, [pc, #452]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ec8:	f023 0304 	bic.w	r3, r3, #4
 8003ecc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d015      	beq.n	8003f02 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed6:	f7fd f99d 	bl	8001214 <HAL_GetTick>
 8003eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003edc:	e00a      	b.n	8003ef4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ede:	f7fd f999 	bl	8001214 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e0c5      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef4:	4b65      	ldr	r3, [pc, #404]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d0ee      	beq.n	8003ede <HAL_RCC_OscConfig+0x33a>
 8003f00:	e014      	b.n	8003f2c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f02:	f7fd f987 	bl	8001214 <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f08:	e00a      	b.n	8003f20 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f0a:	f7fd f983 	bl	8001214 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e0af      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f20:	4b5a      	ldr	r3, [pc, #360]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1ee      	bne.n	8003f0a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f2c:	7dfb      	ldrb	r3, [r7, #23]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d105      	bne.n	8003f3e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f32:	4b56      	ldr	r3, [pc, #344]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	4a55      	ldr	r2, [pc, #340]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 809b 	beq.w	800407e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f48:	4b50      	ldr	r3, [pc, #320]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 030c 	and.w	r3, r3, #12
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	d05c      	beq.n	800400e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d141      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5c:	4b4c      	ldr	r3, [pc, #304]	; (8004090 <HAL_RCC_OscConfig+0x4ec>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f62:	f7fd f957 	bl	8001214 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f6a:	f7fd f953 	bl	8001214 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e081      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f7c:	4b43      	ldr	r3, [pc, #268]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1f0      	bne.n	8003f6a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69da      	ldr	r2, [r3, #28]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f96:	019b      	lsls	r3, r3, #6
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9e:	085b      	lsrs	r3, r3, #1
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	041b      	lsls	r3, r3, #16
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003faa:	061b      	lsls	r3, r3, #24
 8003fac:	4937      	ldr	r1, [pc, #220]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb2:	4b37      	ldr	r3, [pc, #220]	; (8004090 <HAL_RCC_OscConfig+0x4ec>)
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb8:	f7fd f92c 	bl	8001214 <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fc0:	f7fd f928 	bl	8001214 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e056      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd2:	4b2e      	ldr	r3, [pc, #184]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0f0      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x41c>
 8003fde:	e04e      	b.n	800407e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe0:	4b2b      	ldr	r3, [pc, #172]	; (8004090 <HAL_RCC_OscConfig+0x4ec>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe6:	f7fd f915 	bl	8001214 <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fee:	f7fd f911 	bl	8001214 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e03f      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004000:	4b22      	ldr	r3, [pc, #136]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f0      	bne.n	8003fee <HAL_RCC_OscConfig+0x44a>
 800400c:	e037      	b.n	800407e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e032      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800401a:	4b1c      	ldr	r3, [pc, #112]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d028      	beq.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004032:	429a      	cmp	r2, r3
 8004034:	d121      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004040:	429a      	cmp	r2, r3
 8004042:	d11a      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800404a:	4013      	ands	r3, r2
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004050:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004052:	4293      	cmp	r3, r2
 8004054:	d111      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	085b      	lsrs	r3, r3, #1
 8004062:	3b01      	subs	r3, #1
 8004064:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004066:	429a      	cmp	r2, r3
 8004068:	d107      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004074:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004076:	429a      	cmp	r2, r3
 8004078:	d001      	beq.n	800407e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	40007000 	.word	0x40007000
 800408c:	40023800 	.word	0x40023800
 8004090:	42470060 	.word	0x42470060

08004094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e0cc      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040a8:	4b68      	ldr	r3, [pc, #416]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0307 	and.w	r3, r3, #7
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d90c      	bls.n	80040d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040b6:	4b65      	ldr	r3, [pc, #404]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040be:	4b63      	ldr	r3, [pc, #396]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0307 	and.w	r3, r3, #7
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0b8      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d020      	beq.n	800411e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040e8:	4b59      	ldr	r3, [pc, #356]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4a58      	ldr	r2, [pc, #352]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80040ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0308 	and.w	r3, r3, #8
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004100:	4b53      	ldr	r3, [pc, #332]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4a52      	ldr	r2, [pc, #328]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004106:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800410a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800410c:	4b50      	ldr	r3, [pc, #320]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	494d      	ldr	r1, [pc, #308]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 800411a:	4313      	orrs	r3, r2
 800411c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d044      	beq.n	80041b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d107      	bne.n	8004142 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004132:	4b47      	ldr	r3, [pc, #284]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d119      	bne.n	8004172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e07f      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d003      	beq.n	8004152 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800414e:	2b03      	cmp	r3, #3
 8004150:	d107      	bne.n	8004162 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004152:	4b3f      	ldr	r3, [pc, #252]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d109      	bne.n	8004172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e06f      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004162:	4b3b      	ldr	r3, [pc, #236]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e067      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004172:	4b37      	ldr	r3, [pc, #220]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f023 0203 	bic.w	r2, r3, #3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4934      	ldr	r1, [pc, #208]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004180:	4313      	orrs	r3, r2
 8004182:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004184:	f7fd f846 	bl	8001214 <HAL_GetTick>
 8004188:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418a:	e00a      	b.n	80041a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800418c:	f7fd f842 	bl	8001214 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	f241 3288 	movw	r2, #5000	; 0x1388
 800419a:	4293      	cmp	r3, r2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e04f      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a2:	4b2b      	ldr	r3, [pc, #172]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 020c 	and.w	r2, r3, #12
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d1eb      	bne.n	800418c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b4:	4b25      	ldr	r3, [pc, #148]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d20c      	bcs.n	80041dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c2:	4b22      	ldr	r3, [pc, #136]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ca:	4b20      	ldr	r3, [pc, #128]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e032      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041e8:	4b19      	ldr	r3, [pc, #100]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	4916      	ldr	r1, [pc, #88]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d009      	beq.n	800421a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004206:	4b12      	ldr	r3, [pc, #72]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	490e      	ldr	r1, [pc, #56]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004216:	4313      	orrs	r3, r2
 8004218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800421a:	f000 f821 	bl	8004260 <HAL_RCC_GetSysClockFreq>
 800421e:	4602      	mov	r2, r0
 8004220:	4b0b      	ldr	r3, [pc, #44]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	490a      	ldr	r1, [pc, #40]	; (8004254 <HAL_RCC_ClockConfig+0x1c0>)
 800422c:	5ccb      	ldrb	r3, [r1, r3]
 800422e:	fa22 f303 	lsr.w	r3, r2, r3
 8004232:	4a09      	ldr	r2, [pc, #36]	; (8004258 <HAL_RCC_ClockConfig+0x1c4>)
 8004234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004236:	4b09      	ldr	r3, [pc, #36]	; (800425c <HAL_RCC_ClockConfig+0x1c8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4618      	mov	r0, r3
 800423c:	f7fc ffa6 	bl	800118c <HAL_InitTick>

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40023c00 	.word	0x40023c00
 8004250:	40023800 	.word	0x40023800
 8004254:	08007f60 	.word	0x08007f60
 8004258:	20000000 	.word	0x20000000
 800425c:	20000004 	.word	0x20000004

08004260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004260:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004264:	b084      	sub	sp, #16
 8004266:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004268:	2300      	movs	r3, #0
 800426a:	607b      	str	r3, [r7, #4]
 800426c:	2300      	movs	r3, #0
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	2300      	movs	r3, #0
 8004272:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004278:	4b67      	ldr	r3, [pc, #412]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b08      	cmp	r3, #8
 8004282:	d00d      	beq.n	80042a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004284:	2b08      	cmp	r3, #8
 8004286:	f200 80bd 	bhi.w	8004404 <HAL_RCC_GetSysClockFreq+0x1a4>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <HAL_RCC_GetSysClockFreq+0x34>
 800428e:	2b04      	cmp	r3, #4
 8004290:	d003      	beq.n	800429a <HAL_RCC_GetSysClockFreq+0x3a>
 8004292:	e0b7      	b.n	8004404 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004294:	4b61      	ldr	r3, [pc, #388]	; (800441c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004296:	60bb      	str	r3, [r7, #8]
       break;
 8004298:	e0b7      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800429a:	4b61      	ldr	r3, [pc, #388]	; (8004420 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800429c:	60bb      	str	r3, [r7, #8]
      break;
 800429e:	e0b4      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042a0:	4b5d      	ldr	r3, [pc, #372]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042a8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042aa:	4b5b      	ldr	r3, [pc, #364]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d04d      	beq.n	8004352 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b6:	4b58      	ldr	r3, [pc, #352]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	099b      	lsrs	r3, r3, #6
 80042bc:	461a      	mov	r2, r3
 80042be:	f04f 0300 	mov.w	r3, #0
 80042c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042c6:	f04f 0100 	mov.w	r1, #0
 80042ca:	ea02 0800 	and.w	r8, r2, r0
 80042ce:	ea03 0901 	and.w	r9, r3, r1
 80042d2:	4640      	mov	r0, r8
 80042d4:	4649      	mov	r1, r9
 80042d6:	f04f 0200 	mov.w	r2, #0
 80042da:	f04f 0300 	mov.w	r3, #0
 80042de:	014b      	lsls	r3, r1, #5
 80042e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042e4:	0142      	lsls	r2, r0, #5
 80042e6:	4610      	mov	r0, r2
 80042e8:	4619      	mov	r1, r3
 80042ea:	ebb0 0008 	subs.w	r0, r0, r8
 80042ee:	eb61 0109 	sbc.w	r1, r1, r9
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	018b      	lsls	r3, r1, #6
 80042fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004300:	0182      	lsls	r2, r0, #6
 8004302:	1a12      	subs	r2, r2, r0
 8004304:	eb63 0301 	sbc.w	r3, r3, r1
 8004308:	f04f 0000 	mov.w	r0, #0
 800430c:	f04f 0100 	mov.w	r1, #0
 8004310:	00d9      	lsls	r1, r3, #3
 8004312:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004316:	00d0      	lsls	r0, r2, #3
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	eb12 0208 	adds.w	r2, r2, r8
 8004320:	eb43 0309 	adc.w	r3, r3, r9
 8004324:	f04f 0000 	mov.w	r0, #0
 8004328:	f04f 0100 	mov.w	r1, #0
 800432c:	0259      	lsls	r1, r3, #9
 800432e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004332:	0250      	lsls	r0, r2, #9
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4610      	mov	r0, r2
 800433a:	4619      	mov	r1, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	461a      	mov	r2, r3
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	f7fb ff40 	bl	80001c8 <__aeabi_uldivmod>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	4613      	mov	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	e04a      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004352:	4b31      	ldr	r3, [pc, #196]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	099b      	lsrs	r3, r3, #6
 8004358:	461a      	mov	r2, r3
 800435a:	f04f 0300 	mov.w	r3, #0
 800435e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004362:	f04f 0100 	mov.w	r1, #0
 8004366:	ea02 0400 	and.w	r4, r2, r0
 800436a:	ea03 0501 	and.w	r5, r3, r1
 800436e:	4620      	mov	r0, r4
 8004370:	4629      	mov	r1, r5
 8004372:	f04f 0200 	mov.w	r2, #0
 8004376:	f04f 0300 	mov.w	r3, #0
 800437a:	014b      	lsls	r3, r1, #5
 800437c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004380:	0142      	lsls	r2, r0, #5
 8004382:	4610      	mov	r0, r2
 8004384:	4619      	mov	r1, r3
 8004386:	1b00      	subs	r0, r0, r4
 8004388:	eb61 0105 	sbc.w	r1, r1, r5
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	018b      	lsls	r3, r1, #6
 8004396:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800439a:	0182      	lsls	r2, r0, #6
 800439c:	1a12      	subs	r2, r2, r0
 800439e:	eb63 0301 	sbc.w	r3, r3, r1
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f04f 0100 	mov.w	r1, #0
 80043aa:	00d9      	lsls	r1, r3, #3
 80043ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043b0:	00d0      	lsls	r0, r2, #3
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	1912      	adds	r2, r2, r4
 80043b8:	eb45 0303 	adc.w	r3, r5, r3
 80043bc:	f04f 0000 	mov.w	r0, #0
 80043c0:	f04f 0100 	mov.w	r1, #0
 80043c4:	0299      	lsls	r1, r3, #10
 80043c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043ca:	0290      	lsls	r0, r2, #10
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	461a      	mov	r2, r3
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	f7fb fef4 	bl	80001c8 <__aeabi_uldivmod>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4613      	mov	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043e8:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	3301      	adds	r3, #1
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	60bb      	str	r3, [r7, #8]
      break;
 8004402:	e002      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004404:	4b05      	ldr	r3, [pc, #20]	; (800441c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004406:	60bb      	str	r3, [r7, #8]
      break;
 8004408:	bf00      	nop
    }
  }
  return sysclockfreq;
 800440a:	68bb      	ldr	r3, [r7, #8]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800
 800441c:	00f42400 	.word	0x00f42400
 8004420:	007a1200 	.word	0x007a1200

08004424 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004428:	4b03      	ldr	r3, [pc, #12]	; (8004438 <HAL_RCC_GetHCLKFreq+0x14>)
 800442a:	681b      	ldr	r3, [r3, #0]
}
 800442c:	4618      	mov	r0, r3
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	20000000 	.word	0x20000000

0800443c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004440:	f7ff fff0 	bl	8004424 <HAL_RCC_GetHCLKFreq>
 8004444:	4602      	mov	r2, r0
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	0a9b      	lsrs	r3, r3, #10
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	4903      	ldr	r1, [pc, #12]	; (8004460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004452:	5ccb      	ldrb	r3, [r1, r3]
 8004454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40023800 	.word	0x40023800
 8004460:	08007f70 	.word	0x08007f70

08004464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004468:	f7ff ffdc 	bl	8004424 <HAL_RCC_GetHCLKFreq>
 800446c:	4602      	mov	r2, r0
 800446e:	4b05      	ldr	r3, [pc, #20]	; (8004484 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	0b5b      	lsrs	r3, r3, #13
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	4903      	ldr	r1, [pc, #12]	; (8004488 <HAL_RCC_GetPCLK2Freq+0x24>)
 800447a:	5ccb      	ldrb	r3, [r1, r3]
 800447c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004480:	4618      	mov	r0, r3
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40023800 	.word	0x40023800
 8004488:	08007f70 	.word	0x08007f70

0800448c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e07b      	b.n	8004596 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d108      	bne.n	80044b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ae:	d009      	beq.n	80044c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	61da      	str	r2, [r3, #28]
 80044b6:	e005      	b.n	80044c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d106      	bne.n	80044e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7fc fc6e 	bl	8000dc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	431a      	orrs	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	431a      	orrs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004548:	ea42 0103 	orr.w	r1, r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004550:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	0c1b      	lsrs	r3, r3, #16
 8004562:	f003 0104 	and.w	r1, r3, #4
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	f003 0210 	and.w	r2, r3, #16
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004584:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b082      	sub	sp, #8
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e03f      	b.n	8004630 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d106      	bne.n	80045ca <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f7fc fc79 	bl	8000ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2224      	movs	r2, #36	; 0x24
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045e0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f828 	bl	8004638 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	691a      	ldr	r2, [r3, #16]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045f6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	695a      	ldr	r2, [r3, #20]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004606:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004616:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2220      	movs	r2, #32
 8004622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2220      	movs	r2, #32
 800462a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463c:	b09f      	sub	sp, #124	; 0x7c
 800463e:	af00      	add	r7, sp, #0
 8004640:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004642:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800464c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800464e:	68d9      	ldr	r1, [r3, #12]
 8004650:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	ea40 0301 	orr.w	r3, r0, r1
 8004658:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800465a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800465c:	689a      	ldr	r2, [r3, #8]
 800465e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	431a      	orrs	r2, r3
 8004664:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	431a      	orrs	r2, r3
 800466a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	4313      	orrs	r3, r2
 8004670:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800467c:	f021 010c 	bic.w	r1, r1, #12
 8004680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004686:	430b      	orrs	r3, r1
 8004688:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800468a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	695b      	ldr	r3, [r3, #20]
 8004690:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004696:	6999      	ldr	r1, [r3, #24]
 8004698:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	ea40 0301 	orr.w	r3, r0, r1
 80046a0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	4bc5      	ldr	r3, [pc, #788]	; (80049bc <UART_SetConfig+0x384>)
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d004      	beq.n	80046b6 <UART_SetConfig+0x7e>
 80046ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	4bc3      	ldr	r3, [pc, #780]	; (80049c0 <UART_SetConfig+0x388>)
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d103      	bne.n	80046be <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046b6:	f7ff fed5 	bl	8004464 <HAL_RCC_GetPCLK2Freq>
 80046ba:	6778      	str	r0, [r7, #116]	; 0x74
 80046bc:	e002      	b.n	80046c4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046be:	f7ff febd 	bl	800443c <HAL_RCC_GetPCLK1Freq>
 80046c2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046c6:	69db      	ldr	r3, [r3, #28]
 80046c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046cc:	f040 80b6 	bne.w	800483c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046d2:	461c      	mov	r4, r3
 80046d4:	f04f 0500 	mov.w	r5, #0
 80046d8:	4622      	mov	r2, r4
 80046da:	462b      	mov	r3, r5
 80046dc:	1891      	adds	r1, r2, r2
 80046de:	6439      	str	r1, [r7, #64]	; 0x40
 80046e0:	415b      	adcs	r3, r3
 80046e2:	647b      	str	r3, [r7, #68]	; 0x44
 80046e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80046e8:	1912      	adds	r2, r2, r4
 80046ea:	eb45 0303 	adc.w	r3, r5, r3
 80046ee:	f04f 0000 	mov.w	r0, #0
 80046f2:	f04f 0100 	mov.w	r1, #0
 80046f6:	00d9      	lsls	r1, r3, #3
 80046f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046fc:	00d0      	lsls	r0, r2, #3
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	1911      	adds	r1, r2, r4
 8004704:	6639      	str	r1, [r7, #96]	; 0x60
 8004706:	416b      	adcs	r3, r5
 8004708:	667b      	str	r3, [r7, #100]	; 0x64
 800470a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	461a      	mov	r2, r3
 8004710:	f04f 0300 	mov.w	r3, #0
 8004714:	1891      	adds	r1, r2, r2
 8004716:	63b9      	str	r1, [r7, #56]	; 0x38
 8004718:	415b      	adcs	r3, r3
 800471a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800471c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004720:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004724:	f7fb fd50 	bl	80001c8 <__aeabi_uldivmod>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4ba5      	ldr	r3, [pc, #660]	; (80049c4 <UART_SetConfig+0x38c>)
 800472e:	fba3 2302 	umull	r2, r3, r3, r2
 8004732:	095b      	lsrs	r3, r3, #5
 8004734:	011e      	lsls	r6, r3, #4
 8004736:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004738:	461c      	mov	r4, r3
 800473a:	f04f 0500 	mov.w	r5, #0
 800473e:	4622      	mov	r2, r4
 8004740:	462b      	mov	r3, r5
 8004742:	1891      	adds	r1, r2, r2
 8004744:	6339      	str	r1, [r7, #48]	; 0x30
 8004746:	415b      	adcs	r3, r3
 8004748:	637b      	str	r3, [r7, #52]	; 0x34
 800474a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800474e:	1912      	adds	r2, r2, r4
 8004750:	eb45 0303 	adc.w	r3, r5, r3
 8004754:	f04f 0000 	mov.w	r0, #0
 8004758:	f04f 0100 	mov.w	r1, #0
 800475c:	00d9      	lsls	r1, r3, #3
 800475e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004762:	00d0      	lsls	r0, r2, #3
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	1911      	adds	r1, r2, r4
 800476a:	65b9      	str	r1, [r7, #88]	; 0x58
 800476c:	416b      	adcs	r3, r5
 800476e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	461a      	mov	r2, r3
 8004776:	f04f 0300 	mov.w	r3, #0
 800477a:	1891      	adds	r1, r2, r2
 800477c:	62b9      	str	r1, [r7, #40]	; 0x28
 800477e:	415b      	adcs	r3, r3
 8004780:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004782:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004786:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800478a:	f7fb fd1d 	bl	80001c8 <__aeabi_uldivmod>
 800478e:	4602      	mov	r2, r0
 8004790:	460b      	mov	r3, r1
 8004792:	4b8c      	ldr	r3, [pc, #560]	; (80049c4 <UART_SetConfig+0x38c>)
 8004794:	fba3 1302 	umull	r1, r3, r3, r2
 8004798:	095b      	lsrs	r3, r3, #5
 800479a:	2164      	movs	r1, #100	; 0x64
 800479c:	fb01 f303 	mul.w	r3, r1, r3
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	3332      	adds	r3, #50	; 0x32
 80047a6:	4a87      	ldr	r2, [pc, #540]	; (80049c4 <UART_SetConfig+0x38c>)
 80047a8:	fba2 2303 	umull	r2, r3, r2, r3
 80047ac:	095b      	lsrs	r3, r3, #5
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047b4:	441e      	add	r6, r3
 80047b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047b8:	4618      	mov	r0, r3
 80047ba:	f04f 0100 	mov.w	r1, #0
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	1894      	adds	r4, r2, r2
 80047c4:	623c      	str	r4, [r7, #32]
 80047c6:	415b      	adcs	r3, r3
 80047c8:	627b      	str	r3, [r7, #36]	; 0x24
 80047ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047ce:	1812      	adds	r2, r2, r0
 80047d0:	eb41 0303 	adc.w	r3, r1, r3
 80047d4:	f04f 0400 	mov.w	r4, #0
 80047d8:	f04f 0500 	mov.w	r5, #0
 80047dc:	00dd      	lsls	r5, r3, #3
 80047de:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80047e2:	00d4      	lsls	r4, r2, #3
 80047e4:	4622      	mov	r2, r4
 80047e6:	462b      	mov	r3, r5
 80047e8:	1814      	adds	r4, r2, r0
 80047ea:	653c      	str	r4, [r7, #80]	; 0x50
 80047ec:	414b      	adcs	r3, r1
 80047ee:	657b      	str	r3, [r7, #84]	; 0x54
 80047f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	461a      	mov	r2, r3
 80047f6:	f04f 0300 	mov.w	r3, #0
 80047fa:	1891      	adds	r1, r2, r2
 80047fc:	61b9      	str	r1, [r7, #24]
 80047fe:	415b      	adcs	r3, r3
 8004800:	61fb      	str	r3, [r7, #28]
 8004802:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004806:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800480a:	f7fb fcdd 	bl	80001c8 <__aeabi_uldivmod>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4b6c      	ldr	r3, [pc, #432]	; (80049c4 <UART_SetConfig+0x38c>)
 8004814:	fba3 1302 	umull	r1, r3, r3, r2
 8004818:	095b      	lsrs	r3, r3, #5
 800481a:	2164      	movs	r1, #100	; 0x64
 800481c:	fb01 f303 	mul.w	r3, r1, r3
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	3332      	adds	r3, #50	; 0x32
 8004826:	4a67      	ldr	r2, [pc, #412]	; (80049c4 <UART_SetConfig+0x38c>)
 8004828:	fba2 2303 	umull	r2, r3, r2, r3
 800482c:	095b      	lsrs	r3, r3, #5
 800482e:	f003 0207 	and.w	r2, r3, #7
 8004832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4432      	add	r2, r6
 8004838:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800483a:	e0b9      	b.n	80049b0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800483c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800483e:	461c      	mov	r4, r3
 8004840:	f04f 0500 	mov.w	r5, #0
 8004844:	4622      	mov	r2, r4
 8004846:	462b      	mov	r3, r5
 8004848:	1891      	adds	r1, r2, r2
 800484a:	6139      	str	r1, [r7, #16]
 800484c:	415b      	adcs	r3, r3
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004854:	1912      	adds	r2, r2, r4
 8004856:	eb45 0303 	adc.w	r3, r5, r3
 800485a:	f04f 0000 	mov.w	r0, #0
 800485e:	f04f 0100 	mov.w	r1, #0
 8004862:	00d9      	lsls	r1, r3, #3
 8004864:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004868:	00d0      	lsls	r0, r2, #3
 800486a:	4602      	mov	r2, r0
 800486c:	460b      	mov	r3, r1
 800486e:	eb12 0804 	adds.w	r8, r2, r4
 8004872:	eb43 0905 	adc.w	r9, r3, r5
 8004876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	4618      	mov	r0, r3
 800487c:	f04f 0100 	mov.w	r1, #0
 8004880:	f04f 0200 	mov.w	r2, #0
 8004884:	f04f 0300 	mov.w	r3, #0
 8004888:	008b      	lsls	r3, r1, #2
 800488a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800488e:	0082      	lsls	r2, r0, #2
 8004890:	4640      	mov	r0, r8
 8004892:	4649      	mov	r1, r9
 8004894:	f7fb fc98 	bl	80001c8 <__aeabi_uldivmod>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4b49      	ldr	r3, [pc, #292]	; (80049c4 <UART_SetConfig+0x38c>)
 800489e:	fba3 2302 	umull	r2, r3, r3, r2
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	011e      	lsls	r6, r3, #4
 80048a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048a8:	4618      	mov	r0, r3
 80048aa:	f04f 0100 	mov.w	r1, #0
 80048ae:	4602      	mov	r2, r0
 80048b0:	460b      	mov	r3, r1
 80048b2:	1894      	adds	r4, r2, r2
 80048b4:	60bc      	str	r4, [r7, #8]
 80048b6:	415b      	adcs	r3, r3
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048be:	1812      	adds	r2, r2, r0
 80048c0:	eb41 0303 	adc.w	r3, r1, r3
 80048c4:	f04f 0400 	mov.w	r4, #0
 80048c8:	f04f 0500 	mov.w	r5, #0
 80048cc:	00dd      	lsls	r5, r3, #3
 80048ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80048d2:	00d4      	lsls	r4, r2, #3
 80048d4:	4622      	mov	r2, r4
 80048d6:	462b      	mov	r3, r5
 80048d8:	1814      	adds	r4, r2, r0
 80048da:	64bc      	str	r4, [r7, #72]	; 0x48
 80048dc:	414b      	adcs	r3, r1
 80048de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f04f 0100 	mov.w	r1, #0
 80048ea:	f04f 0200 	mov.w	r2, #0
 80048ee:	f04f 0300 	mov.w	r3, #0
 80048f2:	008b      	lsls	r3, r1, #2
 80048f4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80048f8:	0082      	lsls	r2, r0, #2
 80048fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80048fe:	f7fb fc63 	bl	80001c8 <__aeabi_uldivmod>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	4b2f      	ldr	r3, [pc, #188]	; (80049c4 <UART_SetConfig+0x38c>)
 8004908:	fba3 1302 	umull	r1, r3, r3, r2
 800490c:	095b      	lsrs	r3, r3, #5
 800490e:	2164      	movs	r1, #100	; 0x64
 8004910:	fb01 f303 	mul.w	r3, r1, r3
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	3332      	adds	r3, #50	; 0x32
 800491a:	4a2a      	ldr	r2, [pc, #168]	; (80049c4 <UART_SetConfig+0x38c>)
 800491c:	fba2 2303 	umull	r2, r3, r2, r3
 8004920:	095b      	lsrs	r3, r3, #5
 8004922:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004926:	441e      	add	r6, r3
 8004928:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800492a:	4618      	mov	r0, r3
 800492c:	f04f 0100 	mov.w	r1, #0
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	1894      	adds	r4, r2, r2
 8004936:	603c      	str	r4, [r7, #0]
 8004938:	415b      	adcs	r3, r3
 800493a:	607b      	str	r3, [r7, #4]
 800493c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004940:	1812      	adds	r2, r2, r0
 8004942:	eb41 0303 	adc.w	r3, r1, r3
 8004946:	f04f 0400 	mov.w	r4, #0
 800494a:	f04f 0500 	mov.w	r5, #0
 800494e:	00dd      	lsls	r5, r3, #3
 8004950:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004954:	00d4      	lsls	r4, r2, #3
 8004956:	4622      	mov	r2, r4
 8004958:	462b      	mov	r3, r5
 800495a:	eb12 0a00 	adds.w	sl, r2, r0
 800495e:	eb43 0b01 	adc.w	fp, r3, r1
 8004962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	4618      	mov	r0, r3
 8004968:	f04f 0100 	mov.w	r1, #0
 800496c:	f04f 0200 	mov.w	r2, #0
 8004970:	f04f 0300 	mov.w	r3, #0
 8004974:	008b      	lsls	r3, r1, #2
 8004976:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800497a:	0082      	lsls	r2, r0, #2
 800497c:	4650      	mov	r0, sl
 800497e:	4659      	mov	r1, fp
 8004980:	f7fb fc22 	bl	80001c8 <__aeabi_uldivmod>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	4b0e      	ldr	r3, [pc, #56]	; (80049c4 <UART_SetConfig+0x38c>)
 800498a:	fba3 1302 	umull	r1, r3, r3, r2
 800498e:	095b      	lsrs	r3, r3, #5
 8004990:	2164      	movs	r1, #100	; 0x64
 8004992:	fb01 f303 	mul.w	r3, r1, r3
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	3332      	adds	r3, #50	; 0x32
 800499c:	4a09      	ldr	r2, [pc, #36]	; (80049c4 <UART_SetConfig+0x38c>)
 800499e:	fba2 2303 	umull	r2, r3, r2, r3
 80049a2:	095b      	lsrs	r3, r3, #5
 80049a4:	f003 020f 	and.w	r2, r3, #15
 80049a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4432      	add	r2, r6
 80049ae:	609a      	str	r2, [r3, #8]
}
 80049b0:	bf00      	nop
 80049b2:	377c      	adds	r7, #124	; 0x7c
 80049b4:	46bd      	mov	sp, r7
 80049b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ba:	bf00      	nop
 80049bc:	40011000 	.word	0x40011000
 80049c0:	40011400 	.word	0x40011400
 80049c4:	51eb851f 	.word	0x51eb851f

080049c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80049c8:	b084      	sub	sp, #16
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b084      	sub	sp, #16
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	f107 001c 	add.w	r0, r7, #28
 80049d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80049da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d122      	bne.n	8004a26 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80049f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d105      	bne.n	8004a1a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f9a0 	bl	8004d60 <USB_CoreReset>
 8004a20:	4603      	mov	r3, r0
 8004a22:	73fb      	strb	r3, [r7, #15]
 8004a24:	e01a      	b.n	8004a5c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f994 	bl	8004d60 <USB_CoreReset>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004a3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d106      	bne.n	8004a50 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	639a      	str	r2, [r3, #56]	; 0x38
 8004a4e:	e005      	b.n	8004a5c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d10b      	bne.n	8004a7a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f043 0206 	orr.w	r2, r3, #6
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f043 0220 	orr.w	r2, r3, #32
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a86:	b004      	add	sp, #16
 8004a88:	4770      	bx	lr

08004a8a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f043 0201 	orr.w	r2, r3, #1
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f023 0201 	bic.w	r2, r3, #1
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b084      	sub	sp, #16
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004aea:	78fb      	ldrb	r3, [r7, #3]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d115      	bne.n	8004b1c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004afc:	2001      	movs	r0, #1
 8004afe:	f7fc fb95 	bl	800122c <HAL_Delay>
      ms++;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	3301      	adds	r3, #1
 8004b06:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 f91a 	bl	8004d42 <USB_GetMode>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d01e      	beq.n	8004b52 <USB_SetCurrentMode+0x84>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2b31      	cmp	r3, #49	; 0x31
 8004b18:	d9f0      	bls.n	8004afc <USB_SetCurrentMode+0x2e>
 8004b1a:	e01a      	b.n	8004b52 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d115      	bne.n	8004b4e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004b2e:	2001      	movs	r0, #1
 8004b30:	f7fc fb7c 	bl	800122c <HAL_Delay>
      ms++;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	3301      	adds	r3, #1
 8004b38:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 f901 	bl	8004d42 <USB_GetMode>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d005      	beq.n	8004b52 <USB_SetCurrentMode+0x84>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2b31      	cmp	r3, #49	; 0x31
 8004b4a:	d9f0      	bls.n	8004b2e <USB_SetCurrentMode+0x60>
 8004b4c:	e001      	b.n	8004b52 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e005      	b.n	8004b5e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2b32      	cmp	r3, #50	; 0x32
 8004b56:	d101      	bne.n	8004b5c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e000      	b.n	8004b5e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	019b      	lsls	r3, r3, #6
 8004b7a:	f043 0220 	orr.w	r2, r3, #32
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3301      	adds	r3, #1
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	4a08      	ldr	r2, [pc, #32]	; (8004bac <USB_FlushTxFifo+0x44>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e006      	b.n	8004ba0 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b20      	cmp	r3, #32
 8004b9c:	d0f1      	beq.n	8004b82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3714      	adds	r7, #20
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	00030d40 	.word	0x00030d40

08004bb0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2210      	movs	r2, #16
 8004bc0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	4a08      	ldr	r2, [pc, #32]	; (8004bec <USB_FlushRxFifo+0x3c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d901      	bls.n	8004bd2 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e006      	b.n	8004be0 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	f003 0310 	and.w	r3, r3, #16
 8004bda:	2b10      	cmp	r3, #16
 8004bdc:	d0f1      	beq.n	8004bc2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	00030d40 	.word	0x00030d40

08004bf0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b089      	sub	sp, #36	; 0x24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	460b      	mov	r3, r1
 8004c00:	71fb      	strb	r3, [r7, #7]
 8004c02:	4613      	mov	r3, r2
 8004c04:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004c0e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d123      	bne.n	8004c5e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004c16:	88bb      	ldrh	r3, [r7, #4]
 8004c18:	3303      	adds	r3, #3
 8004c1a:	089b      	lsrs	r3, r3, #2
 8004c1c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004c1e:	2300      	movs	r3, #0
 8004c20:	61bb      	str	r3, [r7, #24]
 8004c22:	e018      	b.n	8004c56 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	031a      	lsls	r2, r3, #12
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c30:	461a      	mov	r2, r3
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	3301      	adds	r3, #1
 8004c42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	3301      	adds	r3, #1
 8004c48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	3301      	adds	r3, #1
 8004c54:	61bb      	str	r3, [r7, #24]
 8004c56:	69ba      	ldr	r2, [r7, #24]
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d3e2      	bcc.n	8004c24 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3724      	adds	r7, #36	; 0x24
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b08b      	sub	sp, #44	; 0x2c
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	4613      	mov	r3, r2
 8004c78:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004c82:	88fb      	ldrh	r3, [r7, #6]
 8004c84:	089b      	lsrs	r3, r3, #2
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004c8a:	88fb      	ldrh	r3, [r7, #6]
 8004c8c:	f003 0303 	and.w	r3, r3, #3
 8004c90:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004c92:	2300      	movs	r3, #0
 8004c94:	623b      	str	r3, [r7, #32]
 8004c96:	e014      	b.n	8004cc2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca2:	601a      	str	r2, [r3, #0]
    pDest++;
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cac:	3301      	adds	r3, #1
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	3301      	adds	r3, #1
 8004cba:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	623b      	str	r3, [r7, #32]
 8004cc2:	6a3a      	ldr	r2, [r7, #32]
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d3e6      	bcc.n	8004c98 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004cca:	8bfb      	ldrh	r3, [r7, #30]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d01e      	beq.n	8004d0e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cda:	461a      	mov	r2, r3
 8004cdc:	f107 0310 	add.w	r3, r7, #16
 8004ce0:	6812      	ldr	r2, [r2, #0]
 8004ce2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf4:	701a      	strb	r2, [r3, #0]
      i++;
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	623b      	str	r3, [r7, #32]
      pDest++;
 8004cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfe:	3301      	adds	r3, #1
 8004d00:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004d02:	8bfb      	ldrh	r3, [r7, #30]
 8004d04:	3b01      	subs	r3, #1
 8004d06:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004d08:	8bfb      	ldrh	r3, [r7, #30]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1ea      	bne.n	8004ce4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	372c      	adds	r7, #44	; 0x2c
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4013      	ands	r3, r2
 8004d32:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004d34:	68fb      	ldr	r3, [r7, #12]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	370c      	adds	r7, #12
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
	...

08004d60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	3301      	adds	r3, #1
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	4a13      	ldr	r2, [pc, #76]	; (8004dc0 <USB_CoreReset+0x60>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d901      	bls.n	8004d7c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e01a      	b.n	8004db2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	daf3      	bge.n	8004d6c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	f043 0201 	orr.w	r2, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	3301      	adds	r3, #1
 8004d98:	60fb      	str	r3, [r7, #12]
 8004d9a:	4a09      	ldr	r2, [pc, #36]	; (8004dc0 <USB_CoreReset+0x60>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d901      	bls.n	8004da4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e006      	b.n	8004db2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d0f1      	beq.n	8004d94 <USB_CoreReset+0x34>

  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3714      	adds	r7, #20
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	00030d40 	.word	0x00030d40

08004dc4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b084      	sub	sp, #16
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
 8004dce:	f107 001c 	add.w	r0, r7, #28
 8004dd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004de0:	461a      	mov	r2, r3
 8004de2:	2300      	movs	r3, #0
 8004de4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e02:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d018      	beq.n	8004e48 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d10a      	bne.n	8004e32 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e2a:	f043 0304 	orr.w	r3, r3, #4
 8004e2e:	6013      	str	r3, [r2, #0]
 8004e30:	e014      	b.n	8004e5c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e40:	f023 0304 	bic.w	r3, r3, #4
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	e009      	b.n	8004e5c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e56:	f023 0304 	bic.w	r3, r3, #4
 8004e5a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004e5c:	2110      	movs	r1, #16
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7ff fe82 	bl	8004b68 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7ff fea3 	bl	8004bb0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	e015      	b.n	8004e9c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e82:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	015a      	lsls	r2, r3, #5
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e90:	461a      	mov	r2, r3
 8004e92:	2300      	movs	r3, #0
 8004e94:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d3e5      	bcc.n	8004e70 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004eb0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00b      	beq.n	8004ed6 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ec4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <USB_HostInit+0x154>)
 8004eca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a13      	ldr	r2, [pc, #76]	; (8004f1c <USB_HostInit+0x158>)
 8004ed0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004ed4:	e009      	b.n	8004eea <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2280      	movs	r2, #128	; 0x80
 8004eda:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a10      	ldr	r2, [pc, #64]	; (8004f20 <USB_HostInit+0x15c>)
 8004ee0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a0f      	ldr	r2, [pc, #60]	; (8004f24 <USB_HostInit+0x160>)
 8004ee6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d105      	bne.n	8004efc <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	699b      	ldr	r3, [r3, #24]
 8004ef4:	f043 0210 	orr.w	r2, r3, #16
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	699a      	ldr	r2, [r3, #24]
 8004f00:	4b09      	ldr	r3, [pc, #36]	; (8004f28 <USB_HostInit+0x164>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f14:	b004      	add	sp, #16
 8004f16:	4770      	bx	lr
 8004f18:	01000200 	.word	0x01000200
 8004f1c:	00e00300 	.word	0x00e00300
 8004f20:	00600080 	.word	0x00600080
 8004f24:	004000e0 	.word	0x004000e0
 8004f28:	a3200008 	.word	0xa3200008

08004f2c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	460b      	mov	r3, r1
 8004f36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f4a:	f023 0303 	bic.w	r3, r3, #3
 8004f4e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	78fb      	ldrb	r3, [r7, #3]
 8004f5a:	f003 0303 	and.w	r3, r3, #3
 8004f5e:	68f9      	ldr	r1, [r7, #12]
 8004f60:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004f64:	4313      	orrs	r3, r2
 8004f66:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004f68:	78fb      	ldrb	r3, [r7, #3]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d107      	bne.n	8004f7e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f74:	461a      	mov	r2, r3
 8004f76:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004f7a:	6053      	str	r3, [r2, #4]
 8004f7c:	e009      	b.n	8004f92 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004f7e:	78fb      	ldrb	r3, [r7, #3]
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d106      	bne.n	8004f92 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	f241 7370 	movw	r3, #6000	; 0x1770
 8004f90:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004fc0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fce:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004fd0:	2064      	movs	r0, #100	; 0x64
 8004fd2:	f7fc f92b 	bl	800122c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004fde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fe2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004fe4:	200a      	movs	r0, #10
 8004fe6:	f7fc f921 	bl	800122c <HAL_Delay>

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005018:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d109      	bne.n	8005038 <USB_DriveVbus+0x44>
 8005024:	78fb      	ldrb	r3, [r7, #3]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d106      	bne.n	8005038 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005032:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005036:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005042:	d109      	bne.n	8005058 <USB_DriveVbus+0x64>
 8005044:	78fb      	ldrb	r3, [r7, #3]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d106      	bne.n	8005058 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005052:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005056:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005066:	b480      	push	{r7}
 8005068:	b085      	sub	sp, #20
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	0c5b      	lsrs	r3, r3, #17
 8005084:	f003 0303 	and.w	r3, r3, #3
}
 8005088:	4618      	mov	r0, r3
 800508a:	3714      	adds	r7, #20
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	b29b      	uxth	r3, r3
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
	...

080050b8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b088      	sub	sp, #32
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	4608      	mov	r0, r1
 80050c2:	4611      	mov	r1, r2
 80050c4:	461a      	mov	r2, r3
 80050c6:	4603      	mov	r3, r0
 80050c8:	70fb      	strb	r3, [r7, #3]
 80050ca:	460b      	mov	r3, r1
 80050cc:	70bb      	strb	r3, [r7, #2]
 80050ce:	4613      	mov	r3, r2
 80050d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80050d2:	2300      	movs	r3, #0
 80050d4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80050da:	78fb      	ldrb	r3, [r7, #3]
 80050dc:	015a      	lsls	r2, r3, #5
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	4413      	add	r3, r2
 80050e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050e6:	461a      	mov	r2, r3
 80050e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050ec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80050ee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80050f2:	2b03      	cmp	r3, #3
 80050f4:	d87e      	bhi.n	80051f4 <USB_HC_Init+0x13c>
 80050f6:	a201      	add	r2, pc, #4	; (adr r2, 80050fc <USB_HC_Init+0x44>)
 80050f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fc:	0800510d 	.word	0x0800510d
 8005100:	080051b7 	.word	0x080051b7
 8005104:	0800510d 	.word	0x0800510d
 8005108:	08005179 	.word	0x08005179
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	015a      	lsls	r2, r3, #5
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	4413      	add	r3, r2
 8005114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005118:	461a      	mov	r2, r3
 800511a:	f240 439d 	movw	r3, #1181	; 0x49d
 800511e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005120:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005124:	2b00      	cmp	r3, #0
 8005126:	da10      	bge.n	800514a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005128:	78fb      	ldrb	r3, [r7, #3]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	4413      	add	r3, r2
 8005130:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	0151      	lsls	r1, r2, #5
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	440a      	add	r2, r1
 800513e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005142:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005146:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005148:	e057      	b.n	80051fa <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800514e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005152:	2b00      	cmp	r3, #0
 8005154:	d051      	beq.n	80051fa <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005156:	78fb      	ldrb	r3, [r7, #3]
 8005158:	015a      	lsls	r2, r3, #5
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	4413      	add	r3, r2
 800515e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	0151      	lsls	r1, r2, #5
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	440a      	add	r2, r1
 800516c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005170:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005174:	60d3      	str	r3, [r2, #12]
      break;
 8005176:	e040      	b.n	80051fa <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005178:	78fb      	ldrb	r3, [r7, #3]
 800517a:	015a      	lsls	r2, r3, #5
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	4413      	add	r3, r2
 8005180:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005184:	461a      	mov	r2, r3
 8005186:	f240 639d 	movw	r3, #1693	; 0x69d
 800518a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800518c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005190:	2b00      	cmp	r3, #0
 8005192:	da34      	bge.n	80051fe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005194:	78fb      	ldrb	r3, [r7, #3]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	78fa      	ldrb	r2, [r7, #3]
 80051a4:	0151      	lsls	r1, r2, #5
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	440a      	add	r2, r1
 80051aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051b2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80051b4:	e023      	b.n	80051fe <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80051b6:	78fb      	ldrb	r3, [r7, #3]
 80051b8:	015a      	lsls	r2, r3, #5
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	4413      	add	r3, r2
 80051be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051c2:	461a      	mov	r2, r3
 80051c4:	f240 2325 	movw	r3, #549	; 0x225
 80051c8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80051ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	da17      	bge.n	8005202 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80051d2:	78fb      	ldrb	r3, [r7, #3]
 80051d4:	015a      	lsls	r2, r3, #5
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	4413      	add	r3, r2
 80051da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	78fa      	ldrb	r2, [r7, #3]
 80051e2:	0151      	lsls	r1, r2, #5
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	440a      	add	r2, r1
 80051e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ec:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80051f0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80051f2:	e006      	b.n	8005202 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	77fb      	strb	r3, [r7, #31]
      break;
 80051f8:	e004      	b.n	8005204 <USB_HC_Init+0x14c>
      break;
 80051fa:	bf00      	nop
 80051fc:	e002      	b.n	8005204 <USB_HC_Init+0x14c>
      break;
 80051fe:	bf00      	nop
 8005200:	e000      	b.n	8005204 <USB_HC_Init+0x14c>
      break;
 8005202:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800520a:	699a      	ldr	r2, [r3, #24]
 800520c:	78fb      	ldrb	r3, [r7, #3]
 800520e:	f003 030f 	and.w	r3, r3, #15
 8005212:	2101      	movs	r1, #1
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	6939      	ldr	r1, [r7, #16]
 800521a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800521e:	4313      	orrs	r3, r2
 8005220:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800522e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005232:	2b00      	cmp	r3, #0
 8005234:	da03      	bge.n	800523e <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800523a:	61bb      	str	r3, [r7, #24]
 800523c:	e001      	b.n	8005242 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f7ff ff0f 	bl	8005066 <USB_GetHostSpeed>
 8005248:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800524a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800524e:	2b02      	cmp	r3, #2
 8005250:	d106      	bne.n	8005260 <USB_HC_Init+0x1a8>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2b02      	cmp	r3, #2
 8005256:	d003      	beq.n	8005260 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005258:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800525c:	617b      	str	r3, [r7, #20]
 800525e:	e001      	b.n	8005264 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005264:	787b      	ldrb	r3, [r7, #1]
 8005266:	059b      	lsls	r3, r3, #22
 8005268:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800526c:	78bb      	ldrb	r3, [r7, #2]
 800526e:	02db      	lsls	r3, r3, #11
 8005270:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005274:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005276:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800527a:	049b      	lsls	r3, r3, #18
 800527c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005280:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005282:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005284:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005288:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800528e:	78fb      	ldrb	r3, [r7, #3]
 8005290:	0159      	lsls	r1, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	440b      	add	r3, r1
 8005296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80052a0:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80052a2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80052a6:	2b03      	cmp	r3, #3
 80052a8:	d10f      	bne.n	80052ca <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80052aa:	78fb      	ldrb	r3, [r7, #3]
 80052ac:	015a      	lsls	r2, r3, #5
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	4413      	add	r3, r2
 80052b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	78fa      	ldrb	r2, [r7, #3]
 80052ba:	0151      	lsls	r1, r2, #5
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	440a      	add	r2, r1
 80052c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80052c8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80052ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3720      	adds	r7, #32
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08c      	sub	sp, #48	; 0x30
 80052d8:	af02      	add	r7, sp, #8
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	4613      	mov	r3, r2
 80052e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	785b      	ldrb	r3, [r3, #1]
 80052ea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80052ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052f0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d02d      	beq.n	800535a <USB_HC_StartXfer+0x86>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	791b      	ldrb	r3, [r3, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d129      	bne.n	800535a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005306:	79fb      	ldrb	r3, [r7, #7]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d117      	bne.n	800533c <USB_HC_StartXfer+0x68>
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	79db      	ldrb	r3, [r3, #7]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <USB_HC_StartXfer+0x48>
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	79db      	ldrb	r3, [r3, #7]
 8005318:	2b02      	cmp	r3, #2
 800531a:	d10f      	bne.n	800533c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	015a      	lsls	r2, r3, #5
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	4413      	add	r3, r2
 8005324:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	0151      	lsls	r1, r2, #5
 800532e:	6a3a      	ldr	r2, [r7, #32]
 8005330:	440a      	add	r2, r1
 8005332:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800533a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800533c:	79fb      	ldrb	r3, [r7, #7]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <USB_HC_StartXfer+0x86>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	795b      	ldrb	r3, [r3, #5]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d107      	bne.n	800535a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	785b      	ldrb	r3, [r3, #1]
 800534e:	4619      	mov	r1, r3
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 fa2f 	bl	80057b4 <USB_DoPing>
      return HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	e0f8      	b.n	800554c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d018      	beq.n	8005394 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	68ba      	ldr	r2, [r7, #8]
 8005368:	8912      	ldrh	r2, [r2, #8]
 800536a:	4413      	add	r3, r2
 800536c:	3b01      	subs	r3, #1
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	8912      	ldrh	r2, [r2, #8]
 8005372:	fbb3 f3f2 	udiv	r3, r3, r2
 8005376:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005378:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800537a:	8b7b      	ldrh	r3, [r7, #26]
 800537c:	429a      	cmp	r2, r3
 800537e:	d90b      	bls.n	8005398 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005380:	8b7b      	ldrh	r3, [r7, #26]
 8005382:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005384:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	8912      	ldrh	r2, [r2, #8]
 800538a:	fb02 f203 	mul.w	r2, r2, r3
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	611a      	str	r2, [r3, #16]
 8005392:	e001      	b.n	8005398 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005394:	2301      	movs	r3, #1
 8005396:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	78db      	ldrb	r3, [r3, #3]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d007      	beq.n	80053b0 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80053a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	8912      	ldrh	r2, [r2, #8]
 80053a6:	fb02 f203 	mul.w	r2, r2, r3
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	611a      	str	r2, [r3, #16]
 80053ae:	e003      	b.n	80053b8 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	695a      	ldr	r2, [r3, #20]
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80053c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80053c2:	04d9      	lsls	r1, r3, #19
 80053c4:	4b63      	ldr	r3, [pc, #396]	; (8005554 <USB_HC_StartXfer+0x280>)
 80053c6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80053c8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	7a9b      	ldrb	r3, [r3, #10]
 80053ce:	075b      	lsls	r3, r3, #29
 80053d0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80053d4:	69f9      	ldr	r1, [r7, #28]
 80053d6:	0148      	lsls	r0, r1, #5
 80053d8:	6a39      	ldr	r1, [r7, #32]
 80053da:	4401      	add	r1, r0
 80053dc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80053e0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80053e2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80053e4:	79fb      	ldrb	r3, [r7, #7]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d009      	beq.n	80053fe <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	68d9      	ldr	r1, [r3, #12]
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	015a      	lsls	r2, r3, #5
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	4413      	add	r3, r2
 80053f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053fa:	460a      	mov	r2, r1
 80053fc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80053fe:	6a3b      	ldr	r3, [r7, #32]
 8005400:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	bf0c      	ite	eq
 800540e:	2301      	moveq	r3, #1
 8005410:	2300      	movne	r3, #0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	4413      	add	r3, r2
 800541e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	69fa      	ldr	r2, [r7, #28]
 8005426:	0151      	lsls	r1, r2, #5
 8005428:	6a3a      	ldr	r2, [r7, #32]
 800542a:	440a      	add	r2, r1
 800542c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005430:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005434:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	015a      	lsls	r2, r3, #5
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	4413      	add	r3, r2
 800543e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	7e7b      	ldrb	r3, [r7, #25]
 8005446:	075b      	lsls	r3, r3, #29
 8005448:	69f9      	ldr	r1, [r7, #28]
 800544a:	0148      	lsls	r0, r1, #5
 800544c:	6a39      	ldr	r1, [r7, #32]
 800544e:	4401      	add	r1, r0
 8005450:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005454:	4313      	orrs	r3, r2
 8005456:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	015a      	lsls	r2, r3, #5
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	4413      	add	r3, r2
 8005460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800546e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	78db      	ldrb	r3, [r3, #3]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d004      	beq.n	8005482 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800547e:	613b      	str	r3, [r7, #16]
 8005480:	e003      	b.n	800548a <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005488:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005490:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	015a      	lsls	r2, r3, #5
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	4413      	add	r3, r2
 800549a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800549e:	461a      	mov	r2, r3
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80054a4:	79fb      	ldrb	r3, [r7, #7]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e04e      	b.n	800554c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	78db      	ldrb	r3, [r3, #3]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d149      	bne.n	800554a <USB_HC_StartXfer+0x276>
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d045      	beq.n	800554a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	79db      	ldrb	r3, [r3, #7]
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d830      	bhi.n	8005528 <USB_HC_StartXfer+0x254>
 80054c6:	a201      	add	r2, pc, #4	; (adr r2, 80054cc <USB_HC_StartXfer+0x1f8>)
 80054c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054cc:	080054dd 	.word	0x080054dd
 80054d0:	08005501 	.word	0x08005501
 80054d4:	080054dd 	.word	0x080054dd
 80054d8:	08005501 	.word	0x08005501
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	3303      	adds	r3, #3
 80054e2:	089b      	lsrs	r3, r3, #2
 80054e4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80054e6:	8afa      	ldrh	r2, [r7, #22]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d91c      	bls.n	800552c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	f043 0220 	orr.w	r2, r3, #32
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	619a      	str	r2, [r3, #24]
        }
        break;
 80054fe:	e015      	b.n	800552c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	3303      	adds	r3, #3
 8005506:	089b      	lsrs	r3, r3, #2
 8005508:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800550a:	8afa      	ldrh	r2, [r7, #22]
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	b29b      	uxth	r3, r3
 8005516:	429a      	cmp	r2, r3
 8005518:	d90a      	bls.n	8005530 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	619a      	str	r2, [r3, #24]
        }
        break;
 8005526:	e003      	b.n	8005530 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005528:	bf00      	nop
 800552a:	e002      	b.n	8005532 <USB_HC_StartXfer+0x25e>
        break;
 800552c:	bf00      	nop
 800552e:	e000      	b.n	8005532 <USB_HC_StartXfer+0x25e>
        break;
 8005530:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	68d9      	ldr	r1, [r3, #12]
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	785a      	ldrb	r2, [r3, #1]
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	b29b      	uxth	r3, r3
 8005540:	2000      	movs	r0, #0
 8005542:	9000      	str	r0, [sp, #0]
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f7ff fb53 	bl	8004bf0 <USB_WritePacket>
  }

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3728      	adds	r7, #40	; 0x28
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	1ff80000 	.word	0x1ff80000

08005558 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	b29b      	uxth	r3, r3
}
 800556e:	4618      	mov	r0, r3
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800557a:	b480      	push	{r7}
 800557c:	b089      	sub	sp, #36	; 0x24
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	460b      	mov	r3, r1
 8005584:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800558a:	78fb      	ldrb	r3, [r7, #3]
 800558c:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800558e:	2300      	movs	r3, #0
 8005590:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	015a      	lsls	r2, r3, #5
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	4413      	add	r3, r2
 800559a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	0c9b      	lsrs	r3, r3, #18
 80055a2:	f003 0303 	and.w	r3, r3, #3
 80055a6:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	015a      	lsls	r2, r3, #5
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	0fdb      	lsrs	r3, r3, #31
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 0320 	and.w	r3, r3, #32
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	d104      	bne.n	80055d4 <USB_HC_Halt+0x5a>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80055d0:	2300      	movs	r3, #0
 80055d2:	e0e8      	b.n	80057a6 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d002      	beq.n	80055e0 <USB_HC_Halt+0x66>
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d173      	bne.n	80056c8 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	0151      	lsls	r1, r2, #5
 80055f2:	69ba      	ldr	r2, [r7, #24]
 80055f4:	440a      	add	r2, r1
 80055f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055fe:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f003 0320 	and.w	r3, r3, #32
 8005608:	2b00      	cmp	r3, #0
 800560a:	f040 80cb 	bne.w	80057a4 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005612:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d143      	bne.n	80056a2 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	4413      	add	r3, r2
 8005622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	0151      	lsls	r1, r2, #5
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	440a      	add	r2, r1
 8005630:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005634:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005638:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	015a      	lsls	r2, r3, #5
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	4413      	add	r3, r2
 8005642:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	0151      	lsls	r1, r2, #5
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	440a      	add	r2, r1
 8005650:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005654:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005658:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	4413      	add	r3, r2
 8005662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	0151      	lsls	r1, r2, #5
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	440a      	add	r2, r1
 8005670:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005674:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005678:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	3301      	adds	r3, #1
 800567e:	61fb      	str	r3, [r7, #28]
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005686:	d81d      	bhi.n	80056c4 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	015a      	lsls	r2, r3, #5
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	4413      	add	r3, r2
 8005690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800569a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800569e:	d0ec      	beq.n	800567a <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80056a0:	e080      	b.n	80057a4 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	015a      	lsls	r2, r3, #5
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	4413      	add	r3, r2
 80056aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	0151      	lsls	r1, r2, #5
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	440a      	add	r2, r1
 80056b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80056c0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80056c2:	e06f      	b.n	80057a4 <USB_HC_Halt+0x22a>
            break;
 80056c4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80056c6:	e06d      	b.n	80057a4 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	4413      	add	r3, r2
 80056d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	0151      	lsls	r1, r2, #5
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	440a      	add	r2, r1
 80056de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056e6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d143      	bne.n	8005780 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	0151      	lsls	r1, r2, #5
 800570a:	69ba      	ldr	r2, [r7, #24]
 800570c:	440a      	add	r2, r1
 800570e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005712:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005716:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	015a      	lsls	r2, r3, #5
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	4413      	add	r3, r2
 8005720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	0151      	lsls	r1, r2, #5
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	440a      	add	r2, r1
 800572e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005732:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005736:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	015a      	lsls	r2, r3, #5
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	4413      	add	r3, r2
 8005740:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	0151      	lsls	r1, r2, #5
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	440a      	add	r2, r1
 800574e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005752:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005756:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	3301      	adds	r3, #1
 800575c:	61fb      	str	r3, [r7, #28]
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005764:	d81d      	bhi.n	80057a2 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	015a      	lsls	r2, r3, #5
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	4413      	add	r3, r2
 800576e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005778:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800577c:	d0ec      	beq.n	8005758 <USB_HC_Halt+0x1de>
 800577e:	e011      	b.n	80057a4 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	0151      	lsls	r1, r2, #5
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	440a      	add	r2, r1
 8005796:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800579a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	e000      	b.n	80057a4 <USB_HC_Halt+0x22a>
          break;
 80057a2:	bf00      	nop
    }
  }

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3724      	adds	r7, #36	; 0x24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
	...

080057b4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b087      	sub	sp, #28
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	460b      	mov	r3, r1
 80057be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80057c4:	78fb      	ldrb	r3, [r7, #3]
 80057c6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80057c8:	2301      	movs	r3, #1
 80057ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	04da      	lsls	r2, r3, #19
 80057d0:	4b15      	ldr	r3, [pc, #84]	; (8005828 <USB_DoPing+0x74>)
 80057d2:	4013      	ands	r3, r2
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	0151      	lsls	r1, r2, #5
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	440a      	add	r2, r1
 80057dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80057e4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	015a      	lsls	r2, r3, #5
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	4413      	add	r3, r2
 80057ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80057fc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005804:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	015a      	lsls	r2, r3, #5
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	4413      	add	r3, r2
 800580e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005812:	461a      	mov	r2, r3
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	371c      	adds	r7, #28
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	1ff80000 	.word	0x1ff80000

0800582c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7ff f935 	bl	8004aac <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005842:	2110      	movs	r1, #16
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f7ff f98f 	bl	8004b68 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7ff f9b0 	bl	8004bb0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005850:	2300      	movs	r3, #0
 8005852:	613b      	str	r3, [r7, #16]
 8005854:	e01f      	b.n	8005896 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	015a      	lsls	r2, r3, #5
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	4413      	add	r3, r2
 800585e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800586c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005874:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800587c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	015a      	lsls	r2, r3, #5
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4413      	add	r3, r2
 8005886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800588a:	461a      	mov	r2, r3
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	3301      	adds	r3, #1
 8005894:	613b      	str	r3, [r7, #16]
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	2b0f      	cmp	r3, #15
 800589a:	d9dc      	bls.n	8005856 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800589c:	2300      	movs	r3, #0
 800589e:	613b      	str	r3, [r7, #16]
 80058a0:	e034      	b.n	800590c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	015a      	lsls	r2, r3, #5
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058b8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80058c0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80058c8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	015a      	lsls	r2, r3, #5
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	4413      	add	r3, r2
 80058d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d6:	461a      	mov	r2, r3
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	3301      	adds	r3, #1
 80058e0:	617b      	str	r3, [r7, #20]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058e8:	d80c      	bhi.n	8005904 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	015a      	lsls	r2, r3, #5
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4413      	add	r3, r2
 80058f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80058fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005900:	d0ec      	beq.n	80058dc <USB_StopHost+0xb0>
 8005902:	e000      	b.n	8005906 <USB_StopHost+0xda>
        break;
 8005904:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	3301      	adds	r3, #1
 800590a:	613b      	str	r3, [r7, #16]
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	2b0f      	cmp	r3, #15
 8005910:	d9c7      	bls.n	80058a2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005918:	461a      	mov	r2, r3
 800591a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800591e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005926:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f7ff f8ae 	bl	8004a8a <USB_EnableGlobalInt>

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3718      	adds	r7, #24
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005938:	b590      	push	{r4, r7, lr}
 800593a:	b089      	sub	sp, #36	; 0x24
 800593c:	af04      	add	r7, sp, #16
 800593e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005940:	2301      	movs	r3, #1
 8005942:	2202      	movs	r2, #2
 8005944:	2102      	movs	r1, #2
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fc66 	bl	8006218 <USBH_FindInterface>
 800594c:	4603      	mov	r3, r0
 800594e:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005950:	7bfb      	ldrb	r3, [r7, #15]
 8005952:	2bff      	cmp	r3, #255	; 0xff
 8005954:	d002      	beq.n	800595c <USBH_CDC_InterfaceInit+0x24>
 8005956:	7bfb      	ldrb	r3, [r7, #15]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d901      	bls.n	8005960 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800595c:	2302      	movs	r3, #2
 800595e:	e13d      	b.n	8005bdc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005960:	7bfb      	ldrb	r3, [r7, #15]
 8005962:	4619      	mov	r1, r3
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 fc3b 	bl	80061e0 <USBH_SelectInterface>
 800596a:	4603      	mov	r3, r0
 800596c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800596e:	7bbb      	ldrb	r3, [r7, #14]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005974:	2302      	movs	r3, #2
 8005976:	e131      	b.n	8005bdc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800597e:	2050      	movs	r0, #80	; 0x50
 8005980:	f002 fa00 	bl	8007d84 <malloc>
 8005984:	4603      	mov	r3, r0
 8005986:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005998:	2302      	movs	r3, #2
 800599a:	e11f      	b.n	8005bdc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800599c:	2250      	movs	r2, #80	; 0x50
 800599e:	2100      	movs	r1, #0
 80059a0:	68b8      	ldr	r0, [r7, #8]
 80059a2:	f002 f9ff 	bl	8007da4 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	211a      	movs	r1, #26
 80059ac:	fb01 f303 	mul.w	r3, r1, r3
 80059b0:	4413      	add	r3, r2
 80059b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	b25b      	sxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	da15      	bge.n	80059ea <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	211a      	movs	r1, #26
 80059c4:	fb01 f303 	mul.w	r3, r1, r3
 80059c8:	4413      	add	r3, r2
 80059ca:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059ce:	781a      	ldrb	r2, [r3, #0]
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	211a      	movs	r1, #26
 80059da:	fb01 f303 	mul.w	r3, r1, r3
 80059de:	4413      	add	r3, r2
 80059e0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80059e4:	881a      	ldrh	r2, [r3, #0]
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	785b      	ldrb	r3, [r3, #1]
 80059ee:	4619      	mov	r1, r3
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f001 fe32 	bl	800765a <USBH_AllocPipe>
 80059f6:	4603      	mov	r3, r0
 80059f8:	461a      	mov	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	7819      	ldrb	r1, [r3, #0]
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	7858      	ldrb	r0, [r3, #1]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	8952      	ldrh	r2, [r2, #10]
 8005a16:	9202      	str	r2, [sp, #8]
 8005a18:	2203      	movs	r2, #3
 8005a1a:	9201      	str	r2, [sp, #4]
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	4623      	mov	r3, r4
 8005a20:	4602      	mov	r2, r0
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f001 fdea 	bl	80075fc <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	4619      	mov	r1, r3
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f002 f8f9 	bl	8007c28 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005a36:	2300      	movs	r3, #0
 8005a38:	2200      	movs	r2, #0
 8005a3a:	210a      	movs	r1, #10
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 fbeb 	bl	8006218 <USBH_FindInterface>
 8005a42:	4603      	mov	r3, r0
 8005a44:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005a46:	7bfb      	ldrb	r3, [r7, #15]
 8005a48:	2bff      	cmp	r3, #255	; 0xff
 8005a4a:	d002      	beq.n	8005a52 <USBH_CDC_InterfaceInit+0x11a>
 8005a4c:	7bfb      	ldrb	r3, [r7, #15]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d901      	bls.n	8005a56 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005a52:	2302      	movs	r3, #2
 8005a54:	e0c2      	b.n	8005bdc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	211a      	movs	r1, #26
 8005a5c:	fb01 f303 	mul.w	r3, r1, r3
 8005a60:	4413      	add	r3, r2
 8005a62:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	b25b      	sxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	da16      	bge.n	8005a9c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005a6e:	7bfb      	ldrb	r3, [r7, #15]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	211a      	movs	r1, #26
 8005a74:	fb01 f303 	mul.w	r3, r1, r3
 8005a78:	4413      	add	r3, r2
 8005a7a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005a7e:	781a      	ldrb	r2, [r3, #0]
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	211a      	movs	r1, #26
 8005a8a:	fb01 f303 	mul.w	r3, r1, r3
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005a94:	881a      	ldrh	r2, [r3, #0]
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	835a      	strh	r2, [r3, #26]
 8005a9a:	e015      	b.n	8005ac8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	211a      	movs	r1, #26
 8005aa2:	fb01 f303 	mul.w	r3, r1, r3
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005aac:	781a      	ldrb	r2, [r3, #0]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005ab2:	7bfb      	ldrb	r3, [r7, #15]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	211a      	movs	r1, #26
 8005ab8:	fb01 f303 	mul.w	r3, r1, r3
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005ac2:	881a      	ldrh	r2, [r3, #0]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	211a      	movs	r1, #26
 8005ace:	fb01 f303 	mul.w	r3, r1, r3
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	b25b      	sxtb	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	da16      	bge.n	8005b0e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	211a      	movs	r1, #26
 8005ae6:	fb01 f303 	mul.w	r3, r1, r3
 8005aea:	4413      	add	r3, r2
 8005aec:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005af0:	781a      	ldrb	r2, [r3, #0]
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005af6:	7bfb      	ldrb	r3, [r7, #15]
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	211a      	movs	r1, #26
 8005afc:	fb01 f303 	mul.w	r3, r1, r3
 8005b00:	4413      	add	r3, r2
 8005b02:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005b06:	881a      	ldrh	r2, [r3, #0]
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	835a      	strh	r2, [r3, #26]
 8005b0c:	e015      	b.n	8005b3a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005b0e:	7bfb      	ldrb	r3, [r7, #15]
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	211a      	movs	r1, #26
 8005b14:	fb01 f303 	mul.w	r3, r1, r3
 8005b18:	4413      	add	r3, r2
 8005b1a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005b1e:	781a      	ldrb	r2, [r3, #0]
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005b24:	7bfb      	ldrb	r3, [r7, #15]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	211a      	movs	r1, #26
 8005b2a:	fb01 f303 	mul.w	r3, r1, r3
 8005b2e:	4413      	add	r3, r2
 8005b30:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005b34:	881a      	ldrh	r2, [r3, #0]
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	7b9b      	ldrb	r3, [r3, #14]
 8005b3e:	4619      	mov	r1, r3
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f001 fd8a 	bl	800765a <USBH_AllocPipe>
 8005b46:	4603      	mov	r3, r0
 8005b48:	461a      	mov	r2, r3
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	7bdb      	ldrb	r3, [r3, #15]
 8005b52:	4619      	mov	r1, r3
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f001 fd80 	bl	800765a <USBH_AllocPipe>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	7b59      	ldrb	r1, [r3, #13]
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	7b98      	ldrb	r0, [r3, #14]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	8b12      	ldrh	r2, [r2, #24]
 8005b7a:	9202      	str	r2, [sp, #8]
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	9201      	str	r2, [sp, #4]
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	4623      	mov	r3, r4
 8005b84:	4602      	mov	r2, r0
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f001 fd38 	bl	80075fc <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	7b19      	ldrb	r1, [r3, #12]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	7bd8      	ldrb	r0, [r3, #15]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	8b52      	ldrh	r2, [r2, #26]
 8005ba4:	9202      	str	r2, [sp, #8]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	9201      	str	r2, [sp, #4]
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	4623      	mov	r3, r4
 8005bae:	4602      	mov	r2, r0
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f001 fd23 	bl	80075fc <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	7b5b      	ldrb	r3, [r3, #13]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f002 f82e 	bl	8007c28 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	7b1b      	ldrb	r3, [r3, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f002 f827 	bl	8007c28 <USBH_LL_SetToggle>

  return USBH_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd90      	pop	{r4, r7, pc}

08005be4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00e      	beq.n	8005c1c <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	4619      	mov	r1, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f001 fd18 	bl	800763a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f001 fd43 	bl	800769c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	7b1b      	ldrb	r3, [r3, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00e      	beq.n	8005c42 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	7b1b      	ldrb	r3, [r3, #12]
 8005c28:	4619      	mov	r1, r3
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f001 fd05 	bl	800763a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	7b1b      	ldrb	r3, [r3, #12]
 8005c34:	4619      	mov	r1, r3
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f001 fd30 	bl	800769c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	7b5b      	ldrb	r3, [r3, #13]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00e      	beq.n	8005c68 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	7b5b      	ldrb	r3, [r3, #13]
 8005c4e:	4619      	mov	r1, r3
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f001 fcf2 	bl	800763a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	7b5b      	ldrb	r3, [r3, #13]
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f001 fd1d 	bl	800769c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00b      	beq.n	8005c8c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f002 f889 	bl	8007d94 <free>
    phost->pActiveClass->pData = 0U;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c88:	2200      	movs	r2, #0
 8005c8a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b084      	sub	sp, #16
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	3340      	adds	r3, #64	; 0x40
 8005cac:	4619      	mov	r1, r3
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f8b1 	bl	8005e16 <GetLineCoding>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005cb8:	7afb      	ldrb	r3, [r7, #11]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d105      	bne.n	8005cca <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005cc4:	2102      	movs	r1, #2
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8005cca:	7afb      	ldrb	r3, [r7, #11]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005cea:	69db      	ldr	r3, [r3, #28]
 8005cec:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005cf4:	2b04      	cmp	r3, #4
 8005cf6:	d877      	bhi.n	8005de8 <USBH_CDC_Process+0x114>
 8005cf8:	a201      	add	r2, pc, #4	; (adr r2, 8005d00 <USBH_CDC_Process+0x2c>)
 8005cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfe:	bf00      	nop
 8005d00:	08005d15 	.word	0x08005d15
 8005d04:	08005d1b 	.word	0x08005d1b
 8005d08:	08005d4b 	.word	0x08005d4b
 8005d0c:	08005dbf 	.word	0x08005dbf
 8005d10:	08005dcd 	.word	0x08005dcd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	73fb      	strb	r3, [r7, #15]
      break;
 8005d18:	e06d      	b.n	8005df6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d1e:	4619      	mov	r1, r3
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 f897 	bl	8005e54 <SetLineCoding>
 8005d26:	4603      	mov	r3, r0
 8005d28:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005d2a:	7bbb      	ldrb	r3, [r7, #14]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d104      	bne.n	8005d3a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005d38:	e058      	b.n	8005dec <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005d3a:	7bbb      	ldrb	r3, [r7, #14]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d055      	beq.n	8005dec <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2204      	movs	r2, #4
 8005d44:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005d48:	e050      	b.n	8005dec <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	3340      	adds	r3, #64	; 0x40
 8005d4e:	4619      	mov	r1, r3
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f860 	bl	8005e16 <GetLineCoding>
 8005d56:	4603      	mov	r3, r0
 8005d58:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005d5a:	7bbb      	ldrb	r3, [r7, #14]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d126      	bne.n	8005dae <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d72:	791b      	ldrb	r3, [r3, #4]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d13b      	bne.n	8005df0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d82:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d133      	bne.n	8005df0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d92:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d12b      	bne.n	8005df0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005da0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d124      	bne.n	8005df0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f958 	bl	800605c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005dac:	e020      	b.n	8005df0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005dae:	7bbb      	ldrb	r3, [r7, #14]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d01d      	beq.n	8005df0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2204      	movs	r2, #4
 8005db8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005dbc:	e018      	b.n	8005df0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f867 	bl	8005e92 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 f8da 	bl	8005f7e <CDC_ProcessReception>
      break;
 8005dca:	e014      	b.n	8005df6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005dcc:	2100      	movs	r1, #0
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 ffe3 	bl	8006d9a <USBH_ClrFeature>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005dd8:	7bbb      	ldrb	r3, [r7, #14]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10a      	bne.n	8005df4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005de6:	e005      	b.n	8005df4 <USBH_CDC_Process+0x120>

    default:
      break;
 8005de8:	bf00      	nop
 8005dea:	e004      	b.n	8005df6 <USBH_CDC_Process+0x122>
      break;
 8005dec:	bf00      	nop
 8005dee:	e002      	b.n	8005df6 <USBH_CDC_Process+0x122>
      break;
 8005df0:	bf00      	nop
 8005df2:	e000      	b.n	8005df6 <USBH_CDC_Process+0x122>
      break;
 8005df4:	bf00      	nop

  }

  return status;
 8005df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b082      	sub	sp, #8
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	22a1      	movs	r2, #161	; 0xa1
 8005e24:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2221      	movs	r2, #33	; 0x21
 8005e2a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2207      	movs	r2, #7
 8005e3c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2207      	movs	r2, #7
 8005e42:	4619      	mov	r1, r3
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f001 f988 	bl	800715a <USBH_CtlReq>
 8005e4a:	4603      	mov	r3, r0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2221      	movs	r2, #33	; 0x21
 8005e62:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2207      	movs	r2, #7
 8005e7a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2207      	movs	r2, #7
 8005e80:	4619      	mov	r1, r3
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f001 f969 	bl	800715a <USBH_CtlReq>
 8005e88:	4603      	mov	r3, r0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3708      	adds	r7, #8
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}

08005e92 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b086      	sub	sp, #24
 8005e96:	af02      	add	r7, sp, #8
 8005e98:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d002      	beq.n	8005eb8 <CDC_ProcessTransmission+0x26>
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d023      	beq.n	8005efe <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005eb6:	e05e      	b.n	8005f76 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	8b12      	ldrh	r2, [r2, #24]
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d90b      	bls.n	8005edc <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	69d9      	ldr	r1, [r3, #28]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8b1a      	ldrh	r2, [r3, #24]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	7b5b      	ldrb	r3, [r3, #13]
 8005ed0:	2001      	movs	r0, #1
 8005ed2:	9000      	str	r0, [sp, #0]
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f001 fb4e 	bl	8007576 <USBH_BulkSendData>
 8005eda:	e00b      	b.n	8005ef4 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	7b5b      	ldrb	r3, [r3, #13]
 8005eea:	2001      	movs	r0, #1
 8005eec:	9000      	str	r0, [sp, #0]
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f001 fb41 	bl	8007576 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005efc:	e03b      	b.n	8005f76 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	7b5b      	ldrb	r3, [r3, #13]
 8005f02:	4619      	mov	r1, r3
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f001 fe65 	bl	8007bd4 <USBH_LL_GetURBState>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005f0e:	7afb      	ldrb	r3, [r7, #11]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d128      	bne.n	8005f66 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	8b12      	ldrh	r2, [r2, #24]
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d90e      	bls.n	8005f3e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	8b12      	ldrh	r2, [r2, #24]
 8005f28:	1a9a      	subs	r2, r3, r2
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	8b12      	ldrh	r2, [r2, #24]
 8005f36:	441a      	add	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	61da      	str	r2, [r3, #28]
 8005f3c:	e002      	b.n	8005f44 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d004      	beq.n	8005f56 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005f54:	e00e      	b.n	8005f74 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f868 	bl	8006034 <USBH_CDC_TransmitCallback>
      break;
 8005f64:	e006      	b.n	8005f74 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005f66:	7afb      	ldrb	r3, [r7, #11]
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d103      	bne.n	8005f74 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005f74:	bf00      	nop
  }
}
 8005f76:	bf00      	nop
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b086      	sub	sp, #24
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005f90:	2300      	movs	r3, #0
 8005f92:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005f9a:	2b03      	cmp	r3, #3
 8005f9c:	d002      	beq.n	8005fa4 <CDC_ProcessReception+0x26>
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d00e      	beq.n	8005fc0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005fa2:	e043      	b.n	800602c <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	6a19      	ldr	r1, [r3, #32]
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	8b5a      	ldrh	r2, [r3, #26]
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	7b1b      	ldrb	r3, [r3, #12]
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f001 fb05 	bl	80075c0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2204      	movs	r2, #4
 8005fba:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005fbe:	e035      	b.n	800602c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	7b1b      	ldrb	r3, [r3, #12]
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f001 fe04 	bl	8007bd4 <USBH_LL_GetURBState>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005fd0:	7cfb      	ldrb	r3, [r7, #19]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d129      	bne.n	800602a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	7b1b      	ldrb	r3, [r3, #12]
 8005fda:	4619      	mov	r1, r3
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f001 fd67 	bl	8007ab0 <USBH_LL_GetLastXferSize>
 8005fe2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe8:	68fa      	ldr	r2, [r7, #12]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d016      	beq.n	800601c <CDC_ProcessReception+0x9e>
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	8b5b      	ldrh	r3, [r3, #26]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d910      	bls.n	800601c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	1ad2      	subs	r2, r2, r3
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	6a1a      	ldr	r2, [r3, #32]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	441a      	add	r2, r3
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2203      	movs	r2, #3
 8006016:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800601a:	e006      	b.n	800602a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f80f 	bl	8006048 <USBH_CDC_ReceiveCallback>
      break;
 800602a:	bf00      	nop
  }
}
 800602c:	bf00      	nop
 800602e:	3718      	adds	r7, #24
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	4613      	mov	r3, r2
 800607c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006084:	2302      	movs	r3, #2
 8006086:	e029      	b.n	80060dc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	79fa      	ldrb	r2, [r7, #7]
 800608c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2200      	movs	r2, #0
 8006094:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f000 f81f 	bl	80060e4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f001 fc37 	bl	8007948 <USBH_LL_Init>

  return USBH_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80060ec:	2300      	movs	r3, #0
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80060f0:	2300      	movs	r3, #0
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	e009      	b.n	800610a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	33e0      	adds	r3, #224	; 0xe0
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	4413      	add	r3, r2
 8006100:	2200      	movs	r2, #0
 8006102:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	3301      	adds	r3, #1
 8006108:	60fb      	str	r3, [r7, #12]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2b0e      	cmp	r3, #14
 800610e:	d9f2      	bls.n	80060f6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006110:	2300      	movs	r3, #0
 8006112:	60fb      	str	r3, [r7, #12]
 8006114:	e009      	b.n	800612a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	4413      	add	r3, r2
 800611c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006120:	2200      	movs	r2, #0
 8006122:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	3301      	adds	r3, #1
 8006128:	60fb      	str	r3, [r7, #12]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006130:	d3f1      	bcc.n	8006116 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2201      	movs	r2, #1
 8006142:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2240      	movs	r2, #64	; 0x40
 8006156:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d016      	beq.n	80061ce <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10e      	bne.n	80061c8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80061b0:	1c59      	adds	r1, r3, #1
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	33de      	adds	r3, #222	; 0xde
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80061c2:	2300      	movs	r3, #0
 80061c4:	73fb      	strb	r3, [r7, #15]
 80061c6:	e004      	b.n	80061d2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80061c8:	2302      	movs	r3, #2
 80061ca:	73fb      	strb	r3, [r7, #15]
 80061cc:	e001      	b.n	80061d2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80061ce:	2302      	movs	r3, #2
 80061d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	460b      	mov	r3, r1
 80061ea:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80061ec:	2300      	movs	r3, #0
 80061ee:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80061f6:	78fa      	ldrb	r2, [r7, #3]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d204      	bcs.n	8006206 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	78fa      	ldrb	r2, [r7, #3]
 8006200:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006204:	e001      	b.n	800620a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006206:	2302      	movs	r3, #2
 8006208:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800620a:	7bfb      	ldrb	r3, [r7, #15]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3714      	adds	r7, #20
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006218:	b480      	push	{r7}
 800621a:	b087      	sub	sp, #28
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	4608      	mov	r0, r1
 8006222:	4611      	mov	r1, r2
 8006224:	461a      	mov	r2, r3
 8006226:	4603      	mov	r3, r0
 8006228:	70fb      	strb	r3, [r7, #3]
 800622a:	460b      	mov	r3, r1
 800622c:	70bb      	strb	r3, [r7, #2]
 800622e:	4613      	mov	r3, r2
 8006230:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006236:	2300      	movs	r3, #0
 8006238:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006240:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006242:	e025      	b.n	8006290 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006244:	7dfb      	ldrb	r3, [r7, #23]
 8006246:	221a      	movs	r2, #26
 8006248:	fb02 f303 	mul.w	r3, r2, r3
 800624c:	3308      	adds	r3, #8
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	4413      	add	r3, r2
 8006252:	3302      	adds	r3, #2
 8006254:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	795b      	ldrb	r3, [r3, #5]
 800625a:	78fa      	ldrb	r2, [r7, #3]
 800625c:	429a      	cmp	r2, r3
 800625e:	d002      	beq.n	8006266 <USBH_FindInterface+0x4e>
 8006260:	78fb      	ldrb	r3, [r7, #3]
 8006262:	2bff      	cmp	r3, #255	; 0xff
 8006264:	d111      	bne.n	800628a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800626a:	78ba      	ldrb	r2, [r7, #2]
 800626c:	429a      	cmp	r2, r3
 800626e:	d002      	beq.n	8006276 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006270:	78bb      	ldrb	r3, [r7, #2]
 8006272:	2bff      	cmp	r3, #255	; 0xff
 8006274:	d109      	bne.n	800628a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800627a:	787a      	ldrb	r2, [r7, #1]
 800627c:	429a      	cmp	r2, r3
 800627e:	d002      	beq.n	8006286 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006280:	787b      	ldrb	r3, [r7, #1]
 8006282:	2bff      	cmp	r3, #255	; 0xff
 8006284:	d101      	bne.n	800628a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006286:	7dfb      	ldrb	r3, [r7, #23]
 8006288:	e006      	b.n	8006298 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800628a:	7dfb      	ldrb	r3, [r7, #23]
 800628c:	3301      	adds	r3, #1
 800628e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006290:	7dfb      	ldrb	r3, [r7, #23]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d9d6      	bls.n	8006244 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006296:	23ff      	movs	r3, #255	; 0xff
}
 8006298:	4618      	mov	r0, r3
 800629a:	371c      	adds	r7, #28
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f001 fb87 	bl	80079c0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80062b2:	2101      	movs	r1, #1
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f001 fca0 	bl	8007bfa <USBH_LL_DriverVBUS>

  return USBH_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3708      	adds	r7, #8
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b088      	sub	sp, #32
 80062c8:	af04      	add	r7, sp, #16
 80062ca:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80062cc:	2302      	movs	r3, #2
 80062ce:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d102      	bne.n	80062e6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2203      	movs	r2, #3
 80062e4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b0b      	cmp	r3, #11
 80062ee:	f200 81b3 	bhi.w	8006658 <USBH_Process+0x394>
 80062f2:	a201      	add	r2, pc, #4	; (adr r2, 80062f8 <USBH_Process+0x34>)
 80062f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f8:	08006329 	.word	0x08006329
 80062fc:	0800635b 	.word	0x0800635b
 8006300:	080063c3 	.word	0x080063c3
 8006304:	080065f3 	.word	0x080065f3
 8006308:	08006659 	.word	0x08006659
 800630c:	08006467 	.word	0x08006467
 8006310:	08006599 	.word	0x08006599
 8006314:	0800649d 	.word	0x0800649d
 8006318:	080064bd 	.word	0x080064bd
 800631c:	080064dd 	.word	0x080064dd
 8006320:	0800650b 	.word	0x0800650b
 8006324:	080065db 	.word	0x080065db
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	f000 8193 	beq.w	800665c <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800633c:	20c8      	movs	r0, #200	; 0xc8
 800633e:	f001 fca3 	bl	8007c88 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f001 fb99 	bl	8007a7a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006358:	e180      	b.n	800665c <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006360:	2b01      	cmp	r3, #1
 8006362:	d107      	bne.n	8006374 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006372:	e182      	b.n	800667a <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800637a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800637e:	d914      	bls.n	80063aa <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006386:	3301      	adds	r3, #1
 8006388:	b2da      	uxtb	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006396:	2b03      	cmp	r3, #3
 8006398:	d903      	bls.n	80063a2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	220d      	movs	r2, #13
 800639e:	701a      	strb	r2, [r3, #0]
      break;
 80063a0:	e16b      	b.n	800667a <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	701a      	strb	r2, [r3, #0]
      break;
 80063a8:	e167      	b.n	800667a <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80063b0:	f103 020a 	add.w	r2, r3, #10
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80063ba:	200a      	movs	r0, #10
 80063bc:	f001 fc64 	bl	8007c88 <USBH_Delay>
      break;
 80063c0:	e15b      	b.n	800667a <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d005      	beq.n	80063d8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80063d2:	2104      	movs	r1, #4
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80063d8:	2064      	movs	r0, #100	; 0x64
 80063da:	f001 fc55 	bl	8007c88 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f001 fb24 	bl	8007a2c <USBH_LL_GetSpeed>
 80063e4:	4603      	mov	r3, r0
 80063e6:	461a      	mov	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2205      	movs	r2, #5
 80063f2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80063f4:	2100      	movs	r1, #0
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f001 f92f 	bl	800765a <USBH_AllocPipe>
 80063fc:	4603      	mov	r3, r0
 80063fe:	461a      	mov	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006404:	2180      	movs	r1, #128	; 0x80
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f001 f927 	bl	800765a <USBH_AllocPipe>
 800640c:	4603      	mov	r3, r0
 800640e:	461a      	mov	r2, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	7919      	ldrb	r1, [r3, #4]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006428:	b292      	uxth	r2, r2
 800642a:	9202      	str	r2, [sp, #8]
 800642c:	2200      	movs	r2, #0
 800642e:	9201      	str	r2, [sp, #4]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	4603      	mov	r3, r0
 8006434:	2280      	movs	r2, #128	; 0x80
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f001 f8e0 	bl	80075fc <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	7959      	ldrb	r1, [r3, #5]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006450:	b292      	uxth	r2, r2
 8006452:	9202      	str	r2, [sp, #8]
 8006454:	2200      	movs	r2, #0
 8006456:	9201      	str	r2, [sp, #4]
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	4603      	mov	r3, r0
 800645c:	2200      	movs	r2, #0
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f001 f8cc 	bl	80075fc <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006464:	e109      	b.n	800667a <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f90c 	bl	8006684 <USBH_HandleEnum>
 800646c:	4603      	mov	r3, r0
 800646e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006470:	7bbb      	ldrb	r3, [r7, #14]
 8006472:	b2db      	uxtb	r3, r3
 8006474:	2b00      	cmp	r3, #0
 8006476:	f040 80f3 	bne.w	8006660 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006488:	2b01      	cmp	r3, #1
 800648a:	d103      	bne.n	8006494 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2208      	movs	r2, #8
 8006490:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006492:	e0e5      	b.n	8006660 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2207      	movs	r2, #7
 8006498:	701a      	strb	r2, [r3, #0]
      break;
 800649a:	e0e1      	b.n	8006660 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f000 80de 	beq.w	8006664 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80064ae:	2101      	movs	r1, #1
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2208      	movs	r2, #8
 80064b8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80064ba:	e0d3      	b.n	8006664 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	4619      	mov	r1, r3
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fc20 	bl	8006d0c <USBH_SetCfg>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f040 80ca 	bne.w	8006668 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2209      	movs	r2, #9
 80064d8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80064da:	e0c5      	b.n	8006668 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80064e2:	f003 0320 	and.w	r3, r3, #32
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d00b      	beq.n	8006502 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80064ea:	2101      	movs	r1, #1
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 fc30 	bl	8006d52 <USBH_SetFeature>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f040 80b9 	bne.w	800666c <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	220a      	movs	r2, #10
 80064fe:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006500:	e0b4      	b.n	800666c <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	220a      	movs	r2, #10
 8006506:	701a      	strb	r2, [r3, #0]
      break;
 8006508:	e0b0      	b.n	800666c <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 80ad 	beq.w	8006670 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800651e:	2300      	movs	r3, #0
 8006520:	73fb      	strb	r3, [r7, #15]
 8006522:	e016      	b.n	8006552 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006524:	7bfa      	ldrb	r2, [r7, #15]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	32de      	adds	r2, #222	; 0xde
 800652a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800652e:	791a      	ldrb	r2, [r3, #4]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006536:	429a      	cmp	r2, r3
 8006538:	d108      	bne.n	800654c <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800653a:	7bfa      	ldrb	r2, [r7, #15]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	32de      	adds	r2, #222	; 0xde
 8006540:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800654a:	e005      	b.n	8006558 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800654c:	7bfb      	ldrb	r3, [r7, #15]
 800654e:	3301      	adds	r3, #1
 8006550:	73fb      	strb	r3, [r7, #15]
 8006552:	7bfb      	ldrb	r3, [r7, #15]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d0e5      	beq.n	8006524 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800655e:	2b00      	cmp	r3, #0
 8006560:	d016      	beq.n	8006590 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	4798      	blx	r3
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d109      	bne.n	8006588 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2206      	movs	r2, #6
 8006578:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006580:	2103      	movs	r1, #3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006586:	e073      	b.n	8006670 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	220d      	movs	r2, #13
 800658c:	701a      	strb	r2, [r3, #0]
      break;
 800658e:	e06f      	b.n	8006670 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	220d      	movs	r2, #13
 8006594:	701a      	strb	r2, [r3, #0]
      break;
 8006596:	e06b      	b.n	8006670 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d017      	beq.n	80065d2 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	4798      	blx	r3
 80065ae:	4603      	mov	r3, r0
 80065b0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80065b2:	7bbb      	ldrb	r3, [r7, #14]
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d103      	bne.n	80065c2 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	220b      	movs	r2, #11
 80065be:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80065c0:	e058      	b.n	8006674 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80065c2:	7bbb      	ldrb	r3, [r7, #14]
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d154      	bne.n	8006674 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	220d      	movs	r2, #13
 80065ce:	701a      	strb	r2, [r3, #0]
      break;
 80065d0:	e050      	b.n	8006674 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	220d      	movs	r2, #13
 80065d6:	701a      	strb	r2, [r3, #0]
      break;
 80065d8:	e04c      	b.n	8006674 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d049      	beq.n	8006678 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	4798      	blx	r3
      }
      break;
 80065f0:	e042      	b.n	8006678 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7ff fd72 	bl	80060e4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006606:	2b00      	cmp	r3, #0
 8006608:	d009      	beq.n	800661e <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006624:	2b00      	cmp	r3, #0
 8006626:	d005      	beq.n	8006634 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800662e:	2105      	movs	r1, #5
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b01      	cmp	r3, #1
 800663e:	d107      	bne.n	8006650 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f7ff fe2b 	bl	80062a4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800664e:	e014      	b.n	800667a <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f001 f9b5 	bl	80079c0 <USBH_LL_Start>
      break;
 8006656:	e010      	b.n	800667a <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006658:	bf00      	nop
 800665a:	e00e      	b.n	800667a <USBH_Process+0x3b6>
      break;
 800665c:	bf00      	nop
 800665e:	e00c      	b.n	800667a <USBH_Process+0x3b6>
      break;
 8006660:	bf00      	nop
 8006662:	e00a      	b.n	800667a <USBH_Process+0x3b6>
    break;
 8006664:	bf00      	nop
 8006666:	e008      	b.n	800667a <USBH_Process+0x3b6>
      break;
 8006668:	bf00      	nop
 800666a:	e006      	b.n	800667a <USBH_Process+0x3b6>
      break;
 800666c:	bf00      	nop
 800666e:	e004      	b.n	800667a <USBH_Process+0x3b6>
      break;
 8006670:	bf00      	nop
 8006672:	e002      	b.n	800667a <USBH_Process+0x3b6>
      break;
 8006674:	bf00      	nop
 8006676:	e000      	b.n	800667a <USBH_Process+0x3b6>
      break;
 8006678:	bf00      	nop
  }
  return USBH_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3710      	adds	r7, #16
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b088      	sub	sp, #32
 8006688:	af04      	add	r7, sp, #16
 800668a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800668c:	2301      	movs	r3, #1
 800668e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006690:	2301      	movs	r3, #1
 8006692:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	785b      	ldrb	r3, [r3, #1]
 8006698:	2b07      	cmp	r3, #7
 800669a:	f200 81c1 	bhi.w	8006a20 <USBH_HandleEnum+0x39c>
 800669e:	a201      	add	r2, pc, #4	; (adr r2, 80066a4 <USBH_HandleEnum+0x20>)
 80066a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a4:	080066c5 	.word	0x080066c5
 80066a8:	08006783 	.word	0x08006783
 80066ac:	080067ed 	.word	0x080067ed
 80066b0:	0800687b 	.word	0x0800687b
 80066b4:	080068e5 	.word	0x080068e5
 80066b8:	08006955 	.word	0x08006955
 80066bc:	0800699b 	.word	0x0800699b
 80066c0:	080069e1 	.word	0x080069e1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80066c4:	2108      	movs	r1, #8
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 fa50 	bl	8006b6c <USBH_Get_DevDesc>
 80066cc:	4603      	mov	r3, r0
 80066ce:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80066d0:	7bbb      	ldrb	r3, [r7, #14]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d130      	bne.n	8006738 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	7919      	ldrb	r1, [r3, #4]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80066fa:	b292      	uxth	r2, r2
 80066fc:	9202      	str	r2, [sp, #8]
 80066fe:	2200      	movs	r2, #0
 8006700:	9201      	str	r2, [sp, #4]
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	4603      	mov	r3, r0
 8006706:	2280      	movs	r2, #128	; 0x80
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 ff77 	bl	80075fc <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	7959      	ldrb	r1, [r3, #5]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006722:	b292      	uxth	r2, r2
 8006724:	9202      	str	r2, [sp, #8]
 8006726:	2200      	movs	r2, #0
 8006728:	9201      	str	r2, [sp, #4]
 800672a:	9300      	str	r3, [sp, #0]
 800672c:	4603      	mov	r3, r0
 800672e:	2200      	movs	r2, #0
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 ff63 	bl	80075fc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006736:	e175      	b.n	8006a24 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006738:	7bbb      	ldrb	r3, [r7, #14]
 800673a:	2b03      	cmp	r3, #3
 800673c:	f040 8172 	bne.w	8006a24 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006746:	3301      	adds	r3, #1
 8006748:	b2da      	uxtb	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006756:	2b03      	cmp	r3, #3
 8006758:	d903      	bls.n	8006762 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	220d      	movs	r2, #13
 800675e:	701a      	strb	r2, [r3, #0]
      break;
 8006760:	e160      	b.n	8006a24 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	795b      	ldrb	r3, [r3, #5]
 8006766:	4619      	mov	r1, r3
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 ff97 	bl	800769c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	791b      	ldrb	r3, [r3, #4]
 8006772:	4619      	mov	r1, r3
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 ff91 	bl	800769c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	701a      	strb	r2, [r3, #0]
      break;
 8006780:	e150      	b.n	8006a24 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006782:	2112      	movs	r1, #18
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 f9f1 	bl	8006b6c <USBH_Get_DevDesc>
 800678a:	4603      	mov	r3, r0
 800678c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800678e:	7bbb      	ldrb	r3, [r7, #14]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d103      	bne.n	800679c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800679a:	e145      	b.n	8006a28 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800679c:	7bbb      	ldrb	r3, [r7, #14]
 800679e:	2b03      	cmp	r3, #3
 80067a0:	f040 8142 	bne.w	8006a28 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80067aa:	3301      	adds	r3, #1
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80067ba:	2b03      	cmp	r3, #3
 80067bc:	d903      	bls.n	80067c6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	220d      	movs	r2, #13
 80067c2:	701a      	strb	r2, [r3, #0]
      break;
 80067c4:	e130      	b.n	8006a28 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	795b      	ldrb	r3, [r3, #5]
 80067ca:	4619      	mov	r1, r3
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 ff65 	bl	800769c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	791b      	ldrb	r3, [r3, #4]
 80067d6:	4619      	mov	r1, r3
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 ff5f 	bl	800769c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	701a      	strb	r2, [r3, #0]
      break;
 80067ea:	e11d      	b.n	8006a28 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80067ec:	2101      	movs	r1, #1
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fa68 	bl	8006cc4 <USBH_SetAddress>
 80067f4:	4603      	mov	r3, r0
 80067f6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80067f8:	7bbb      	ldrb	r3, [r7, #14]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d132      	bne.n	8006864 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80067fe:	2002      	movs	r0, #2
 8006800:	f001 fa42 	bl	8007c88 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2203      	movs	r2, #3
 8006810:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	7919      	ldrb	r1, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006826:	b292      	uxth	r2, r2
 8006828:	9202      	str	r2, [sp, #8]
 800682a:	2200      	movs	r2, #0
 800682c:	9201      	str	r2, [sp, #4]
 800682e:	9300      	str	r3, [sp, #0]
 8006830:	4603      	mov	r3, r0
 8006832:	2280      	movs	r2, #128	; 0x80
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fee1 	bl	80075fc <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	7959      	ldrb	r1, [r3, #5]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800684e:	b292      	uxth	r2, r2
 8006850:	9202      	str	r2, [sp, #8]
 8006852:	2200      	movs	r2, #0
 8006854:	9201      	str	r2, [sp, #4]
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	4603      	mov	r3, r0
 800685a:	2200      	movs	r2, #0
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 fecd 	bl	80075fc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006862:	e0e3      	b.n	8006a2c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006864:	7bbb      	ldrb	r3, [r7, #14]
 8006866:	2b03      	cmp	r3, #3
 8006868:	f040 80e0 	bne.w	8006a2c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	220d      	movs	r2, #13
 8006870:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	705a      	strb	r2, [r3, #1]
      break;
 8006878:	e0d8      	b.n	8006a2c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800687a:	2109      	movs	r1, #9
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 f99d 	bl	8006bbc <USBH_Get_CfgDesc>
 8006882:	4603      	mov	r3, r0
 8006884:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006886:	7bbb      	ldrb	r3, [r7, #14]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d103      	bne.n	8006894 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2204      	movs	r2, #4
 8006890:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006892:	e0cd      	b.n	8006a30 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006894:	7bbb      	ldrb	r3, [r7, #14]
 8006896:	2b03      	cmp	r3, #3
 8006898:	f040 80ca 	bne.w	8006a30 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80068a2:	3301      	adds	r3, #1
 80068a4:	b2da      	uxtb	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80068b2:	2b03      	cmp	r3, #3
 80068b4:	d903      	bls.n	80068be <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	220d      	movs	r2, #13
 80068ba:	701a      	strb	r2, [r3, #0]
      break;
 80068bc:	e0b8      	b.n	8006a30 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	795b      	ldrb	r3, [r3, #5]
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 fee9 	bl	800769c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	791b      	ldrb	r3, [r3, #4]
 80068ce:	4619      	mov	r1, r3
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fee3 	bl	800769c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	701a      	strb	r2, [r3, #0]
      break;
 80068e2:	e0a5      	b.n	8006a30 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80068ea:	4619      	mov	r1, r3
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f965 	bl	8006bbc <USBH_Get_CfgDesc>
 80068f2:	4603      	mov	r3, r0
 80068f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80068f6:	7bbb      	ldrb	r3, [r7, #14]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d103      	bne.n	8006904 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2205      	movs	r2, #5
 8006900:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006902:	e097      	b.n	8006a34 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006904:	7bbb      	ldrb	r3, [r7, #14]
 8006906:	2b03      	cmp	r3, #3
 8006908:	f040 8094 	bne.w	8006a34 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006912:	3301      	adds	r3, #1
 8006914:	b2da      	uxtb	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006922:	2b03      	cmp	r3, #3
 8006924:	d903      	bls.n	800692e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	220d      	movs	r2, #13
 800692a:	701a      	strb	r2, [r3, #0]
      break;
 800692c:	e082      	b.n	8006a34 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	795b      	ldrb	r3, [r3, #5]
 8006932:	4619      	mov	r1, r3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 feb1 	bl	800769c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	791b      	ldrb	r3, [r3, #4]
 800693e:	4619      	mov	r1, r3
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 feab 	bl	800769c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	701a      	strb	r2, [r3, #0]
      break;
 8006952:	e06f      	b.n	8006a34 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800695a:	2b00      	cmp	r3, #0
 800695c:	d019      	beq.n	8006992 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800696a:	23ff      	movs	r3, #255	; 0xff
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f949 	bl	8006c04 <USBH_Get_StringDesc>
 8006972:	4603      	mov	r3, r0
 8006974:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006976:	7bbb      	ldrb	r3, [r7, #14]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d103      	bne.n	8006984 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2206      	movs	r2, #6
 8006980:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006982:	e059      	b.n	8006a38 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006984:	7bbb      	ldrb	r3, [r7, #14]
 8006986:	2b03      	cmp	r3, #3
 8006988:	d156      	bne.n	8006a38 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2206      	movs	r2, #6
 800698e:	705a      	strb	r2, [r3, #1]
      break;
 8006990:	e052      	b.n	8006a38 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2206      	movs	r2, #6
 8006996:	705a      	strb	r2, [r3, #1]
      break;
 8006998:	e04e      	b.n	8006a38 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d019      	beq.n	80069d8 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80069b0:	23ff      	movs	r3, #255	; 0xff
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f926 	bl	8006c04 <USBH_Get_StringDesc>
 80069b8:	4603      	mov	r3, r0
 80069ba:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80069bc:	7bbb      	ldrb	r3, [r7, #14]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d103      	bne.n	80069ca <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2207      	movs	r2, #7
 80069c6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80069c8:	e038      	b.n	8006a3c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80069ca:	7bbb      	ldrb	r3, [r7, #14]
 80069cc:	2b03      	cmp	r3, #3
 80069ce:	d135      	bne.n	8006a3c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2207      	movs	r2, #7
 80069d4:	705a      	strb	r2, [r3, #1]
      break;
 80069d6:	e031      	b.n	8006a3c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2207      	movs	r2, #7
 80069dc:	705a      	strb	r2, [r3, #1]
      break;
 80069de:	e02d      	b.n	8006a3c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d017      	beq.n	8006a1a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80069f6:	23ff      	movs	r3, #255	; 0xff
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 f903 	bl	8006c04 <USBH_Get_StringDesc>
 80069fe:	4603      	mov	r3, r0
 8006a00:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006a02:	7bbb      	ldrb	r3, [r7, #14]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d102      	bne.n	8006a0e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006a0c:	e018      	b.n	8006a40 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006a0e:	7bbb      	ldrb	r3, [r7, #14]
 8006a10:	2b03      	cmp	r3, #3
 8006a12:	d115      	bne.n	8006a40 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006a14:	2300      	movs	r3, #0
 8006a16:	73fb      	strb	r3, [r7, #15]
      break;
 8006a18:	e012      	b.n	8006a40 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a1e:	e00f      	b.n	8006a40 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006a20:	bf00      	nop
 8006a22:	e00e      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a24:	bf00      	nop
 8006a26:	e00c      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a28:	bf00      	nop
 8006a2a:	e00a      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a2c:	bf00      	nop
 8006a2e:	e008      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a30:	bf00      	nop
 8006a32:	e006      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a34:	bf00      	nop
 8006a36:	e004      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a38:	bf00      	nop
 8006a3a:	e002      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a3c:	bf00      	nop
 8006a3e:	e000      	b.n	8006a42 <USBH_HandleEnum+0x3be>
      break;
 8006a40:	bf00      	nop
  }
  return Status;
 8006a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3710      	adds	r7, #16
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	683a      	ldr	r2, [r7, #0]
 8006a5a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b082      	sub	sp, #8
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006a78:	1c5a      	adds	r2, r3, #1
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 f804 	bl	8006a8e <USBH_HandleSof>
}
 8006a86:	bf00      	nop
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b082      	sub	sp, #8
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b0b      	cmp	r3, #11
 8006a9e:	d10a      	bne.n	8006ab6 <USBH_HandleSof+0x28>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d005      	beq.n	8006ab6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	4798      	blx	r3
  }
}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8006ace:	bf00      	nop
}
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b083      	sub	sp, #12
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006aea:	bf00      	nop
}
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b083      	sub	sp, #12
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 ff56 	bl	80079f6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	791b      	ldrb	r3, [r3, #4]
 8006b4e:	4619      	mov	r1, r3
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f000 fda3 	bl	800769c <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	795b      	ldrb	r3, [r3, #5]
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 fd9d 	bl	800769c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3708      	adds	r7, #8
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af02      	add	r7, sp, #8
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	460b      	mov	r3, r1
 8006b76:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006b7e:	78fb      	ldrb	r3, [r7, #3]
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	4613      	mov	r3, r2
 8006b86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 f864 	bl	8006c5a <USBH_GetDescriptor>
 8006b92:	4603      	mov	r3, r0
 8006b94:	73fb      	strb	r3, [r7, #15]
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10a      	bne.n	8006bb2 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006ba8:	78fa      	ldrb	r2, [r7, #3]
 8006baa:	b292      	uxth	r2, r2
 8006bac:	4619      	mov	r1, r3
 8006bae:	f000 f918 	bl	8006de2 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b086      	sub	sp, #24
 8006bc0:	af02      	add	r7, sp, #8
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	331c      	adds	r3, #28
 8006bcc:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006bce:	887b      	ldrh	r3, [r7, #2]
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bd8:	2100      	movs	r1, #0
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 f83d 	bl	8006c5a <USBH_GetDescriptor>
 8006be0:	4603      	mov	r3, r0
 8006be2:	72fb      	strb	r3, [r7, #11]
 8006be4:	7afb      	ldrb	r3, [r7, #11]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d107      	bne.n	8006bfa <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006bf0:	887a      	ldrh	r2, [r7, #2]
 8006bf2:	68f9      	ldr	r1, [r7, #12]
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f000 f964 	bl	8006ec2 <USBH_ParseCfgDesc>
  }

  return status;
 8006bfa:	7afb      	ldrb	r3, [r7, #11]
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b088      	sub	sp, #32
 8006c08:	af02      	add	r7, sp, #8
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	607a      	str	r2, [r7, #4]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	460b      	mov	r3, r1
 8006c12:	72fb      	strb	r3, [r7, #11]
 8006c14:	4613      	mov	r3, r2
 8006c16:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8006c18:	7afb      	ldrb	r3, [r7, #11]
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006c20:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006c28:	893b      	ldrh	r3, [r7, #8]
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	2100      	movs	r1, #0
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 f812 	bl	8006c5a <USBH_GetDescriptor>
 8006c36:	4603      	mov	r3, r0
 8006c38:	75fb      	strb	r3, [r7, #23]
 8006c3a:	7dfb      	ldrb	r3, [r7, #23]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d107      	bne.n	8006c50 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006c46:	893a      	ldrh	r2, [r7, #8]
 8006c48:	6879      	ldr	r1, [r7, #4]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fa37 	bl	80070be <USBH_ParseStringDesc>
  }

  return status;
 8006c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3718      	adds	r7, #24
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b084      	sub	sp, #16
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	60f8      	str	r0, [r7, #12]
 8006c62:	607b      	str	r3, [r7, #4]
 8006c64:	460b      	mov	r3, r1
 8006c66:	72fb      	strb	r3, [r7, #11]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	789b      	ldrb	r3, [r3, #2]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d11c      	bne.n	8006cae <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006c74:	7afb      	ldrb	r3, [r7, #11]
 8006c76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006c7a:	b2da      	uxtb	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2206      	movs	r2, #6
 8006c84:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	893a      	ldrh	r2, [r7, #8]
 8006c8a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006c8c:	893b      	ldrh	r3, [r7, #8]
 8006c8e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006c92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c96:	d104      	bne.n	8006ca2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f240 4209 	movw	r2, #1033	; 0x409
 8006c9e:	829a      	strh	r2, [r3, #20]
 8006ca0:	e002      	b.n	8006ca8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	8b3a      	ldrh	r2, [r7, #24]
 8006cac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006cae:	8b3b      	ldrh	r3, [r7, #24]
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f000 fa50 	bl	800715a <USBH_CtlReq>
 8006cba:	4603      	mov	r3, r0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	789b      	ldrb	r3, [r3, #2]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d10f      	bne.n	8006cf8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2205      	movs	r2, #5
 8006ce2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006ce4:	78fb      	ldrb	r3, [r7, #3]
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 fa2c 	bl	800715a <USBH_CtlReq>
 8006d02:	4603      	mov	r3, r0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3708      	adds	r7, #8
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	460b      	mov	r3, r1
 8006d16:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	789b      	ldrb	r3, [r3, #2]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d10e      	bne.n	8006d3e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2209      	movs	r2, #9
 8006d2a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	887a      	ldrh	r2, [r7, #2]
 8006d30:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006d3e:	2200      	movs	r2, #0
 8006d40:	2100      	movs	r1, #0
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fa09 	bl	800715a <USBH_CtlReq>
 8006d48:	4603      	mov	r3, r0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b082      	sub	sp, #8
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	789b      	ldrb	r3, [r3, #2]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d10f      	bne.n	8006d86 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2203      	movs	r2, #3
 8006d70:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006d72:	78fb      	ldrb	r3, [r7, #3]
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006d86:	2200      	movs	r2, #0
 8006d88:	2100      	movs	r1, #0
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f9e5 	bl	800715a <USBH_CtlReq>
 8006d90:	4603      	mov	r3, r0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3708      	adds	r7, #8
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}

08006d9a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b082      	sub	sp, #8
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
 8006da2:	460b      	mov	r3, r1
 8006da4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	789b      	ldrb	r3, [r3, #2]
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d10f      	bne.n	8006dce <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2202      	movs	r2, #2
 8006db2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006dc0:	78fb      	ldrb	r3, [r7, #3]
 8006dc2:	b29a      	uxth	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006dce:	2200      	movs	r2, #0
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f9c1 	bl	800715a <USBH_CtlReq>
 8006dd8:	4603      	mov	r3, r0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b085      	sub	sp, #20
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	60f8      	str	r0, [r7, #12]
 8006dea:	60b9      	str	r1, [r7, #8]
 8006dec:	4613      	mov	r3, r2
 8006dee:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	781a      	ldrb	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	785a      	ldrb	r2, [r3, #1]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	3302      	adds	r3, #2
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	3303      	adds	r3, #3
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	021b      	lsls	r3, r3, #8
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	4313      	orrs	r3, r2
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	791a      	ldrb	r2, [r3, #4]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	795a      	ldrb	r2, [r3, #5]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	799a      	ldrb	r2, [r3, #6]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	79da      	ldrb	r2, [r3, #7]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006e3c:	88fb      	ldrh	r3, [r7, #6]
 8006e3e:	2b08      	cmp	r3, #8
 8006e40:	d939      	bls.n	8006eb6 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	3308      	adds	r3, #8
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	3309      	adds	r3, #9
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	021b      	lsls	r3, r3, #8
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	4313      	orrs	r3, r2
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	330a      	adds	r3, #10
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	330b      	adds	r3, #11
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	021b      	lsls	r3, r3, #8
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	4313      	orrs	r3, r2
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	330c      	adds	r3, #12
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	330d      	adds	r3, #13
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	021b      	lsls	r3, r3, #8
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	7b9a      	ldrb	r2, [r3, #14]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	7bda      	ldrb	r2, [r3, #15]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	7c1a      	ldrb	r2, [r3, #16]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	7c5a      	ldrb	r2, [r3, #17]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	745a      	strb	r2, [r3, #17]
  }
}
 8006eb6:	bf00      	nop
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b08a      	sub	sp, #40	; 0x28
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	60f8      	str	r0, [r7, #12]
 8006eca:	60b9      	str	r1, [r7, #8]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006eda:	2300      	movs	r3, #0
 8006edc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	781a      	ldrb	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	785a      	ldrb	r2, [r3, #1]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	3302      	adds	r3, #2
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	3303      	adds	r3, #3
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	021b      	lsls	r3, r3, #8
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	791a      	ldrb	r2, [r3, #4]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	795a      	ldrb	r2, [r3, #5]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	799a      	ldrb	r2, [r3, #6]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	79da      	ldrb	r2, [r3, #7]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	7a1a      	ldrb	r2, [r3, #8]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006f38:	88fb      	ldrh	r3, [r7, #6]
 8006f3a:	2b09      	cmp	r3, #9
 8006f3c:	d95f      	bls.n	8006ffe <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006f3e:	2309      	movs	r3, #9
 8006f40:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006f42:	2300      	movs	r3, #0
 8006f44:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006f46:	e051      	b.n	8006fec <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006f48:	f107 0316 	add.w	r3, r7, #22
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f50:	f000 f8e8 	bl	8007124 <USBH_GetNextDesc>
 8006f54:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f58:	785b      	ldrb	r3, [r3, #1]
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d146      	bne.n	8006fec <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006f5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006f62:	221a      	movs	r2, #26
 8006f64:	fb02 f303 	mul.w	r3, r2, r3
 8006f68:	3308      	adds	r3, #8
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	3302      	adds	r3, #2
 8006f70:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006f72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f74:	69f8      	ldr	r0, [r7, #28]
 8006f76:	f000 f846 	bl	8007006 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006f80:	2300      	movs	r3, #0
 8006f82:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006f84:	e022      	b.n	8006fcc <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006f86:	f107 0316 	add.w	r3, r7, #22
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f8e:	f000 f8c9 	bl	8007124 <USBH_GetNextDesc>
 8006f92:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f96:	785b      	ldrb	r3, [r3, #1]
 8006f98:	2b05      	cmp	r3, #5
 8006f9a:	d117      	bne.n	8006fcc <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006f9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006fa0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006fa4:	3201      	adds	r2, #1
 8006fa6:	00d2      	lsls	r2, r2, #3
 8006fa8:	211a      	movs	r1, #26
 8006faa:	fb01 f303 	mul.w	r3, r1, r3
 8006fae:	4413      	add	r3, r2
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006fba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006fbc:	69b8      	ldr	r0, [r7, #24]
 8006fbe:	f000 f851 	bl	8007064 <USBH_ParseEPDesc>
            ep_ix++;
 8006fc2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	791b      	ldrb	r3, [r3, #4]
 8006fd0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d204      	bcs.n	8006fe2 <USBH_ParseCfgDesc+0x120>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	885a      	ldrh	r2, [r3, #2]
 8006fdc:	8afb      	ldrh	r3, [r7, #22]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d8d1      	bhi.n	8006f86 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006fe2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006fec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d804      	bhi.n	8006ffe <USBH_ParseCfgDesc+0x13c>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	885a      	ldrh	r2, [r3, #2]
 8006ff8:	8afb      	ldrh	r3, [r7, #22]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d8a4      	bhi.n	8006f48 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006ffe:	bf00      	nop
 8007000:	3728      	adds	r7, #40	; 0x28
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007006:	b480      	push	{r7}
 8007008:	b083      	sub	sp, #12
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
 800700e:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	781a      	ldrb	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	785a      	ldrb	r2, [r3, #1]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	789a      	ldrb	r2, [r3, #2]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	78da      	ldrb	r2, [r3, #3]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	791a      	ldrb	r2, [r3, #4]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	795a      	ldrb	r2, [r3, #5]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	799a      	ldrb	r2, [r3, #6]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	79da      	ldrb	r2, [r3, #7]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	7a1a      	ldrb	r2, [r3, #8]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	721a      	strb	r2, [r3, #8]
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	781a      	ldrb	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	785a      	ldrb	r2, [r3, #1]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	789a      	ldrb	r2, [r3, #2]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	78da      	ldrb	r2, [r3, #3]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	3304      	adds	r3, #4
 8007092:	781b      	ldrb	r3, [r3, #0]
 8007094:	b29a      	uxth	r2, r3
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	3305      	adds	r3, #5
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	b29b      	uxth	r3, r3
 800709e:	021b      	lsls	r3, r3, #8
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	4313      	orrs	r3, r2
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	799a      	ldrb	r2, [r3, #6]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	719a      	strb	r2, [r3, #6]
}
 80070b2:	bf00      	nop
 80070b4:	370c      	adds	r7, #12
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr

080070be <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80070be:	b480      	push	{r7}
 80070c0:	b087      	sub	sp, #28
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	60f8      	str	r0, [r7, #12]
 80070c6:	60b9      	str	r1, [r7, #8]
 80070c8:	4613      	mov	r3, r2
 80070ca:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3301      	adds	r3, #1
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	2b03      	cmp	r3, #3
 80070d4:	d120      	bne.n	8007118 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	1e9a      	subs	r2, r3, #2
 80070dc:	88fb      	ldrh	r3, [r7, #6]
 80070de:	4293      	cmp	r3, r2
 80070e0:	bf28      	it	cs
 80070e2:	4613      	movcs	r3, r2
 80070e4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	3302      	adds	r3, #2
 80070ea:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80070ec:	2300      	movs	r3, #0
 80070ee:	82fb      	strh	r3, [r7, #22]
 80070f0:	e00b      	b.n	800710a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80070f2:	8afb      	ldrh	r3, [r7, #22]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	4413      	add	r3, r2
 80070f8:	781a      	ldrb	r2, [r3, #0]
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	701a      	strb	r2, [r3, #0]
      pdest++;
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	3301      	adds	r3, #1
 8007102:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007104:	8afb      	ldrh	r3, [r7, #22]
 8007106:	3302      	adds	r3, #2
 8007108:	82fb      	strh	r3, [r7, #22]
 800710a:	8afa      	ldrh	r2, [r7, #22]
 800710c:	8abb      	ldrh	r3, [r7, #20]
 800710e:	429a      	cmp	r2, r3
 8007110:	d3ef      	bcc.n	80070f2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2200      	movs	r2, #0
 8007116:	701a      	strb	r2, [r3, #0]
  }
}
 8007118:	bf00      	nop
 800711a:	371c      	adds	r7, #28
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	881a      	ldrh	r2, [r3, #0]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	b29b      	uxth	r3, r3
 8007138:	4413      	add	r3, r2
 800713a:	b29a      	uxth	r2, r3
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4413      	add	r3, r2
 800714a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800714c:	68fb      	ldr	r3, [r7, #12]
}
 800714e:	4618      	mov	r0, r3
 8007150:	3714      	adds	r7, #20
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b086      	sub	sp, #24
 800715e:	af00      	add	r7, sp, #0
 8007160:	60f8      	str	r0, [r7, #12]
 8007162:	60b9      	str	r1, [r7, #8]
 8007164:	4613      	mov	r3, r2
 8007166:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007168:	2301      	movs	r3, #1
 800716a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	789b      	ldrb	r3, [r3, #2]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d002      	beq.n	800717a <USBH_CtlReq+0x20>
 8007174:	2b02      	cmp	r3, #2
 8007176:	d00f      	beq.n	8007198 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007178:	e027      	b.n	80071ca <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	88fa      	ldrh	r2, [r7, #6]
 8007184:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2201      	movs	r2, #1
 800718a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2202      	movs	r2, #2
 8007190:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007192:	2301      	movs	r3, #1
 8007194:	75fb      	strb	r3, [r7, #23]
      break;
 8007196:	e018      	b.n	80071ca <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f000 f81b 	bl	80071d4 <USBH_HandleControl>
 800719e:	4603      	mov	r3, r0
 80071a0:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80071a2:	7dfb      	ldrb	r3, [r7, #23]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d002      	beq.n	80071ae <USBH_CtlReq+0x54>
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
 80071aa:	2b03      	cmp	r3, #3
 80071ac:	d106      	bne.n	80071bc <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2200      	movs	r2, #0
 80071b8:	761a      	strb	r2, [r3, #24]
      break;
 80071ba:	e005      	b.n	80071c8 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80071bc:	7dfb      	ldrb	r3, [r7, #23]
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d102      	bne.n	80071c8 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2201      	movs	r2, #1
 80071c6:	709a      	strb	r2, [r3, #2]
      break;
 80071c8:	bf00      	nop
  }
  return status;
 80071ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3718      	adds	r7, #24
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b086      	sub	sp, #24
 80071d8:	af02      	add	r7, sp, #8
 80071da:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80071dc:	2301      	movs	r3, #1
 80071de:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80071e0:	2300      	movs	r3, #0
 80071e2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	7e1b      	ldrb	r3, [r3, #24]
 80071e8:	3b01      	subs	r3, #1
 80071ea:	2b0a      	cmp	r3, #10
 80071ec:	f200 8156 	bhi.w	800749c <USBH_HandleControl+0x2c8>
 80071f0:	a201      	add	r2, pc, #4	; (adr r2, 80071f8 <USBH_HandleControl+0x24>)
 80071f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f6:	bf00      	nop
 80071f8:	08007225 	.word	0x08007225
 80071fc:	0800723f 	.word	0x0800723f
 8007200:	080072a9 	.word	0x080072a9
 8007204:	080072cf 	.word	0x080072cf
 8007208:	08007307 	.word	0x08007307
 800720c:	08007331 	.word	0x08007331
 8007210:	08007383 	.word	0x08007383
 8007214:	080073a5 	.word	0x080073a5
 8007218:	080073e1 	.word	0x080073e1
 800721c:	08007407 	.word	0x08007407
 8007220:	08007445 	.word	0x08007445
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f103 0110 	add.w	r1, r3, #16
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	795b      	ldrb	r3, [r3, #5]
 800722e:	461a      	mov	r2, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f943 	bl	80074bc <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2202      	movs	r2, #2
 800723a:	761a      	strb	r2, [r3, #24]
      break;
 800723c:	e139      	b.n	80074b2 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	795b      	ldrb	r3, [r3, #5]
 8007242:	4619      	mov	r1, r3
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 fcc5 	bl	8007bd4 <USBH_LL_GetURBState>
 800724a:	4603      	mov	r3, r0
 800724c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800724e:	7bbb      	ldrb	r3, [r7, #14]
 8007250:	2b01      	cmp	r3, #1
 8007252:	d11e      	bne.n	8007292 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	7c1b      	ldrb	r3, [r3, #16]
 8007258:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800725c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	8adb      	ldrh	r3, [r3, #22]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d00a      	beq.n	800727c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007266:	7b7b      	ldrb	r3, [r7, #13]
 8007268:	2b80      	cmp	r3, #128	; 0x80
 800726a:	d103      	bne.n	8007274 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2203      	movs	r2, #3
 8007270:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007272:	e115      	b.n	80074a0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2205      	movs	r2, #5
 8007278:	761a      	strb	r2, [r3, #24]
      break;
 800727a:	e111      	b.n	80074a0 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800727c:	7b7b      	ldrb	r3, [r7, #13]
 800727e:	2b80      	cmp	r3, #128	; 0x80
 8007280:	d103      	bne.n	800728a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2209      	movs	r2, #9
 8007286:	761a      	strb	r2, [r3, #24]
      break;
 8007288:	e10a      	b.n	80074a0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2207      	movs	r2, #7
 800728e:	761a      	strb	r2, [r3, #24]
      break;
 8007290:	e106      	b.n	80074a0 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007292:	7bbb      	ldrb	r3, [r7, #14]
 8007294:	2b04      	cmp	r3, #4
 8007296:	d003      	beq.n	80072a0 <USBH_HandleControl+0xcc>
 8007298:	7bbb      	ldrb	r3, [r7, #14]
 800729a:	2b02      	cmp	r3, #2
 800729c:	f040 8100 	bne.w	80074a0 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	220b      	movs	r2, #11
 80072a4:	761a      	strb	r2, [r3, #24]
      break;
 80072a6:	e0fb      	b.n	80074a0 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6899      	ldr	r1, [r3, #8]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	899a      	ldrh	r2, [r3, #12]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	791b      	ldrb	r3, [r3, #4]
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f93a 	bl	800753a <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2204      	movs	r2, #4
 80072ca:	761a      	strb	r2, [r3, #24]
      break;
 80072cc:	e0f1      	b.n	80074b2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	791b      	ldrb	r3, [r3, #4]
 80072d2:	4619      	mov	r1, r3
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fc7d 	bl	8007bd4 <USBH_LL_GetURBState>
 80072da:	4603      	mov	r3, r0
 80072dc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80072de:	7bbb      	ldrb	r3, [r7, #14]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d102      	bne.n	80072ea <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2209      	movs	r2, #9
 80072e8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80072ea:	7bbb      	ldrb	r3, [r7, #14]
 80072ec:	2b05      	cmp	r3, #5
 80072ee:	d102      	bne.n	80072f6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80072f0:	2303      	movs	r3, #3
 80072f2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80072f4:	e0d6      	b.n	80074a4 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80072f6:	7bbb      	ldrb	r3, [r7, #14]
 80072f8:	2b04      	cmp	r3, #4
 80072fa:	f040 80d3 	bne.w	80074a4 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	220b      	movs	r2, #11
 8007302:	761a      	strb	r2, [r3, #24]
      break;
 8007304:	e0ce      	b.n	80074a4 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6899      	ldr	r1, [r3, #8]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	899a      	ldrh	r2, [r3, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	795b      	ldrb	r3, [r3, #5]
 8007312:	2001      	movs	r0, #1
 8007314:	9000      	str	r0, [sp, #0]
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f8ea 	bl	80074f0 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007322:	b29a      	uxth	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2206      	movs	r2, #6
 800732c:	761a      	strb	r2, [r3, #24]
      break;
 800732e:	e0c0      	b.n	80074b2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	795b      	ldrb	r3, [r3, #5]
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fc4c 	bl	8007bd4 <USBH_LL_GetURBState>
 800733c:	4603      	mov	r3, r0
 800733e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007340:	7bbb      	ldrb	r3, [r7, #14]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d103      	bne.n	800734e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2207      	movs	r2, #7
 800734a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800734c:	e0ac      	b.n	80074a8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800734e:	7bbb      	ldrb	r3, [r7, #14]
 8007350:	2b05      	cmp	r3, #5
 8007352:	d105      	bne.n	8007360 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	220c      	movs	r2, #12
 8007358:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800735a:	2303      	movs	r3, #3
 800735c:	73fb      	strb	r3, [r7, #15]
      break;
 800735e:	e0a3      	b.n	80074a8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007360:	7bbb      	ldrb	r3, [r7, #14]
 8007362:	2b02      	cmp	r3, #2
 8007364:	d103      	bne.n	800736e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2205      	movs	r2, #5
 800736a:	761a      	strb	r2, [r3, #24]
      break;
 800736c:	e09c      	b.n	80074a8 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800736e:	7bbb      	ldrb	r3, [r7, #14]
 8007370:	2b04      	cmp	r3, #4
 8007372:	f040 8099 	bne.w	80074a8 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	220b      	movs	r2, #11
 800737a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800737c:	2302      	movs	r3, #2
 800737e:	73fb      	strb	r3, [r7, #15]
      break;
 8007380:	e092      	b.n	80074a8 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	791b      	ldrb	r3, [r3, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	2100      	movs	r1, #0
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 f8d5 	bl	800753a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007396:	b29a      	uxth	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2208      	movs	r2, #8
 80073a0:	761a      	strb	r2, [r3, #24]

      break;
 80073a2:	e086      	b.n	80074b2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	791b      	ldrb	r3, [r3, #4]
 80073a8:	4619      	mov	r1, r3
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fc12 	bl	8007bd4 <USBH_LL_GetURBState>
 80073b0:	4603      	mov	r3, r0
 80073b2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80073b4:	7bbb      	ldrb	r3, [r7, #14]
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d105      	bne.n	80073c6 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	220d      	movs	r2, #13
 80073be:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80073c0:	2300      	movs	r3, #0
 80073c2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80073c4:	e072      	b.n	80074ac <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80073c6:	7bbb      	ldrb	r3, [r7, #14]
 80073c8:	2b04      	cmp	r3, #4
 80073ca:	d103      	bne.n	80073d4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	220b      	movs	r2, #11
 80073d0:	761a      	strb	r2, [r3, #24]
      break;
 80073d2:	e06b      	b.n	80074ac <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80073d4:	7bbb      	ldrb	r3, [r7, #14]
 80073d6:	2b05      	cmp	r3, #5
 80073d8:	d168      	bne.n	80074ac <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80073da:	2303      	movs	r3, #3
 80073dc:	73fb      	strb	r3, [r7, #15]
      break;
 80073de:	e065      	b.n	80074ac <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	795b      	ldrb	r3, [r3, #5]
 80073e4:	2201      	movs	r2, #1
 80073e6:	9200      	str	r2, [sp, #0]
 80073e8:	2200      	movs	r2, #0
 80073ea:	2100      	movs	r1, #0
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f87f 	bl	80074f0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80073f8:	b29a      	uxth	r2, r3
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	220a      	movs	r2, #10
 8007402:	761a      	strb	r2, [r3, #24]
      break;
 8007404:	e055      	b.n	80074b2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	795b      	ldrb	r3, [r3, #5]
 800740a:	4619      	mov	r1, r3
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 fbe1 	bl	8007bd4 <USBH_LL_GetURBState>
 8007412:	4603      	mov	r3, r0
 8007414:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007416:	7bbb      	ldrb	r3, [r7, #14]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d105      	bne.n	8007428 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800741c:	2300      	movs	r3, #0
 800741e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	220d      	movs	r2, #13
 8007424:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007426:	e043      	b.n	80074b0 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007428:	7bbb      	ldrb	r3, [r7, #14]
 800742a:	2b02      	cmp	r3, #2
 800742c:	d103      	bne.n	8007436 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2209      	movs	r2, #9
 8007432:	761a      	strb	r2, [r3, #24]
      break;
 8007434:	e03c      	b.n	80074b0 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007436:	7bbb      	ldrb	r3, [r7, #14]
 8007438:	2b04      	cmp	r3, #4
 800743a:	d139      	bne.n	80074b0 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	220b      	movs	r2, #11
 8007440:	761a      	strb	r2, [r3, #24]
      break;
 8007442:	e035      	b.n	80074b0 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	7e5b      	ldrb	r3, [r3, #25]
 8007448:	3301      	adds	r3, #1
 800744a:	b2da      	uxtb	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	765a      	strb	r2, [r3, #25]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	7e5b      	ldrb	r3, [r3, #25]
 8007454:	2b02      	cmp	r3, #2
 8007456:	d806      	bhi.n	8007466 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007464:	e025      	b.n	80074b2 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800746c:	2106      	movs	r1, #6
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	795b      	ldrb	r3, [r3, #5]
 800747c:	4619      	mov	r1, r3
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f90c 	bl	800769c <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	791b      	ldrb	r3, [r3, #4]
 8007488:	4619      	mov	r1, r3
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f906 	bl	800769c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007496:	2302      	movs	r3, #2
 8007498:	73fb      	strb	r3, [r7, #15]
      break;
 800749a:	e00a      	b.n	80074b2 <USBH_HandleControl+0x2de>

    default:
      break;
 800749c:	bf00      	nop
 800749e:	e008      	b.n	80074b2 <USBH_HandleControl+0x2de>
      break;
 80074a0:	bf00      	nop
 80074a2:	e006      	b.n	80074b2 <USBH_HandleControl+0x2de>
      break;
 80074a4:	bf00      	nop
 80074a6:	e004      	b.n	80074b2 <USBH_HandleControl+0x2de>
      break;
 80074a8:	bf00      	nop
 80074aa:	e002      	b.n	80074b2 <USBH_HandleControl+0x2de>
      break;
 80074ac:	bf00      	nop
 80074ae:	e000      	b.n	80074b2 <USBH_HandleControl+0x2de>
      break;
 80074b0:	bf00      	nop
  }

  return status;
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b088      	sub	sp, #32
 80074c0:	af04      	add	r7, sp, #16
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	4613      	mov	r3, r2
 80074c8:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80074ca:	79f9      	ldrb	r1, [r7, #7]
 80074cc:	2300      	movs	r3, #0
 80074ce:	9303      	str	r3, [sp, #12]
 80074d0:	2308      	movs	r3, #8
 80074d2:	9302      	str	r3, [sp, #8]
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	9301      	str	r3, [sp, #4]
 80074d8:	2300      	movs	r3, #0
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	2300      	movs	r3, #0
 80074de:	2200      	movs	r2, #0
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f000 fb46 	bl	8007b72 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b088      	sub	sp, #32
 80074f4:	af04      	add	r7, sp, #16
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	4611      	mov	r1, r2
 80074fc:	461a      	mov	r2, r3
 80074fe:	460b      	mov	r3, r1
 8007500:	80fb      	strh	r3, [r7, #6]
 8007502:	4613      	mov	r3, r2
 8007504:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007514:	7979      	ldrb	r1, [r7, #5]
 8007516:	7e3b      	ldrb	r3, [r7, #24]
 8007518:	9303      	str	r3, [sp, #12]
 800751a:	88fb      	ldrh	r3, [r7, #6]
 800751c:	9302      	str	r3, [sp, #8]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	9301      	str	r3, [sp, #4]
 8007522:	2301      	movs	r3, #1
 8007524:	9300      	str	r3, [sp, #0]
 8007526:	2300      	movs	r3, #0
 8007528:	2200      	movs	r2, #0
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f000 fb21 	bl	8007b72 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3710      	adds	r7, #16
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b088      	sub	sp, #32
 800753e:	af04      	add	r7, sp, #16
 8007540:	60f8      	str	r0, [r7, #12]
 8007542:	60b9      	str	r1, [r7, #8]
 8007544:	4611      	mov	r1, r2
 8007546:	461a      	mov	r2, r3
 8007548:	460b      	mov	r3, r1
 800754a:	80fb      	strh	r3, [r7, #6]
 800754c:	4613      	mov	r3, r2
 800754e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007550:	7979      	ldrb	r1, [r7, #5]
 8007552:	2300      	movs	r3, #0
 8007554:	9303      	str	r3, [sp, #12]
 8007556:	88fb      	ldrh	r3, [r7, #6]
 8007558:	9302      	str	r3, [sp, #8]
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	9301      	str	r3, [sp, #4]
 800755e:	2301      	movs	r3, #1
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	2300      	movs	r3, #0
 8007564:	2201      	movs	r2, #1
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f000 fb03 	bl	8007b72 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800756c:	2300      	movs	r3, #0

}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b088      	sub	sp, #32
 800757a:	af04      	add	r7, sp, #16
 800757c:	60f8      	str	r0, [r7, #12]
 800757e:	60b9      	str	r1, [r7, #8]
 8007580:	4611      	mov	r1, r2
 8007582:	461a      	mov	r2, r3
 8007584:	460b      	mov	r3, r1
 8007586:	80fb      	strh	r3, [r7, #6]
 8007588:	4613      	mov	r3, r2
 800758a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007596:	2300      	movs	r3, #0
 8007598:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800759a:	7979      	ldrb	r1, [r7, #5]
 800759c:	7e3b      	ldrb	r3, [r7, #24]
 800759e:	9303      	str	r3, [sp, #12]
 80075a0:	88fb      	ldrh	r3, [r7, #6]
 80075a2:	9302      	str	r3, [sp, #8]
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	9301      	str	r3, [sp, #4]
 80075a8:	2301      	movs	r3, #1
 80075aa:	9300      	str	r3, [sp, #0]
 80075ac:	2302      	movs	r3, #2
 80075ae:	2200      	movs	r2, #0
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f000 fade 	bl	8007b72 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b088      	sub	sp, #32
 80075c4:	af04      	add	r7, sp, #16
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	4611      	mov	r1, r2
 80075cc:	461a      	mov	r2, r3
 80075ce:	460b      	mov	r3, r1
 80075d0:	80fb      	strh	r3, [r7, #6]
 80075d2:	4613      	mov	r3, r2
 80075d4:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80075d6:	7979      	ldrb	r1, [r7, #5]
 80075d8:	2300      	movs	r3, #0
 80075da:	9303      	str	r3, [sp, #12]
 80075dc:	88fb      	ldrh	r3, [r7, #6]
 80075de:	9302      	str	r3, [sp, #8]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	9301      	str	r3, [sp, #4]
 80075e4:	2301      	movs	r3, #1
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	2302      	movs	r3, #2
 80075ea:	2201      	movs	r2, #1
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f000 fac0 	bl	8007b72 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b086      	sub	sp, #24
 8007600:	af04      	add	r7, sp, #16
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	4608      	mov	r0, r1
 8007606:	4611      	mov	r1, r2
 8007608:	461a      	mov	r2, r3
 800760a:	4603      	mov	r3, r0
 800760c:	70fb      	strb	r3, [r7, #3]
 800760e:	460b      	mov	r3, r1
 8007610:	70bb      	strb	r3, [r7, #2]
 8007612:	4613      	mov	r3, r2
 8007614:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007616:	7878      	ldrb	r0, [r7, #1]
 8007618:	78ba      	ldrb	r2, [r7, #2]
 800761a:	78f9      	ldrb	r1, [r7, #3]
 800761c:	8b3b      	ldrh	r3, [r7, #24]
 800761e:	9302      	str	r3, [sp, #8]
 8007620:	7d3b      	ldrb	r3, [r7, #20]
 8007622:	9301      	str	r3, [sp, #4]
 8007624:	7c3b      	ldrb	r3, [r7, #16]
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	4603      	mov	r3, r0
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 fa53 	bl	8007ad6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3708      	adds	r7, #8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b082      	sub	sp, #8
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
 8007642:	460b      	mov	r3, r1
 8007644:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007646:	78fb      	ldrb	r3, [r7, #3]
 8007648:	4619      	mov	r1, r3
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 fa72 	bl	8007b34 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007650:	2300      	movs	r3, #0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3708      	adds	r7, #8
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}

0800765a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	b084      	sub	sp, #16
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	460b      	mov	r3, r1
 8007664:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 f836 	bl	80076d8 <USBH_GetFreePipe>
 800766c:	4603      	mov	r3, r0
 800766e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007670:	89fb      	ldrh	r3, [r7, #14]
 8007672:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007676:	4293      	cmp	r3, r2
 8007678:	d00a      	beq.n	8007690 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800767a:	78fa      	ldrb	r2, [r7, #3]
 800767c:	89fb      	ldrh	r3, [r7, #14]
 800767e:	f003 030f 	and.w	r3, r3, #15
 8007682:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007686:	6879      	ldr	r1, [r7, #4]
 8007688:	33e0      	adds	r3, #224	; 0xe0
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	440b      	add	r3, r1
 800768e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007690:	89fb      	ldrh	r3, [r7, #14]
 8007692:	b2db      	uxtb	r3, r3
}
 8007694:	4618      	mov	r0, r3
 8007696:	3710      	adds	r7, #16
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	460b      	mov	r3, r1
 80076a6:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80076a8:	78fb      	ldrb	r3, [r7, #3]
 80076aa:	2b0a      	cmp	r3, #10
 80076ac:	d80d      	bhi.n	80076ca <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80076ae:	78fb      	ldrb	r3, [r7, #3]
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	33e0      	adds	r3, #224	; 0xe0
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	4413      	add	r3, r2
 80076b8:	685a      	ldr	r2, [r3, #4]
 80076ba:	78fb      	ldrb	r3, [r7, #3]
 80076bc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80076c0:	6879      	ldr	r1, [r7, #4]
 80076c2:	33e0      	adds	r3, #224	; 0xe0
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	440b      	add	r3, r1
 80076c8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	370c      	adds	r7, #12
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80076e4:	2300      	movs	r3, #0
 80076e6:	73fb      	strb	r3, [r7, #15]
 80076e8:	e00f      	b.n	800770a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80076ea:	7bfb      	ldrb	r3, [r7, #15]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	33e0      	adds	r3, #224	; 0xe0
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4413      	add	r3, r2
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
 8007700:	b29b      	uxth	r3, r3
 8007702:	e007      	b.n	8007714 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8007704:	7bfb      	ldrb	r3, [r7, #15]
 8007706:	3301      	adds	r3, #1
 8007708:	73fb      	strb	r3, [r7, #15]
 800770a:	7bfb      	ldrb	r3, [r7, #15]
 800770c:	2b0a      	cmp	r3, #10
 800770e:	d9ec      	bls.n	80076ea <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007710:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007714:	4618      	mov	r0, r3
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007724:	2201      	movs	r2, #1
 8007726:	490e      	ldr	r1, [pc, #56]	; (8007760 <MX_USB_HOST_Init+0x40>)
 8007728:	480e      	ldr	r0, [pc, #56]	; (8007764 <MX_USB_HOST_Init+0x44>)
 800772a:	f7fe fca1 	bl	8006070 <USBH_Init>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d001      	beq.n	8007738 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007734:	f7f9 fa0e 	bl	8000b54 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007738:	490b      	ldr	r1, [pc, #44]	; (8007768 <MX_USB_HOST_Init+0x48>)
 800773a:	480a      	ldr	r0, [pc, #40]	; (8007764 <MX_USB_HOST_Init+0x44>)
 800773c:	f7fe fd26 	bl	800618c <USBH_RegisterClass>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d001      	beq.n	800774a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007746:	f7f9 fa05 	bl	8000b54 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800774a:	4806      	ldr	r0, [pc, #24]	; (8007764 <MX_USB_HOST_Init+0x44>)
 800774c:	f7fe fdaa 	bl	80062a4 <USBH_Start>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d001      	beq.n	800775a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007756:	f7f9 f9fd 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800775a:	bf00      	nop
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	08007781 	.word	0x08007781
 8007764:	2000027c 	.word	0x2000027c
 8007768:	2000000c 	.word	0x2000000c

0800776c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007770:	4802      	ldr	r0, [pc, #8]	; (800777c <MX_USB_HOST_Process+0x10>)
 8007772:	f7fe fda7 	bl	80062c4 <USBH_Process>
}
 8007776:	bf00      	nop
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	2000027c 	.word	0x2000027c

08007780 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800778c:	78fb      	ldrb	r3, [r7, #3]
 800778e:	3b01      	subs	r3, #1
 8007790:	2b04      	cmp	r3, #4
 8007792:	d819      	bhi.n	80077c8 <USBH_UserProcess+0x48>
 8007794:	a201      	add	r2, pc, #4	; (adr r2, 800779c <USBH_UserProcess+0x1c>)
 8007796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779a:	bf00      	nop
 800779c:	080077c9 	.word	0x080077c9
 80077a0:	080077b9 	.word	0x080077b9
 80077a4:	080077c9 	.word	0x080077c9
 80077a8:	080077c1 	.word	0x080077c1
 80077ac:	080077b1 	.word	0x080077b1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80077b0:	4b09      	ldr	r3, [pc, #36]	; (80077d8 <USBH_UserProcess+0x58>)
 80077b2:	2203      	movs	r2, #3
 80077b4:	701a      	strb	r2, [r3, #0]
  break;
 80077b6:	e008      	b.n	80077ca <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80077b8:	4b07      	ldr	r3, [pc, #28]	; (80077d8 <USBH_UserProcess+0x58>)
 80077ba:	2202      	movs	r2, #2
 80077bc:	701a      	strb	r2, [r3, #0]
  break;
 80077be:	e004      	b.n	80077ca <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80077c0:	4b05      	ldr	r3, [pc, #20]	; (80077d8 <USBH_UserProcess+0x58>)
 80077c2:	2201      	movs	r2, #1
 80077c4:	701a      	strb	r2, [r3, #0]
  break;
 80077c6:	e000      	b.n	80077ca <USBH_UserProcess+0x4a>

  default:
  break;
 80077c8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80077ca:	bf00      	nop
 80077cc:	370c      	adds	r7, #12
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	200000b0 	.word	0x200000b0

080077dc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b08a      	sub	sp, #40	; 0x28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077e4:	f107 0314 	add.w	r3, r7, #20
 80077e8:	2200      	movs	r2, #0
 80077ea:	601a      	str	r2, [r3, #0]
 80077ec:	605a      	str	r2, [r3, #4]
 80077ee:	609a      	str	r2, [r3, #8]
 80077f0:	60da      	str	r2, [r3, #12]
 80077f2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80077fc:	d147      	bne.n	800788e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077fe:	2300      	movs	r3, #0
 8007800:	613b      	str	r3, [r7, #16]
 8007802:	4b25      	ldr	r3, [pc, #148]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 8007804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007806:	4a24      	ldr	r2, [pc, #144]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 8007808:	f043 0301 	orr.w	r3, r3, #1
 800780c:	6313      	str	r3, [r2, #48]	; 0x30
 800780e:	4b22      	ldr	r3, [pc, #136]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 8007810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800781a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800781e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007820:	2300      	movs	r3, #0
 8007822:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007824:	2300      	movs	r3, #0
 8007826:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007828:	f107 0314 	add.w	r3, r7, #20
 800782c:	4619      	mov	r1, r3
 800782e:	481b      	ldr	r0, [pc, #108]	; (800789c <HAL_HCD_MspInit+0xc0>)
 8007830:	f7fa fa78 	bl	8001d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007834:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800783a:	2302      	movs	r3, #2
 800783c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800783e:	2300      	movs	r3, #0
 8007840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007842:	2300      	movs	r3, #0
 8007844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007846:	230a      	movs	r3, #10
 8007848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800784a:	f107 0314 	add.w	r3, r7, #20
 800784e:	4619      	mov	r1, r3
 8007850:	4812      	ldr	r0, [pc, #72]	; (800789c <HAL_HCD_MspInit+0xc0>)
 8007852:	f7fa fa67 	bl	8001d24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007856:	4b10      	ldr	r3, [pc, #64]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 8007858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800785a:	4a0f      	ldr	r2, [pc, #60]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 800785c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007860:	6353      	str	r3, [r2, #52]	; 0x34
 8007862:	2300      	movs	r3, #0
 8007864:	60fb      	str	r3, [r7, #12]
 8007866:	4b0c      	ldr	r3, [pc, #48]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 8007868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800786a:	4a0b      	ldr	r2, [pc, #44]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 800786c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007870:	6453      	str	r3, [r2, #68]	; 0x44
 8007872:	4b09      	ldr	r3, [pc, #36]	; (8007898 <HAL_HCD_MspInit+0xbc>)
 8007874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800787a:	60fb      	str	r3, [r7, #12]
 800787c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800787e:	2200      	movs	r2, #0
 8007880:	2100      	movs	r1, #0
 8007882:	2043      	movs	r0, #67	; 0x43
 8007884:	f7fa f92f 	bl	8001ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007888:	2043      	movs	r0, #67	; 0x43
 800788a:	f7fa f948 	bl	8001b1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800788e:	bf00      	nop
 8007890:	3728      	adds	r7, #40	; 0x28
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	40023800 	.word	0x40023800
 800789c:	40020000 	.word	0x40020000

080078a0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078ae:	4618      	mov	r0, r3
 80078b0:	f7ff f8db 	bl	8006a6a <USBH_LL_IncTimer>
}
 80078b4:	bf00      	nop
 80078b6:	3708      	adds	r7, #8
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7ff f913 	bl	8006af6 <USBH_LL_Connect>
}
 80078d0:	bf00      	nop
 80078d2:	3708      	adds	r7, #8
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7ff f91c 	bl	8006b24 <USBH_LL_Disconnect>
}
 80078ec:	bf00      	nop
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	460b      	mov	r3, r1
 80078fe:	70fb      	strb	r3, [r7, #3]
 8007900:	4613      	mov	r3, r2
 8007902:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b082      	sub	sp, #8
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800791e:	4618      	mov	r0, r3
 8007920:	f7ff f8cd 	bl	8006abe <USBH_LL_PortEnabled>
}
 8007924:	bf00      	nop
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800793a:	4618      	mov	r0, r3
 800793c:	f7ff f8cd 	bl	8006ada <USBH_LL_PortDisabled>
}
 8007940:	bf00      	nop
 8007942:	3708      	adds	r7, #8
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007956:	2b01      	cmp	r3, #1
 8007958:	d12a      	bne.n	80079b0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800795a:	4a18      	ldr	r2, [pc, #96]	; (80079bc <USBH_LL_Init+0x74>)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a15      	ldr	r2, [pc, #84]	; (80079bc <USBH_LL_Init+0x74>)
 8007966:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800796a:	4b14      	ldr	r3, [pc, #80]	; (80079bc <USBH_LL_Init+0x74>)
 800796c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007970:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007972:	4b12      	ldr	r3, [pc, #72]	; (80079bc <USBH_LL_Init+0x74>)
 8007974:	2208      	movs	r2, #8
 8007976:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007978:	4b10      	ldr	r3, [pc, #64]	; (80079bc <USBH_LL_Init+0x74>)
 800797a:	2201      	movs	r2, #1
 800797c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800797e:	4b0f      	ldr	r3, [pc, #60]	; (80079bc <USBH_LL_Init+0x74>)
 8007980:	2200      	movs	r2, #0
 8007982:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007984:	4b0d      	ldr	r3, [pc, #52]	; (80079bc <USBH_LL_Init+0x74>)
 8007986:	2202      	movs	r2, #2
 8007988:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800798a:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <USBH_LL_Init+0x74>)
 800798c:	2200      	movs	r2, #0
 800798e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007990:	480a      	ldr	r0, [pc, #40]	; (80079bc <USBH_LL_Init+0x74>)
 8007992:	f7fa fb96 	bl	80020c2 <HAL_HCD_Init>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d001      	beq.n	80079a0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800799c:	f7f9 f8da 	bl	8000b54 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80079a0:	4806      	ldr	r0, [pc, #24]	; (80079bc <USBH_LL_Init+0x74>)
 80079a2:	f7fa ff7a 	bl	800289a <HAL_HCD_GetCurrentFrame>
 80079a6:	4603      	mov	r3, r0
 80079a8:	4619      	mov	r1, r3
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f7ff f84e 	bl	8006a4c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80079b0:	2300      	movs	r3, #0
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	20000654 	.word	0x20000654

080079c0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80079cc:	2300      	movs	r3, #0
 80079ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7fa fee9 	bl	80027ae <HAL_HCD_Start>
 80079dc:	4603      	mov	r3, r0
 80079de:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80079e0:	7bfb      	ldrb	r3, [r7, #15]
 80079e2:	4618      	mov	r0, r3
 80079e4:	f000 f95c 	bl	8007ca0 <USBH_Get_USB_Status>
 80079e8:	4603      	mov	r3, r0
 80079ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a02:	2300      	movs	r3, #0
 8007a04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7fa fef1 	bl	80027f4 <HAL_HCD_Stop>
 8007a12:	4603      	mov	r3, r0
 8007a14:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007a16:	7bfb      	ldrb	r3, [r7, #15]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f000 f941 	bl	8007ca0 <USBH_Get_USB_Status>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a22:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007a34:	2301      	movs	r3, #1
 8007a36:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7fa ff39 	bl	80028b6 <HAL_HCD_GetCurrentSpeed>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d00c      	beq.n	8007a64 <USBH_LL_GetSpeed+0x38>
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d80d      	bhi.n	8007a6a <USBH_LL_GetSpeed+0x3e>
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d002      	beq.n	8007a58 <USBH_LL_GetSpeed+0x2c>
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d003      	beq.n	8007a5e <USBH_LL_GetSpeed+0x32>
 8007a56:	e008      	b.n	8007a6a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a5c:	e008      	b.n	8007a70 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	73fb      	strb	r3, [r7, #15]
    break;
 8007a62:	e005      	b.n	8007a70 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007a64:	2302      	movs	r3, #2
 8007a66:	73fb      	strb	r3, [r7, #15]
    break;
 8007a68:	e002      	b.n	8007a70 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	73fb      	strb	r3, [r7, #15]
    break;
 8007a6e:	bf00      	nop
  }
  return  speed;
 8007a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3710      	adds	r7, #16
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b084      	sub	sp, #16
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a82:	2300      	movs	r3, #0
 8007a84:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a86:	2300      	movs	r3, #0
 8007a88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7fa fecc 	bl	800282e <HAL_HCD_ResetPort>
 8007a96:	4603      	mov	r3, r0
 8007a98:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007a9a:	7bfb      	ldrb	r3, [r7, #15]
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f000 f8ff 	bl	8007ca0 <USBH_Get_USB_Status>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007aa6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007ac2:	78fa      	ldrb	r2, [r7, #3]
 8007ac4:	4611      	mov	r1, r2
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fa fed3 	bl	8002872 <HAL_HCD_HC_GetXferCount>
 8007acc:	4603      	mov	r3, r0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3708      	adds	r7, #8
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007ad6:	b590      	push	{r4, r7, lr}
 8007ad8:	b089      	sub	sp, #36	; 0x24
 8007ada:	af04      	add	r7, sp, #16
 8007adc:	6078      	str	r0, [r7, #4]
 8007ade:	4608      	mov	r0, r1
 8007ae0:	4611      	mov	r1, r2
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	70fb      	strb	r3, [r7, #3]
 8007ae8:	460b      	mov	r3, r1
 8007aea:	70bb      	strb	r3, [r7, #2]
 8007aec:	4613      	mov	r3, r2
 8007aee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007af0:	2300      	movs	r3, #0
 8007af2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007af4:	2300      	movs	r3, #0
 8007af6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007afe:	787c      	ldrb	r4, [r7, #1]
 8007b00:	78ba      	ldrb	r2, [r7, #2]
 8007b02:	78f9      	ldrb	r1, [r7, #3]
 8007b04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007b06:	9302      	str	r3, [sp, #8]
 8007b08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b0c:	9301      	str	r3, [sp, #4]
 8007b0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b12:	9300      	str	r3, [sp, #0]
 8007b14:	4623      	mov	r3, r4
 8007b16:	f7fa fb36 	bl	8002186 <HAL_HCD_HC_Init>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b1e:	7bfb      	ldrb	r3, [r7, #15]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f000 f8bd 	bl	8007ca0 <USBH_Get_USB_Status>
 8007b26:	4603      	mov	r3, r0
 8007b28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd90      	pop	{r4, r7, pc}

08007b34 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b44:	2300      	movs	r3, #0
 8007b46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007b4e:	78fa      	ldrb	r2, [r7, #3]
 8007b50:	4611      	mov	r1, r2
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7fa fba6 	bl	80022a4 <HAL_HCD_HC_Halt>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b5c:	7bfb      	ldrb	r3, [r7, #15]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f000 f89e 	bl	8007ca0 <USBH_Get_USB_Status>
 8007b64:	4603      	mov	r3, r0
 8007b66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b68:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3710      	adds	r7, #16
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007b72:	b590      	push	{r4, r7, lr}
 8007b74:	b089      	sub	sp, #36	; 0x24
 8007b76:	af04      	add	r7, sp, #16
 8007b78:	6078      	str	r0, [r7, #4]
 8007b7a:	4608      	mov	r0, r1
 8007b7c:	4611      	mov	r1, r2
 8007b7e:	461a      	mov	r2, r3
 8007b80:	4603      	mov	r3, r0
 8007b82:	70fb      	strb	r3, [r7, #3]
 8007b84:	460b      	mov	r3, r1
 8007b86:	70bb      	strb	r3, [r7, #2]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b90:	2300      	movs	r3, #0
 8007b92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007b9a:	787c      	ldrb	r4, [r7, #1]
 8007b9c:	78ba      	ldrb	r2, [r7, #2]
 8007b9e:	78f9      	ldrb	r1, [r7, #3]
 8007ba0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007ba4:	9303      	str	r3, [sp, #12]
 8007ba6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ba8:	9302      	str	r3, [sp, #8]
 8007baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bac:	9301      	str	r3, [sp, #4]
 8007bae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	4623      	mov	r3, r4
 8007bb6:	f7fa fb99 	bl	80022ec <HAL_HCD_HC_SubmitRequest>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007bbe:	7bfb      	ldrb	r3, [r7, #15]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 f86d 	bl	8007ca0 <USBH_Get_USB_Status>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007bca:	7bbb      	ldrb	r3, [r7, #14]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd90      	pop	{r4, r7, pc}

08007bd4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	460b      	mov	r3, r1
 8007bde:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007be6:	78fa      	ldrb	r2, [r7, #3]
 8007be8:	4611      	mov	r1, r2
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fa fe2d 	bl	800284a <HAL_HCD_HC_GetURBState>
 8007bf0:	4603      	mov	r3, r0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b082      	sub	sp, #8
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	460b      	mov	r3, r1
 8007c04:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d103      	bne.n	8007c18 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007c10:	78fb      	ldrb	r3, [r7, #3]
 8007c12:	4618      	mov	r0, r3
 8007c14:	f000 f870 	bl	8007cf8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007c18:	20c8      	movs	r0, #200	; 0xc8
 8007c1a:	f7f9 fb07 	bl	800122c <HAL_Delay>
  return USBH_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3708      	adds	r7, #8
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	460b      	mov	r3, r1
 8007c32:	70fb      	strb	r3, [r7, #3]
 8007c34:	4613      	mov	r3, r2
 8007c36:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007c3e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007c40:	78fb      	ldrb	r3, [r7, #3]
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	212c      	movs	r1, #44	; 0x2c
 8007c46:	fb01 f303 	mul.w	r3, r1, r3
 8007c4a:	4413      	add	r3, r2
 8007c4c:	333b      	adds	r3, #59	; 0x3b
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d009      	beq.n	8007c68 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007c54:	78fb      	ldrb	r3, [r7, #3]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	212c      	movs	r1, #44	; 0x2c
 8007c5a:	fb01 f303 	mul.w	r3, r1, r3
 8007c5e:	4413      	add	r3, r2
 8007c60:	3354      	adds	r3, #84	; 0x54
 8007c62:	78ba      	ldrb	r2, [r7, #2]
 8007c64:	701a      	strb	r2, [r3, #0]
 8007c66:	e008      	b.n	8007c7a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007c68:	78fb      	ldrb	r3, [r7, #3]
 8007c6a:	68fa      	ldr	r2, [r7, #12]
 8007c6c:	212c      	movs	r1, #44	; 0x2c
 8007c6e:	fb01 f303 	mul.w	r3, r1, r3
 8007c72:	4413      	add	r3, r2
 8007c74:	3355      	adds	r3, #85	; 0x55
 8007c76:	78ba      	ldrb	r2, [r7, #2]
 8007c78:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f7f9 facb 	bl	800122c <HAL_Delay>
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
	...

08007ca0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007cae:	79fb      	ldrb	r3, [r7, #7]
 8007cb0:	2b03      	cmp	r3, #3
 8007cb2:	d817      	bhi.n	8007ce4 <USBH_Get_USB_Status+0x44>
 8007cb4:	a201      	add	r2, pc, #4	; (adr r2, 8007cbc <USBH_Get_USB_Status+0x1c>)
 8007cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cba:	bf00      	nop
 8007cbc:	08007ccd 	.word	0x08007ccd
 8007cc0:	08007cd3 	.word	0x08007cd3
 8007cc4:	08007cd9 	.word	0x08007cd9
 8007cc8:	08007cdf 	.word	0x08007cdf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]
    break;
 8007cd0:	e00b      	b.n	8007cea <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007cd2:	2302      	movs	r3, #2
 8007cd4:	73fb      	strb	r3, [r7, #15]
    break;
 8007cd6:	e008      	b.n	8007cea <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	73fb      	strb	r3, [r7, #15]
    break;
 8007cdc:	e005      	b.n	8007cea <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007cde:	2302      	movs	r3, #2
 8007ce0:	73fb      	strb	r3, [r7, #15]
    break;
 8007ce2:	e002      	b.n	8007cea <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	73fb      	strb	r3, [r7, #15]
    break;
 8007ce8:	bf00      	nop
  }
  return usb_status;
 8007cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3714      	adds	r7, #20
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	4603      	mov	r3, r0
 8007d00:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8007d02:	79fb      	ldrb	r3, [r7, #7]
 8007d04:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007d06:	79fb      	ldrb	r3, [r7, #7]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d102      	bne.n	8007d12 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	73fb      	strb	r3, [r7, #15]
 8007d10:	e001      	b.n	8007d16 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8007d12:	2301      	movs	r3, #1
 8007d14:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007d16:	7bfb      	ldrb	r3, [r7, #15]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	4803      	ldr	r0, [pc, #12]	; (8007d2c <MX_DriverVbusFS+0x34>)
 8007d1e:	f7fa f99d 	bl	800205c <HAL_GPIO_WritePin>
}
 8007d22:	bf00      	nop
 8007d24:	3710      	adds	r7, #16
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	40020800 	.word	0x40020800

08007d30 <__errno>:
 8007d30:	4b01      	ldr	r3, [pc, #4]	; (8007d38 <__errno+0x8>)
 8007d32:	6818      	ldr	r0, [r3, #0]
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	2000002c 	.word	0x2000002c

08007d3c <__libc_init_array>:
 8007d3c:	b570      	push	{r4, r5, r6, lr}
 8007d3e:	4d0d      	ldr	r5, [pc, #52]	; (8007d74 <__libc_init_array+0x38>)
 8007d40:	4c0d      	ldr	r4, [pc, #52]	; (8007d78 <__libc_init_array+0x3c>)
 8007d42:	1b64      	subs	r4, r4, r5
 8007d44:	10a4      	asrs	r4, r4, #2
 8007d46:	2600      	movs	r6, #0
 8007d48:	42a6      	cmp	r6, r4
 8007d4a:	d109      	bne.n	8007d60 <__libc_init_array+0x24>
 8007d4c:	4d0b      	ldr	r5, [pc, #44]	; (8007d7c <__libc_init_array+0x40>)
 8007d4e:	4c0c      	ldr	r4, [pc, #48]	; (8007d80 <__libc_init_array+0x44>)
 8007d50:	f000 f8f8 	bl	8007f44 <_init>
 8007d54:	1b64      	subs	r4, r4, r5
 8007d56:	10a4      	asrs	r4, r4, #2
 8007d58:	2600      	movs	r6, #0
 8007d5a:	42a6      	cmp	r6, r4
 8007d5c:	d105      	bne.n	8007d6a <__libc_init_array+0x2e>
 8007d5e:	bd70      	pop	{r4, r5, r6, pc}
 8007d60:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d64:	4798      	blx	r3
 8007d66:	3601      	adds	r6, #1
 8007d68:	e7ee      	b.n	8007d48 <__libc_init_array+0xc>
 8007d6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d6e:	4798      	blx	r3
 8007d70:	3601      	adds	r6, #1
 8007d72:	e7f2      	b.n	8007d5a <__libc_init_array+0x1e>
 8007d74:	08007f80 	.word	0x08007f80
 8007d78:	08007f80 	.word	0x08007f80
 8007d7c:	08007f80 	.word	0x08007f80
 8007d80:	08007f84 	.word	0x08007f84

08007d84 <malloc>:
 8007d84:	4b02      	ldr	r3, [pc, #8]	; (8007d90 <malloc+0xc>)
 8007d86:	4601      	mov	r1, r0
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	f000 b863 	b.w	8007e54 <_malloc_r>
 8007d8e:	bf00      	nop
 8007d90:	2000002c 	.word	0x2000002c

08007d94 <free>:
 8007d94:	4b02      	ldr	r3, [pc, #8]	; (8007da0 <free+0xc>)
 8007d96:	4601      	mov	r1, r0
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	f000 b80b 	b.w	8007db4 <_free_r>
 8007d9e:	bf00      	nop
 8007da0:	2000002c 	.word	0x2000002c

08007da4 <memset>:
 8007da4:	4402      	add	r2, r0
 8007da6:	4603      	mov	r3, r0
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d100      	bne.n	8007dae <memset+0xa>
 8007dac:	4770      	bx	lr
 8007dae:	f803 1b01 	strb.w	r1, [r3], #1
 8007db2:	e7f9      	b.n	8007da8 <memset+0x4>

08007db4 <_free_r>:
 8007db4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007db6:	2900      	cmp	r1, #0
 8007db8:	d048      	beq.n	8007e4c <_free_r+0x98>
 8007dba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dbe:	9001      	str	r0, [sp, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f1a1 0404 	sub.w	r4, r1, #4
 8007dc6:	bfb8      	it	lt
 8007dc8:	18e4      	addlt	r4, r4, r3
 8007dca:	f000 f8ad 	bl	8007f28 <__malloc_lock>
 8007dce:	4a20      	ldr	r2, [pc, #128]	; (8007e50 <_free_r+0x9c>)
 8007dd0:	9801      	ldr	r0, [sp, #4]
 8007dd2:	6813      	ldr	r3, [r2, #0]
 8007dd4:	4615      	mov	r5, r2
 8007dd6:	b933      	cbnz	r3, 8007de6 <_free_r+0x32>
 8007dd8:	6063      	str	r3, [r4, #4]
 8007dda:	6014      	str	r4, [r2, #0]
 8007ddc:	b003      	add	sp, #12
 8007dde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007de2:	f000 b8a7 	b.w	8007f34 <__malloc_unlock>
 8007de6:	42a3      	cmp	r3, r4
 8007de8:	d90b      	bls.n	8007e02 <_free_r+0x4e>
 8007dea:	6821      	ldr	r1, [r4, #0]
 8007dec:	1862      	adds	r2, r4, r1
 8007dee:	4293      	cmp	r3, r2
 8007df0:	bf04      	itt	eq
 8007df2:	681a      	ldreq	r2, [r3, #0]
 8007df4:	685b      	ldreq	r3, [r3, #4]
 8007df6:	6063      	str	r3, [r4, #4]
 8007df8:	bf04      	itt	eq
 8007dfa:	1852      	addeq	r2, r2, r1
 8007dfc:	6022      	streq	r2, [r4, #0]
 8007dfe:	602c      	str	r4, [r5, #0]
 8007e00:	e7ec      	b.n	8007ddc <_free_r+0x28>
 8007e02:	461a      	mov	r2, r3
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	b10b      	cbz	r3, 8007e0c <_free_r+0x58>
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	d9fa      	bls.n	8007e02 <_free_r+0x4e>
 8007e0c:	6811      	ldr	r1, [r2, #0]
 8007e0e:	1855      	adds	r5, r2, r1
 8007e10:	42a5      	cmp	r5, r4
 8007e12:	d10b      	bne.n	8007e2c <_free_r+0x78>
 8007e14:	6824      	ldr	r4, [r4, #0]
 8007e16:	4421      	add	r1, r4
 8007e18:	1854      	adds	r4, r2, r1
 8007e1a:	42a3      	cmp	r3, r4
 8007e1c:	6011      	str	r1, [r2, #0]
 8007e1e:	d1dd      	bne.n	8007ddc <_free_r+0x28>
 8007e20:	681c      	ldr	r4, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	6053      	str	r3, [r2, #4]
 8007e26:	4421      	add	r1, r4
 8007e28:	6011      	str	r1, [r2, #0]
 8007e2a:	e7d7      	b.n	8007ddc <_free_r+0x28>
 8007e2c:	d902      	bls.n	8007e34 <_free_r+0x80>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	6003      	str	r3, [r0, #0]
 8007e32:	e7d3      	b.n	8007ddc <_free_r+0x28>
 8007e34:	6825      	ldr	r5, [r4, #0]
 8007e36:	1961      	adds	r1, r4, r5
 8007e38:	428b      	cmp	r3, r1
 8007e3a:	bf04      	itt	eq
 8007e3c:	6819      	ldreq	r1, [r3, #0]
 8007e3e:	685b      	ldreq	r3, [r3, #4]
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	bf04      	itt	eq
 8007e44:	1949      	addeq	r1, r1, r5
 8007e46:	6021      	streq	r1, [r4, #0]
 8007e48:	6054      	str	r4, [r2, #4]
 8007e4a:	e7c7      	b.n	8007ddc <_free_r+0x28>
 8007e4c:	b003      	add	sp, #12
 8007e4e:	bd30      	pop	{r4, r5, pc}
 8007e50:	200000b4 	.word	0x200000b4

08007e54 <_malloc_r>:
 8007e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e56:	1ccd      	adds	r5, r1, #3
 8007e58:	f025 0503 	bic.w	r5, r5, #3
 8007e5c:	3508      	adds	r5, #8
 8007e5e:	2d0c      	cmp	r5, #12
 8007e60:	bf38      	it	cc
 8007e62:	250c      	movcc	r5, #12
 8007e64:	2d00      	cmp	r5, #0
 8007e66:	4606      	mov	r6, r0
 8007e68:	db01      	blt.n	8007e6e <_malloc_r+0x1a>
 8007e6a:	42a9      	cmp	r1, r5
 8007e6c:	d903      	bls.n	8007e76 <_malloc_r+0x22>
 8007e6e:	230c      	movs	r3, #12
 8007e70:	6033      	str	r3, [r6, #0]
 8007e72:	2000      	movs	r0, #0
 8007e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e76:	f000 f857 	bl	8007f28 <__malloc_lock>
 8007e7a:	4921      	ldr	r1, [pc, #132]	; (8007f00 <_malloc_r+0xac>)
 8007e7c:	680a      	ldr	r2, [r1, #0]
 8007e7e:	4614      	mov	r4, r2
 8007e80:	b99c      	cbnz	r4, 8007eaa <_malloc_r+0x56>
 8007e82:	4f20      	ldr	r7, [pc, #128]	; (8007f04 <_malloc_r+0xb0>)
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	b923      	cbnz	r3, 8007e92 <_malloc_r+0x3e>
 8007e88:	4621      	mov	r1, r4
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	f000 f83c 	bl	8007f08 <_sbrk_r>
 8007e90:	6038      	str	r0, [r7, #0]
 8007e92:	4629      	mov	r1, r5
 8007e94:	4630      	mov	r0, r6
 8007e96:	f000 f837 	bl	8007f08 <_sbrk_r>
 8007e9a:	1c43      	adds	r3, r0, #1
 8007e9c:	d123      	bne.n	8007ee6 <_malloc_r+0x92>
 8007e9e:	230c      	movs	r3, #12
 8007ea0:	6033      	str	r3, [r6, #0]
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	f000 f846 	bl	8007f34 <__malloc_unlock>
 8007ea8:	e7e3      	b.n	8007e72 <_malloc_r+0x1e>
 8007eaa:	6823      	ldr	r3, [r4, #0]
 8007eac:	1b5b      	subs	r3, r3, r5
 8007eae:	d417      	bmi.n	8007ee0 <_malloc_r+0x8c>
 8007eb0:	2b0b      	cmp	r3, #11
 8007eb2:	d903      	bls.n	8007ebc <_malloc_r+0x68>
 8007eb4:	6023      	str	r3, [r4, #0]
 8007eb6:	441c      	add	r4, r3
 8007eb8:	6025      	str	r5, [r4, #0]
 8007eba:	e004      	b.n	8007ec6 <_malloc_r+0x72>
 8007ebc:	6863      	ldr	r3, [r4, #4]
 8007ebe:	42a2      	cmp	r2, r4
 8007ec0:	bf0c      	ite	eq
 8007ec2:	600b      	streq	r3, [r1, #0]
 8007ec4:	6053      	strne	r3, [r2, #4]
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	f000 f834 	bl	8007f34 <__malloc_unlock>
 8007ecc:	f104 000b 	add.w	r0, r4, #11
 8007ed0:	1d23      	adds	r3, r4, #4
 8007ed2:	f020 0007 	bic.w	r0, r0, #7
 8007ed6:	1ac2      	subs	r2, r0, r3
 8007ed8:	d0cc      	beq.n	8007e74 <_malloc_r+0x20>
 8007eda:	1a1b      	subs	r3, r3, r0
 8007edc:	50a3      	str	r3, [r4, r2]
 8007ede:	e7c9      	b.n	8007e74 <_malloc_r+0x20>
 8007ee0:	4622      	mov	r2, r4
 8007ee2:	6864      	ldr	r4, [r4, #4]
 8007ee4:	e7cc      	b.n	8007e80 <_malloc_r+0x2c>
 8007ee6:	1cc4      	adds	r4, r0, #3
 8007ee8:	f024 0403 	bic.w	r4, r4, #3
 8007eec:	42a0      	cmp	r0, r4
 8007eee:	d0e3      	beq.n	8007eb8 <_malloc_r+0x64>
 8007ef0:	1a21      	subs	r1, r4, r0
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	f000 f808 	bl	8007f08 <_sbrk_r>
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d1dd      	bne.n	8007eb8 <_malloc_r+0x64>
 8007efc:	e7cf      	b.n	8007e9e <_malloc_r+0x4a>
 8007efe:	bf00      	nop
 8007f00:	200000b4 	.word	0x200000b4
 8007f04:	200000b8 	.word	0x200000b8

08007f08 <_sbrk_r>:
 8007f08:	b538      	push	{r3, r4, r5, lr}
 8007f0a:	4d06      	ldr	r5, [pc, #24]	; (8007f24 <_sbrk_r+0x1c>)
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	4604      	mov	r4, r0
 8007f10:	4608      	mov	r0, r1
 8007f12:	602b      	str	r3, [r5, #0]
 8007f14:	f7f9 f8a6 	bl	8001064 <_sbrk>
 8007f18:	1c43      	adds	r3, r0, #1
 8007f1a:	d102      	bne.n	8007f22 <_sbrk_r+0x1a>
 8007f1c:	682b      	ldr	r3, [r5, #0]
 8007f1e:	b103      	cbz	r3, 8007f22 <_sbrk_r+0x1a>
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	20000958 	.word	0x20000958

08007f28 <__malloc_lock>:
 8007f28:	4801      	ldr	r0, [pc, #4]	; (8007f30 <__malloc_lock+0x8>)
 8007f2a:	f000 b809 	b.w	8007f40 <__retarget_lock_acquire_recursive>
 8007f2e:	bf00      	nop
 8007f30:	20000960 	.word	0x20000960

08007f34 <__malloc_unlock>:
 8007f34:	4801      	ldr	r0, [pc, #4]	; (8007f3c <__malloc_unlock+0x8>)
 8007f36:	f000 b804 	b.w	8007f42 <__retarget_lock_release_recursive>
 8007f3a:	bf00      	nop
 8007f3c:	20000960 	.word	0x20000960

08007f40 <__retarget_lock_acquire_recursive>:
 8007f40:	4770      	bx	lr

08007f42 <__retarget_lock_release_recursive>:
 8007f42:	4770      	bx	lr

08007f44 <_init>:
 8007f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f46:	bf00      	nop
 8007f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f4a:	bc08      	pop	{r3}
 8007f4c:	469e      	mov	lr, r3
 8007f4e:	4770      	bx	lr

08007f50 <_fini>:
 8007f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f52:	bf00      	nop
 8007f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f56:	bc08      	pop	{r3}
 8007f58:	469e      	mov	lr, r3
 8007f5a:	4770      	bx	lr
