============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:13:58 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1330            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1430          100     
                                              
             Setup:-      94                  
       Uncertainty:-      50                  
     Required Time:=    1286                  
      Launch Clock:-     100                  
         Data Path:-    1184                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[0]/CK                        -       -     R     (arrival)     11    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/Q                         -       CK->Q R     DFFRHQX8       9 27.6   103   329     429    (-,-) 
  g4707/Y                                                    -       A->Y  F     CLKINVX16      9 22.1    68    77     506    (-,-) 
  g4670__7098/Y                                              -       B->Y  R     MXI2X4         3  8.8    64   233     739    (-,-) 
  g4658__5477/Y                                              -       A->Y  F     NAND2X6        1  5.1    94    96     834    (-,-) 
  g4641__7482/Y                                              -       B->Y  R     NOR2X6         2  7.0    83    89     923    (-,-) 
  g4638/Y                                                    -       A->Y  F     CLKINVX4       1  5.8    58    72     995    (-,-) 
  g4630__2802/Y                                              -       B->Y  R     NAND2X8        2  6.8    50    47    1042    (-,-) 
  g4627__8428/Y                                              -       B->Y  F     NOR2X4         1  4.3    57    52    1094    (-,-) 
  g4623__5107/Y                                              -       B0->Y R     AOI21X4        1  4.5    82    80    1174    (-,-) 
  g4619__2398/Y                                              -       B0->Y F     OAI21X4        1  3.2   100   110    1284    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg/D <<<     -     F     DFFRHQX1       1    -     -     0    1284    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

