-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_stream_accel_dense is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    flat_to_dense_stream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_to_dense_stream_V_empty_n : IN STD_LOGIC;
    flat_to_dense_stream_V_read : OUT STD_LOGIC;
    filter : IN STD_LOGIC_VECTOR (1 downto 0);
    dense_to_softmax_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_to_softmax_stream_V_full_n : IN STD_LOGIC;
    dense_to_softmax_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of cnn_stream_accel_dense is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp1_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp1_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp1_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp1_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp1_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp1_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv10_C4 : STD_LOGIC_VECTOR (9 downto 0) := "0011000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_weights_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_0_ce0 : STD_LOGIC;
    signal dense_weights_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_1_ce0 : STD_LOGIC;
    signal dense_weights_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_2_ce0 : STD_LOGIC;
    signal dense_weights_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_3_ce0 : STD_LOGIC;
    signal dense_weights_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_4_ce0 : STD_LOGIC;
    signal dense_weights_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_5_ce0 : STD_LOGIC;
    signal dense_weights_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_6_ce0 : STD_LOGIC;
    signal dense_weights_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_7_ce0 : STD_LOGIC;
    signal dense_weights_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_8_ce0 : STD_LOGIC;
    signal dense_weights_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_weights_9_ce0 : STD_LOGIC;
    signal dense_weights_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal flat_to_dense_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal icmp_ln49_reg_577 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_to_softmax_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln60_reg_741 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_357 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_reg_368 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage5 : signal is "none";
    signal ap_block_state9_pp1_stage5_iter0 : BOOLEAN;
    signal ap_block_state19_pp1_stage5_iter1 : BOOLEAN;
    signal ap_block_pp1_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_state4_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage6 : signal is "none";
    signal ap_block_state10_pp1_stage6_iter0 : BOOLEAN;
    signal ap_block_state20_pp1_stage6_iter1 : BOOLEAN;
    signal ap_block_pp1_stage6_11001 : BOOLEAN;
    signal ap_block_state5_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state15_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal icmp_ln49_reg_577_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage7 : signal is "none";
    signal ap_block_state11_pp1_stage7_iter0 : BOOLEAN;
    signal ap_block_state21_pp1_stage7_iter1 : BOOLEAN;
    signal ap_block_pp1_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state6_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state16_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage8 : signal is "none";
    signal ap_block_state12_pp1_stage8_iter0 : BOOLEAN;
    signal ap_block_state22_pp1_stage8_iter1 : BOOLEAN;
    signal ap_block_pp1_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_state7_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_state17_pp1_stage3_iter1 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal reg_407 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage9 : signal is "none";
    signal ap_block_state13_pp1_stage9_iter0 : BOOLEAN;
    signal ap_block_state23_pp1_stage9_iter1 : BOOLEAN;
    signal ap_block_pp1_stage9_11001 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage4 : signal is "none";
    signal ap_block_state8_pp1_stage4_iter0 : BOOLEAN;
    signal ap_block_state18_pp1_stage4_iter1 : BOOLEAN;
    signal ap_block_pp1_stage4_11001 : BOOLEAN;
    signal grp_fu_379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_412 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_cast_fu_418_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal filter_cast_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_21_fu_422_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mul_fu_439_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_reg_509 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln49_fu_444_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_reg_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln49_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_631 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_0_load_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_1_load_reg_641 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_2_load_reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_3_load_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_4_load_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_5_load_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_6_load_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_7_load_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_8_load_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_weights_9_load_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_1_reg_691 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_2_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_3_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_4_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_5_reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_6_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_7_reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_8_reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_load_9_reg_731 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln60_fu_479_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state26_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state27_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln60_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_pp1_stage9_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state26 : STD_LOGIC;
    signal dense_array_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_array_ce0 : STD_LOGIC;
    signal dense_array_we0 : STD_LOGIC;
    signal dense_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_array_ce1 : STD_LOGIC;
    signal dense_array_we1 : STD_LOGIC;
    signal empty_reg_346 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond126_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_i_phi_fu_361_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal p_cast_fu_434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln56_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_cast_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal ap_block_pp1_stage4 : BOOLEAN;
    signal ap_block_pp1_stage5 : BOOLEAN;
    signal ap_block_pp1_stage6 : BOOLEAN;
    signal ap_block_pp1_stage7 : BOOLEAN;
    signal ap_block_pp1_stage8 : BOOLEAN;
    signal ap_block_pp1_stage9 : BOOLEAN;
    signal grp_fu_379_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_379_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_383_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_fu_439_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_fu_439_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_cast_fu_456_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_24_fu_460_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_379_ce : STD_LOGIC;
    signal grp_fu_383_ce : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal ap_block_pp1_stage4_subdone : BOOLEAN;
    signal ap_block_pp1_stage5_subdone : BOOLEAN;
    signal ap_block_pp1_stage6_subdone : BOOLEAN;
    signal ap_block_pp1_stage7_subdone : BOOLEAN;
    signal ap_block_pp1_stage8_subdone : BOOLEAN;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_mul_2ns_9ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_weights_9 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dense_dense_array IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dense_weights_0_U : component cnn_stream_accel_dense_dense_weights_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_0_address0,
        ce0 => dense_weights_0_ce0,
        q0 => dense_weights_0_q0);

    dense_weights_1_U : component cnn_stream_accel_dense_dense_weights_1
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_1_address0,
        ce0 => dense_weights_1_ce0,
        q0 => dense_weights_1_q0);

    dense_weights_2_U : component cnn_stream_accel_dense_dense_weights_2
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_2_address0,
        ce0 => dense_weights_2_ce0,
        q0 => dense_weights_2_q0);

    dense_weights_3_U : component cnn_stream_accel_dense_dense_weights_3
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_3_address0,
        ce0 => dense_weights_3_ce0,
        q0 => dense_weights_3_q0);

    dense_weights_4_U : component cnn_stream_accel_dense_dense_weights_4
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_4_address0,
        ce0 => dense_weights_4_ce0,
        q0 => dense_weights_4_q0);

    dense_weights_5_U : component cnn_stream_accel_dense_dense_weights_5
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_5_address0,
        ce0 => dense_weights_5_ce0,
        q0 => dense_weights_5_q0);

    dense_weights_6_U : component cnn_stream_accel_dense_dense_weights_6
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_6_address0,
        ce0 => dense_weights_6_ce0,
        q0 => dense_weights_6_q0);

    dense_weights_7_U : component cnn_stream_accel_dense_dense_weights_7
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_7_address0,
        ce0 => dense_weights_7_ce0,
        q0 => dense_weights_7_q0);

    dense_weights_8_U : component cnn_stream_accel_dense_dense_weights_8
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_8_address0,
        ce0 => dense_weights_8_ce0,
        q0 => dense_weights_8_q0);

    dense_weights_9_U : component cnn_stream_accel_dense_dense_weights_9
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_weights_9_address0,
        ce0 => dense_weights_9_ce0,
        q0 => dense_weights_9_q0);

    dense_array_U : component cnn_stream_accel_dense_dense_array
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_array_address0,
        ce0 => dense_array_ce0,
        we0 => dense_array_we0,
        d0 => dense_array_d0,
        q0 => dense_array_q0,
        address1 => dense_array_address1,
        ce1 => dense_array_ce1,
        we1 => dense_array_we1,
        d1 => reg_412,
        q1 => dense_array_q1);

    fadd_32ns_32ns_32_5_full_dsp_1_U66 : component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_379_p0,
        din1 => grp_fu_379_p1,
        ce => grp_fu_379_ce,
        dout => grp_fu_379_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U67 : component cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_383_p0,
        din1 => tmp_reg_631,
        ce => grp_fu_383_ce,
        dout => grp_fu_383_p2);

    mul_2ns_9ns_10_1_1_U68 : component cnn_stream_accel_mul_2ns_9ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        din0 => mul_fu_439_p0,
        din1 => mul_fu_439_p1,
        dout => mul_fu_439_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state26) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state26) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state26);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond126_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_reg_346 <= empty_21_fu_422_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_reg_346 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_reg_357 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                i_reg_357 <= add_ln49_reg_572;
            end if; 
        end if;
    end process;

    j_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                j_reg_368 <= ap_const_lv4_0;
            elsif (((icmp_ln60_fu_485_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                j_reg_368 <= add_ln60_fu_479_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                add_ln49_reg_572 <= add_ln49_fu_444_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_1_reg_691 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_2_reg_696 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_3_reg_701 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_4_reg_706 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_5_reg_711 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_6_reg_716 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                dense_array_load_7_reg_721 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                dense_array_load_8_reg_726 <= dense_array_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001))) then
                dense_array_load_9_reg_731 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                dense_array_load_reg_686 <= dense_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                dense_weights_0_load_reg_636 <= dense_weights_0_q0;
                dense_weights_1_load_reg_641 <= dense_weights_1_q0;
                dense_weights_2_load_reg_646 <= dense_weights_2_q0;
                dense_weights_3_load_reg_651 <= dense_weights_3_q0;
                dense_weights_4_load_reg_656 <= dense_weights_4_q0;
                dense_weights_5_load_reg_661 <= dense_weights_5_q0;
                dense_weights_6_load_reg_666 <= dense_weights_6_q0;
                dense_weights_7_load_reg_671 <= dense_weights_7_q0;
                dense_weights_8_load_reg_676 <= dense_weights_8_q0;
                dense_weights_9_load_reg_681 <= dense_weights_9_q0;
                tmp_reg_631 <= flat_to_dense_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    filter_cast_reg_496(1 downto 0) <= filter_cast_fu_418_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln49_reg_577 <= icmp_ln49_fu_450_p2;
                icmp_ln49_reg_577_pp1_iter1_reg <= icmp_ln49_reg_577;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln60_reg_741 <= icmp_ln60_fu_485_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                mul_reg_509 <= mul_fu_439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                reg_387 <= grp_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                reg_392 <= grp_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)))) then
                reg_397 <= grp_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001)))) then
                reg_402 <= grp_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001)))) then
                reg_407 <= grp_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then
                reg_412 <= grp_fu_379_p2;
            end if;
        end if;
    end process;
    filter_cast_reg_496(9 downto 2) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state2, icmp_ln49_fu_450_p2, ap_enable_reg_pp2_iter0, icmp_ln60_fu_485_p2, ap_block_pp1_stage0_subdone, ap_block_pp1_stage9_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0_subdone, exitcond126_fu_428_p2, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage3_subdone, ap_block_pp1_stage4_subdone, ap_block_pp1_stage5_subdone, ap_block_pp1_stage6_subdone, ap_block_pp1_stage7_subdone, ap_block_pp1_stage8_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond126_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((icmp_ln49_fu_450_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif ((((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((icmp_ln49_fu_450_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_pp1_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                end if;
            when ap_ST_fsm_pp1_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                end if;
            when ap_ST_fsm_pp1_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                end if;
            when ap_ST_fsm_pp1_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                end if;
            when ap_ST_fsm_pp1_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage8;
                end if;
            when ap_ST_fsm_pp1_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage9;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((icmp_ln60_fu_485_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((icmp_ln60_fu_485_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln49_fu_444_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_361_p4) + unsigned(ap_const_lv8_1));
    add_ln60_fu_479_p2 <= std_logic_vector(unsigned(j_reg_368) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage4 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage5 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage6 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage7 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage8 <= ap_CS_fsm(11);
    ap_CS_fsm_pp1_stage9 <= ap_CS_fsm(12);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(13);
    ap_CS_fsm_state28 <= ap_CS_fsm(15);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_11001_assign_proc : process(flat_to_dense_stream_V_empty_n, ap_enable_reg_pp1_iter0, icmp_ln49_reg_577)
    begin
                ap_block_pp1_stage1_11001 <= ((flat_to_dense_stream_V_empty_n = ap_const_logic_0) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(flat_to_dense_stream_V_empty_n, ap_enable_reg_pp1_iter0, icmp_ln49_reg_577)
    begin
                ap_block_pp1_stage1_subdone <= ((flat_to_dense_stream_V_empty_n = ap_const_logic_0) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(dense_to_softmax_stream_V_full_n, ap_enable_reg_pp2_iter1, icmp_ln60_reg_741)
    begin
                ap_block_pp2_stage0_01001 <= ((dense_to_softmax_stream_V_full_n = ap_const_logic_0) and (icmp_ln60_reg_741 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(dense_to_softmax_stream_V_full_n, ap_enable_reg_pp2_iter1, icmp_ln60_reg_741)
    begin
                ap_block_pp2_stage0_11001 <= ((dense_to_softmax_stream_V_full_n = ap_const_logic_0) and (icmp_ln60_reg_741 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(dense_to_softmax_stream_V_full_n, ap_enable_reg_pp2_iter1, icmp_ln60_reg_741)
    begin
                ap_block_pp2_stage0_subdone <= ((dense_to_softmax_stream_V_full_n = ap_const_logic_0) and (icmp_ln60_reg_741 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;

        ap_block_state10_pp1_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_pp2_stage0_iter1_assign_proc : process(dense_to_softmax_stream_V_full_n, icmp_ln60_reg_741)
    begin
                ap_block_state27_pp2_stage0_iter1 <= ((dense_to_softmax_stream_V_full_n = ap_const_logic_0) and (icmp_ln60_reg_741 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp1_stage1_iter0_assign_proc : process(flat_to_dense_stream_V_empty_n, icmp_ln49_reg_577)
    begin
                ap_block_state5_pp1_stage1_iter0 <= ((flat_to_dense_stream_V_empty_n = ap_const_logic_0) and (icmp_ln49_reg_577 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state4_assign_proc : process(icmp_ln49_fu_450_p2)
    begin
        if ((icmp_ln49_fu_450_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state26_assign_proc : process(icmp_ln60_fu_485_p2)
    begin
        if ((icmp_ln60_fu_485_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state26 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_361_p4_assign_proc : process(icmp_ln49_reg_577, i_reg_357, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, add_ln49_reg_572, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_i_phi_fu_361_p4 <= add_ln49_reg_572;
        else 
            ap_phi_mux_i_phi_fu_361_p4 <= i_reg_357;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage6, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage8, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage9, ap_CS_fsm_pp1_stage4, ap_CS_fsm_state2, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, p_cast_fu_434_p1, ap_block_pp1_stage2, ap_block_pp1_stage3, ap_block_pp1_stage4, ap_block_pp1_stage5, ap_block_pp1_stage6, ap_block_pp1_stage7, ap_block_pp1_stage8, ap_block_pp1_stage9)
    begin
        if ((((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1)))) then 
            dense_array_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_array_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_array_address0 <= p_cast_fu_434_p1(4 - 1 downto 0);
        else 
            dense_array_address0 <= "XXXX";
        end if; 
    end process;


    dense_array_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage6, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage8, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage9, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp2_iter0, ap_block_pp1_stage0, j_cast_fu_491_p1, ap_block_pp1_stage2, ap_block_pp1_stage3, ap_block_pp1_stage4, ap_block_pp1_stage5, ap_block_pp1_stage6, ap_block_pp1_stage7, ap_block_pp1_stage8, ap_block_pp1_stage9)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            dense_array_address1 <= j_cast_fu_491_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage8))) then 
            dense_array_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7))) then 
            dense_array_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage6))) then 
            dense_array_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            dense_array_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4))) then 
            dense_array_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3))) then 
            dense_array_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
            dense_array_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            dense_array_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage9)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            dense_array_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        else 
            dense_array_address1 <= "XXXX";
        end if; 
    end process;


    dense_array_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001, ap_CS_fsm_state2, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            dense_array_ce0 <= ap_const_logic_1;
        else 
            dense_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001)
    begin
        if ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            dense_array_ce1 <= ap_const_logic_1;
        else 
            dense_array_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, reg_412, ap_CS_fsm_state2, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            dense_array_d0 <= reg_412;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_array_d0 <= ap_const_lv32_0;
        else 
            dense_array_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_array_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, icmp_ln49_reg_577_pp1_iter1_reg, ap_CS_fsm_state2, ap_enable_reg_pp1_iter2, exitcond126_fu_428_p2)
    begin
        if ((((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond126_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            dense_array_we0 <= ap_const_logic_1;
        else 
            dense_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_block_pp1_stage1_11001, icmp_ln49_reg_577_pp1_iter1_reg, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001)
    begin
        if ((((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)) or ((icmp_ln49_reg_577_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            dense_array_we1 <= ap_const_logic_1;
        else 
            dense_array_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_stream_V_blk_n_assign_proc : process(dense_to_softmax_stream_V_full_n, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln60_reg_741)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln60_reg_741 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            dense_to_softmax_stream_V_blk_n <= dense_to_softmax_stream_V_full_n;
        else 
            dense_to_softmax_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dense_to_softmax_stream_V_din <= dense_array_q1;

    dense_to_softmax_stream_V_write_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln60_reg_741, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln60_reg_741 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            dense_to_softmax_stream_V_write <= ap_const_logic_1;
        else 
            dense_to_softmax_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_0_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_0_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_0_ce0 <= ap_const_logic_1;
        else 
            dense_weights_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_1_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_1_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_1_ce0 <= ap_const_logic_1;
        else 
            dense_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_2_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_2_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_2_ce0 <= ap_const_logic_1;
        else 
            dense_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_3_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_3_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_3_ce0 <= ap_const_logic_1;
        else 
            dense_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_4_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_4_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_4_ce0 <= ap_const_logic_1;
        else 
            dense_weights_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_5_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_5_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_5_ce0 <= ap_const_logic_1;
        else 
            dense_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_6_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_6_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_6_ce0 <= ap_const_logic_1;
        else 
            dense_weights_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_7_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_7_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_7_ce0 <= ap_const_logic_1;
        else 
            dense_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_8_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_8_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_8_ce0 <= ap_const_logic_1;
        else 
            dense_weights_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_weights_9_address0 <= zext_ln56_fu_465_p1(10 - 1 downto 0);

    dense_weights_9_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_weights_9_ce0 <= ap_const_logic_1;
        else 
            dense_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_21_fu_422_p2 <= std_logic_vector(unsigned(empty_reg_346) + unsigned(ap_const_lv4_1));
    empty_24_fu_460_p2 <= std_logic_vector(unsigned(i_cast_fu_456_p1) + unsigned(mul_reg_509));
    exitcond126_fu_428_p2 <= "1" when (empty_reg_346 = ap_const_lv4_A) else "0";
    filter_cast_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(filter),10));

    flat_to_dense_stream_V_blk_n_assign_proc : process(flat_to_dense_stream_V_empty_n, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, icmp_ln49_reg_577)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            flat_to_dense_stream_V_blk_n <= flat_to_dense_stream_V_empty_n;
        else 
            flat_to_dense_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    flat_to_dense_stream_V_read_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln49_reg_577, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln49_reg_577 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            flat_to_dense_stream_V_read <= ap_const_logic_1;
        else 
            flat_to_dense_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_379_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            grp_fu_379_ce <= ap_const_logic_1;
        else 
            grp_fu_379_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_379_p0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage6, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage8, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage9, ap_CS_fsm_pp1_stage4, dense_array_load_reg_686, dense_array_load_1_reg_691, dense_array_load_2_reg_696, dense_array_load_3_reg_701, dense_array_load_4_reg_706, dense_array_load_5_reg_711, dense_array_load_6_reg_716, dense_array_load_7_reg_721, dense_array_load_8_reg_726, dense_array_load_9_reg_731, ap_block_pp1_stage0, ap_block_pp1_stage2, ap_block_pp1_stage3, ap_block_pp1_stage4, ap_block_pp1_stage5, ap_block_pp1_stage6, ap_block_pp1_stage7, ap_block_pp1_stage8, ap_block_pp1_stage9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            grp_fu_379_p0 <= dense_array_load_9_reg_731;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4))) then 
            grp_fu_379_p0 <= dense_array_load_8_reg_726;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3))) then 
            grp_fu_379_p0 <= dense_array_load_7_reg_721;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
            grp_fu_379_p0 <= dense_array_load_6_reg_716;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_fu_379_p0 <= dense_array_load_5_reg_711;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            grp_fu_379_p0 <= dense_array_load_4_reg_706;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_379_p0 <= dense_array_load_3_reg_701;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_379_p0 <= dense_array_load_2_reg_696;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_379_p0 <= dense_array_load_1_reg_691;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_379_p0 <= dense_array_load_reg_686;
        else 
            grp_fu_379_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_379_p1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, reg_387, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, reg_392, ap_CS_fsm_pp1_stage6, reg_397, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, reg_402, ap_CS_fsm_pp1_stage8, ap_CS_fsm_pp1_stage3, reg_407, ap_CS_fsm_pp1_stage9, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage0, ap_block_pp1_stage2, ap_block_pp1_stage3, ap_block_pp1_stage4, ap_block_pp1_stage5, ap_block_pp1_stage6, ap_block_pp1_stage7, ap_block_pp1_stage8, ap_block_pp1_stage9)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage5)))) then 
            grp_fu_379_p1 <= reg_407;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            grp_fu_379_p1 <= reg_402;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            grp_fu_379_p1 <= reg_397;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            grp_fu_379_p1 <= reg_392;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1)))) then 
            grp_fu_379_p1 <= reg_387;
        else 
            grp_fu_379_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_383_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            grp_fu_383_ce <= ap_const_logic_1;
        else 
            grp_fu_383_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_383_p0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage6, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage8, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage9, ap_CS_fsm_pp1_stage4, dense_weights_0_load_reg_636, dense_weights_1_load_reg_641, dense_weights_2_load_reg_646, dense_weights_3_load_reg_651, dense_weights_4_load_reg_656, dense_weights_5_load_reg_661, dense_weights_6_load_reg_666, dense_weights_7_load_reg_671, dense_weights_8_load_reg_676, dense_weights_9_load_reg_681, ap_block_pp1_stage0, ap_block_pp1_stage2, ap_block_pp1_stage3, ap_block_pp1_stage4, ap_block_pp1_stage5, ap_block_pp1_stage6, ap_block_pp1_stage7, ap_block_pp1_stage8, ap_block_pp1_stage9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_fu_383_p0 <= dense_weights_9_load_reg_681;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            grp_fu_383_p0 <= dense_weights_8_load_reg_676;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_7_load_reg_671;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_const_boolean_0 = ap_block_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_6_load_reg_666;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_5_load_reg_661;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_4_load_reg_656;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_3_load_reg_651;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_2_load_reg_646;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_1_load_reg_641;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            grp_fu_383_p0 <= dense_weights_0_load_reg_636;
        else 
            grp_fu_383_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_cast_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_361_p4),10));
    icmp_ln49_fu_450_p2 <= "1" when (ap_phi_mux_i_phi_fu_361_p4 = ap_const_lv8_C4) else "0";
    icmp_ln60_fu_485_p2 <= "1" when (j_reg_368 = ap_const_lv4_A) else "0";
    j_cast_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_368),64));
    mul_fu_439_p0 <= filter_cast_reg_496(2 - 1 downto 0);
    mul_fu_439_p1 <= ap_const_lv10_C4(9 - 1 downto 0);
    p_cast_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_346),64));
    zext_ln56_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_24_fu_460_p2),64));
end behav;
