--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise Z:/xl/CHK/lab1/lab1/lab1.ise -intstyle ise -e
3 -s 5 -xml picoblaze_top picoblaze_top.ncd -o picoblaze_top.twr
picoblaze_top.pcf -ucf Nexys2_sw_leds_Lvcmos33_drive2_50mgh.ucf

Design file:              picoblaze_top.ncd
Physical constraint file: picoblaze_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;

 6086 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.714ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.714|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 6086 paths, 0 nets, and 925 connections

Design statistics:
   Minimum period:  15.714ns   (Maximum frequency:  63.638MHz)


Analysis completed Wed Dec 03 00:39:02 2025
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



