-DesignTarget: cache
-CacheAccessMode: Sequential
-Associativity (for cache only): 16
//-DesignTarget: RAM
-ProcessNode: 65

-Capacity (MB): 16
-WordWidth (bit): 512

-DeviceRoadmap: LOP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree
//-Routing: Non-H-tree

-InternalSensing: true

-MemoryCellInputFile: config/sample_SOTRAM.cell

-Temperature (K): 350

-EnablePruning: Yes
-OptimizationTarget: ReadLatency
//-OptimizationTarget: Full
//-OptimizationTarget: WriteLatency

-BufferDesignOptimization: latency

-ForceBankA (Total AxB): 8x1
//-ForceBank (Total AxB, Active CxD): 4x4, 1x4
//-ForceMatA (Total AxB): 2x4
//-ForceMat (Total AxB, Active CxD): 2x2, 1x2
//-ForceMuxSenseAmp: 32
//-ForceMuxOutputLev1: 1 
//-ForceMuxOutputLev2: 1

-StackedDieCount: 1

