entity g10_MAC is
port ( x : in std_logic_vector (?? downto 0); -- first input, you have to first calculate length
 y : in std_logic_vector (?? downto 0); -- second input, replace ?? with your length
 N : in std_logic_vector (9 downto 0); -- total number of inputs
 clk : in std_logic; -- clock
 rst : in std_logic; -- asynchronous reset (active-high)
 mac : out std_logic_vector (?? downto 0); -- output of MAC unit, replace the length
 ready : out std_logic); -- denotes the validity of the mac signal
end g10_MAC;

architecture a0 for g10_MAC is
begin

end a0