 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Thu Aug 15 19:51:53 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.68       0.68 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.68       0.68 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.68       0.68 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.68       0.68 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.68       0.68 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.68       0.68 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.68       0.68 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.68 r
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX1M)                     0.85       0.85 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.85 r
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/U104/Y (AOI22X1M)                                0.47       1.40 r
  U0_ALU/U103/Y (OAI211X1M)                               0.57       1.97 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                     0.00       1.97 f
  data arrival time                                                  1.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        2.19


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (SDFFRHQX8M)              0.58       0.58 f
  U0_RegFile/REG1[0] (RegFile_test_1)                     0.00       0.58 f
  U0_ALU/B[0] (ALU_test_1)                                0.00       0.58 f
  U0_ALU/mult_53/B[0] (ALU_DW02_mult_0)                   0.00       0.58 f
  U0_ALU/mult_53/U19/Y (CLKINVX4M)                        0.83       1.41 r
  U0_ALU/mult_53/U49/Y (NOR2X2M)                          0.34       1.74 f
  U0_ALU/mult_53/PRODUCT[0] (ALU_DW02_mult_0)             0.00       1.74 f
  U0_ALU/U13/Y (AO21X4M)                                  0.33       2.08 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX1M)                     0.00       2.08 f
  data arrival time                                                  2.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRHQX8M)              0.59       0.59 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.59 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.59 f
  U0_ALU/U164/Y (AOI221X2M)                               0.67       1.26 r
  U0_ALU/U137/Y (AND4X2M)                                 0.42       1.68 r
  U0_ALU/U136/Y (OAI2BB2X1M)                              0.38       2.07 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                     0.00       2.07 f
  data arrival time                                                  2.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 r
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 r
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 r
  U0_ALU/U6/Y (BUFX32M)                                   0.31       0.98 r
  U0_ALU/U158/Y (AOI221X2M)                               0.26       1.24 f
  U0_ALU/U125/Y (AOI31X2M)                                0.54       1.78 r
  U0_ALU/U124/Y (AO21XLM)                                 0.56       2.34 r
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       2.34 r
  data arrival time                                                  2.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        2.49


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (SDFFRQX4M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (SDFFRQX4M)          0.97       0.97 r
  U0_SYS_CTRL/U12/Y (NOR2X4M)                             0.50       1.47 f
  U0_SYS_CTRL/U23/Y (NAND3X6M)                            0.70       2.16 r
  U0_SYS_CTRL/U17/Y (INVX4M)                              0.50       2.66 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       2.66 f
  U0_ALU/EN (ALU_test_1)                                  0.00       2.66 f
  U0_ALU/OUT_VALID_reg/D (SDFFRQX2M)                      0.00       2.66 f
  data arrival time                                                  2.66

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        2.85


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (SDFFRQX4M)               0.58       0.58 f
  U0_RegFile/U5/Y (CLKINVX24M)                            0.11       0.69 r
  U0_RegFile/U6/Y (INVX32M)                               0.09       0.78 f
  U0_RegFile/REG1[1] (RegFile_test_1)                     0.00       0.78 f
  U0_ALU/B[1] (ALU_test_1)                                0.00       0.78 f
  U0_ALU/U180/Y (CLKINVX2M)                               0.54       1.32 r
  U0_ALU/U110/Y (AOI211X2M)                               0.37       1.69 f
  U0_ALU/U12/Y (AOI31X2M)                                 0.52       2.21 r
  U0_ALU/U30/Y (AO21XLM)                                  0.56       2.77 r
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                     0.00       2.77 r
  data arrival time                                                  2.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (SDFFRHQX8M)              0.55       0.55 f
  U0_RegFile/REG1[4] (RegFile_test_1)                     0.00       0.55 f
  U0_ALU/B[4] (ALU_test_1)                                0.00       0.55 f
  U0_ALU/add_47/B[4] (ALU_DW01_add_0)                     0.00       0.55 f
  U0_ALU/add_47/U1_4/S (ADDFX2M)                          0.64       1.19 r
  U0_ALU/add_47/SUM[4] (ALU_DW01_add_0)                   0.00       1.19 r
  U0_ALU/U96/Y (AOI22X1M)                                 0.39       1.58 f
  U0_ALU/U95/Y (AOI31X1M)                                 0.71       2.29 r
  U0_ALU/U94/Y (AO21XLM)                                  0.57       2.86 r
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                     0.00       2.86 r
  data arrival time                                                  2.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (SDFFRHQX8M)              0.59       0.59 f
  U0_RegFile/REG1[2] (RegFile_test_1)                     0.00       0.59 f
  U0_ALU/B[2] (ALU_test_1)                                0.00       0.59 f
  U0_ALU/add_47/B[2] (ALU_DW01_add_0)                     0.00       0.59 f
  U0_ALU/add_47/U1_2/S (ADDFX2M)                          0.65       1.25 r
  U0_ALU/add_47/SUM[2] (ALU_DW01_add_0)                   0.00       1.25 r
  U0_ALU/U91/Y (AOI22X1M)                                 0.39       1.63 f
  U0_ALU/U90/Y (AOI31X1M)                                 0.71       2.35 r
  U0_ALU/U31/Y (AO21XLM)                                  0.57       2.92 r
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                     0.00       2.92 r
  data arrival time                                                  2.92

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (SDFFRHQX8M)              0.55       0.55 f
  U0_RegFile/REG1[4] (RegFile_test_1)                     0.00       0.55 f
  U0_ALU/B[4] (ALU_test_1)                                0.00       0.55 f
  U0_ALU/div_56/b[4] (ALU_DW_div_uns_0)                   0.00       0.55 f
  U0_ALU/div_56/U8/Y (INVX12M)                            0.35       0.90 r
  U0_ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.33       1.23 r
  U0_ALU/div_56/U21/Y (AND2X12M)                          0.32       1.55 r
  U0_ALU/div_56/quotient[3] (ALU_DW_div_uns_0)            0.00       1.55 r
  U0_ALU/U93/Y (AOI222X2M)                                0.31       1.86 f
  U0_ALU/U99/Y (AOI31X2M)                                 0.54       2.39 r
  U0_ALU/U98/Y (AO21XLM)                                  0.56       2.95 r
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                     0.00       2.95 r
  data arrival time                                                  2.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (SDFFRHQX8M)              0.58       0.58 f
  U0_RegFile/REG1[0] (RegFile_test_1)                     0.00       0.58 f
  U0_ALU/B[0] (ALU_test_1)                                0.00       0.58 f
  U0_ALU/mult_53/B[0] (ALU_DW02_mult_0)                   0.00       0.58 f
  U0_ALU/mult_53/U19/Y (CLKINVX4M)                        0.83       1.41 r
  U0_ALU/mult_53/U112/Y (NOR2X2M)                         0.34       1.74 f
  U0_ALU/mult_53/S1_5_0/S (ADDFX2M)                       0.61       2.35 r
  U0_ALU/mult_53/FS_1/A[3] (ALU_DW01_add_1)               0.00       2.35 r
  U0_ALU/mult_53/FS_1/SUM[3] (ALU_DW01_add_1)             0.00       2.35 r
  U0_ALU/mult_53/PRODUCT[5] (ALU_DW02_mult_0)             0.00       2.35 r
  U0_ALU/U120/Y (AO21XLM)                                 0.62       2.98 r
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                     0.00       2.98 r
  data arrival time                                                  2.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (SDFFRHQX8M)             0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (SDFFRHQX8M)              0.59       0.59 f
  U0_RegFile/REG1[7] (RegFile_test_1)                     0.00       0.59 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.59 f
  U0_ALU/mult_53/B[7] (ALU_DW02_mult_0)                   0.00       0.59 f
  U0_ALU/mult_53/U16/Y (CLKINVX4M)                        0.84       1.43 r
  U0_ALU/mult_53/U15/Y (NOR2X2M)                          0.49       1.92 f
  U0_ALU/mult_53/U22/Y (AND2X2M)                          0.39       2.31 f
  U0_ALU/mult_53/FS_1/B[13] (ALU_DW01_add_1)              0.00       2.31 f
  U0_ALU/mult_53/FS_1/U26/Y (CLKXOR2X2M)                  0.38       2.69 r
  U0_ALU/mult_53/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       2.69 r
  U0_ALU/mult_53/PRODUCT[15] (ALU_DW02_mult_0)            0.00       2.69 r
  U0_ALU/U74/Y (OAI2BB1XLM)                               0.57       3.25 r
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                    0.00       3.25 r
  data arrival time                                                  3.25

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                        3.40


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/sub_50/A[7] (ALU_DW01_sub_0)                     0.00       0.93 f
  U0_ALU/sub_50/U2_7/CO (ADDFX2M)                         0.57       1.50 f
  U0_ALU/sub_50/U3/Y (INVX2M)                             0.24       1.75 r
  U0_ALU/sub_50/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.75 r
  U0_ALU/U102/Y (AND2X2M)                                 0.33       2.08 r
  U0_ALU/U25/Y (OAI31X2M)                                 0.28       2.36 f
  U0_ALU/U24/Y (BUFX4M)                                   0.52       2.88 f
  U0_ALU/U71/Y (OAI2BB1XLM)                               0.62       3.51 r
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                    0.00       3.51 r
  data arrival time                                                  3.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/sub_50/A[7] (ALU_DW01_sub_0)                     0.00       0.93 f
  U0_ALU/sub_50/U2_7/CO (ADDFX2M)                         0.57       1.50 f
  U0_ALU/sub_50/U3/Y (INVX2M)                             0.24       1.75 r
  U0_ALU/sub_50/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.75 r
  U0_ALU/U102/Y (AND2X2M)                                 0.33       2.08 r
  U0_ALU/U25/Y (OAI31X2M)                                 0.28       2.36 f
  U0_ALU/U24/Y (BUFX4M)                                   0.52       2.88 f
  U0_ALU/U69/Y (OAI2BB1XLM)                               0.62       3.51 r
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                    0.00       3.51 r
  data arrival time                                                  3.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/sub_50/A[7] (ALU_DW01_sub_0)                     0.00       0.93 f
  U0_ALU/sub_50/U2_7/CO (ADDFX2M)                         0.57       1.50 f
  U0_ALU/sub_50/U3/Y (INVX2M)                             0.24       1.75 r
  U0_ALU/sub_50/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.75 r
  U0_ALU/U102/Y (AND2X2M)                                 0.33       2.08 r
  U0_ALU/U25/Y (OAI31X2M)                                 0.28       2.36 f
  U0_ALU/U24/Y (BUFX4M)                                   0.52       2.88 f
  U0_ALU/U68/Y (OAI2BB1XLM)                               0.62       3.51 r
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                     0.00       3.51 r
  data arrival time                                                  3.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/sub_50/A[7] (ALU_DW01_sub_0)                     0.00       0.93 f
  U0_ALU/sub_50/U2_7/CO (ADDFX2M)                         0.57       1.50 f
  U0_ALU/sub_50/U3/Y (INVX2M)                             0.24       1.75 r
  U0_ALU/sub_50/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.75 r
  U0_ALU/U102/Y (AND2X2M)                                 0.33       2.08 r
  U0_ALU/U25/Y (OAI31X2M)                                 0.28       2.36 f
  U0_ALU/U24/Y (BUFX4M)                                   0.52       2.88 f
  U0_ALU/U72/Y (OAI2BB1XLM)                               0.62       3.51 r
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                    0.00       3.51 r
  data arrival time                                                  3.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/sub_50/A[7] (ALU_DW01_sub_0)                     0.00       0.93 f
  U0_ALU/sub_50/U2_7/CO (ADDFX2M)                         0.57       1.50 f
  U0_ALU/sub_50/U3/Y (INVX2M)                             0.24       1.75 r
  U0_ALU/sub_50/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.75 r
  U0_ALU/U102/Y (AND2X2M)                                 0.33       2.08 r
  U0_ALU/U25/Y (OAI31X2M)                                 0.28       2.36 f
  U0_ALU/U24/Y (BUFX4M)                                   0.52       2.88 f
  U0_ALU/U70/Y (OAI2BB1XLM)                               0.62       3.51 r
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                    0.00       3.51 r
  data arrival time                                                  3.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (SDFFRQX4M)               0.67       0.67 f
  U0_RegFile/REG0[7] (RegFile_test_1)                     0.00       0.67 f
  U0_ALU/A[7] (ALU_test_1)                                0.00       0.67 f
  U0_ALU/U6/Y (BUFX32M)                                   0.26       0.93 f
  U0_ALU/sub_50/A[7] (ALU_DW01_sub_0)                     0.00       0.93 f
  U0_ALU/sub_50/U2_7/CO (ADDFX2M)                         0.57       1.50 f
  U0_ALU/sub_50/U3/Y (INVX2M)                             0.24       1.75 r
  U0_ALU/sub_50/DIFF[8] (ALU_DW01_sub_0)                  0.00       1.75 r
  U0_ALU/U102/Y (AND2X2M)                                 0.33       2.08 r
  U0_ALU/U25/Y (OAI31X2M)                                 0.28       2.36 f
  U0_ALU/U24/Y (BUFX4M)                                   0.52       2.88 f
  U0_ALU/U73/Y (OAI2BB1XLM)                               0.62       3.51 r
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                    0.00       3.51 r
  data arrival time                                                  3.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U30/Y (OAI211X2M)        0.64      55.27 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (SDFFRQX2M)
                                                          0.00      55.27 r
  data arrival time                                                 55.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                -55.27
  --------------------------------------------------------------------------
  slack (MET)                                                       55.38


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/S_DATA (data_sampling_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/U23/Y (NAND2X2M)
                                                          0.73      55.36 r
  U0_UART/U0_UART_RX/U0_data_sampling/U31/Y (OAI32X2M)
                                                          0.31      55.67 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRQX2M)
                                                          0.00      55.67 f
  data arrival time                                                 55.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -55.67
  --------------------------------------------------------------------------
  slack (MET)                                                       55.82


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/S_DATA (data_sampling_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/U23/Y (NAND2X2M)
                                                          0.73      55.36 r
  U0_UART/U0_UART_RX/U0_data_sampling/U35/Y (OAI32X2M)
                                                          0.31      55.67 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (SDFFRQX2M)
                                                          0.00      55.67 f
  data arrival time                                                 55.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -55.67
  --------------------------------------------------------------------------
  slack (MET)                                                       55.82


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/S_DATA (data_sampling_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/U23/Y (NAND2X2M)
                                                          0.73      55.36 r
  U0_UART/U0_UART_RX/U0_data_sampling/U37/Y (OAI32X2M)
                                                          0.31      55.67 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (SDFFRQX2M)
                                                          0.00      55.67 f
  data arrival time                                                 55.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -55.67
  --------------------------------------------------------------------------
  slack (MET)                                                       55.82


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.68      54.94 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.94 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.76      55.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U28/Y (NOR2X2M)          0.43      56.14 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.14 f
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk_test_1)
                                                          0.00      56.14 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.46      56.60 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFRQX2M)
                                                          0.00      56.60 f
  data arrival time                                                 56.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -56.60
  --------------------------------------------------------------------------
  slack (MET)                                                       56.74


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U23/Y (NAND2X2M)         0.62      56.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      56.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/U18/Y (INVX2M)      0.56      56.55 f
  U0_UART/U0_UART_RX/U0_data_sampling/U41/Y (AOI21X2M)
                                                          0.46      57.01 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFRQX2M)
                                                          0.00      57.01 r
  data arrival time                                                 57.01

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                -57.01
  --------------------------------------------------------------------------
  slack (MET)                                                       57.14


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (AOI21X2M)
                                                          0.45      56.77 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U39/Y (OAI21X2M)
                                                          0.51      57.28 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFSRX2M)
                                                          0.00      57.28 r
  data arrival time                                                 57.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -57.28
  --------------------------------------------------------------------------
  slack (MET)                                                       57.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (AOI21X2M)
                                                          0.59      56.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (OAI21X2M)
                                                          0.55      57.47 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (SDFFRQX4M)
                                                          0.00      57.47 r
  data arrival time                                                 57.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                -57.47
  --------------------------------------------------------------------------
  slack (MET)                                                       57.59


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI32X2M)
                                                          0.89      57.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFRQX4M)
                                                          0.00      57.96 r
  data arrival time                                                 57.96

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -57.96
  --------------------------------------------------------------------------
  slack (MET)                                                       58.11


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (AOI21X2M)
                                                          0.59      56.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI21X2M)
                                                          0.50      57.43 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (AOI32X1M)
                                                          0.47      57.90 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (INVX2M)
                                                          0.33      58.23 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (SDFFRQX4M)
                                                          0.00      58.23 r
  data arrival time                                                 58.23

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                -58.23
  --------------------------------------------------------------------------
  slack (MET)                                                       58.34


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X4M)
                                                          0.80      57.87 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (INVX4M)
                                                          0.69      58.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (NOR2X2M)
                                                          0.54      59.10 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (SDFFRQX4M)
                                                          0.00      59.10 r
  data arrival time                                                 59.10

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -59.10
  --------------------------------------------------------------------------
  slack (MET)                                                       59.24


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X4M)
                                                          0.80      57.87 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (INVX4M)
                                                          0.69      58.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2BX2M)
                                                          0.54      59.11 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (SDFFRQX2M)
                                                          0.00      59.11 r
  data arrival time                                                 59.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -59.11
  --------------------------------------------------------------------------
  slack (MET)                                                       59.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X4M)
                                                          0.80      57.87 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (INVX4M)
                                                          0.69      58.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2BX2M)
                                                          0.54      59.11 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (SDFFRQX4M)
                                                          0.00      59.11 r
  data arrival time                                                 59.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -59.11
  --------------------------------------------------------------------------
  slack (MET)                                                       59.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X4M)
                                                          0.80      57.87 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (INVX4M)
                                                          0.69      58.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (NOR2BX2M)
                                                          0.54      59.11 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (SDFFRQX4M)
                                                          0.00      59.11 r
  data arrival time                                                 59.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -59.11
  --------------------------------------------------------------------------
  slack (MET)                                                       59.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X4M)
                                                          0.80      57.87 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (INVX4M)
                                                          0.69      58.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (NOR2BX2M)
                                                          0.54      59.11 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (SDFFRQX4M)
                                                          0.00      59.11 r
  data arrival time                                                 59.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                -59.11
  --------------------------------------------------------------------------
  slack (MET)                                                       59.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.37      54.63 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00      54.63 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      54.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (OAI2BB1X2M)       0.75      55.38 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)         0.95      56.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      56.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX2M)
                                                          0.74      57.07 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X4M)
                                                          0.80      57.87 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y (INVX4M)
                                                          0.69      58.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (NOR2X1M)
                                                          0.70      59.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (SDFFRQX4M)
                                                          0.00      59.26 r
  data arrival time                                                 59.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -59.26
  --------------------------------------------------------------------------
  slack (MET)                                                       59.42


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (SDFFRQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (SDFFRQX4M)               0.58       0.58 f
  U0_RegFile/U3/Y (CLKINVX24M)                            0.16       0.74 r
  U0_RegFile/regArr_reg[1][6]/SI (SDFFRHQX8M)             0.00       0.74 r
  data arrival time                                                  0.74

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][6]/CK (SDFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)               0.63       0.63 f
  U1_RST_SYNC/sync_reg_reg[1]/D (SDFFRQX2M)               0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (SDFFRQX2M)               0.63       0.63 f
  U0_ref_sync/sync_reg_reg[1]/D (SDFFRQX2M)               0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)               0.68       0.68 r
  U1_RST_SYNC/sync_reg_reg[1]/SI (SDFFRQX2M)              0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (SDFFRQX2M)               0.68       0.68 r
  U0_ref_sync/sync_reg_reg[1]/SI (SDFFRQX2M)              0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_ref_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/enable_flop_reg/Q (SDFFRQX2M)               0.68       0.68 r
  U0_ref_sync/enable_pulse_d_reg/SI (SDFFRQX4M)           0.00       0.68 r
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX4M)           0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)
                                                          0.69       0.69 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)
                                                          0.69       0.69 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)
                                                          0.69       0.69 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSX1M)                0.72       0.72 r
  U0_RegFile/regArr_reg[3][0]/SI (SDFFRQX2M)              0.00       0.72 r
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_RegFile/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][0]/CK (SDFFSX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][0]/Q (SDFFSX1M)                0.72       0.72 r
  U0_RegFile/regArr_reg[2][1]/SI (SDFFRQX2M)              0.00       0.72 r
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_ref_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/sync_reg_reg[1]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_ref_sync/enable_flop_reg/D (SDFFRQX2M)               0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]/SI (SDFFRQX4M)      0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]/CK (SDFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[6]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[7]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[7]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[5]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[6]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[4]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[5]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[3]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[4]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[2]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[3]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[1]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[2]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[0]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/RdData_reg[1]/SI (SDFFRQX2M)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[7]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[7]/Q (SDFFRQX2M)                  0.72       0.72 f
  U0_RegFile/regArr_reg[0][0]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][7]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][7]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[12][0]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][6]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][6]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][7]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][7]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][5]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][5]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][6]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][6]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][4]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][4]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][5]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][5]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][3]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][4]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][4]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][2]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][2]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][3]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][3]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][1]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][2]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[11][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[11][0]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][1]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][7]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][7]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[11][0]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][6]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][6]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][7]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][7]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][5]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][5]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][6]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][6]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][4]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][4]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][5]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][5]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][3]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][3]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][4]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][4]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][2]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][2]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][3]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][3]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][1]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][2]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RegFile/regArr_reg[10][0]/Q (SDFFRQX2M)              0.72       0.72 f
  U0_RegFile/regArr_reg[10][1]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][7]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][7]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[10][0]/SI (SDFFRQX2M)             0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][6]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][7]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][5]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][5]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][6]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][4]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][4]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][5]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][3]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][3]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][4]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][2]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][2]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][3]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][1]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][2]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[9][0]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][1]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][7]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][7]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[9][0]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][6]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][7]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][5]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][5]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][6]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][4]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][4]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][5]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][3]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][3]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][4]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][2]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][2]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][3]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][1]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][2]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[8][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[8][0]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][1]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][6]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][7]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][5]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][5]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][6]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][4]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][4]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][5]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][3]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][3]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][4]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][2]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][2]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][3]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][1]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][2]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][0]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][1]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][7]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][7]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[7][0]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][6]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][7]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][5]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][5]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][6]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][4]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][4]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][5]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][3]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][3]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][4]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][2]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][2]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][3]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][1]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][2]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[6][0]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[6][1]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][7]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[7][7]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[8][0]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][4]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[4][4]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[4][5]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][3]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[4][3]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[4][4]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][2]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[4][2]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[4][3]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[4][1]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[4][2]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_RegFile/regArr_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[4][0]/Q (SDFFRQX2M)               0.72       0.72 f
  U0_RegFile/regArr_reg[4][1]/SI (SDFFRQX2M)              0.00       0.72 f
  data arrival time                                                  0.72

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI (SDFFRQX2M)
                                                          0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/Q (SDFFRQX4M)
                                                          0.78       0.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/SI (SDFFRQX4M)
                                                          0.00       0.78 f
  data arrival time                                                  0.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFSRX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRQX4M)
                                                          0.00       0.88 r
  data arrival time                                                  0.88

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch (strt_chk_test_1)
                                                          0.00       0.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_glitch (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling_test_1)
                                                          0.00       0.81 f
  U0_UART/U0_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.81 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX4M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       0.82 f
  U0_UART/U0_UART_RX/U0_stp_chk/test_si (stp_chk_test_1)
                                                          0.00       0.82 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI (SDFFRQX4M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/Q (SDFFRQX4M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter_test_1)
                                                          0.00       0.83 f
  U0_UART/U0_UART_RX/U0_par_chk/test_si (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       0.83 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI (SDFFRQX4M)
                                                          0.00       0.83 f
  data arrival time                                                  0.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX4M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)
                                                          0.00       0.83 f
  U0_UART/U0_UART_RX/U0_strt_chk/test_si (strt_chk_test_1)
                                                          0.00       0.83 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFRQX2M)
                                                          0.00       0.83 f
  data arrival time                                                  0.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (SDFFRQX2M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/Q (SDFFRQX4M)
                                                          0.87       0.87 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/SI (SDFFRQX4M)
                                                          0.00       0.87 f
  data arrival time                                                  0.87

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX4M)
                                                          0.91       0.91 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/SI (SDFFRQX4M)
                                                          0.00       0.91 f
  data arrival time                                                  0.91

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (SDFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SI (SDFFRQX4M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (SDFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.44       1.25 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFRQX2M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFSRX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U39/Y (OAI21X2M)
                                                          0.34       1.22 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFSRX2M)
                                                          0.00       1.22 f
  data arrival time                                                  1.22

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_data_sampling/U32/Y (INVX2M)      0.33       1.06 r
  U0_UART/U0_UART_RX/U0_data_sampling/U31/Y (OAI32X2M)
                                                          0.23       1.29 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_data_sampling/U42/Y (OAI21X2M)
                                                          0.34       1.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/U41/Y (AOI21X2M)
                                                          0.26       1.33 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U35/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U33/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U34/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SI (SDFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/test_so (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       1.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_si (edge_bit_counter_test_1)
                                                          0.00       1.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SI (SDFFRQX4M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX4M)
                                                          0.96       0.96 r
  U0_UART/U0_UART_RX/U0_par_chk/U2/Y (OAI2BB2X1M)         0.46       1.42 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D (SDFFRQX4M)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX4M)
                                                          0.96       0.96 r
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.46       1.42 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (SDFFRQX4M)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling_test_1)
                                                          0.00       0.81 f
  U0_UART/U0_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.81 f
  U0_UART/U0_UART_RX/U0_deserializer/U24/Y (OAI2BB2X1M)
                                                          0.58       1.38 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (SDFFRQX2M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (OAI2BB2X1M)
                                                          0.58       1.38 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_data_sampling/U36/Y (INVX2M)      0.37       1.18 r
  U0_UART/U0_UART_RX/U0_data_sampling/U35/Y (OAI32X2M)
                                                          0.24       1.42 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (SDFFRQX2M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_data_sampling/U38/Y (INVX2M)      0.37       1.19 r
  U0_UART/U0_UART_RX/U0_data_sampling/U37/Y (OAI32X2M)
                                                          0.24       1.43 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (SDFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI32X2M)
                                                          0.40       1.54 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFRQX4M)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (SDFFRQX4M)
                                                          0.79       0.79 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U60/Y (CLKINVX1M)
                                                          0.75       1.54 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SI (SDFFSRX2M)
                                                          0.00       1.54 r
  data arrival time                                                  1.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/Q (SDFFRQX4M)
                                                          0.74       0.74 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U59/Y (CLKINVX2M)
                                                          0.81       1.55 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SI (SDFFRQX4M)
                                                          0.00       1.55 r
  data arrival time                                                  1.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (SDFFRQX4M)
                                                          0.79       0.79 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (AOI32X1M)
                                                          0.54       1.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (INVX2M)
                                                          0.26       1.59 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (SDFFRQX4M)
                                                          0.00       1.59 f
  data arrival time                                                  1.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/Q (SDFFRQX4M)
                                                          0.78       0.78 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U50/S (ADDHX1M)
                                                          0.52       1.31 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y (NOR2BX2M)
                                                          0.34       1.64 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (SDFFRQX4M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (SDFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U42/Y (NOR2X1M)
                                                          0.72       1.65 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (SDFFRQX4M)
                                                          0.00       1.65 r
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (SDFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (NAND4X1M)
                                                          0.52       1.43 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (OAI21X2M)
                                                          0.26       1.70 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (SDFFRQX4M)
                                                          0.00       1.70 f
  data arrival time                                                  1.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/Q (SDFFRQX4M)
                                                          0.87       0.87 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U49/S (ADDHX1M)
                                                          0.55       1.43 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (NOR2BX2M)
                                                          0.34       1.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (SDFFRQX4M)
                                                          0.00       1.76 f
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (SDFFRQX2M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U3/Y (INVX2M)            0.90       1.72 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SI (SDFFRQX2M)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/Q (SDFFRQX4M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U44/Y (XNOR2X1M)
                                                          0.63       1.45 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (NOR2X2M)
                                                          0.31       1.76 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (SDFFRQX4M)
                                                          0.00       1.76 f
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (SDFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U47/S (ADDHX1M)
                                                          0.54       1.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2BX2M)
                                                          0.35       1.81 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.81 f
  data arrival time                                                  1.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX4M)
                                                          0.91       0.91 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U48/S (ADDHX1M)
                                                          0.57       1.48 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (NOR2BX2M)
                                                          0.34       1.81 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (SDFFRQX4M)
                                                          0.00       1.81 f
  data arrival time                                                  1.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/Q (SDFFRQX2M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U57/Y (NAND3X2M)         0.58       1.40 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U30/Y (OAI211X2M)        0.39       1.79 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.79 f
  data arrival time                                                  1.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/Q (SDFFRQX2M)
                                                          0.52       0.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVXLM)
                                                          0.44       0.96 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX6M)
                                                          0.83       1.79 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SI (SDFFRQX4M)
                                                          0.00       1.79 r
  data arrival time                                                  1.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (OAI22X1M)     0.46       1.83 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U35/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI22X1M)     0.46       1.83 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (OAI22X1M)     0.46       1.83 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U30/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI22X1M)     0.46       1.83 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U35/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI22X1M)     0.46       1.83 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (INVX2M)       0.64       1.37 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI22X1M)     0.46       1.83 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (SDFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count[0] (edge_bit_counter_test_1)
                                                          0.00       0.92 f
  U0_UART/U0_UART_RX/U0_uart_fsm/bit_count[0] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.92 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U42/Y (AOI32X1M)         0.61       1.53 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U41/Y (OAI31X2M)         0.33       1.86 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (SDFFSRX2M)
                                                          0.00       1.86 f
  data arrival time                                                  1.86

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U35/Y (AOI2B1X1M)        0.59       1.41 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U34/Y (OAI21X1M)         0.47       1.88 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.88 f
  data arrival time                                                  1.88

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U43/Y (INVX2M)           0.90       1.72 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (DLY1X1M)          0.88       2.60 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SI (SDFFSRX2M)
                                                          0.00       2.60 r
  data arrival time                                                  2.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.80


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (SDFFRX4M)
                                                          0.52       0.52 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SI (SDFFSRX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/Q (SDFFRX1M)
                                                          0.64       0.64 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (SDFFSRX2M)
                                                          0.70       0.70 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SI (SDFFRX2M)
                                                          0.00       0.70 r
  data arrival time                                                  0.70

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (SDFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/QN (SDFFRX1M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (SDFFRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/QN (SDFFRX2M)
                                                          0.61       0.61 f
  U0_UART/U0_UART_TX/U0_fsm/test_so (uart_tx_fsm_test_1)
                                                          0.00       0.61 f
  U0_UART/U0_UART_TX/U0_parity_calc/test_si (parity_calc_WIDTH8_test_1)
                                                          0.00       0.61 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SI (SDFFRX1M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/Q (SDFFRX1M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_TX/U0_Serializer/test_so (Serializer_WIDTH8_test_1)
                                                          0.00       0.77 f
  U0_UART/U0_UART_TX/U0_fsm/test_si (uart_tx_fsm_test_1)
                                                          0.00       0.77 f
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI (SDFFRQX2M)       0.00       0.77 f
  data arrival time                                                  0.77

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (SDFFRQX2M)        0.80       0.80 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SI (SDFFRX4M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (SDFFSRX2M)
                                                          0.70       0.70 r
  U0_UART/U0_UART_TX/U0_fsm/U18/Y (NOR3X1M)               0.34       1.05 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (SDFFRX2M)
                                                          0.00       1.05 f
  data arrival time                                                  1.05

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (SDFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (SDFFRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/QN (SDFFRX2M)
                                                          0.61       0.61 f
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (OAI2BB1X2M)            0.44       1.05 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (SDFFSRX2M)
                                                          0.00       1.05 f
  data arrival time                                                  1.05

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/QN (SDFFRX1M)
                                                          0.81       0.81 r
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (OAI32X2M)       0.34       1.14 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (SDFFRX1M)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/QN (SDFFRX1M)
                                                          0.75       0.75 r
  U0_UART/U0_UART_TX/U0_parity_calc/U16/Y (OAI2B2X1M)     0.48       1.23 f
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (SDFFRX1M)
                                                          0.00       1.23 f
  data arrival time                                                  1.23

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_Serializer/U27/Y (OAI2BB2X1M)     0.49       1.25 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (SDFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U6/Y (OAI2BB2X1M)     0.49       1.25 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (SDFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U13/Y (OAI2BB2X1M)
                                                          0.49       1.25 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (SDFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (OAI2BB2X1M)
                                                          0.49       1.25 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (SDFFRX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (OAI2BB2X1M)
                                                          0.49       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (OAI2BB2X1M)
                                                          0.49       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U9/Y (OAI2BB2X1M)     0.49       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/QN (SDFFRX1M)
                                                          0.77       0.77 r
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (OAI2BB2X1M)     0.49       1.26 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (SDFFRX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/QN (SDFFRX1M)
                                                          0.78       0.78 r
  U0_UART/U0_UART_TX/U0_parity_calc/U8/Y (OAI2BB2X1M)     0.49       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (SDFFRX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/QN (SDFFRX1M)
                                                          0.59       0.59 f
  U0_UART/U0_UART_TX/U0_Serializer/U15/Y (OAI221X1M)      0.78       1.37 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (SDFFRX1M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U0_UART/U0_UART_TX/U0_Serializer/U13/Y (OAI221X1M)      0.80       1.40 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (SDFFRX1M)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (OAI221X1M)      0.80       1.40 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (SDFFRX1M)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U0_UART/U0_UART_TX/U0_Serializer/U23/Y (OAI221X1M)      0.80       1.40 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (SDFFRX1M)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U0_UART/U0_UART_TX/U0_Serializer/U21/Y (OAI221X1M)      0.80       1.40 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (SDFFRX1M)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (OAI221X1M)      0.80       1.40 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (SDFFRX1M)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/QN (SDFFRX1M)
                                                          0.60       0.60 f
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (OAI221X1M)      0.80       1.40 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (SDFFRX1M)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (SDFFSRX2M)
                                                          1.08       1.08 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI22X1M)               0.48       1.56 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (SDFFRX4M)
                                                          0.00       1.56 f
  data arrival time                                                  1.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/QN (SDFFRX1M)
                                                          0.44       0.44 f
  U0_UART/U0_UART_TX/U0_Serializer/U4/Y (INVX2M)          0.61       1.05 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (NOR2X2M)        0.42       1.48 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (SDFFRX1M)
                                                          0.00       1.48 f
  data arrival time                                                  1.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/Q (SDFFRX1M)
                                                          0.61       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_out (Serializer_WIDTH8_test_1)
                                                          0.00       0.61 f
  U0_UART/U0_UART_TX/U0_mux/IN_1 (mux_test_1)             0.00       0.61 f
  U0_UART/U0_UART_TX/U0_mux/U5/Y (AOI22X1M)               0.56       1.17 r
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.45       1.63 f
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (SDFFRQX4M)         0.00       1.63 f
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFSRX2M)
                                                          0.00    8681.60 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (SDFFSRX2M)
                                                          0.73    8682.32 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y (INVXLM)            0.41    8682.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U7/Y (INVX4M)            0.62    8683.36 r
  U0_UART/U0_UART_RX/U0_uart_fsm/test_so (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00    8683.36 r
  U0_UART/U0_UART_RX/test_so2 (UART_RX_test_1)            0.00    8683.36 r
  U0_UART/U0_UART_TX/test_si1 (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00    8683.36 r
  U0_UART/U0_UART_TX/U0_Serializer/test_si (Serializer_WIDTH8_test_1)
                                                          0.00    8683.36 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI (SDFFRX1M)
                                                          0.00    8683.36 r
  data arrival time                                               8683.36

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                       0.10    8681.70
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRX1M)
                                                          0.00    8681.70 r
  library hold time                                      -0.28    8681.42
  data required time                                              8681.42
  --------------------------------------------------------------------------
  data required time                                              8681.42
  data arrival time                                              -8683.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (SDFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/QN (SDFFRX4M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (NAND2X2M)              0.87       1.42 r
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (NAND2X2M)              0.43       1.85 f
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/D (SDFFRQX2M)        0.00       1.85 f
  data arrival time                                                  1.85

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/QN (SDFFRX1M)
                                                          0.53       0.53 r
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (INVX2M)          0.41       0.94 f
  U0_UART/U0_UART_TX/U0_Serializer/U34/Y (OAI211X1M)      0.78       1.72 r
  U0_UART/U0_UART_TX/U0_Serializer/U33/Y (INVX2M)         0.23       1.95 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D (SDFFRX1M)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (SDFFRX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/QN (SDFFRX4M)      0.36       0.36 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/SI (SDFFRX1M)      0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (SDFFRX1M)      0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.63       0.63 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)
                                                          0.69       0.69 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)
                                                          0.69       0.69 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)
                                                          0.69       0.69 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_PULSE_GEN/pls_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/pls_flop_reg/Q (SDFFRQX2M)                 0.69       0.69 r
  U0_PULSE_GEN/rcv_flop_reg/SI (SDFFRQX1M)                0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/QN (SDFFRX2M)                    0.62       0.62 f
  U0_ClkDiv/count_reg[2]/SI (SDFFRX2M)                    0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/QN (SDFFRX2M)                    0.61       0.61 f
  U0_ClkDiv/count_reg[3]/SI (SDFFRX1M)                    0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (SDFFRX1M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (SDFFRX1M)       0.76       0.76 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/D (SDFFRQX2M)
                                                          0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX1M)              0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX1M)               0.76       0.76 f
  U0_RST_SYNC/sync_reg_reg[1]/D (SDFFRQX1M)               0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/SI (SDFFRQX4M)     0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (SDFFRQX4M)     0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (SDFFRQX4M)      0.87       0.87 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/SI (SDFFRX4M)      0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (SDFFRX4M)      0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX1M)              0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (SDFFRQX1M)               0.85       0.85 r
  U0_RST_SYNC/sync_reg_reg[1]/SI (SDFFRQX1M)              0.00       0.85 r
  data arrival time                                                  0.85

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (SDFFRQX2M)        0.80       0.80 f
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)     0.00       0.80 f
  U0_UART/U0_UART_TX/busy (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00       0.80 f
  U0_UART/TX_OUT_V (UART_test_1)                          0.00       0.80 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN_test_1)                 0.00       0.80 f
  U0_PULSE_GEN/rcv_flop_reg/D (SDFFRQX1M)                 0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/QN (SDFFSX1M)                0.87       0.87 r
  U0_ClkDiv/test_so (ClkDiv_test_0)                       0.00       0.87 r
  U0_PULSE_GEN/test_si (PULSE_GEN_test_1)                 0.00       0.87 r
  U0_PULSE_GEN/pls_flop_reg/SI (SDFFRQX2M)                0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (SDFFRX1M)                     0.76       0.76 f
  U0_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (SDFFRX1M)                     0.77       0.77 f
  U0_ClkDiv/count_reg[6]/SI (SDFFRX1M)                    0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (SDFFRX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (SDFFRX2M)                     0.82       0.82 f
  U1_ClkDiv/count_reg[6]/SI (SDFFRX2M)                    0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (SDFFRX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (SDFFRX2M)                     0.82       0.82 f
  U1_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (SDFFRX1M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/QN (SDFFRX1M)      0.60       0.60 f
  U0_UART_FIFO/u_fifo_rd/U4/Y (XNOR2X2M)                  0.37       0.98 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/D (SDFFRQX2M)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (SDFFRQX4M)      0.87       0.87 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/SI (SDFFRQX4M)     0.00       0.87 f
  data arrival time                                                  0.87

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (SDFFRQX4M)     0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (SDFFRX1M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/QN (SDFFRX1M)      0.60       0.60 f
  U0_UART_FIFO/u_fifo_rd/U10/Y (CLKXOR2X2M)               0.53       1.14 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/D (SDFFRX1M)       0.00       1.14 r
  data arrival time                                                  1.14

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (SDFFRX1M)      0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.76       0.76 f
  U0_ClkDiv/U34/Y (CLKXOR2X2M)                            0.53       1.30 r
  U0_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.30 r
  data arrival time                                                  1.30

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.76       0.76 f
  U1_ClkDiv/U45/Y (CLKXOR2X2M)                            0.53       1.30 r
  U1_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.30 r
  data arrival time                                                  1.30

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (SDFFSX1M)                 0.86       0.86 f
  U0_ClkDiv/U40/Y (CLKXOR2X2M)                            0.47       1.33 r
  U0_ClkDiv/odd_edge_tog_reg/D (SDFFSX1M)                 0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (SDFFSX1M)                 0.86       0.86 f
  U1_ClkDiv/U49/Y (CLKXOR2X2M)                            0.47       1.33 r
  U1_ClkDiv/odd_edge_tog_reg/D (SDFFSX1M)                 0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (SDFFRQX4M)      0.78       0.78 f
  U0_UART_FIFO/u_fifo_rd/U16/Y (XOR2X1M)                  0.47       1.25 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/D (SDFFRQX4M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (SDFFRQX4M)     0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (SDFFRQX4M)      0.78       0.78 f
  U0_UART_FIFO/u_fifo_rd/U15/Y (XOR2X1M)                  0.47       1.25 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (SDFFRQX4M)      0.78       0.78 f
  U0_UART_FIFO/u_fifo_rd/U13/Y (XOR2X1M)                  0.47       1.25 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (SDFFRX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/Q (SDFFRX4M)       0.85       0.85 f
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X1M)                  0.49       1.34 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/D (SDFFRX4M)       0.00       1.34 f
  data arrival time                                                  1.34

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]/CK (SDFFRX4M)      0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[5]/QN (SDFFRX1M)                    0.78       0.78 r
  U0_ClkDiv/U43/Y (OAI2BB2X1M)                            0.49       1.27 f
  U0_ClkDiv/count_reg[5]/D (SDFFRX1M)                     0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[3]/QN (SDFFRX1M)                    0.61       0.61 f
  U1_ClkDiv/U25/Y (OAI2BB2X1M)                            0.73       1.33 r
  U1_ClkDiv/count_reg[3]/D (SDFFRX1M)                     0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/QN (SDFFRX2M)                    0.61       0.61 f
  U0_ClkDiv/U39/Y (OAI2BB2X1M)                            0.75       1.36 r
  U0_ClkDiv/count_reg[2]/D (SDFFRX2M)                     0.00       1.36 r
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/QN (SDFFRX2M)                    0.62       0.62 f
  U0_ClkDiv/U37/Y (OAI2BB2X1M)                            0.75       1.36 r
  U0_ClkDiv/count_reg[1]/D (SDFFRX2M)                     0.00       1.36 r
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[6]/QN (SDFFRX1M)                    0.80       0.80 r
  U0_ClkDiv/U42/Y (OAI2BB2X1M)                            0.49       1.29 f
  U0_ClkDiv/count_reg[6]/D (SDFFRX1M)                     0.00       1.29 f
  data arrival time                                                  1.29

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (SDFFRQX4M)      0.87       0.87 f
  U0_UART_FIFO/u_fifo_rd/U14/Y (XNOR2X1M)                 0.50       1.37 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/D (SDFFRQX4M)      0.00       1.37 f
  data arrival time                                                  1.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (SDFFRQX4M)     0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (SDFFRX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (SDFFRX2M)                     0.82       0.82 f
  U1_ClkDiv/U58/Y (AO22XLM)                               0.65       1.47 f
  U1_ClkDiv/count_reg[6]/D (SDFFRX2M)                     0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (SDFFRX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (SDFFRX2M)                     0.82       0.82 f
  U1_ClkDiv/U56/Y (AO22XLM)                               0.65       1.47 f
  U1_ClkDiv/count_reg[5]/D (SDFFRX2M)                     0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[4]/QN (SDFFRX1M)                    0.60       0.60 f
  U1_ClkDiv/U78/Y (DLY1X1M)                               0.82       1.42 f
  U1_ClkDiv/count_reg[5]/SI (SDFFRX2M)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[1]/QN (SDFFRX1M)                    0.60       0.60 f
  U1_ClkDiv/U77/Y (DLY1X1M)                               0.82       1.42 f
  U1_ClkDiv/count_reg[2]/SI (SDFFRX1M)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (SDFFRX1M)                     0.62       0.62 f
  U0_ClkDiv/add_49/A[4] (ClkDiv_0_DW01_inc_0)             0.00       0.62 f
  U0_ClkDiv/add_49/U1_1_4/S (ADDHX1M)                     0.55       1.16 r
  U0_ClkDiv/add_49/SUM[4] (ClkDiv_0_DW01_inc_0)           0.00       1.16 r
  U0_ClkDiv/U36/Y (OAI2BB2X1M)                            0.46       1.62 r
  U0_ClkDiv/count_reg[4]/D (SDFFRX1M)                     0.00       1.62 r
  data arrival time                                                  1.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (SDFFRX1M)                     0.62       0.62 f
  U0_ClkDiv/add_49/A[3] (ClkDiv_0_DW01_inc_0)             0.00       0.62 f
  U0_ClkDiv/add_49/U1_1_3/S (ADDHX1M)                     0.55       1.16 r
  U0_ClkDiv/add_49/SUM[3] (ClkDiv_0_DW01_inc_0)           0.00       1.16 r
  U0_ClkDiv/U38/Y (OAI2BB2X1M)                            0.46       1.62 r
  U0_ClkDiv/count_reg[3]/D (SDFFRX1M)                     0.00       1.62 r
  data arrival time                                                  1.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX1M)                 0.76       0.76 f
  U0_PULSE_GEN/U9/Y (DLY1X1M)                             0.82       1.58 f
  U0_PULSE_GEN/pls_flop_reg/D (SDFFRQX2M)                 0.00       1.58 f
  data arrival time                                                  1.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/QN (SDFFRX1M)                    0.43       0.43 f
  U0_ClkDiv/U5/Y (INVXLM)                                 0.54       0.97 r
  U0_ClkDiv/U6/Y (INVX2M)                                 0.58       1.55 f
  U0_ClkDiv/count_reg[4]/SI (SDFFRX1M)                    0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[4]/QN (SDFFRX1M)                    0.43       0.43 f
  U0_ClkDiv/U7/Y (INVXLM)                                 0.54       0.97 r
  U0_ClkDiv/U8/Y (INVX2M)                                 0.58       1.55 f
  U0_ClkDiv/count_reg[5]/SI (SDFFRX1M)                    0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.86       0.86 r
  U0_ClkDiv/U77/Y (DLY1X1M)                               0.88       1.74 r
  U0_ClkDiv/odd_edge_tog_reg/SI (SDFFSX1M)                0.00       1.74 r
  data arrival time                                                  1.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.86       0.86 r
  U1_ClkDiv/U75/Y (DLY1X1M)                               0.88       1.74 r
  U1_ClkDiv/odd_edge_tog_reg/SI (SDFFSX1M)                0.00       1.74 r
  data arrival time                                                  1.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX1M)                0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX1M)                 0.76       0.76 f
  U0_PULSE_GEN/U9/Y (DLY1X1M)                             0.82       1.58 f
  U0_PULSE_GEN/test_so (PULSE_GEN_test_1)                 0.00       1.58 f
  U0_RST_SYNC/test_si (RST_SYNC_NUM_STAGES2_test_0)       0.00       1.58 f
  U0_RST_SYNC/sync_reg_reg[0]/SI (SDFFRQX1M)              0.00       1.58 f
  data arrival time                                                  1.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[0]/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRX1M)                     0.65       0.65 r
  U1_ClkDiv/U4/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U5/Y (INVX4M)                                 0.61       1.71 r
  U1_ClkDiv/count_reg[3]/SI (SDFFRX1M)                    0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRX1M)                     0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U7/Y (INVX4M)                                 0.61       1.71 r
  U1_ClkDiv/count_reg[1]/SI (SDFFRX1M)                    0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (SDFFRX1M)                     0.76       0.76 f
  U1_ClkDiv/U76/Y (DLY1X1M)                               0.83       1.59 f
  U1_ClkDiv/count_reg[4]/SI (SDFFRX1M)                    0.00       1.59 f
  data arrival time                                                  1.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX2M)                    0.82       0.82 f
  U0_ClkDiv/add_49/A[0] (ClkDiv_0_DW01_inc_0)             0.00       0.82 f
  U0_ClkDiv/add_49/U2/Y (INVX2M)                          0.36       1.18 r
  U0_ClkDiv/add_49/SUM[0] (ClkDiv_0_DW01_inc_0)           0.00       1.18 r
  U0_ClkDiv/U53/Y (AO22XLM)                               0.61       1.79 r
  U0_ClkDiv/count_reg[0]/D (SDFFRQX2M)                    0.00       1.79 r
  data arrival time                                                  1.79

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX2M)                    0.82       0.82 f
  U0_ClkDiv/U76/Y (DLY1X1M)                               0.83       1.65 f
  U0_ClkDiv/count_reg[1]/SI (SDFFRX2M)                    0.00       1.65 f
  data arrival time                                                  1.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRX2M)                    0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (SDFFRX1M)                     0.77       0.77 f
  U1_ClkDiv/add_49/A[4] (ClkDiv_1_DW01_inc_0)             0.00       0.77 f
  U1_ClkDiv/add_49/U1_1_4/S (ADDHX1M)                     0.62       1.39 r
  U1_ClkDiv/add_49/SUM[4] (ClkDiv_1_DW01_inc_0)           0.00       1.39 r
  U1_ClkDiv/U26/Y (OAI2BB2X1M)                            0.46       1.85 r
  U1_ClkDiv/count_reg[4]/D (SDFFRX1M)                     0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (SDFFRX1M)                     0.78       0.78 f
  U1_ClkDiv/add_49/A[1] (ClkDiv_1_DW01_inc_0)             0.00       0.78 f
  U1_ClkDiv/add_49/U1_1_1/S (ADDHX1M)                     0.62       1.41 r
  U1_ClkDiv/add_49/SUM[1] (ClkDiv_1_DW01_inc_0)           0.00       1.41 r
  U1_ClkDiv/U24/Y (OAI2BB2X1M)                            0.46       1.86 r
  U1_ClkDiv/count_reg[1]/D (SDFFRX1M)                     0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRX1M)                     0.60       0.60 f
  U1_ClkDiv/U4/Y (INVXLM)                                 0.57       1.18 r
  U1_ClkDiv/U5/Y (INVX4M)                                 0.46       1.63 f
  U1_ClkDiv/U55/Y (AO22XLM)                               0.60       2.24 f
  U1_ClkDiv/count_reg[2]/D (SDFFRX1M)                     0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRX1M)                     0.60       0.60 f
  U1_ClkDiv/U6/Y (INVXLM)                                 0.57       1.18 r
  U1_ClkDiv/U7/Y (INVX4M)                                 0.46       1.63 f
  U1_ClkDiv/U57/Y (AO22XLM)                               0.60       2.24 f
  U1_ClkDiv/count_reg[0]/D (SDFFRX1M)                     0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRQX4M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (SDFFRQX4M)         0.73       0.73 f
  U0_UART/U0_UART_TX/U0_mux/OUT (mux_test_1)              0.00       0.73 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00       0.73 f
  U0_UART/TX_OUT_S (UART_test_1)                          0.00       0.73 f
  UART_TX_O (out)                                         0.00       0.73 f
  data arrival time                                                  0.73

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                       54.89


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX4M)
                                                          0.82       0.82 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       0.82 f
  U0_UART/U0_UART_RX/parity_error (UART_RX_test_1)        0.00       0.82 f
  U0_UART/parity_error (UART_test_1)                      0.00       0.82 f
  parity_error (out)                                      0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                       54.98


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX4M)
                                                          0.83       0.83 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)
                                                          0.00       0.83 f
  U0_UART/U0_UART_RX/framing_error (UART_RX_test_1)       0.00       0.83 f
  U0_UART/framing_error (UART_test_1)                     0.00       0.83 f
  framing_error (out)                                     0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                       54.99


1
