// Seed: 2715987882
module module_0;
  reg id_1;
  reg id_2 = id_1;
  assign id_1 = 1;
  tri0 id_3;
  always_comb @(posedge id_2 or negedge id_3++) id_1 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  id_6 :
  assert property (@(posedge 1) 1 || id_2)
  else $display(1);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
