

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Sat Oct 26 12:20:01 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        cordiccart2pol
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                   Modules                  |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |                   & Loops                  |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ cordiccart2pol                            |  Timing|  -0.55|      262|  2.620e+03|         -|      263|     -|        no|     -|  5 (2%)|  932 (~0%)|  1578 (2%)|    -|
    | + cordiccart2pol_Pipeline_VITIS_LOOP_32_1  |  Timing|  -0.55|      243|  2.430e+03|         -|      243|     -|        no|     -|  5 (2%)|  824 (~0%)|  1103 (2%)|    -|
    |  o VITIS_LOOP_32_1                         |      II|   7.30|      241|  2.410e+03|        17|       15|    16|       yes|     -|       -|          -|          -|    -|
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_vld  | 32       |
| theta     | ap_vld  | 32       |
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | in        | float    |
| y        | in        | float    |
| r        | out       | float*   |
| theta    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                       | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+--------------------------------------------+-----+--------+-------------+------+---------+---------+
| + cordiccart2pol                           | 5   |        |             |      |         |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U13        | -   |        | div         | fdiv | fabric  | 15      |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_32_1 | 5   |        |             |      |         |         |
|    add_ln32_fu_194_p2                      | -   |        | add_ln32    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2        | 3   |        | mul         | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2        | 3   |        | x_shifting  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2        | 3   |        | mul8        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2        | 3   |        | y_shifting  | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | cart_x_1    | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | cart_y_1    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2        | 3   |        | mul2        | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1   | 2   |        | theta_now_1 | fadd | fulldsp | 4       |
+--------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------------------------------------+------+------+--------+----------+---------+------+---------+
| + cordiccart2pol                           | 0    | 0    |        |          |         |      |         |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_32_1 | 0    | 0    |        |          |         |      |         |
|    Kvalues_U                               | -    | -    |        | Kvalues  | rom_1p  | auto | 1       |
|    angles_U                                | -    | -    |        | angles   | rom_1p  | auto | 1       |
+--------------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

