{
    "signal": [
        {
            "name": "clock",
            "wave": "p........."
        },
        {
            "name": "_CS",
            "wave": "1.0.....1."
        },
        {
            "name": "ADDR",
            "wave": "=.=.....=.",
            "data": "0x0 0x9 0x0"
        },
        {
            "name": "DATA_I",
            "wave": "=..=....=.",
            "data": "0xffffffff 0x24000 0xffffffff"
        },
        {
            "name": "R_W",
            "wave": "1.0.....1."
        },
        {
            "name": "AS_I_",
            "wave": "1..0....1."
        },
        {
            "name": "DS_I_",
            "wave": "1...0...1."
        },
        {
            "name": "_DSACK_IO",
            "wave": "=......==.",
            "data": "0x3 0x0 0x3"
        },
        {
            "name": "FLASH_ADDR",
            "wave": "=..==.....",
            "data": "0x80000 0xffffff 0x24000"
        }
    ],
    "head": {
        "text": "Write to FLASH_ADDR REG"
    },
    "foot": {
        "text": "SCLK:25Mhz (T:40ns)"
    }
}