OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       4021.1 u
average displacement        0.2 u
max displacement            3.0 u
original HPWL           64202.7 u
legalized HPWL          68193.1 u
delta HPWL                    6 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 16869 cells, 54 terminals, 15665 edges and 60405 pins.
[INFO DPO-0109] Network stats: inst 16923, edges 15665, pins 60405
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 1296 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 15627 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (97956, 97740)
[INFO DPO-0310] Assigned 15627 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 6.824317e+07.
[INFO DPO-0302] End of matching; objective is 6.823917e+07, improvement is 0.01 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 6.764445e+07.
[INFO DPO-0307] End of global swaps; objective is 6.764445e+07, improvement is 0.87 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 6.733918e+07.
[INFO DPO-0309] End of vertical swaps; objective is 6.733918e+07, improvement is 0.45 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.725777e+07.
[INFO DPO-0305] End of reordering; objective is 6.725777e+07, improvement is 0.12 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 312540 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 312540, swaps 43469, moves 80543 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.692392e+07, Scratch cost 6.630297e+07, Incremental cost 6.630297e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.630297e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.93 percent.
[INFO DPO-0328] End of random improver; improvement is 0.927848 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 7773 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1785 cell flips.
[INFO DPO-0384] End of flipping; objective is 6.618372e+07, improvement is 0.68 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            68193.1 u
Final HPWL               65993.7 u
Delta HPWL                  -3.2 %

[INFO DPL-0020] Mirrored 338 instances
[INFO DPL-0021] HPWL before           65993.7 u
[INFO DPL-0022] HPWL after            65978.3 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23320_/CLK ^
  60.46
_23320_/CLK ^
  28.01      0.00      32.44


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23325_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.95                           rst_ni (net)
                  0.10    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.86   19.29  119.32 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.21                           net10 (net)
                 19.87    0.30  119.62 ^ _14941_/A (CKINVDCx8_ASAP7_75t_R)
                 19.47   14.48  134.10 v _14941_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.26                           _00545_ (net)
                 19.64    1.04  135.15 v _23325_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                135.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23325_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         49.09   49.09   library removal time
                                 49.09   data required time
-----------------------------------------------------------------------------
                                 49.09   data required time
                               -135.15   data arrival time
-----------------------------------------------------------------------------
                                 86.06   slack (MET)


Startpoint: _22816_ (negative level-sensitive latch clocked by clk)
Endpoint: _14862_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22816_/CLK (DLLx1_ASAP7_75t_R)
                 10.48   25.64  525.64 ^ _22816_/Q (DLLx1_ASAP7_75t_R)
     1    0.55                           cg_we_global.en_latch (net)
                 10.48    0.00  525.64 ^ _14862_/B (AND2x2_ASAP7_75t_R)
                                525.64   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14862_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.64   data arrival time
-----------------------------------------------------------------------------
                                 25.64   slack (MET)


Startpoint: _23333_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23333_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 80.52   86.71   86.71 ^ _23333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    7.52                           _00531_ (net)
                 80.52    0.08   86.79 ^ _14944_/A (INVx13_ASAP7_75t_R)
                 25.59   20.73  107.52 v _14944_/Y (INVx13_ASAP7_75t_R)
    16   14.21                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                 25.59    0.02  107.54 v _14987_/A2 (AO21x1_ASAP7_75t_R)
                  9.00   24.72  132.26 v _14987_/Y (AO21x1_ASAP7_75t_R)
     1    0.72                           _00559_ (net)
                  9.00    0.02  132.28 v _23333_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                132.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.32    5.32   library hold time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                               -132.28   data arrival time
-----------------------------------------------------------------------------
                                126.96   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23333_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.95                           rst_ni (net)
                  0.10    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.86   19.29  119.32 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.21                           net10 (net)
                 19.87    0.30  119.62 ^ _14941_/A (CKINVDCx8_ASAP7_75t_R)
                 19.47   14.48  134.10 v _14941_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.26                           _00545_ (net)
                 19.93    1.63  135.74 v _23333_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                135.74   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.51 1030.51   library recovery time
                               1030.51   data required time
-----------------------------------------------------------------------------
                               1030.51   data required time
                               -135.74   data arrival time
-----------------------------------------------------------------------------
                                894.77   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx3_ASAP7_75t_R)
                 70.42   78.08  578.08 v _22806_/Q (DLLx3_ASAP7_75t_R)
    33   25.03                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 72.03    5.83  583.91 v _14852_/B (AND3x1_ASAP7_75t_R)
                                583.91   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -583.91   data arrival time
-----------------------------------------------------------------------------
                                416.09   slack (MET)


Startpoint: _23326_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _18404_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.01  105.48  105.48 ^ _23326_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   11.99                           _00538_ (net)
                119.01    0.09  105.57 ^ _14951_/A (CKINVDCx20_ASAP7_75t_R)
                 52.43   31.25  136.82 v _14951_/Y (CKINVDCx20_ASAP7_75t_R)
    59   49.22                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[6] (net)
                 64.15   12.72  149.54 v load_slew94/A (BUFx24_ASAP7_75t_R)
                 31.70   48.09  197.63 v load_slew94/Y (BUFx24_ASAP7_75t_R)
    93   69.15                           net94 (net)
                 38.20    5.91  203.53 v load_slew93/A (BUFx24_ASAP7_75t_R)
                 28.82   39.06  242.59 v load_slew93/Y (BUFx24_ASAP7_75t_R)
    98   71.41                           net93 (net)
                130.26   39.67  282.26 v load_slew92/A (BUFx24_ASAP7_75t_R)
                 31.03   61.53  343.80 v load_slew92/Y (BUFx24_ASAP7_75t_R)
    85   60.39                           net92 (net)
                126.50   38.74  382.54 v _18404_/D (DHLx1_ASAP7_75t_R)
                                382.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _18404_/CLK (DHLx1_ASAP7_75t_R)
                        382.54  382.54   time borrowed from endpoint
                                382.54   data required time
-----------------------------------------------------------------------------
                                382.54   data required time
                               -382.54   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -41.01
--------------------------------------------
max time borrow                       458.99
actual time borrow                    382.54
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23333_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.95                           rst_ni (net)
                  0.10    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.86   19.29  119.32 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.21                           net10 (net)
                 19.87    0.30  119.62 ^ _14941_/A (CKINVDCx8_ASAP7_75t_R)
                 19.47   14.48  134.10 v _14941_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.26                           _00545_ (net)
                 19.93    1.63  135.74 v _23333_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                135.74   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.51 1030.51   library recovery time
                               1030.51   data required time
-----------------------------------------------------------------------------
                               1030.51   data required time
                               -135.74   data arrival time
-----------------------------------------------------------------------------
                                894.77   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx3_ASAP7_75t_R)
                 70.42   78.08  578.08 v _22806_/Q (DLLx3_ASAP7_75t_R)
    33   25.03                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 72.03    5.83  583.91 v _14852_/B (AND3x1_ASAP7_75t_R)
                                583.91   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -583.91   data arrival time
-----------------------------------------------------------------------------
                                416.09   slack (MET)


Startpoint: _23326_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _18404_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.01  105.48  105.48 ^ _23326_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   11.99                           _00538_ (net)
                119.01    0.09  105.57 ^ _14951_/A (CKINVDCx20_ASAP7_75t_R)
                 52.43   31.25  136.82 v _14951_/Y (CKINVDCx20_ASAP7_75t_R)
    59   49.22                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[6] (net)
                 64.15   12.72  149.54 v load_slew94/A (BUFx24_ASAP7_75t_R)
                 31.70   48.09  197.63 v load_slew94/Y (BUFx24_ASAP7_75t_R)
    93   69.15                           net94 (net)
                 38.20    5.91  203.53 v load_slew93/A (BUFx24_ASAP7_75t_R)
                 28.82   39.06  242.59 v load_slew93/Y (BUFx24_ASAP7_75t_R)
    98   71.41                           net93 (net)
                130.26   39.67  282.26 v load_slew92/A (BUFx24_ASAP7_75t_R)
                 31.03   61.53  343.80 v load_slew92/Y (BUFx24_ASAP7_75t_R)
    85   60.39                           net92 (net)
                126.50   38.74  382.54 v _18404_/D (DHLx1_ASAP7_75t_R)
                                382.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _18404_/CLK (DHLx1_ASAP7_75t_R)
                        382.54  382.54   time borrowed from endpoint
                                382.54   data required time
-----------------------------------------------------------------------------
                                382.54   data required time
                               -382.54   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -41.01
--------------------------------------------
max time borrow                       458.99
actual time borrow                    382.54
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
109.3635482788086

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3418

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
33.9959602355957

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7378

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
382.5382

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.41e-03   1.78e-04   1.25e-06   5.59e-03  62.0%
Combinational          8.27e-04   2.60e-03   1.25e-06   3.43e-03  38.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.24e-03   2.78e-03   2.50e-06   9.02e-03 100.0%
                          69.2%      30.8%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 2879 u^2 31% utilization.

Elapsed time: 0:16.16[h:]min:sec. CPU time: user 16.02 sys 0.13 (99%). Peak memory: 309296KB.
