#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr  9 14:17:30 2022
# Process ID: 14140
# Current directory: C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.runs/synth_1
# Command line: vivado.exe -log Datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl
# Log file: C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.runs/synth_1/Datapath.vds
# Journal file: C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Datapath.tcl -notrace
Command: synth_design -top Datapath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23800 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 573.332 ; gain = 243.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:415]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:45]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (1#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:45]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:18]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:18]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipelineRegister' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:56]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipelineRegister' (4#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:56]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:87]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:68]
INFO: [Synth 8-6157] synthesizing module 'RegRTMux' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:119]
INFO: [Synth 8-6155] done synthesizing module 'RegRTMux' (6#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:119]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:140]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:140]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:176]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:176]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipelineRegister' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:187]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipelineRegister' (9#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:187]
INFO: [Synth 8-6157] synthesizing module 'ALUMultiplexer' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:233]
INFO: [Synth 8-6155] done synthesizing module 'ALUMultiplexer' (10#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:233]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:263]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:255]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMPipelineRegister' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:294]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMPipelineRegister' (12#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:294]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:329]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:329]
INFO: [Synth 8-6157] synthesizing module 'MEMWBPipelineRegister' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:369]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBPipelineRegister' (14#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:369]
INFO: [Synth 8-6157] synthesizing module 'WBMultiplexer' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:398]
INFO: [Synth 8-6155] done synthesizing module 'WBMultiplexer' (15#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:398]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (16#1) [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:415]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mr[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.617 ; gain = 316.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 646.617 ; gain = 316.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 646.617 ; gain = 316.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:263]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'regrt_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:267]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 646.617 ; gain = 316.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module IFIDPipelineRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module RegRTMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module IDEXEPipelineRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module ALUMultiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module EXEMEMPipelineRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MEMWBPipelineRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module WBMultiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'idExePipelineRegister/ealuimm_reg' into 'idExePipelineRegister/em2reg_reg' [C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.srcs/sources_1/new/Datapath.v:224]
INFO: [Synth 8-3971] The signal "Datapath/registerFile/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Datapath/registerFile/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[16]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[17]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[18]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[19]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[20]' (FD) to 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[25]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[21]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[22]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[23]' (FD) to 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[25]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[24]' (FD) to 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[25]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg_rep_bsel[25]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'controlUnit/aluc_reg[0]' (LD) to 'controlUnit/aluc_reg[2]'
INFO: [Synth 8-3886] merging instance 'controlUnit/aluc_reg[2]' (LD) to 'controlUnit/aluc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controlUnit/aluc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controlUnit/wmem_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controlUnit/wreg_reg )
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/ealuc_reg[0]' (FD) to 'idExePipelineRegister/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/ealuc_reg[2]' (FD) to 'idExePipelineRegister/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/ealuc_reg[3]' (FD) to 'idExePipelineRegister/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/ewmem_reg' (FD) to 'ifIdPipelineRegister/dinstOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[0]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[1]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[4]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[2]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[3]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[18]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[4]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[5]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[6]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[7]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[8]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[9]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[10]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[11]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[12]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[13]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[14]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[15]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[19]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[20]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[21]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[23]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[24]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[25]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[26]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[27]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[28]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[29]' (FD) to 'ifIdPipelineRegister/dinstOut_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifIdPipelineRegister/dinstOut_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\programCounter/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\programCounter/pc_reg[1] )
INFO: [Synth 8-3886] merging instance 'exeMemPipelineRegister/mwmem_reg' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'ifIdPipelineRegister/dinstOut_reg[30]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[0]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[1]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[4]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[5]' (FD) to 'idExePipelineRegister/eimm32_reg[13]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[6]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[7]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[8]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[9]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[10]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[11]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[12]' (FD) to 'idExePipelineRegister/eimm32_reg[13]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[14]' (FD) to 'idExePipelineRegister/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/eimm32_reg[15]' (FD) to 'idExePipelineRegister/edestReg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idExePipelineRegister/edestReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\idExePipelineRegister/ewreg_reg )
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/edestReg_reg[4]' (FD) to 'exeMemPipelineRegister/mdestReg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exeMemPipelineRegister/mdestReg_reg[4] )
INFO: [Synth 8-3886] merging instance 'idExePipelineRegister/ewreg_reg' (FD) to 'exeMemPipelineRegister/mwreg_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\exeMemPipelineRegister/mwreg_reg )
INFO: [Synth 8-3886] merging instance 'exeMemPipelineRegister/mdestReg_reg[4]' (FD) to 'memWbPipelineRegister/wdestReg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memWbPipelineRegister/wdestReg_reg[4] )
INFO: [Synth 8-3886] merging instance 'exeMemPipelineRegister/mwreg_reg' (FD) to 'memWbPipelineRegister/wwreg_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\memWbPipelineRegister/wwreg_reg )
WARNING: [Synth 8-3332] Sequential element (controlUnit/wreg_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/wmem_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/aluc_reg[3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[31]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[30]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[29]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[28]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[27]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[26]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[25]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[24]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[22]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[21]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[20]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[19]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[18]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[17]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[16]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[15]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[14]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[13]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[12]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[11]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[10]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[9]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[8]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[7]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[6]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[5]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[4]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[2]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (alu/r_reg[0]) is unused and will be removed from module Datapath.
INFO: [Synth 8-3886] merging instance 'controlUnit/regrt_reg' (LD) to 'controlUnit/aluc_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 798.262 ; gain = 467.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------+-----------+----------------------+----------------+
|Datapath    | dataMemory/dataMemory_reg | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+---------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 798.262 ; gain = 467.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------+-----------+----------------------+----------------+
|Datapath    | dataMemory/dataMemory_reg | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+---------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance registerFile/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance registerFile/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 798.262 ; gain = 467.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     4|
|4     |LUT2     |    31|
|5     |LUT3     |    67|
|6     |LUT4     |     6|
|7     |LUT5     |    27|
|8     |LUT6     |     5|
|9     |RAM64X1S |    32|
|10    |RAMB18E1 |     2|
|11    |FDRE     |   182|
|12    |LD       |     2|
|13    |IBUF     |     1|
|14    |OBUF     |   444|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------+-----------------------+------+
|      |Instance                 |Module                 |Cells |
+------+-------------------------+-----------------------+------+
|1     |top                      |                       |   820|
|2     |  dataMemory             |DataMemory             |    32|
|3     |  alu                    |ALU                    |    40|
|4     |  aluMultiplexer         |ALUMultiplexer         |    33|
|5     |  controlUnit            |ControlUnit            |     2|
|6     |  exeMemPipelineRegister |EXEMEMPipelineRegister |    69|
|7     |  idExePipelineRegister  |IDEXEPipelineRegister  |    14|
|8     |  ifIdPipelineRegister   |IFIDPipelineRegister   |     9|
|9     |  memWbPipelineRegister  |MEMWBPipelineRegister  |    69|
|10    |  programCounter         |ProgramCounter         |    43|
|11    |  regRTMux               |RegRTMux               |     2|
|12    |  registerFile           |RegisterFile           |    28|
|13    |  wbMultiplexer          |WBMultiplexer          |    32|
+------+-------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 800.164 ; gain = 469.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 813.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 916.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 2 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 916.258 ; gain = 609.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 916.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dylco/OneDrive/Desktop/classes/Spring2022Sem/cmpen331/Lab5/Lab5/Lab5.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  9 14:17:57 2022...
