{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434423463487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434423463489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 19:57:40 2015 " "Processing started: Mon Jun 15 19:57:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434423463489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434423463489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_LPC_FPGA -c top_HMC " "Command: quartus_sta top_LPC_FPGA -c top_HMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434423463489 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1434423463660 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434423465950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434423465997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434423465997 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434423468430 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1434423468430 ""}
{ "Info" "ISTA_SDC_FOUND" "top_LPC_FPGA/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434423468558 ""}
{ "Info" "ISTA_SDC_FOUND" "top_LPC_FPGA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434423468596 ""}
{ "Info" "ISTA_SDC_FOUND" "top_LPC_FPGA/synthesis/submodules/top_LPC_FPGA_DDR3_interface_p0.sdc " "Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/top_LPC_FPGA_DDR3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434423468614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1434423468620 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434423468622 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423469676 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1434423469948 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Node: top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1434423469990 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1434423469990 "|LinearPrediction|top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423470019 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434423470019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471330 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423471330 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423471345 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423471345 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1434423471351 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1434423471383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.964 " "Worst-case setup slack is 1.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.964               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.964               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.114               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    3.114               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.898               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    3.898               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.053               0.000 clk_clk  " "    4.053               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.079               0.000 altera_reserved_tck  " "    6.079               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423471810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.303               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.376               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    0.379               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 clk_clk  " "    0.531               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 altera_reserved_tck  " "    0.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423471887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.149 " "Worst-case recovery slack is 11.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.149               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "   11.149               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.600               0.000 altera_reserved_tck  " "   13.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.279               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   22.279               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423471909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.761 " "Worst-case removal slack is 0.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.761               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100               0.000 altera_reserved_tck  " "    1.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    1.245               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423471931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.799 " "Worst-case minimum pulse width slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.799               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    0.852               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.222               0.000 clk_clk  " "    3.222               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.746               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    6.746               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.405               0.000 altera_reserved_tck  " "   15.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.926               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   23.926               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423471937 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.292 ns " "Worst Case Available Settling Time: 25.292 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423472135 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434423472282 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423473307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.964 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.964" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474902 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.149 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474978 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423474978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.761 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.761" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423475057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423475057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423475057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423475057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423475057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423475057 ""}
{ "Info" "0" "" "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423475171 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434423475171 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.969  0.976" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.969  0.976" 0 0 "Quartus II" 0 0 1434423475172 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.191     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.191     --" 0 0 "Quartus II" 0 0 1434423475172 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.964  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.964  0.303" 0 0 "Quartus II" 0 0 1434423475172 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 11.149  0.761" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 11.149  0.761" 0 0 "Quartus II" 0 0 1434423475172 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.73  0.785" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.73  0.785" 0 0 "Quartus II" 0 0 1434423475172 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.772  0.772" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.772  0.772" 0 0 "Quartus II" 0 0 1434423475173 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.346  0.299" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.346  0.299" 0 0 "Quartus II" 0 0 1434423475173 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|   0.38  0.384" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|   0.38  0.384" 0 0 "Quartus II" 0 0 1434423475173 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1434423475457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434423475566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434423516541 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Node: top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1434423517482 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1434423517482 "|LinearPrediction|top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423517509 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434423517509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434423518774 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423518774 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423518798 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423518798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.878 " "Worst-case setup slack is 1.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.878               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.878               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.144               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    3.144               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684               0.000 clk_clk  " "    3.684               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.710               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    3.710               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.499               0.000 altera_reserved_tck  " "    6.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423519155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.347               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.365               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    0.375               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 clk_clk  " "    0.553               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 altera_reserved_tck  " "    0.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423519299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.342 " "Worst-case recovery slack is 11.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.342               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "   11.342               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.007               0.000 altera_reserved_tck  " "   14.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.375               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   22.375               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423519370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.645               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 altera_reserved_tck  " "    1.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    1.166               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423519458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.803 " "Worst-case minimum pulse width slack is 0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.803               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    0.868               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125               0.000 clk_clk  " "    3.125               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.691               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    6.691               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.323               0.000 altera_reserved_tck  " "   15.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.895               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   23.895               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423519528 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.427 ns " "Worst Case Available Settling Time: 25.427 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423519703 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434423519970 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423520924 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.878 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.878" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.342 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522745 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.645 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.645" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423522888 ""}
{ "Info" "0" "" "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423523054 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434423523055 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.943  0.981" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.943  0.981" 0 0 "Quartus II" 0 0 1434423523055 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.238     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.238     --" 0 0 "Quartus II" 0 0 1434423523055 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.878  0.347" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.878  0.347" 0 0 "Quartus II" 0 0 1434423523055 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 11.342  0.645" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 11.342  0.645" 0 0 "Quartus II" 0 0 1434423523055 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.803  0.788" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.803  0.788" 0 0 "Quartus II" 0 0 1434423523055 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.756  0.756" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.756  0.756" 0 0 "Quartus II" 0 0 1434423523056 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.358  0.311" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.358  0.311" 0 0 "Quartus II" 0 0 1434423523056 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.416  0.424" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.416  0.424" 0 0 "Quartus II" 0 0 1434423523056 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1434423523452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434423524414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434423559959 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Node: top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1434423560705 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1434423560705 "|LinearPrediction|top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423560731 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434423560731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434423561936 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423561936 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423561950 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423561950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.796 " "Worst-case setup slack is 2.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.796               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    2.796               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.588               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    5.588               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.074               0.000 clk_clk  " "    6.074               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.106               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "   11.106               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.763               0.000 altera_reserved_tck  " "   11.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423562138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 altera_reserved_tck  " "    0.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.156               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.164               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    0.167               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk_clk  " "    0.243               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423562323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.783 " "Worst-case recovery slack is 13.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.783               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "   13.783               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.632               0.000 altera_reserved_tck  " "   15.632               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.733               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   23.733               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423562448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.293               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 altera_reserved_tck  " "    0.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    0.518               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423562575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.225 " "Worst-case minimum pulse width slack is 1.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.225               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    1.306               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.538               0.000 clk_clk  " "    3.538               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.227               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    7.227               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.519               0.000 altera_reserved_tck  " "   15.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.526               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   24.526               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423562687 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.853 ns " "Worst Case Available Settling Time: 29.853 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423562902 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434423563322 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423564255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.796 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.796" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.087 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.087" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.783 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.783" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566660 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.293 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423566848 ""}
{ "Info" "0" "" "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423567058 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434423567058 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.049   1.06" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.049   1.06" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.668     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.668     --" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.796  0.087" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.796  0.087" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 13.783  0.293" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 13.783  0.293" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.983  0.971" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.983  0.971" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.995  0.995" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.995  0.995" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.56  0.513" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.56  0.513" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.526  0.526" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.526  0.526" 0 0 "Quartus II" 0 0 1434423567059 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1434423567558 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Node: top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out " "Register top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by top_LPC_FPGA:LPC_FPGA\|clk_divide:clk_divide_8k_0\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1434423569128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1434423569128 "|LinearPrediction|top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPC_FPGA\|ddr3_interface\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPC_FPGA\|ddr3_interface\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: top_LPC_FPGA:LPC_FPGA\|top_LPC_FPGA_DDR3_interface:ddr3_interface\|top_LPC_FPGA_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1434423569154 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1434423569154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570333 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423570334 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1434423570347 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1434423570347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.817 " "Worst-case setup slack is 2.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.817               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    2.817               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.783               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    5.783               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.131               0.000 clk_clk  " "    6.131               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.665               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "   11.665               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.452               0.000 altera_reserved_tck  " "   12.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423570590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 altera_reserved_tck  " "    0.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    0.142               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.150               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    0.151               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 clk_clk  " "    0.227               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423570828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.143 " "Worst-case recovery slack is 14.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.143               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "   14.143               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.772               0.000 altera_reserved_tck  " "   15.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.866               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   23.866               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423571013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.265 " "Worst-case removal slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    0.265               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 altera_reserved_tck  " "    0.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "    0.464               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423571196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.218 " "Worst-case minimum pulse width slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk  " "    1.218               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk  " "    1.304               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.535               0.000 clk_clk  " "    3.535               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.228               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk  " "    7.228               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.579               0.000 altera_reserved_tck  " "   15.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.533               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk  " "   24.533               0.000 LPC_FPGA\|ddr3_interface\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1434423571364 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.036 ns " "Worst Case Available Settling Time: 30.036 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1434423571636 ""}
{ "Info" "0" "" "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE top_LPC_FPGA_DDR3_interface_p0" 0 0 "Quartus II" 0 0 1434423572290 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: top_LPC_FPGA_DDR3_interface_p0 INSTANCE: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423573223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.817 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.817" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423575709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423575709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423575709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423575709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423575709 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423575709 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.086 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.086" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 14.143 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 14.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.265 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.265" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:LPC_FPGA\|*:ddr3_interface\|*\}\] \[get_registers \{\{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:LPC_FPGA\|*:ddr3_interface\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\} " "-panel_name \{LPC_FPGA\|ddr3_interface Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1434423576508 ""}
{ "Info" "0" "" "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" {  } {  } 0 0 "Core: top_LPC_FPGA_DDR3_interface_p0 - Instance: LPC_FPGA\|ddr3_interface" 0 0 "Quartus II" 0 0 1434423576775 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1434423576775 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.018  1.075" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.018  1.075" 0 0 "Quartus II" 0 0 1434423576776 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.671     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.671     --" 0 0 "Quartus II" 0 0 1434423576776 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.817  0.086" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.817  0.086" 0 0 "Quartus II" 0 0 1434423576776 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 14.143  0.265" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 14.143  0.265" 0 0 "Quartus II" 0 0 1434423576776 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.974  0.984" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.974  0.984" 0 0 "Quartus II" 0 0 1434423576776 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  1.013  1.013" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  1.013  1.013" 0 0 "Quartus II" 0 0 1434423576777 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.564  0.516" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.564  0.516" 0 0 "Quartus II" 0 0 1434423576777 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.536  0.536" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.536  0.536" 0 0 "Quartus II" 0 0 1434423576777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434423581125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1434423581126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2407 " "Peak virtual memory: 2407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434423582884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 19:59:42 2015 " "Processing ended: Mon Jun 15 19:59:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434423582884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434423582884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434423582884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434423582884 ""}
