{"vcs1":{"timestamp_begin":1680569028.347014129, "rt":0.47, "ut":0.18, "st":0.09}}
{"vcselab":{"timestamp_begin":1680569028.881184908, "rt":0.41, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1680569029.337748016, "rt":0.19, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680569027.983891330}
{"VCS_COMP_START_TIME": 1680569027.983891330}
{"VCS_COMP_END_TIME": 1680569029.593823729}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338328}}
{"stitch_vcselab": {"peak_mem": 238992}}
