

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug  4 15:17:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  977984|  977984|  977984|  977984|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_615      |conv_1      |    4109|    4109|    4109|    4109|   none  |
        |grp_dense_out_fu_650   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_662      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_674  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_682  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_690        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    530|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     72|   12612|  17700|    0|
|Memory           |       95|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    892|    -|
|Register         |        -|      -|     416|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       98|     72|   13124|  19152|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       35|     32|      12|     36|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|     40|    0|
    |cnn_fadd_32ns_32nkbM_U77  |cnn_fadd_32ns_32nkbM  |        0|      2|   227|    403|    0|
    |cnn_fcmp_32ns_32nmb6_U79  |cnn_fcmp_32ns_32nmb6  |        0|      0|    66|    239|    0|
    |cnn_fmul_32ns_32nlbW_U78  |cnn_fmul_32ns_32nlbW  |        0|      3|   128|    320|    0|
    |grp_conv_1_fu_615         |conv_1                |        0|     48|  9366|  10089|    0|
    |grp_conv_2_fu_662         |conv_2                |        2|      5|   743|   1570|    0|
    |grp_dense_out_fu_650      |dense_out             |        1|     14|  1493|   3440|    0|
    |grp_flat_fu_690           |flat                  |        0|      0|    84|    244|    0|
    |grp_max_pool_1_fu_674     |max_pool_1            |        0|      0|   239|    695|    0|
    |grp_max_pool_2_fu_682     |max_pool_2            |        0|      0|   230|    660|    0|
    +--------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                     |                      |        3|     72| 12612|  17700|    0|
    +--------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_0_U  |cnn_conv_1_input_vdy  |        1|   0|   0|    0|    100|   32|     1|         3200|
    |conv_1_input_0_1_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_0_2_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_1_0_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_2_0_U  |cnn_conv_1_input_wdI  |        1|   0|   0|    0|     90|   32|     1|         2880|
    |conv_1_input_1_1_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_1_2_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_2_1_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_input_2_2_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|     81|   32|     1|         2592|
    |conv_1_out_U        |cnn_conv_1_out        |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U        |cnn_conv_2_out        |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U      |cnn_dense_1_bias      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U       |cnn_dense_1_out       |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U   |cnn_dense_1_weights   |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U      |cnn_dense_2_bias      |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U       |cnn_dense_2_out       |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U   |cnn_dense_2_weights   |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U    |cnn_max_pool_1_out    |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U    |cnn_max_pool_2_out    |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U        |cnn_max_pool_2_out    |        1|   0|   0|    0|    400|   32|     1|        12800|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                      |       95|  96|  30|    0|  30250|  640|    20|       968000|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_1097_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_963_p2    |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_969_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln23_32_fu_861_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln23_fu_736_p2      |     +    |      0|  0|  13|          11|           6|
    |add_ln27_1_fu_808_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_2_fu_851_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_3_fu_856_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln27_4_fu_831_p2    |     +    |      0|  0|  13|           6|          11|
    |add_ln27_fu_802_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln28_2_fu_900_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln28_fu_920_p2      |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_932_p2           |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_1036_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_748_p2             |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_754_p2         |     +    |      0|  0|  14|           5|          10|
    |j_1_fu_1056_p2          |     +    |      0|  0|  15|           6|           1|
    |j_2_fu_820_p2           |     +    |      0|  0|  15|           5|           1|
    |j_fu_952_p2             |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_1091_p2     |     -    |      0|  0|  12|          12|          12|
    |and_ln19_1_fu_1143_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_1015_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_1050_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_946_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_1003_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_1125_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_1131_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_997_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_1_fu_867_p2   |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln23_fu_742_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_814_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln28_fu_906_p2     |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln9_1_fu_1030_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_926_p2      |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_1137_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_1009_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0          |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0          |  select  |      0|  0|  32|           1|           1|
    |select_ln23_fu_873_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln28_fu_912_p3   |  select  |      0|  0|   5|           1|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 530|         280|         168|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  181|         41|    1|         41|
    |conv_1_input_0_0_address0  |   15|          3|    7|         21|
    |conv_1_input_0_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_1_address0  |   15|          3|    7|         21|
    |conv_1_input_0_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_2_address0  |   15|          3|    7|         21|
    |conv_1_input_0_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_0_address0  |   15|          3|    7|         21|
    |conv_1_input_1_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_1_address0  |   15|          3|    7|         21|
    |conv_1_input_1_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_2_address0  |   15|          3|    7|         21|
    |conv_1_input_1_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_0_address0  |   15|          3|    7|         21|
    |conv_1_input_2_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_1_address0  |   15|          3|    7|         21|
    |conv_1_input_2_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_2_address0  |   15|          3|    7|         21|
    |conv_1_input_2_2_ce0       |   15|          3|    1|          3|
    |conv_1_out_address0        |   15|          3|   12|         36|
    |conv_1_out_ce0             |   15|          3|    1|          3|
    |conv_1_out_we0             |    9|          2|    1|          2|
    |conv_2_out_address0        |   15|          3|   11|         33|
    |conv_2_out_ce0             |   15|          3|    1|          3|
    |conv_2_out_we0             |    9|          2|    1|          2|
    |dense_1_out_address0       |   15|          3|    6|         18|
    |dense_2_out_address0       |   15|          3|    5|         15|
    |dense_2_out_ce0            |   15|          3|    1|          3|
    |flat_array_address0        |   15|          3|    9|         27|
    |flat_array_ce0             |   15|          3|    1|          3|
    |flat_array_we0             |    9|          2|    1|          2|
    |grp_fu_698_p0              |   15|          3|   32|         96|
    |grp_fu_698_p1              |   21|          4|   32|        128|
    |grp_fu_706_p0              |   15|          3|   32|         96|
    |grp_fu_706_p1              |   15|          3|   32|         96|
    |i_0_i26_reg_581            |    9|          2|    5|         10|
    |i_0_i_reg_536              |    9|          2|    6|         12|
    |i_0_reg_457                |    9|          2|    5|         10|
    |ix_in_0_reg_445            |    9|          2|   10|         20|
    |ix_in_1_reg_491            |    9|          2|   10|         20|
    |j_0_i30_reg_604            |    9|          2|    6|         12|
    |j_0_i_reg_559              |    9|          2|    9|         18|
    |j_0_reg_502                |    9|          2|    5|         10|
    |max_pool_1_out_address0    |   15|          3|   10|         30|
    |max_pool_1_out_ce0         |   15|          3|    1|          3|
    |max_pool_1_out_we0         |    9|          2|    1|          2|
    |max_pool_2_out_address0    |   15|          3|    9|         27|
    |max_pool_2_out_ce0         |   15|          3|    1|          3|
    |max_pool_2_out_we0         |    9|          2|    1|          2|
    |phi_mul12_reg_570          |    9|          2|   15|         30|
    |phi_mul7_reg_468           |    9|          2|   11|         22|
    |phi_mul_reg_513            |    9|          2|   11|         22|
    |phi_urem9_reg_479          |    9|          2|    5|         10|
    |phi_urem_reg_524           |    9|          2|    5|         10|
    |sum_0_i29_reg_592          |    9|          2|   32|         64|
    |sum_0_i_reg_547            |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  892|        187|  441|       1221|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_1263                 |  15|   0|   15|          0|
    |add_ln23_reg_1158                   |  11|   0|   11|          0|
    |add_ln27_1_reg_1185                 |   8|   0|    8|          0|
    |add_ln27_2_reg_1208                 |   8|   0|    8|          0|
    |add_ln27_3_reg_1213                 |   8|   0|    8|          0|
    |add_ln27_4_reg_1203                 |  11|   0|   11|          0|
    |add_ln27_reg_1180                   |   7|   0|    8|          1|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_615_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_662_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_650_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_690_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_674_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_682_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i26_reg_581                     |   5|   0|    5|          0|
    |i_0_i_reg_536                       |   6|   0|    6|          0|
    |i_0_reg_457                         |   5|   0|    5|          0|
    |i_1_reg_1239                        |   6|   0|    6|          0|
    |i_2_reg_1301                        |   5|   0|    5|          0|
    |i_reg_1166                          |   5|   0|    5|          0|
    |ix_in_0_reg_445                     |  10|   0|   10|          0|
    |ix_in_1_reg_491                     |  10|   0|   10|          0|
    |ix_in_reg_1171                      |  10|   0|   10|          0|
    |j_0_i30_reg_604                     |   6|   0|    6|          0|
    |j_0_i_reg_559                       |   9|   0|    9|          0|
    |j_0_reg_502                         |   5|   0|    5|          0|
    |j_1_reg_1320                        |   6|   0|    6|          0|
    |j_2_reg_1193                        |   5|   0|    5|          0|
    |j_reg_1258                          |   9|   0|    9|          0|
    |phi_mul12_reg_570                   |  15|   0|   15|          0|
    |phi_mul7_reg_468                    |  11|   0|   11|          0|
    |phi_mul_reg_513                     |  11|   0|   11|          0|
    |phi_urem9_reg_479                   |   5|   0|    5|          0|
    |phi_urem_reg_524                    |   5|   0|    5|          0|
    |reg_720                             |  32|   0|   32|          0|
    |reg_731                             |  32|   0|   32|          0|
    |sum_0_i29_reg_592                   |  32|   0|   32|          0|
    |sum_0_i_reg_547                     |  32|   0|   32|          0|
    |trunc_ln27_reg_1176                 |   3|   0|    3|          0|
    |zext_ln13_3_reg_1312                |   5|   0|   12|          7|
    |zext_ln13_reg_1250                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1306                |   5|   0|   64|         59|
    |zext_ln14_reg_1244                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 416|   0|  550|        134|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 22 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 15 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 40 28 
28 --> 29 35 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 28 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 27 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input_0_0 = alloca [100 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_0_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%conv_1_input_0_1 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%conv_1_input_0_2 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%conv_1_input_1_0 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_1_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%conv_1_input_1_1 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%conv_1_input_1_2 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%conv_1_input_2_0 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_2_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%conv_1_input_2_1 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_2_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%conv_1_input_2_2 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_2_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [cnn/cnn.cpp:23]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %6 ]"   --->   Operation 57 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %6 ]"   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i11 [ 0, %0 ], [ %add_ln23, %6 ]" [cnn/cnn.cpp:23]   --->   Operation 59 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%phi_urem9 = phi i5 [ 0, %0 ], [ %select_ln23, %6 ]" [cnn/cnn.cpp:23]   --->   Operation 60 'phi' 'phi_urem9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %phi_mul7, 43" [cnn/cnn.cpp:23]   --->   Operation 61 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %2" [cnn/cnn.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%ix_in = add i10 28, %ix_in_0" [cnn/cnn.cpp:28]   --->   Operation 66 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %phi_urem9 to i3" [cnn/cnn.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul7, i32 7, i32 10)" [cnn/cnn.cpp:27]   --->   Operation 68 'partselect' 'tmp_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i4 %tmp_14 to i8" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_14, i3 0)" [cnn/cnn.cpp:27]   --->   Operation 70 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_15 to i8" [cnn/cnn.cpp:27]   --->   Operation 71 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_14, i1 false)" [cnn/cnn.cpp:27]   --->   Operation 72 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %tmp_16 to i8" [cnn/cnn.cpp:27]   --->   Operation 73 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27_3, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 74 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i8 %zext_ln27_1, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 75 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %3" [cnn/cnn.cpp:25]   --->   Operation 76 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x float]* %conv_1_input_0_0, [90 x float]* %conv_1_input_0_1, [90 x float]* %conv_1_input_0_2, [90 x float]* %conv_1_input_1_0, [81 x float]* %conv_1_input_1_1, [81 x float]* %conv_1_input_1_2, [90 x float]* %conv_1_input_2_0, [81 x float]* %conv_1_input_2_1, [81 x float]* %conv_1_input_2_2, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 77 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %2 ], [ %add_ln28, %5 ]" [cnn/cnn.cpp:28]   --->   Operation 78 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %2 ], [ %j_2, %5 ]"   --->   Operation 79 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %2 ], [ %add_ln27_4, %5 ]" [cnn/cnn.cpp:27]   --->   Operation 80 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%phi_urem = phi i5 [ 0, %2 ], [ %select_ln28, %5 ]" [cnn/cnn.cpp:28]   --->   Operation 81 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 82 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 84 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %6, label %4" [cnn/cnn.cpp:25]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 86 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn/cnn.cpp:27]   --->   Operation 87 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 88 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln27_4 = add i11 43, %phi_mul" [cnn/cnn.cpp:27]   --->   Operation 89 'add' 'add_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul, i32 7, i32 10)" [cnn/cnn.cpp:27]   --->   Operation 90 'partselect' 'tmp_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %tmp_17 to i8" [cnn/cnn.cpp:27]   --->   Operation 91 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln27_2 = add i8 %zext_ln27_4, %add_ln27" [cnn/cnn.cpp:27]   --->   Operation 92 'add' 'add_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln27_3 = add i8 %zext_ln27_4, %add_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 93 'add' 'add_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln23_32 = add i5 %phi_urem9, 1" [cnn/cnn.cpp:23]   --->   Operation 94 'add' 'add_ln23_32' <Predicate = (icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.36ns)   --->   "%icmp_ln23_1 = icmp ult i5 %add_ln23_32, 3" [cnn/cnn.cpp:23]   --->   Operation 95 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i5 %add_ln23_32, i5 0" [cnn/cnn.cpp:23]   --->   Operation 96 'select' 'select_ln23' <Predicate = (icmp_ln25)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [cnn/cnn.cpp:23]   --->   Operation 97 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 98 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %phi_urem to i3" [cnn/cnn.cpp:27]   --->   Operation 99 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i8 %add_ln27_2 to i64" [cnn/cnn.cpp:27]   --->   Operation 100 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_input_0_0_a = getelementptr [100 x float]* %conv_1_input_0_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 101 'getelementptr' 'conv_1_input_0_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i8 %add_ln27_3 to i64" [cnn/cnn.cpp:27]   --->   Operation 102 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_input_0_1_a = getelementptr [90 x float]* %conv_1_input_0_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 103 'getelementptr' 'conv_1_input_0_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_input_0_2_a = getelementptr [90 x float]* %conv_1_input_0_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 104 'getelementptr' 'conv_1_input_0_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_input_1_0_a = getelementptr [90 x float]* %conv_1_input_1_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 105 'getelementptr' 'conv_1_input_1_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_input_1_1_a = getelementptr [81 x float]* %conv_1_input_1_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 106 'getelementptr' 'conv_1_input_1_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_input_1_2_a = getelementptr [81 x float]* %conv_1_input_1_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 107 'getelementptr' 'conv_1_input_1_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_input_2_0_a = getelementptr [90 x float]* %conv_1_input_2_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 108 'getelementptr' 'conv_1_input_2_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_input_2_1_a = getelementptr [81 x float]* %conv_1_input_2_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 109 'getelementptr' 'conv_1_input_2_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_input_2_2_a = getelementptr [81 x float]* %conv_1_input_2_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 110 'getelementptr' 'conv_1_input_2_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn/cnn.cpp:27]   --->   Operation 111 'switch' <Predicate = true> <Delay = 1.13>
ST_4 : Operation 112 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn/cnn.cpp:27]   --->   Operation 112 'switch' <Predicate = (trunc_ln27 == 1)> <Delay = 1.13>
ST_4 : Operation 113 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 113 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br label %branch118" [cnn/cnn.cpp:27]   --->   Operation 114 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 115 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %branch118" [cnn/cnn.cpp:27]   --->   Operation 116 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 117 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch118" [cnn/cnn.cpp:27]   --->   Operation 118 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 119 'br' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn/cnn.cpp:27]   --->   Operation 120 'switch' <Predicate = (trunc_ln27 == 0)> <Delay = 1.13>
ST_4 : Operation 121 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 121 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br label %branch012" [cnn/cnn.cpp:27]   --->   Operation 122 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 123 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch012" [cnn/cnn.cpp:27]   --->   Operation 124 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 125 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "br label %branch012" [cnn/cnn.cpp:27]   --->   Operation 126 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 127 'br' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [cnn/cnn.cpp:27]   --->   Operation 128 'switch' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1)> <Delay = 1.13>
ST_4 : Operation 129 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 129 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %branch225" [cnn/cnn.cpp:27]   --->   Operation 130 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 131 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %branch225" [cnn/cnn.cpp:27]   --->   Operation 132 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 133 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %branch225" [cnn/cnn.cpp:27]   --->   Operation 134 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 135 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln28_2 = add i5 %phi_urem, 1" [cnn/cnn.cpp:28]   --->   Operation 136 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.36ns)   --->   "%icmp_ln28 = icmp ult i5 %add_ln28_2, 3" [cnn/cnn.cpp:28]   --->   Operation 137 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.21ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i5 %add_ln28_2, i5 0" [cnn/cnn.cpp:28]   --->   Operation 138 'select' 'select_ln28' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 139 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %3" [cnn/cnn.cpp:25]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x float]* %conv_1_input_0_0, [90 x float]* %conv_1_input_0_1, [90 x float]* %conv_1_input_0_2, [90 x float]* %conv_1_input_1_0, [81 x float]* %conv_1_input_1_1, [81 x float]* %conv_1_input_1_2, [90 x float]* %conv_1_input_2_0, [81 x float]* %conv_1_input_2_1, [81 x float]* %conv_1_input_2_2, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 143 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 148 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 150 [1/1] (1.76ns)   --->   "br label %7" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 150 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.82>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 151 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 152 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 153 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 154 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 156 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 157 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 158 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 159 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.76ns)   --->   "br label %8" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 160 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_14 : Operation 161 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 161 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 15 <SV = 12> <Delay = 5.19>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %9 ]"   --->   Operation 162 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %9 ]"   --->   Operation 163 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%phi_mul12 = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %9 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 164 'phi' 'phi_mul12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 165 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 167 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %9" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 169 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.94ns)   --->   "%add_ln14_4 = add i15 %phi_mul12, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 170 'add' 'add_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul12" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 171 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 172 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 173 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 174 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 175 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 175 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_15 : Operation 176 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 176 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 177 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 178 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 178 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 16 <SV = 13> <Delay = 15.6>
ST_16 : Operation 179 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 179 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_16 : Operation 180 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 180 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_16 : Operation 181 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 181 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 12.3>
ST_17 : Operation 182 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 182 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 10.5>
ST_18 : Operation 183 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 183 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 10.5>
ST_19 : Operation 184 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 184 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 10.5>
ST_20 : Operation 185 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 185 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 10.5>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 186 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 187 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %8" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 13> <Delay = 13.7>
ST_22 : Operation 189 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 189 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_22 : Operation 190 [4/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 190 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 10.5>
ST_23 : Operation 191 [3/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 191 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 10.5>
ST_24 : Operation 192 [2/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 192 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 15.9>
ST_25 : Operation 193 [1/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 193 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_46, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 194 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 9.66>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 195 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_46 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 196 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 197 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 198 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 199 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 200 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 201 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 202 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_46, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 202 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 203 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_46" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 204 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 205 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 206 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "br label %7" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 1.78>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%i_0_i26 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 208 'phi' 'i_0_i26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i26, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 209 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 210 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i26, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 211 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 213 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 214 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i26 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 215 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i26 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 216 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (1.76ns)   --->   "br label %10" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 217 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_27 : Operation 218 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 218 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 7.04>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%sum_0_i29 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %11 ]"   --->   Operation 219 'phi' 'sum_0_i29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%j_0_i30 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_1, %11 ]"   --->   Operation 220 'phi' 'j_0_i30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i30, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 221 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 222 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j_0_i30, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 223 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %11" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i30 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 225 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i30, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 226 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i11 %tmp_11 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 227 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i30, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 228 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i7 %tmp_12 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 229 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 230 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 231 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 231 'add' 'add_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 232 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 233 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 234 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 235 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 235 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_28 : Operation 236 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 236 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 237 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 238 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 238 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 29 <SV = 14> <Delay = 15.6>
ST_29 : Operation 239 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 239 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_29 : Operation 240 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 240 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_29 : Operation 241 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 241 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 12.3>
ST_30 : Operation 242 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 242 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 10.5>
ST_31 : Operation 243 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 243 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 10.5>
ST_32 : Operation 244 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 244 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 10.5>
ST_33 : Operation 245 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 245 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 10.5>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 246 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 247 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "br label %10" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 13.7>
ST_35 : Operation 249 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 249 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_35 : Operation 250 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 250 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 10.5>
ST_36 : Operation 251 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 251 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 10.5>
ST_37 : Operation 252 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 252 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 15.9>
ST_38 : Operation 253 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 253 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 254 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 8.73>
ST_39 : Operation 255 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 255 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 256 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 257 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 258 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 259 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_7, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 259 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 260 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 260 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 261 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 262 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 262 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_8" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 263 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 264 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 265 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 266 'specregionend' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>
ST_40 : Operation 268 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 268 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 269 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 269 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_0_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_0_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_2     (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
phi_mul7             (phi              ) [ 00100000000000000000000000000000000000000]
phi_urem9            (phi              ) [ 00111000000000000000000000000000000000000]
add_ln23             (add              ) [ 01111000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
trunc_ln27           (trunc            ) [ 00011000000000000000000000000000000000000]
tmp_14               (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_15               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_16               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00011000000000000000000000000000000000000]
add_ln27_1           (add              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00011000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
phi_mul              (phi              ) [ 00010000000000000000000000000000000000000]
phi_urem             (phi              ) [ 00011000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_43             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_2                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
add_ln27_4           (add              ) [ 00111000000000000000000000000000000000000]
tmp_17               (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln27_4          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27_2           (add              ) [ 00001000000000000000000000000000000000000]
add_ln27_3           (add              ) [ 00001000000000000000000000000000000000000]
add_ln23_32          (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln23_1          (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln23          (select           ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
trunc_ln27_1         (trunc            ) [ 00111000000000000000000000000000000000000]
zext_ln27_5          (zext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
zext_ln27_6          (zext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
add_ln28_2           (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln28            (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln28          (select           ) [ 00111000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i                (phi              ) [ 00000000000000100000000000000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_44             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000001111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_12_i             (specregionbegin  ) [ 00000000000000011111111111100000000000000]
zext_ln14            (zext             ) [ 00000000000000011111111111100000000000000]
zext_ln13            (zext             ) [ 00000000000000011111110000000000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000111111111111111111111111110]
sum_0_i              (phi              ) [ 00000000000000011111111111000000000000000]
j_0_i                (phi              ) [ 00000000000000010000000000000000000000000]
phi_mul12            (phi              ) [ 00000000000000010000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111111111111100000000000000]
empty_45             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                    (add              ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln14_4           (add              ) [ 00000000000000111111111111100000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000001000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000001000000000000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000000000001000000000000000000]
flat_array_load      (load             ) [ 00000000000000000100000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000000100000000000000000000000]
tmp_i                (fmul             ) [ 00000000000000000011110000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
dense_1_bias_load    (load             ) [ 00000000000000000000000111000000000000000]
tmp_i_46             (fadd             ) [ 00000000000000000000000000100000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_47             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i26              (phi              ) [ 00000000000000000000000000010000000000000]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111110]
empty_48             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000100000000000011111111111110]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_11_i             (specregionbegin  ) [ 00000000000000000000000000001111111111110]
zext_ln14_4          (zext             ) [ 00000000000000000000000000001111111111110]
zext_ln13_3          (zext             ) [ 00000000000000000000000000001111111000000]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
sum_0_i29            (phi              ) [ 00000000000000000000000000001111111111100]
j_0_i30              (phi              ) [ 00000000000000000000000000001000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000000000000000011111111111110]
empty_49             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_11               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000000000000100000]
dense_1_out_load     (load             ) [ 00000000000000000000000000000010000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000010000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000000001111000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum_1                (fadd             ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
dense_2_bias_load    (load             ) [ 00000000000000000000000000000000000011100]
tmp_i1               (fadd             ) [ 00000000000000000000000000000000000000010]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_7                (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_8                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_50             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000100000000000011111111111110]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_bias">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="flat_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_1_weights">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_1_bias">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_1_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_2_weights">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_2_bias">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_2_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_out_weights">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_out_bias">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="conv_1_input_0_0_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv_1_input_0_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv_1_input_0_2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_1_input_1_0_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv_1_input_1_1_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv_1_input_1_2_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_1_input_2_0_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv_1_input_2_1_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv_1_input_2_2_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cnn_input_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="conv_1_input_0_0_a_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_0_a/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="conv_1_input_0_1_a_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_1_a/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="conv_1_input_0_2_a_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_2_a/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="conv_1_input_1_0_a_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_0_a/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="conv_1_input_1_1_a_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_1_a/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv_1_input_1_2_a_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_2_a/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="conv_1_input_2_0_a_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_0_a/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="conv_1_input_2_1_a_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_1_a/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="conv_1_input_2_2_a_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_2_a/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln27_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln27_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln27_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln27_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln27_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln27_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln27_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln27_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln27_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="dense_1_weights_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="15" slack="0"/>
<pin id="350" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/15 "/>
</bind>
</comp>

<comp id="353" class="1004" name="flat_array_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/15 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/15 "/>
</bind>
</comp>

<comp id="372" class="1004" name="dense_1_bias_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="1"/>
<pin id="376" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/15 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="dense_1_out_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="6"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/26 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/26 dense_1_out_load/28 "/>
</bind>
</comp>

<comp id="398" class="1004" name="dense_2_weights_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="12" slack="0"/>
<pin id="402" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/28 "/>
</bind>
</comp>

<comp id="405" class="1004" name="dense_1_out_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/28 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/28 "/>
</bind>
</comp>

<comp id="419" class="1004" name="dense_2_bias_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="1"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/28 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/28 "/>
</bind>
</comp>

<comp id="432" class="1004" name="dense_2_out_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="6"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/39 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln17_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/39 "/>
</bind>
</comp>

<comp id="445" class="1005" name="ix_in_0_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="1"/>
<pin id="447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="ix_in_0_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="10" slack="0"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="i_0_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="i_0_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="phi_mul7_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="1"/>
<pin id="470" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="phi_mul7_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="11" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="phi_urem9_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="1"/>
<pin id="481" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem9 (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="phi_urem9_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="5" slack="1"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem9/2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="ix_in_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="1"/>
<pin id="493" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="ix_in_1_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="1"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="10" slack="1"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="j_0_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="j_0_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="phi_mul_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="phi_mul_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="11" slack="0"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="524" class="1005" name="phi_urem_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="phi_urem_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="5" slack="1"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_0_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="1"/>
<pin id="538" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="i_0_i_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="6" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="547" class="1005" name="sum_0_i_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="sum_0_i_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="32" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/15 "/>
</bind>
</comp>

<comp id="559" class="1005" name="j_0_i_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="1"/>
<pin id="561" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="j_0_i_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="9" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/15 "/>
</bind>
</comp>

<comp id="570" class="1005" name="phi_mul12_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="15" slack="1"/>
<pin id="572" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul12 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="phi_mul12_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="15" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul12/15 "/>
</bind>
</comp>

<comp id="581" class="1005" name="i_0_i26_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i26 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_0_i26_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="1" slack="1"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i26/27 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sum_0_i29_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i29 (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="sum_0_i29_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="32" slack="1"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i29/28 "/>
</bind>
</comp>

<comp id="604" class="1005" name="j_0_i30_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="1"/>
<pin id="606" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i30 (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="j_0_i30_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i30/28 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_conv_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="623" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="625" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="10" bw="32" slack="0"/>
<pin id="627" dir="0" index="11" bw="32" slack="0"/>
<pin id="628" dir="0" index="12" bw="32" slack="0"/>
<pin id="629" dir="0" index="13" bw="32" slack="0"/>
<pin id="630" dir="0" index="14" bw="32" slack="0"/>
<pin id="631" dir="0" index="15" bw="32" slack="0"/>
<pin id="632" dir="0" index="16" bw="32" slack="0"/>
<pin id="633" dir="0" index="17" bw="32" slack="0"/>
<pin id="634" dir="0" index="18" bw="32" slack="0"/>
<pin id="635" dir="0" index="19" bw="32" slack="0"/>
<pin id="636" dir="0" index="20" bw="32" slack="0"/>
<pin id="637" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_dense_out_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="0" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="0" index="3" bw="32" slack="0"/>
<pin id="655" dir="0" index="4" bw="32" slack="0"/>
<pin id="656" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/27 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_conv_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="0" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="0" index="3" bw="32" slack="0"/>
<pin id="667" dir="0" index="4" bw="32" slack="0"/>
<pin id="668" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_max_pool_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="0" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_max_pool_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="0" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_flat_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="0" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/18 tmp_i_46/22 sum_1/31 tmp_i1/35 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/16 tmp_7_i/29 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/25 tmp_8/38 "/>
</bind>
</comp>

<comp id="720" class="1005" name="reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_7_i "/>
</bind>
</comp>

<comp id="725" class="1005" name="reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_46 tmp_i1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln23_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="7" slack="0"/>
<pin id="739" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln23_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="0" index="1" bw="5" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="ix_in_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="0" index="1" bw="10" slack="0"/>
<pin id="757" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="trunc_ln27_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_14_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="0"/>
<pin id="766" dir="0" index="1" bw="11" slack="0"/>
<pin id="767" dir="0" index="2" bw="4" slack="0"/>
<pin id="768" dir="0" index="3" bw="5" slack="0"/>
<pin id="769" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln27_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="0"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_15_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="0" index="1" bw="4" slack="0"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln27_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="7" slack="0"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_16_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln27_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="0"/>
<pin id="800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln27_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="0"/>
<pin id="804" dir="0" index="1" bw="7" slack="0"/>
<pin id="805" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln27_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="0"/>
<pin id="810" dir="0" index="1" bw="7" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln25_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="j_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln27_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln27_4_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="0" index="1" bw="11" slack="0"/>
<pin id="834" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_17_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="0" index="1" bw="11" slack="0"/>
<pin id="840" dir="0" index="2" bw="4" slack="0"/>
<pin id="841" dir="0" index="3" bw="5" slack="0"/>
<pin id="842" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln27_4_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="0"/>
<pin id="849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln27_2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="1"/>
<pin id="854" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln27_3_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="1"/>
<pin id="859" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln23_32_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="1"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_32/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="icmp_ln23_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="0"/>
<pin id="869" dir="0" index="1" bw="5" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln23_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="5" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="trunc_ln27_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="1"/>
<pin id="883" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln27_5_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln27_6_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln28_2_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="1"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="icmp_ln28_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="0" index="1" bw="5" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="select_ln28_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="5" slack="0"/>
<pin id="915" dir="0" index="2" bw="5" slack="0"/>
<pin id="916" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln28_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="1"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln9_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="0"/>
<pin id="928" dir="0" index="1" bw="6" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="932" class="1004" name="i_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln14_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/14 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln13_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln13_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="0"/>
<pin id="948" dir="0" index="1" bw="9" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/15 "/>
</bind>
</comp>

<comp id="952" class="1004" name="j_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="9" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln14_5_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="9" slack="0"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/15 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln14_4_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="15" slack="0"/>
<pin id="965" dir="0" index="1" bw="7" slack="0"/>
<pin id="966" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/15 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln14_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="0" index="1" bw="15" slack="0"/>
<pin id="972" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln14_7_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="15" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/15 "/>
</bind>
</comp>

<comp id="979" class="1004" name="bitcast_ln19_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/26 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="0" index="2" bw="6" slack="0"/>
<pin id="987" dir="0" index="3" bw="6" slack="0"/>
<pin id="988" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="993" class="1004" name="trunc_ln19_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/26 "/>
</bind>
</comp>

<comp id="997" class="1004" name="icmp_ln19_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/26 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="icmp_ln19_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="23" slack="0"/>
<pin id="1005" dir="0" index="1" bw="23" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/26 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_ln19_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/26 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="and_ln19_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/26 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="select_ln19_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="0" index="2" bw="32" slack="1"/>
<pin id="1025" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/26 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="icmp_ln9_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="0"/>
<pin id="1032" dir="0" index="1" bw="5" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="i_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="5" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln14_4_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="5" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/27 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln13_3_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="0"/>
<pin id="1048" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/27 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="icmp_ln13_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="0"/>
<pin id="1052" dir="0" index="1" bw="6" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/28 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="j_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="6" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/28 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="zext_ln14_6_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/28 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_11_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="11" slack="0"/>
<pin id="1069" dir="0" index="1" bw="6" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/28 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln14_8_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="0"/>
<pin id="1077" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/28 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_12_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="7" slack="0"/>
<pin id="1081" dir="0" index="1" bw="6" slack="0"/>
<pin id="1082" dir="0" index="2" bw="1" slack="0"/>
<pin id="1083" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/28 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="zext_ln14_9_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="7" slack="0"/>
<pin id="1089" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/28 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sub_ln14_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="11" slack="0"/>
<pin id="1093" dir="0" index="1" bw="7" slack="0"/>
<pin id="1094" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/28 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln14_3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="12" slack="0"/>
<pin id="1099" dir="0" index="1" bw="5" slack="1"/>
<pin id="1100" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/28 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln14_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="12" slack="0"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/28 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="bitcast_ln19_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/39 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_7_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="0"/>
<pin id="1113" dir="0" index="1" bw="32" slack="0"/>
<pin id="1114" dir="0" index="2" bw="6" slack="0"/>
<pin id="1115" dir="0" index="3" bw="6" slack="0"/>
<pin id="1116" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/39 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln19_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/39 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="icmp_ln19_2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="0"/>
<pin id="1127" dir="0" index="1" bw="8" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/39 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln19_3_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="23" slack="0"/>
<pin id="1133" dir="0" index="1" bw="23" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/39 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="or_ln19_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/39 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="and_ln19_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/39 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="select_ln19_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="0"/>
<pin id="1152" dir="0" index="2" bw="32" slack="1"/>
<pin id="1153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/39 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="add_ln23_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="11" slack="0"/>
<pin id="1160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="i_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="5" slack="0"/>
<pin id="1168" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1171" class="1005" name="ix_in_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="10" slack="0"/>
<pin id="1173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1176" class="1005" name="trunc_ln27_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="3" slack="2"/>
<pin id="1178" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="add_ln27_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="1"/>
<pin id="1182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="add_ln27_1_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="j_2_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="5" slack="0"/>
<pin id="1195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="cnn_input_addr_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="10" slack="1"/>
<pin id="1200" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1203" class="1005" name="add_ln27_4_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="11" slack="0"/>
<pin id="1205" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_4 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="add_ln27_2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="1"/>
<pin id="1210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="add_ln27_3_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="1"/>
<pin id="1215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="select_ln23_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="1"/>
<pin id="1220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="select_ln28_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="1"/>
<pin id="1228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="add_ln28_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="10" slack="1"/>
<pin id="1233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="i_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="6" slack="0"/>
<pin id="1241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln14_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="1"/>
<pin id="1246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="zext_ln13_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="15" slack="1"/>
<pin id="1252" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="j_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="9" slack="0"/>
<pin id="1260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1263" class="1005" name="add_ln14_4_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="15" slack="0"/>
<pin id="1265" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_4 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="dense_1_weights_addr_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="15" slack="1"/>
<pin id="1270" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1273" class="1005" name="flat_array_addr_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="9" slack="1"/>
<pin id="1275" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1278" class="1005" name="dense_1_bias_addr_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="6" slack="1"/>
<pin id="1280" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1283" class="1005" name="flat_array_load_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="1"/>
<pin id="1285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1288" class="1005" name="dense_1_weights_load_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1293" class="1005" name="dense_1_bias_load_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="1"/>
<pin id="1295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1301" class="1005" name="i_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="5" slack="0"/>
<pin id="1303" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="zext_ln14_4_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="64" slack="1"/>
<pin id="1308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="zext_ln13_3_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="12" slack="1"/>
<pin id="1314" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="j_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="6" slack="0"/>
<pin id="1322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="dense_2_weights_addr_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="11" slack="1"/>
<pin id="1327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1330" class="1005" name="dense_1_out_addr_1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="6" slack="1"/>
<pin id="1332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="dense_2_bias_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="5" slack="1"/>
<pin id="1337" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="dense_1_out_load_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1345" class="1005" name="dense_2_weights_load_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1350" class="1005" name="dense_2_bias_load_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="108" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="108" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="108" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="108" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="108" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="108" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="108" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="223" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="253" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="223" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="247" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="223" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="259" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="223" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="235" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="223" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="229" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="223" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="241" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="223" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="271" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="223" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="265" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="223" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="277" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="108" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="108" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="346" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="108" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="108" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="108" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="108" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="418"><net_src comp="398" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="108" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="108" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="483" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="500"><net_src comp="445" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="494" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="78" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="76" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="528" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="539"><net_src comp="124" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="138" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="551" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="562"><net_src comp="140" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="142" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="595"><net_src comp="138" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="596" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="607"><net_src comp="124" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="638"><net_src comp="106" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="639"><net_src comp="24" pin="0"/><net_sink comp="615" pin=10"/></net>

<net id="640"><net_src comp="4" pin="0"/><net_sink comp="615" pin=11"/></net>

<net id="641"><net_src comp="6" pin="0"/><net_sink comp="615" pin=12"/></net>

<net id="642"><net_src comp="8" pin="0"/><net_sink comp="615" pin=13"/></net>

<net id="643"><net_src comp="10" pin="0"/><net_sink comp="615" pin=14"/></net>

<net id="644"><net_src comp="12" pin="0"/><net_sink comp="615" pin=15"/></net>

<net id="645"><net_src comp="14" pin="0"/><net_sink comp="615" pin=16"/></net>

<net id="646"><net_src comp="16" pin="0"/><net_sink comp="615" pin=17"/></net>

<net id="647"><net_src comp="18" pin="0"/><net_sink comp="615" pin=18"/></net>

<net id="648"><net_src comp="20" pin="0"/><net_sink comp="615" pin=19"/></net>

<net id="649"><net_src comp="22" pin="0"/><net_sink comp="615" pin=20"/></net>

<net id="657"><net_src comp="172" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="2" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="50" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="661"><net_src comp="52" pin="0"/><net_sink comp="650" pin=4"/></net>

<net id="669"><net_src comp="118" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="32" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="28" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="672"><net_src comp="26" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="673"><net_src comp="30" pin="0"/><net_sink comp="662" pin=4"/></net>

<net id="679"><net_src comp="116" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="26" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="24" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="120" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="34" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="32" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="122" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="36" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="34" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="547" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="379" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="704"><net_src comp="592" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="426" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="360" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="366" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="392" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="413" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="698" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="138" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="728"><net_src comp="698" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="734"><net_src comp="698" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="740"><net_src comp="472" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="80" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="461" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="82" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="461" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="88" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="90" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="449" pin="4"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="483" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="770"><net_src comp="92" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="472" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="94" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="96" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="777"><net_src comp="764" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="98" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="764" pin="4"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="100" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="789"><net_src comp="778" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="102" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="764" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="104" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="786" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="774" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="786" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="506" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="82" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="506" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="88" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="494" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="835"><net_src comp="80" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="517" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="92" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="517" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="94" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="96" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="837" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="847" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="479" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="88" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="110" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="861" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="76" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="524" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="885" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="894"><net_src comp="891" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="898"><net_src comp="891" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="899"><net_src comp="891" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="904"><net_src comp="524" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="88" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="110" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="900" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="76" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="924"><net_src comp="491" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="114" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="540" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="126" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="540" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="130" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="540" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="540" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="563" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="144" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="563" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="148" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="563" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="967"><net_src comp="574" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="150" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="574" pin="4"/><net_sink comp="969" pin=1"/></net>

<net id="977"><net_src comp="969" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="982"><net_src comp="731" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="989"><net_src comp="154" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="156" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="158" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="996"><net_src comp="979" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="983" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="160" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="993" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="162" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="997" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="714" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1026"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="138" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="731" pin="1"/><net_sink comp="1021" pin=2"/></net>

<net id="1029"><net_src comp="1021" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="1034"><net_src comp="585" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="166" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="585" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="88" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="585" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="585" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="608" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="126" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="608" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="130" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="608" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1072"><net_src comp="174" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="608" pin="4"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="76" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1078"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1084"><net_src comp="176" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="608" pin="4"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="104" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1090"><net_src comp="1079" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1075" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1110"><net_src comp="731" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1117"><net_src comp="154" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="156" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1120"><net_src comp="158" pin="0"/><net_sink comp="1111" pin=3"/></net>

<net id="1124"><net_src comp="1107" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1129"><net_src comp="1111" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="160" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1121" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="162" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1125" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="714" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1154"><net_src comp="1143" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="138" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="731" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1157"><net_src comp="1149" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="1161"><net_src comp="736" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1169"><net_src comp="748" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1174"><net_src comp="754" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1179"><net_src comp="760" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="802" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1188"><net_src comp="808" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1196"><net_src comp="820" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1201"><net_src comp="216" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1206"><net_src comp="831" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1211"><net_src comp="851" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1216"><net_src comp="856" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1221"><net_src comp="873" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1229"><net_src comp="912" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1234"><net_src comp="920" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1242"><net_src comp="932" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1247"><net_src comp="938" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1253"><net_src comp="942" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1261"><net_src comp="952" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1266"><net_src comp="963" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1271"><net_src comp="346" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1276"><net_src comp="353" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1281"><net_src comp="372" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1286"><net_src comp="360" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1291"><net_src comp="366" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1296"><net_src comp="379" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1304"><net_src comp="1036" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1309"><net_src comp="1042" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1315"><net_src comp="1046" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1323"><net_src comp="1056" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1328"><net_src comp="398" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1333"><net_src comp="405" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1338"><net_src comp="419" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1343"><net_src comp="392" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1348"><net_src comp="413" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1353"><net_src comp="426" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="698" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {27 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {26 }
	Port: dense_2_out | {39 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_0_1 | {2 5 }
	Port: cnn : conv_1_weights_0_2 | {2 5 }
	Port: cnn : conv_1_weights_1_0 | {2 5 }
	Port: cnn : conv_1_weights_1_1 | {2 5 }
	Port: cnn : conv_1_weights_1_2 | {2 5 }
	Port: cnn : conv_1_weights_2_0 | {2 5 }
	Port: cnn : conv_1_weights_2_1 | {2 5 }
	Port: cnn : conv_1_weights_2_2 | {2 5 }
	Port: cnn : conv_1_bias | {2 5 }
	Port: cnn : conv_1_weights_0_0 | {2 5 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out | {8 9 }
	Port: cnn : conv_2_weights | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {15 16 }
	Port: cnn : dense_1_weights | {15 16 }
	Port: cnn : dense_1_bias | {15 22 }
	Port: cnn : dense_1_out | {28 29 }
	Port: cnn : dense_2_weights | {28 29 }
	Port: cnn : dense_2_bias | {28 35 }
	Port: cnn : dense_2_out | {27 40 }
	Port: cnn : dense_out_weights | {27 40 }
	Port: cnn : dense_out_bias | {27 40 }
  - Chain level:
	State 1
	State 2
		add_ln23 : 1
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		trunc_ln27 : 1
		tmp_14 : 1
		zext_ln27_1 : 2
		tmp_15 : 2
		zext_ln27_2 : 3
		tmp_16 : 2
		zext_ln27_3 : 3
		add_ln27 : 4
		add_ln27_1 : 4
	State 3
		icmp_ln25 : 1
		j_2 : 1
		br_ln25 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln27_4 : 1
		tmp_17 : 1
		zext_ln27_4 : 2
		add_ln27_2 : 3
		add_ln27_3 : 3
		icmp_ln23_1 : 1
		select_ln23 : 2
	State 4
		conv_1_input_0_0_a : 1
		conv_1_input_0_1_a : 1
		conv_1_input_0_2_a : 1
		conv_1_input_1_0_a : 1
		conv_1_input_1_1_a : 1
		conv_1_input_1_2_a : 1
		conv_1_input_2_0_a : 1
		conv_1_input_2_1_a : 1
		conv_1_input_2_2_a : 1
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		icmp_ln28 : 1
		select_ln28 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 15
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_5 : 1
		add_ln14_4 : 1
		add_ln14 : 1
		zext_ln14_7 : 2
		dense_1_weights_addr : 3
		flat_array_addr : 2
		flat_array_load : 3
		dense_1_weights_load : 4
		dense_1_bias_load : 1
	State 16
		tmp_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_i_46 : 1
	State 23
	State 24
	State 25
		tmp_s : 1
	State 26
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 27
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_4 : 1
		zext_ln13_3 : 1
	State 28
		icmp_ln13_1 : 1
		j_1 : 1
		br_ln13 : 2
		zext_ln14_6 : 1
		tmp_11 : 1
		zext_ln14_8 : 2
		tmp_12 : 1
		zext_ln14_9 : 2
		sub_ln14 : 3
		add_ln14_3 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr_1 : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 29
		tmp_7_i : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_i1 : 1
	State 36
	State 37
	State 38
		tmp_8 : 1
	State 39
		tmp_7 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_1_fu_615   |    0    |    48   |  62.85  |   6055  |   9385  |    0    |
|          |  grp_dense_out_fu_650 |    0    |    14   | 17.8272 |   1763  |   3233  |    0    |
|   call   |   grp_conv_2_fu_662   |    0    |    5    | 21.2737 |   917   |   1466  |    0    |
|          | grp_max_pool_1_fu_674 |    0    |    0    |  8.845  |   296   |   631   |    0    |
|          | grp_max_pool_2_fu_682 |    0    |    0    |  7.076  |   279   |   591   |    0    |
|          |    grp_flat_fu_690    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_698      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_706      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_714      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    add_ln23_fu_736    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        i_fu_748       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_754     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln27_fu_802    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_1_fu_808   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_2_fu_820      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_4_fu_831   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln27_2_fu_851   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_3_fu_856   |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |   add_ln23_32_fu_861  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln28_2_fu_900   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln28_fu_920    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_932      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_952       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_4_fu_963   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |    add_ln14_fu_969    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |      i_2_fu_1036      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      j_1_fu_1056      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_1097  |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_742   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_814   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln23_1_fu_867  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln28_fu_906   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_926    |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln13_fu_946   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln19_fu_997   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_1_fu_1003  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_1030  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln13_1_fu_1050  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_2_fu_1125  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_3_fu_1131  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   select_ln23_fu_873  |    0    |    0    |    0    |    0    |    5    |    0    |
|  select  |   select_ln28_fu_912  |    0    |    0    |    0    |    0    |    5    |    0    |
|          |  select_ln19_fu_1021  |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln19_1_fu_1149 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln14_fu_1091   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |    or_ln19_fu_1009    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln19_1_fu_1137   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_1015   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1143  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln27_fu_760   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_1_fu_881  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln19_fu_993   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1121 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_14_fu_764     |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|     tmp_17_fu_837     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_fu_983      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_7_fu_1111     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln27_1_fu_774  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_786  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_798  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_826   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_4_fu_847  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_5_fu_885  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_6_fu_891  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln14_fu_938   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_942   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_5_fu_958  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_7_fu_974  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_1042  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_1046  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_6_fu_1062  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_8_fu_1075  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_9_fu_1087  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_15_fu_778     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_16_fu_790     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_11_fu_1067    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_12_fu_1079    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |   sext_ln14_fu_1102   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    72   |  121.41 |   9832  |  16973  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|    conv_1_bias   |    0   |   32   |    3   |    -   |
| conv_1_input_0_0 |    1   |    0   |    0   |    0   |
| conv_1_input_0_1 |    1   |    0   |    0   |    0   |
| conv_1_input_0_2 |    1   |    0   |    0   |    0   |
| conv_1_input_1_0 |    1   |    0   |    0   |    0   |
| conv_1_input_1_1 |    1   |    0   |    0   |    0   |
| conv_1_input_1_2 |    1   |    0   |    0   |    0   |
| conv_1_input_2_0 |    1   |    0   |    0   |    0   |
| conv_1_input_2_1 |    1   |    0   |    0   |    0   |
| conv_1_input_2_2 |    1   |    0   |    0   |    0   |
|    conv_1_out    |    8   |    0   |    0   |    0   |
|conv_1_weights_0_0|    0   |   32   |    3   |    -   |
|conv_1_weights_0_1|    0   |   32   |    3   |    -   |
|conv_1_weights_0_2|    0   |   32   |    3   |    -   |
|conv_1_weights_1_0|    0   |   32   |    3   |    -   |
|conv_1_weights_1_1|    0   |   32   |    3   |    -   |
|conv_1_weights_1_2|    0   |   32   |    3   |    -   |
|conv_1_weights_2_0|    0   |   32   |    3   |    -   |
|conv_1_weights_2_1|    0   |   32   |    3   |    -   |
|conv_1_weights_2_2|    0   |   32   |    3   |    -   |
|    conv_2_bias   |    0   |   32   |    8   |    -   |
|    conv_2_out    |    4   |    0   |    0   |    0   |
|  conv_2_weights  |    2   |    0   |    0   |    -   |
|   dense_1_bias   |    1   |    0   |    0   |    -   |
|    dense_1_out   |    1   |    0   |    0   |    0   |
|  dense_1_weights |   64   |    0   |    0   |    -   |
|   dense_2_bias   |    0   |   32   |   15   |    -   |
|    dense_2_out   |    0   |   64   |   15   |    0   |
|  dense_2_weights |    4   |    0   |    0   |    -   |
|  dense_out_bias  |    0   |   32   |    5   |    -   |
| dense_out_weights|    1   |    0   |    0   |    -   |
|    flat_array    |    1   |    0   |    0   |    0   |
|  max_pool_1_out  |    2   |    0   |    0   |    0   |
|  max_pool_2_out  |    1   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   98   |   480  |   73   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln14_4_reg_1263     |   15   |
|      add_ln23_reg_1158      |   11   |
|     add_ln27_1_reg_1185     |    8   |
|     add_ln27_2_reg_1208     |    8   |
|     add_ln27_3_reg_1213     |    8   |
|     add_ln27_4_reg_1203     |   11   |
|      add_ln27_reg_1180      |    8   |
|      add_ln28_reg_1231      |   10   |
|   cnn_input_addr_reg_1198   |   10   |
|  dense_1_bias_addr_reg_1278 |    6   |
|  dense_1_bias_load_reg_1293 |   32   |
| dense_1_out_addr_1_reg_1330 |    6   |
|  dense_1_out_load_reg_1340  |   32   |
|dense_1_weights_addr_reg_1268|   15   |
|dense_1_weights_load_reg_1288|   32   |
|  dense_2_bias_addr_reg_1335 |    5   |
|  dense_2_bias_load_reg_1350 |   32   |
|dense_2_weights_addr_reg_1325|   11   |
|dense_2_weights_load_reg_1345|   32   |
|   flat_array_addr_reg_1273  |    9   |
|   flat_array_load_reg_1283  |   32   |
|       i_0_i26_reg_581       |    5   |
|        i_0_i_reg_536        |    6   |
|         i_0_reg_457         |    5   |
|         i_1_reg_1239        |    6   |
|         i_2_reg_1301        |    5   |
|          i_reg_1166         |    5   |
|       ix_in_0_reg_445       |   10   |
|       ix_in_1_reg_491       |   10   |
|        ix_in_reg_1171       |   10   |
|       j_0_i30_reg_604       |    6   |
|        j_0_i_reg_559        |    9   |
|         j_0_reg_502         |    5   |
|         j_1_reg_1320        |    6   |
|         j_2_reg_1193        |    5   |
|          j_reg_1258         |    9   |
|      phi_mul12_reg_570      |   15   |
|       phi_mul7_reg_468      |   11   |
|       phi_mul_reg_513       |   11   |
|      phi_urem9_reg_479      |    5   |
|       phi_urem_reg_524      |    5   |
|           reg_720           |   32   |
|           reg_725           |   32   |
|           reg_731           |   32   |
|     select_ln23_reg_1218    |    5   |
|     select_ln28_reg_1226    |    5   |
|      sum_0_i29_reg_592      |   32   |
|       sum_0_i_reg_547       |   32   |
|     trunc_ln27_reg_1176     |    3   |
|     zext_ln13_3_reg_1312    |   12   |
|      zext_ln13_reg_1250     |   15   |
|     zext_ln14_4_reg_1306    |   64   |
|      zext_ln14_reg_1244     |   64   |
+-----------------------------+--------+
|            Total            |   810  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_366 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_379 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_392 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_413 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_426 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_445  |  p0  |   2  |  10  |   20   ||    9    |
| phi_urem9_reg_479 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_urem_reg_524 |  p0  |   2  |   5  |   10   ||    9    |
|  sum_0_i_reg_547  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i29_reg_592 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_698    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_698    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_706    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_706    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_714    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   842  ||  30.439 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   72   |   121  |  9832  |  16973 |    0   |
|   Memory  |   98   |    -   |    -   |   480  |   73   |    0   |
|Multiplexer|    -   |    -   |   30   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |   810  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   98   |   72   |   151  |  11122 |  17247 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
